

================================================================
== Vivado HLS Report for 'fc1'
================================================================
* Date:           Sat Jun 20 14:10:37 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  211019|  211019|  211019|  211019|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                      |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1              |     608|     608|        38|          -|          -|    16|    no    |
        | + Loop 1.1           |      36|      36|         1|          -|          -|    36|    no    |
        |- Loop 2              |  209088|  209088|       363|          -|          -|   576|    no    |
        | + fc_layer1_label40  |     360|     360|         3|          -|          -|   120|    no    |
        |- fc_layer1_label11   |    1320|    1320|        11|          -|          -|   120|    no    |
        +----------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      1|      -|      -|
|Expression       |        -|      -|     40|   1692|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      0|    166|    377|
|Memory           |      209|      -|      8|     15|
|Multiplexer      |        -|      -|      -|    256|
|Register         |        -|      -|    598|      -|
+-----------------+---------+-------+-------+-------+
|Total            |      209|      1|    812|   2340|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |      209|      1|      2|     16|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+-------+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------+--------------------------------+---------+-------+-----+-----+
    |lenet_hls_fcmp_32ns_32ns_1_1_1_U29  |lenet_hls_fcmp_32ns_32ns_1_1_1  |        0|      0|   66|  239|
    |lenet_hls_fpext_32ns_64_1_1_U28     |lenet_hls_fpext_32ns_64_1_1     |        0|      0|  100|  138|
    +------------------------------------+--------------------------------+---------+-------+-----+-----+
    |Total                               |                                |        0|      0|  166|  377|
    +------------------------------------+--------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +----------------------------------------------+------------------------------------------+--------------+
    |                   Instance                   |                  Module                  |  Expression  |
    +----------------------------------------------+------------------------------------------+--------------+
    |lenet_hls_mac_muladd_16s_10s_27ns_27_1_1_U30  |lenet_hls_mac_muladd_16s_10s_27ns_27_1_1  | i0 * i1 + i2 |
    +----------------------------------------------+------------------------------------------+--------------+

    * Memory: 
    +-----------------------+-------------------------+---------+---+----+-------+-----+------+-------------+
    |         Memory        |          Module         | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-----------------------+-------------------------+---------+---+----+-------+-----+------+-------------+
    |fc1_buff_V_U           |fc1_fc1_buff_V           |      128|  0|   0|  69120|   16|     1|      1105920|
    |fc1_layer_bias_V_U     |fc1_fc1_layer_bias_V     |        0|  8|  15|    120|    8|     1|          960|
    |fc1_layer_weights_V_U  |fc1_fc1_layer_weights_V  |       80|  0|   0|  69120|   10|     1|       691200|
    |output_V_U             |fc1_output_V             |        1|  0|   0|    120|   16|     1|         1920|
    +-----------------------+-------------------------+---------+---+----+-------+-----+------+-------------+
    |Total                  |                         |      209|  8|  15| 138480|   50|     4|      1800000|
    +-----------------------+-------------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+----+-----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+----+-----+------------+------------+
    |i_10_fu_526_p2                  |     +    |      0|   0|   15|           7|           1|
    |i_8_fu_382_p2                   |     +    |      0|   0|   15|           5|           1|
    |i_9_fu_475_p2                   |     +    |      0|   0|   15|           7|           1|
    |j_5_fu_394_p2                   |     +    |      0|   0|   15|           6|           1|
    |j_6_fu_424_p2                   |     +    |      0|   0|   14|          10|           1|
    |lsb_index_fu_630_p2             |     +    |      0|   0|   39|           6|          32|
    |m_14_fu_788_p2                  |     +    |      0|   0|   71|          64|          64|
    |p_Repl2_9_trunc_fu_827_p2       |     +    |      0|   0|    8|           8|           8|
    |tmp_118_fu_408_p2               |     +    |      0|   0|   14|          10|          10|
    |tmp_124_fu_703_p2               |     +    |      0|   0|   24|           6|          17|
    |tmp_129_fu_748_p2               |     +    |      0|   0|   39|           6|          32|
    |tmp_13_fu_490_p2                |     +    |      0|   0|   25|          18|          18|
    |tmp_142_fu_949_p2               |     +    |      0|   0|   12|           5|          12|
    |tmp_V_23_fu_550_p2              |     +    |      0|   0|   24|          17|          17|
    |tmp_V_28_cast_fu_556_p2         |     +    |      0|   0|   23|          16|          16|
    |F2_fu_937_p2                    |     -    |      0|   0|   12|          11|          12|
    |man_V_5_fu_924_p2               |     -    |      0|   0|   61|           1|          54|
    |tmp_11_fu_459_p2                |     -    |      0|   0|   25|          18|          18|
    |tmp_122_fu_621_p2               |     -    |      0|   0|   39|           5|          32|
    |tmp_131_fu_763_p2               |     -    |      0|   0|   39|           5|          32|
    |tmp_135_fu_822_p2               |     -    |      0|   0|    8|           3|           8|
    |tmp_143_fu_955_p2               |     -    |      0|   0|   12|           4|          12|
    |tmp_171_fu_656_p2               |     -    |      0|   0|   15|           4|           5|
    |tmp_V_cast_fu_576_p2            |     -    |      0|   0|   23|           1|          16|
    |a_fu_683_p2                     |    and   |      0|   0|    2|           1|           1|
    |ap_block_state3                 |    and   |      0|   0|    2|           1|           1|
    |p_Result_38_fu_672_p2           |    and   |      0|   0|   17|          17|          17|
    |sel_tmp2_fu_1025_p2             |    and   |      0|   0|    2|           1|           1|
    |sel_tmp5_fu_1078_p2             |    and   |      0|   0|    2|           1|           1|
    |sel_tmp7_fu_1042_p2             |    and   |      0|   0|    2|           1|           1|
    |sel_tmp9_fu_1054_p2             |    and   |      0|   0|    2|           1|           1|
    |sel_tmp_fu_1060_p2              |    and   |      0|   0|    2|           1|           1|
    |tmp_125_fu_716_p2               |    and   |      0|   0|    2|           1|           1|
    |tmp_149_fu_1120_p2              |   ashr   |      0|   0|  162|          54|          54|
    |l_fu_609_p3                     |   cttz   |      0|  40|   36|          32|           0|
    |exitcond3_fu_376_p2             |   icmp   |      0|   0|   11|           5|           6|
    |exitcond4_fu_418_p2             |   icmp   |      0|   0|   13|          10|          10|
    |exitcond5_fu_388_p2             |   icmp   |      0|   0|   11|           6|           6|
    |exitcond6_fu_469_p2             |   icmp   |      0|   0|   11|           7|           5|
    |exitcond_fu_520_p2              |   icmp   |      0|   0|   11|           7|           5|
    |icmp4_fu_995_p2                 |   icmp   |      0|   0|   11|           8|           1|
    |icmp_fu_646_p2                  |   icmp   |      0|   0|   18|          31|           1|
    |tmp_121_fu_562_p2               |   icmp   |      0|   0|   18|          17|           1|
    |tmp_123_fu_677_p2               |   icmp   |      0|   0|   18|          17|           1|
    |tmp_128_fu_736_p2               |   icmp   |      0|   0|   18|          32|           1|
    |tmp_140_fu_904_p2               |   icmp   |      0|   0|   29|          63|           1|
    |tmp_141_fu_943_p2               |   icmp   |      0|   0|   13|          12|           4|
    |tmp_144_fu_969_p2               |   icmp   |      0|   0|   13|          12|           4|
    |tmp_146_fu_979_p2               |   icmp   |      0|   0|   13|          12|           6|
    |tmp_130_fu_753_p2               |   lshr   |      0|   0|  101|          32|          32|
    |tmp_175_fu_666_p2               |   lshr   |      0|   0|   41|           2|          17|
    |ap_block_state1                 |    or    |      0|   0|    2|           1|           1|
    |or_cond5_fu_1098_p2             |    or    |      0|   0|    2|           1|           1|
    |or_cond6_fu_1104_p2             |    or    |      0|   0|    2|           1|           1|
    |or_cond_fu_1084_p2              |    or    |      0|   0|    2|           1|           1|
    |sel_tmp21_demorgan_fu_1066_p2   |    or    |      0|   0|    2|           1|           1|
    |sel_tmp6_demorgan_fu_1031_p2    |    or    |      0|   0|    2|           1|           1|
    |tmp_126_fu_722_p2               |    or    |      0|   0|    2|           1|           1|
    |a_assign_4_fu_867_p3            |  select  |      0|   0|   32|           1|          32|
    |a_assign_fu_860_p3              |  select  |      0|   0|   32|           1|           1|
    |m_13_fu_778_p3                  |  select  |      0|   0|   64|           1|          64|
    |man_V_6_fu_930_p3               |  select  |      0|   0|   54|           1|          54|
    |newSel7_fu_1090_p3              |  select  |      0|   0|   16|           1|          16|
    |newSel8_fu_1141_p3              |  select  |      0|   0|   16|           1|          16|
    |newSel_fu_1134_p3               |  select  |      0|   0|   16|           1|          16|
    |sh_amt_fu_961_p3                |  select  |      0|   0|   12|           1|          12|
    |tmp_150_fu_1012_p3              |  select  |      0|   0|    2|           1|           2|
    |tmp_190_cast_cast_ca_fu_815_p3  |  select  |      0|   0|    7|           1|           7|
    |tmp_V_22_fu_1147_p3             |  select  |      0|   0|   16|           1|          16|
    |tmp_V_24_fu_581_p3              |  select  |      0|   0|   16|           1|          16|
    |tmp_133_fu_772_p2               |    shl   |      0|   0|  182|          64|          64|
    |tmp_151_fu_1129_p2              |    shl   |      0|   0|   35|          16|          16|
    |rev_fu_697_p2                   |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp1_fu_1020_p2             |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp4_fu_1072_p2             |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp6_fu_1036_p2             |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp8_fu_1048_p2             |    xor   |      0|   0|    2|           1|           2|
    +--------------------------------+----------+-------+----+-----+------------+------------+
    |Total                           |          |      0|  40| 1692|         731|         949|
    +--------------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  97|         20|    1|         20|
    |ap_done              |   9|          2|    1|          2|
    |fc1_buff_V_address0  |  21|          4|   17|         68|
    |fc1_buff_V_d0        |  15|          3|   16|         48|
    |i2_reg_342           |   9|          2|    7|         14|
    |i3_reg_353           |   9|          2|    7|         14|
    |i_reg_308            |   9|          2|    5|         10|
    |in_V_V_blk_n         |   9|          2|    1|          2|
    |j1_reg_330           |   9|          2|   10|         20|
    |j_reg_319            |   9|          2|    6|         12|
    |out_V_V_blk_n        |   9|          2|    1|          2|
    |output_V_address0    |  27|          5|    7|         35|
    |output_V_d0          |  15|          3|   16|         48|
    |real_start           |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 256|         53|   96|        297|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |a_assign_4_reg_1323             |  32|   0|   32|          0|
    |a_assign_reg_1317               |  32|   0|   32|          0|
    |ap_CS_fsm                       |  19|   0|   19|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |exp_tmp_V_reg_1334              |  11|   0|   11|          0|
    |fc1_layer_weights_V_1_reg_1224  |  10|   0|   10|          0|
    |i2_reg_342                      |   7|   0|    7|          0|
    |i3_reg_353                      |   7|   0|    7|          0|
    |i_10_reg_1237                   |   7|   0|    7|          0|
    |i_8_reg_1170                    |   5|   0|    5|          0|
    |i_9_reg_1209                    |   7|   0|    7|          0|
    |i_cast6_reg_1162                |   5|   0|   10|          5|
    |i_reg_308                       |   5|   0|    5|          0|
    |j1_reg_330                      |  10|   0|   10|          0|
    |j_6_reg_1186                    |  10|   0|   10|          0|
    |j_reg_319                       |   6|   0|    6|          0|
    |l_reg_1281                      |  32|   0|   32|          0|
    |m_s_reg_1307                    |  63|   0|   63|          0|
    |man_V_6_reg_1350                |  54|   0|   54|          0|
    |newSel7_reg_1376                |  16|   0|   16|          0|
    |or_cond6_reg_1381               |   1|   0|    1|          0|
    |or_cond_reg_1371                |   1|   0|    1|          0|
    |output_V_addr_7_reg_1219        |   7|   0|    7|          0|
    |p_Result_43_reg_1263            |   1|   0|    1|          0|
    |p_Result_46_reg_1329            |   1|   0|    1|          0|
    |p_Val2_23_reg_1229              |  16|   0|   16|          0|
    |sel_tmp5_reg_1366               |   1|   0|    1|          0|
    |sh_amt_reg_1355                 |  12|   0|   12|          0|
    |start_once_reg                  |   1|   0|    1|          0|
    |tmp_11_reg_1196                 |  15|   0|   18|          3|
    |tmp_121_reg_1258                |   1|   0|    1|          0|
    |tmp_122_reg_1291                |  32|   0|   32|          0|
    |tmp_127_reg_1297                |   1|   0|   32|         31|
    |tmp_128_reg_1302                |   1|   0|    1|          0|
    |tmp_140_reg_1344                |   1|   0|    1|          0|
    |tmp_178_reg_1312                |   1|   0|    1|          0|
    |tmp_179_reg_1286                |   8|   0|    8|          0|
    |tmp_183_reg_1339                |  52|   0|   52|          0|
    |tmp_184_reg_1361                |  16|   0|   16|          0|
    |tmp_V_22_reg_1386               |  16|   0|   16|          0|
    |tmp_V_24_reg_1269               |  16|   0|   16|          0|
    |tmp_V_28_cast_reg_1252          |  16|   0|   16|          0|
    |tmp_V_29_cast_reg_1275          |  16|   0|   17|          1|
    |tmp_cast_reg_1201               |  26|   0|   26|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 598|   0|  638|         40|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |      fc1     | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |      fc1     | return value |
|ap_start        |  in |    1| ap_ctrl_hs |      fc1     | return value |
|start_full_n    |  in |    1| ap_ctrl_hs |      fc1     | return value |
|ap_done         | out |    1| ap_ctrl_hs |      fc1     | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |      fc1     | return value |
|ap_idle         | out |    1| ap_ctrl_hs |      fc1     | return value |
|ap_ready        | out |    1| ap_ctrl_hs |      fc1     | return value |
|start_out       | out |    1| ap_ctrl_hs |      fc1     | return value |
|start_write     | out |    1| ap_ctrl_hs |      fc1     | return value |
|out_V_V_din     | out |   16|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |    out_V_V   |    pointer   |
|in_V_V_dout     |  in |   16|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
	4  / (exitcond3)
3 --> 
	3  / (!exitcond5)
	2  / (exitcond5)
4 --> 
	5  / (!exitcond4)
	9  / (exitcond4)
5 --> 
	6  / true
6 --> 
	7  / (!exitcond6)
	4  / (exitcond6)
7 --> 
	8  / true
8 --> 
	6  / true
9 --> 
	10  / (!exitcond)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	9  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.50>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str148, i32 0, i32 0, [1 x i8]* @p_str149, [1 x i8]* @p_str150, [1 x i8]* @p_str151, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str152, [1 x i8]* @p_str153)"   --->   Operation 20 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str140, i32 0, i32 0, [1 x i8]* @p_str141, [1 x i8]* @p_str142, [1 x i8]* @p_str143, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str144, [1 x i8]* @p_str146)"   --->   Operation 21 'specinterface' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%output_V = alloca [120 x i16], align 2" [lenet_hls/full_connected.cpp:117]   --->   Operation 22 'alloca' 'output_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 69120> <RAM>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%fc1_buff_V = alloca [69120 x i16], align 2" [lenet_hls/full_connected.cpp:119]   --->   Operation 23 'alloca' 'fc1_buff_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 69120> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr [120 x i16]* %output_V, i64 0, i64 0" [lenet_hls/full_connected.cpp:117]   --->   Operation 24 'getelementptr' 'output_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_V_addr, align 16" [lenet_hls/full_connected.cpp:117]   --->   Operation 25 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 69120> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%fc1_buff_V_addr = getelementptr [69120 x i16]* %fc1_buff_V, i64 0, i64 0" [lenet_hls/full_connected.cpp:119]   --->   Operation 26 'getelementptr' 'fc1_buff_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (3.25ns)   --->   "store i16 0, i16* %fc1_buff_V_addr, align 16" [lenet_hls/full_connected.cpp:119]   --->   Operation 27 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 69120> <RAM>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "br label %.preheader243" [lenet_hls/full_connected.cpp:121]   --->   Operation 28 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %_ZN8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %i_8, %.preheader243.loopexit ]"   --->   Operation 29 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i_cast6 = zext i5 %i to i10" [lenet_hls/full_connected.cpp:121]   --->   Operation 30 'zext' 'i_cast6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.36ns)   --->   "%exitcond3 = icmp eq i5 %i, -16" [lenet_hls/full_connected.cpp:121]   --->   Operation 31 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 32 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.78ns)   --->   "%i_8 = add i5 %i, 1" [lenet_hls/full_connected.cpp:121]   --->   Operation 33 'add' 'i_8' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader241.preheader, label %.preheader242.preheader" [lenet_hls/full_connected.cpp:121]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.76ns)   --->   "br label %.preheader242" [lenet_hls/full_connected.cpp:122]   --->   Operation 35 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_2 : Operation 36 [1/1] (1.76ns)   --->   "br label %.preheader241" [lenet_hls/full_connected.cpp:131]   --->   Operation 36 'br' <Predicate = (exitcond3)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%j = phi i6 [ %j_5, %0 ], [ 0, %.preheader242.preheader ]"   --->   Operation 37 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.42ns)   --->   "%exitcond5 = icmp eq i6 %j, -28" [lenet_hls/full_connected.cpp:122]   --->   Operation 38 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36)"   --->   Operation 39 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.82ns)   --->   "%j_5 = add i6 %j, 1" [lenet_hls/full_connected.cpp:122]   --->   Operation 40 'add' 'j_5' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader243.loopexit, label %0" [lenet_hls/full_connected.cpp:122]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %j, i4 0)" [lenet_hls/full_connected.cpp:123]   --->   Operation 42 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.73ns)   --->   "%tmp_118 = add i10 %i_cast6, %tmp_s" [lenet_hls/full_connected.cpp:123]   --->   Operation 43 'add' 'tmp_118' <Predicate = (!exitcond5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_119 = zext i10 %tmp_118 to i64" [lenet_hls/full_connected.cpp:123]   --->   Operation 44 'zext' 'tmp_119' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (3.63ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)" [lenet_hls/full_connected.cpp:123]   --->   Operation 45 'read' 'tmp_V' <Predicate = (!exitcond5)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%fc1_buff_V_addr_2 = getelementptr [69120 x i16]* %fc1_buff_V, i64 0, i64 %tmp_119" [lenet_hls/full_connected.cpp:123]   --->   Operation 46 'getelementptr' 'fc1_buff_V_addr_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (3.25ns)   --->   "store i16 %tmp_V, i16* %fc1_buff_V_addr_2, align 2" [lenet_hls/full_connected.cpp:123]   --->   Operation 47 'store' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 69120> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %.preheader242" [lenet_hls/full_connected.cpp:122]   --->   Operation 48 'br' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br label %.preheader243"   --->   Operation 49 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 3.25>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%j1 = phi i10 [ %j_6, %.preheader241.loopexit ], [ 0, %.preheader241.preheader ]"   --->   Operation 50 'phi' 'j1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.77ns)   --->   "%exitcond4 = icmp eq i10 %j1, -448" [lenet_hls/full_connected.cpp:131]   --->   Operation 51 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)"   --->   Operation 52 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.73ns)   --->   "%j_6 = add i10 %j1, 1" [lenet_hls/full_connected.cpp:131]   --->   Operation 53 'add' 'j_6' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader.preheader, label %.preheader240.preheader" [lenet_hls/full_connected.cpp:131]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = zext i10 %j1 to i64" [lenet_hls/full_connected.cpp:133]   --->   Operation 55 'zext' 'tmp' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%fc1_buff_V_addr_1 = getelementptr [69120 x i16]* %fc1_buff_V, i64 0, i64 %tmp" [lenet_hls/full_connected.cpp:133]   --->   Operation 56 'getelementptr' 'fc1_buff_V_addr_1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (3.25ns)   --->   "%fc1_buff_V_load = load i16* %fc1_buff_V_addr_1, align 2" [lenet_hls/full_connected.cpp:133]   --->   Operation 57 'load' 'fc1_buff_V_load' <Predicate = (!exitcond4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 69120> <RAM>
ST_4 : Operation 58 [1/1] (1.76ns)   --->   "br label %.preheader" [lenet_hls/full_connected.cpp:139]   --->   Operation 58 'br' <Predicate = (exitcond4)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 3.25>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_9 = call i17 @_ssdm_op_BitConcatenate.i17.i10.i7(i10 %j1, i7 0)" [lenet_hls/full_connected.cpp:131]   --->   Operation 59 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i17 %tmp_9 to i18" [lenet_hls/full_connected.cpp:131]   --->   Operation 60 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_10 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %j1, i3 0)" [lenet_hls/full_connected.cpp:131]   --->   Operation 61 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i13 %tmp_10 to i18" [lenet_hls/full_connected.cpp:133]   --->   Operation 62 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (2.10ns)   --->   "%tmp_11 = sub i18 %p_shl_cast, %p_shl1_cast" [lenet_hls/full_connected.cpp:133]   --->   Operation 63 'sub' 'tmp_11' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/2] (3.25ns)   --->   "%fc1_buff_V_load = load i16* %fc1_buff_V_addr_1, align 2" [lenet_hls/full_connected.cpp:133]   --->   Operation 64 'load' 'fc1_buff_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 69120> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_cast = sext i16 %fc1_buff_V_load to i26" [lenet_hls/full_connected.cpp:132]   --->   Operation 65 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.76ns)   --->   "br label %.preheader240" [lenet_hls/full_connected.cpp:132]   --->   Operation 66 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 4> <Delay = 5.39>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%i2 = phi i7 [ %i_9, %_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ], [ 0, %.preheader240.preheader ]"   --->   Operation 67 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (1.48ns)   --->   "%exitcond6 = icmp eq i7 %i2, -8" [lenet_hls/full_connected.cpp:132]   --->   Operation 68 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 69 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.87ns)   --->   "%i_9 = add i7 %i2, 1" [lenet_hls/full_connected.cpp:132]   --->   Operation 70 'add' 'i_9' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader241.loopexit, label %_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [lenet_hls/full_connected.cpp:132]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_145 = zext i7 %i2 to i64" [lenet_hls/full_connected.cpp:133]   --->   Operation 72 'zext' 'tmp_145' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_145_cast = zext i7 %i2 to i18" [lenet_hls/full_connected.cpp:133]   --->   Operation 73 'zext' 'tmp_145_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (2.13ns)   --->   "%tmp_13 = add i18 %tmp_145_cast, %tmp_11" [lenet_hls/full_connected.cpp:133]   --->   Operation 74 'add' 'tmp_13' <Predicate = (!exitcond6)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_13_cast = sext i18 %tmp_13 to i64" [lenet_hls/full_connected.cpp:133]   --->   Operation 75 'sext' 'tmp_13_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%fc1_layer_weights_V_s = getelementptr [69120 x i10]* @fc1_layer_weights_V, i64 0, i64 %tmp_13_cast" [lenet_hls/full_connected.cpp:133]   --->   Operation 76 'getelementptr' 'fc1_layer_weights_V_s' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_6 : Operation 77 [2/2] (3.25ns)   --->   "%fc1_layer_weights_V_1 = load i10* %fc1_layer_weights_V_s, align 2" [lenet_hls/full_connected.cpp:133]   --->   Operation 77 'load' 'fc1_layer_weights_V_1' <Predicate = (!exitcond6)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 120> <ROM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%output_V_addr_7 = getelementptr [120 x i16]* %output_V, i64 0, i64 %tmp_145" [lenet_hls/full_connected.cpp:133]   --->   Operation 78 'getelementptr' 'output_V_addr_7' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_6 : Operation 79 [2/2] (3.25ns)   --->   "%p_Val2_23 = load i16* %output_V_addr_7, align 2" [lenet_hls/full_connected.cpp:133]   --->   Operation 79 'load' 'p_Val2_23' <Predicate = (!exitcond6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 69120> <RAM>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "br label %.preheader241"   --->   Operation 80 'br' <Predicate = (exitcond6)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 3.25>
ST_7 : Operation 81 [1/2] (3.25ns)   --->   "%fc1_layer_weights_V_1 = load i10* %fc1_layer_weights_V_s, align 2" [lenet_hls/full_connected.cpp:133]   --->   Operation 81 'load' 'fc1_layer_weights_V_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 120> <ROM>
ST_7 : Operation 82 [1/2] (3.25ns)   --->   "%p_Val2_23 = load i16* %output_V_addr_7, align 2" [lenet_hls/full_connected.cpp:133]   --->   Operation 82 'load' 'p_Val2_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 69120> <RAM>

State 8 <SV = 6> <Delay = 9.63>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str24) nounwind" [lenet_hls/full_connected.cpp:132]   --->   Operation 83 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%r_V_cast = sext i10 %fc1_layer_weights_V_1 to i26" [lenet_hls/full_connected.cpp:133]   --->   Operation 84 'sext' 'r_V_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (3.36ns) (grouped into DSP with root node ret_V)   --->   "%r_V_6 = mul i26 %tmp_cast, %r_V_cast" [lenet_hls/full_connected.cpp:133]   --->   Operation 85 'mul' 'r_V_6' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 86 [1/1] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%r_V_6_cast = sext i26 %r_V_6 to i27" [lenet_hls/full_connected.cpp:133]   --->   Operation 86 'sext' 'r_V_6_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i27 @_ssdm_op_BitConcatenate.i27.i16.i11(i16 %p_Val2_23, i11 0)" [lenet_hls/full_connected.cpp:133]   --->   Operation 87 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V = add i27 %r_V_6_cast, %lhs_V_2" [lenet_hls/full_connected.cpp:133]   --->   Operation 88 'add' 'ret_V' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_147 = call i16 @_ssdm_op_PartSelect.i16.i27.i32.i32(i27 %ret_V, i32 11, i32 26)" [lenet_hls/full_connected.cpp:133]   --->   Operation 89 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (3.25ns)   --->   "store i16 %tmp_147, i16* %output_V_addr_7, align 2" [lenet_hls/full_connected.cpp:133]   --->   Operation 90 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 69120> <RAM>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "br label %.preheader240" [lenet_hls/full_connected.cpp:132]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 3.25>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%i3 = phi i7 [ %i_10, %_ZN13ap_fixed_baseILi17ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 92 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (1.48ns)   --->   "%exitcond = icmp eq i7 %i3, -8" [lenet_hls/full_connected.cpp:139]   --->   Operation 93 'icmp' 'exitcond' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 94 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (1.87ns)   --->   "%i_10 = add i7 %i3, 1" [lenet_hls/full_connected.cpp:139]   --->   Operation 95 'add' 'i_10' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %1, label %_ZN13ap_fixed_baseILi17ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv" [lenet_hls/full_connected.cpp:139]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_120 = zext i7 %i3 to i64" [lenet_hls/full_connected.cpp:140]   --->   Operation 97 'zext' 'tmp_120' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%output_V_addr_6 = getelementptr [120 x i16]* %output_V, i64 0, i64 %tmp_120" [lenet_hls/full_connected.cpp:140]   --->   Operation 98 'getelementptr' 'output_V_addr_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 99 [2/2] (3.25ns)   --->   "%p_Val2_s = load i16* %output_V_addr_6, align 2" [lenet_hls/full_connected.cpp:140]   --->   Operation 99 'load' 'p_Val2_s' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 69120> <RAM>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%fc1_layer_bias_V_add = getelementptr [120 x i8]* @fc1_layer_bias_V, i64 0, i64 %tmp_120" [lenet_hls/full_connected.cpp:140]   --->   Operation 100 'getelementptr' 'fc1_layer_bias_V_add' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 101 [2/2] (3.25ns)   --->   "%p_Val2_18 = load i8* %fc1_layer_bias_V_add, align 1" [lenet_hls/full_connected.cpp:140]   --->   Operation 101 'load' 'p_Val2_18' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 120> <ROM>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "ret void" [lenet_hls/full_connected.cpp:144]   --->   Operation 102 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 7.76>
ST_10 : Operation 103 [1/2] (3.25ns)   --->   "%p_Val2_s = load i16* %output_V_addr_6, align 2" [lenet_hls/full_connected.cpp:140]   --->   Operation 103 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 69120> <RAM>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %p_Val2_s to i17" [lenet_hls/full_connected.cpp:140]   --->   Operation 104 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/2] (3.25ns)   --->   "%p_Val2_18 = load i8* %fc1_layer_bias_V_add, align 1" [lenet_hls/full_connected.cpp:140]   --->   Operation 105 'load' 'p_Val2_18' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 120> <ROM>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%rhs_V = sext i8 %p_Val2_18 to i17" [lenet_hls/full_connected.cpp:140]   --->   Operation 106 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_2 = sext i8 %p_Val2_18 to i16" [lenet_hls/full_connected.cpp:140]   --->   Operation 107 'sext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (2.07ns)   --->   "%tmp_V_23 = add nsw i17 %rhs_V, %lhs_V" [lenet_hls/full_connected.cpp:140]   --->   Operation 108 'add' 'tmp_V_23' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (2.07ns)   --->   "%tmp_V_28_cast = add i16 %tmp_2, %p_Val2_s" [lenet_hls/full_connected.cpp:140]   --->   Operation 109 'add' 'tmp_V_28_cast' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (2.43ns)   --->   "%tmp_121 = icmp eq i17 %tmp_V_23, 0" [lenet_hls/full_connected.cpp:140]   --->   Operation 110 'icmp' 'tmp_121' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%p_Result_43 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %tmp_V_23, i32 16)" [lenet_hls/full_connected.cpp:140]   --->   Operation 111 'bitselect' 'p_Result_43' <Predicate = true> <Delay = 0.00>

State 11 <SV = 5> <Delay = 6.28>
ST_11 : Operation 112 [1/1] (2.07ns)   --->   "%tmp_V_cast = sub i16 0, %tmp_V_28_cast" [lenet_hls/full_connected.cpp:140]   --->   Operation 112 'sub' 'tmp_V_cast' <Predicate = (p_Result_43 & !tmp_121)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [1/1] (0.80ns)   --->   "%tmp_V_24 = select i1 %p_Result_43, i16 %tmp_V_cast, i16 %tmp_V_28_cast" [lenet_hls/full_connected.cpp:140]   --->   Operation 113 'select' 'tmp_V_24' <Predicate = (!tmp_121)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_V_29_cast = zext i16 %tmp_V_24 to i17" [lenet_hls/full_connected.cpp:140]   --->   Operation 114 'zext' 'tmp_V_29_cast' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_s = call i17 @llvm.part.select.i17(i17 %tmp_V_29_cast, i32 16, i32 0) nounwind" [lenet_hls/full_connected.cpp:140]   --->   Operation 115 'partselect' 'p_Result_s' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_44 = call i32 @_ssdm_op_BitConcatenate.i32.i15.i17(i15 -1, i17 %p_Result_s)" [lenet_hls/full_connected.cpp:140]   --->   Operation 116 'bitconcatenate' 'p_Result_44' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_44, i1 true) nounwind" [lenet_hls/full_connected.cpp:140]   --->   Operation 117 'cttz' 'l' <Predicate = (!tmp_121)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_179 = trunc i32 %l to i8" [lenet_hls/full_connected.cpp:140]   --->   Operation 118 'trunc' 'tmp_179' <Predicate = (!tmp_121)> <Delay = 0.00>

State 12 <SV = 6> <Delay = 8.55>
ST_12 : Operation 119 [1/1] (2.55ns)   --->   "%tmp_122 = sub nsw i32 17, %l" [lenet_hls/full_connected.cpp:140]   --->   Operation 119 'sub' 'tmp_122' <Predicate = (!tmp_121)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_165 = trunc i32 %tmp_122 to i17" [lenet_hls/full_connected.cpp:140]   --->   Operation 120 'trunc' 'tmp_165' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %tmp_122" [lenet_hls/full_connected.cpp:140]   --->   Operation 121 'add' 'lsb_index' <Predicate = (!tmp_121)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_167 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [lenet_hls/full_connected.cpp:140]   --->   Operation 122 'partselect' 'tmp_167' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (2.47ns)   --->   "%icmp = icmp sgt i31 %tmp_167, 0" [lenet_hls/full_connected.cpp:140]   --->   Operation 123 'icmp' 'icmp' <Predicate = (!tmp_121)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_170 = trunc i32 %tmp_122 to i5" [lenet_hls/full_connected.cpp:140]   --->   Operation 124 'trunc' 'tmp_170' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (1.78ns)   --->   "%tmp_171 = sub i5 10, %tmp_170" [lenet_hls/full_connected.cpp:140]   --->   Operation 125 'sub' 'tmp_171' <Predicate = (!tmp_121)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node tmp_123)   --->   "%tmp_174 = zext i5 %tmp_171 to i17" [lenet_hls/full_connected.cpp:140]   --->   Operation 126 'zext' 'tmp_174' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node tmp_123)   --->   "%tmp_175 = lshr i17 -1, %tmp_174" [lenet_hls/full_connected.cpp:140]   --->   Operation 127 'lshr' 'tmp_175' <Predicate = (!tmp_121)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node tmp_123)   --->   "%p_Result_38 = and i17 %tmp_V_29_cast, %tmp_175" [lenet_hls/full_connected.cpp:140]   --->   Operation 128 'and' 'p_Result_38' <Predicate = (!tmp_121)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 129 [1/1] (2.66ns) (out node of the LUT)   --->   "%tmp_123 = icmp ne i17 %p_Result_38, 0" [lenet_hls/full_connected.cpp:140]   --->   Operation 129 'icmp' 'tmp_123' <Predicate = (!tmp_121)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node tmp_127)   --->   "%a = and i1 %icmp, %tmp_123" [lenet_hls/full_connected.cpp:140]   --->   Operation 130 'and' 'a' <Predicate = (!tmp_121)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node tmp_127)   --->   "%tmp_177 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [lenet_hls/full_connected.cpp:140]   --->   Operation 131 'bitselect' 'tmp_177' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node tmp_127)   --->   "%rev = xor i1 %tmp_177, true" [lenet_hls/full_connected.cpp:140]   --->   Operation 132 'xor' 'rev' <Predicate = (!tmp_121)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (2.10ns)   --->   "%tmp_124 = add i17 -24, %tmp_165" [lenet_hls/full_connected.cpp:140]   --->   Operation 133 'add' 'tmp_124' <Predicate = (!tmp_121)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node tmp_127)   --->   "%p_Result_39 = call i1 @_ssdm_op_BitSelect.i1.i17.i17(i17 %tmp_V_29_cast, i17 %tmp_124)" [lenet_hls/full_connected.cpp:140]   --->   Operation 134 'bitselect' 'p_Result_39' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node tmp_127)   --->   "%tmp_125 = and i1 %p_Result_39, %rev" [lenet_hls/full_connected.cpp:140]   --->   Operation 135 'and' 'tmp_125' <Predicate = (!tmp_121)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node tmp_127)   --->   "%tmp_126 = or i1 %tmp_125, %a" [lenet_hls/full_connected.cpp:140]   --->   Operation 136 'or' 'tmp_126' <Predicate = (!tmp_121)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_127 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %tmp_126)" [lenet_hls/full_connected.cpp:140]   --->   Operation 137 'bitconcatenate' 'tmp_127' <Predicate = (!tmp_121)> <Delay = 0.97>
ST_12 : Operation 138 [1/1] (2.47ns)   --->   "%tmp_128 = icmp sgt i32 %lsb_index, 0" [lenet_hls/full_connected.cpp:140]   --->   Operation 138 'icmp' 'tmp_128' <Predicate = (!tmp_121)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 7> <Delay = 6.97>
ST_13 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node m_14)   --->   "%m = zext i16 %tmp_V_24 to i64" [lenet_hls/full_connected.cpp:140]   --->   Operation 139 'zext' 'm' <Predicate = (!tmp_128 & !tmp_121)> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node m_14)   --->   "%m_cast = zext i16 %tmp_V_24 to i32" [lenet_hls/full_connected.cpp:140]   --->   Operation 140 'zext' 'm_cast' <Predicate = (tmp_128 & !tmp_121)> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (2.55ns)   --->   "%tmp_129 = add nsw i32 -25, %tmp_122" [lenet_hls/full_connected.cpp:140]   --->   Operation 141 'add' 'tmp_129' <Predicate = (tmp_128 & !tmp_121)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node m_14)   --->   "%tmp_130 = lshr i32 %m_cast, %tmp_129" [lenet_hls/full_connected.cpp:140]   --->   Operation 142 'lshr' 'tmp_130' <Predicate = (tmp_128 & !tmp_121)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node m_14)   --->   "%tmp_159_cast = zext i32 %tmp_130 to i64" [lenet_hls/full_connected.cpp:140]   --->   Operation 143 'zext' 'tmp_159_cast' <Predicate = (tmp_128 & !tmp_121)> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (2.55ns)   --->   "%tmp_131 = sub i32 25, %tmp_122" [lenet_hls/full_connected.cpp:140]   --->   Operation 144 'sub' 'tmp_131' <Predicate = (!tmp_128 & !tmp_121)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node m_14)   --->   "%tmp_132 = zext i32 %tmp_131 to i64" [lenet_hls/full_connected.cpp:140]   --->   Operation 145 'zext' 'tmp_132' <Predicate = (!tmp_128 & !tmp_121)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node m_14)   --->   "%tmp_133 = shl i64 %m, %tmp_132" [lenet_hls/full_connected.cpp:140]   --->   Operation 146 'shl' 'tmp_133' <Predicate = (!tmp_128 & !tmp_121)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node m_14)   --->   "%m_13 = select i1 %tmp_128, i64 %tmp_159_cast, i64 %tmp_133" [lenet_hls/full_connected.cpp:140]   --->   Operation 147 'select' 'm_13' <Predicate = (!tmp_121)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node m_14)   --->   "%tmp_134 = zext i32 %tmp_127 to i64" [lenet_hls/full_connected.cpp:140]   --->   Operation 148 'zext' 'tmp_134' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_14 = add i64 %tmp_134, %m_13" [lenet_hls/full_connected.cpp:140]   --->   Operation 149 'add' 'm_14' <Predicate = (!tmp_121)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_14, i32 1, i32 63)" [lenet_hls/full_connected.cpp:140]   --->   Operation 150 'partselect' 'm_s' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_178 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_14, i32 25)" [lenet_hls/full_connected.cpp:140]   --->   Operation 151 'bitselect' 'tmp_178' <Predicate = (!tmp_121)> <Delay = 0.00>

State 14 <SV = 8> <Delay = 5.61>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%m_17 = zext i63 %m_s to i64" [lenet_hls/full_connected.cpp:140]   --->   Operation 152 'zext' 'm_17' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (1.24ns)   --->   "%tmp_190_cast_cast_ca = select i1 %tmp_178, i8 127, i8 126" [lenet_hls/full_connected.cpp:140]   --->   Operation 153 'select' 'tmp_190_cast_cast_ca' <Predicate = (!tmp_121)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_135 = sub i8 6, %tmp_179" [lenet_hls/full_connected.cpp:140]   --->   Operation 154 'sub' 'tmp_135' <Predicate = (!tmp_121)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 155 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Repl2_9_trunc = add i8 %tmp_135, %tmp_190_cast_cast_ca" [lenet_hls/full_connected.cpp:140]   --->   Operation 155 'add' 'p_Repl2_9_trunc' <Predicate = (!tmp_121)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_136 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_43, i8 %p_Repl2_9_trunc)" [lenet_hls/full_connected.cpp:140]   --->   Operation 156 'bitconcatenate' 'tmp_136' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%p_Result_45 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_17, i9 %tmp_136, i32 23, i32 31)" [lenet_hls/full_connected.cpp:140]   --->   Operation 157 'partset' 'p_Result_45' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_180 = trunc i64 %p_Result_45 to i32" [lenet_hls/full_connected.cpp:140]   --->   Operation 158 'trunc' 'tmp_180' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_137 = bitcast i32 %tmp_180 to float" [lenet_hls/full_connected.cpp:140]   --->   Operation 159 'bitcast' 'tmp_137' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.69ns)   --->   "%a_assign = select i1 %tmp_121, float 0.000000e+00, float %tmp_137" [lenet_hls/full_connected.cpp:140]   --->   Operation 160 'select' 'a_assign' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 9> <Delay = 7.48>
ST_15 : Operation 161 [1/1] (6.78ns)   --->   "%tmp_i = fcmp ogt float %a_assign, 0.000000e+00" [lenet_hls/activations.cpp:26->lenet_hls/full_connected.cpp:140]   --->   Operation 161 'fcmp' 'tmp_i' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [1/1] (0.69ns)   --->   "%a_assign_4 = select i1 %tmp_i, float %a_assign, float 0.000000e+00" [lenet_hls/activations.cpp:26->lenet_hls/full_connected.cpp:140]   --->   Operation 162 'select' 'a_assign_4' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 10> <Delay = 8.33>
ST_16 : Operation 163 [1/1] (5.54ns)   --->   "%d_assign = fpext float %a_assign_4 to double" [lenet_hls/full_connected.cpp:140]   --->   Operation 163 'fpext' 'd_assign' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [lenet_hls/full_connected.cpp:140]   --->   Operation 164 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_181 = trunc i64 %ireg_V to i63" [lenet_hls/full_connected.cpp:140]   --->   Operation 165 'trunc' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%p_Result_46 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [lenet_hls/full_connected.cpp:140]   --->   Operation 166 'bitselect' 'p_Result_46' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [lenet_hls/full_connected.cpp:140]   --->   Operation 167 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_183 = trunc i64 %ireg_V to i52" [lenet_hls/full_connected.cpp:140]   --->   Operation 168 'trunc' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 169 [1/1] (2.78ns)   --->   "%tmp_140 = icmp eq i63 %tmp_181, 0" [lenet_hls/full_connected.cpp:140]   --->   Operation 169 'icmp' 'tmp_140' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 11> <Delay = 8.71>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_138 = zext i11 %exp_tmp_V to i12" [lenet_hls/full_connected.cpp:140]   --->   Operation 170 'zext' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_139 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_183)" [lenet_hls/full_connected.cpp:140]   --->   Operation 171 'bitconcatenate' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "%p_Result_47 = zext i53 %tmp_139 to i54" [lenet_hls/full_connected.cpp:140]   --->   Operation 172 'zext' 'p_Result_47' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 173 [1/1] (3.23ns)   --->   "%man_V_5 = sub i54 0, %p_Result_47" [lenet_hls/full_connected.cpp:140]   --->   Operation 173 'sub' 'man_V_5' <Predicate = (p_Result_46)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 174 [1/1] (0.94ns)   --->   "%man_V_6 = select i1 %p_Result_46, i54 %man_V_5, i54 %p_Result_47" [lenet_hls/full_connected.cpp:140]   --->   Operation 174 'select' 'man_V_6' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 175 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %tmp_138" [lenet_hls/full_connected.cpp:140]   --->   Operation 175 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 176 [1/1] (1.99ns)   --->   "%tmp_141 = icmp sgt i12 %F2, 11" [lenet_hls/full_connected.cpp:140]   --->   Operation 176 'icmp' 'tmp_141' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 177 [1/1] (1.54ns)   --->   "%tmp_142 = add i12 -11, %F2" [lenet_hls/full_connected.cpp:140]   --->   Operation 177 'add' 'tmp_142' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 178 [1/1] (1.54ns)   --->   "%tmp_143 = sub i12 11, %F2" [lenet_hls/full_connected.cpp:140]   --->   Operation 178 'sub' 'tmp_143' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 179 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %tmp_141, i12 %tmp_142, i12 %tmp_143" [lenet_hls/full_connected.cpp:140]   --->   Operation 179 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 180 [1/1] (1.99ns)   --->   "%tmp_144 = icmp eq i12 %F2, 11" [lenet_hls/full_connected.cpp:140]   --->   Operation 180 'icmp' 'tmp_144' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_184 = trunc i54 %man_V_6 to i16" [lenet_hls/full_connected.cpp:140]   --->   Operation 181 'trunc' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 182 [1/1] (1.99ns)   --->   "%tmp_146 = icmp ult i12 %sh_amt, 54" [lenet_hls/full_connected.cpp:140]   --->   Operation 182 'icmp' 'tmp_146' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_185 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt, i32 4, i32 11)" [lenet_hls/full_connected.cpp:140]   --->   Operation 183 'partselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 184 [1/1] (1.55ns)   --->   "%icmp4 = icmp eq i8 %tmp_185, 0" [lenet_hls/full_connected.cpp:140]   --->   Operation 184 'icmp' 'icmp4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node newSel7)   --->   "%ireg_V_to_int = bitcast float %a_assign_4 to i32" [lenet_hls/full_connected.cpp:140]   --->   Operation 185 'bitcast' 'ireg_V_to_int' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node newSel7)   --->   "%tmp_187 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ireg_V_to_int, i32 31)" [lenet_hls/full_connected.cpp:140]   --->   Operation 186 'bitselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node newSel7)   --->   "%tmp_150 = select i1 %tmp_187, i16 -1, i16 0" [lenet_hls/full_connected.cpp:140]   --->   Operation 187 'select' 'tmp_150' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node or_cond6)   --->   "%sel_tmp1 = xor i1 %tmp_140, true" [lenet_hls/full_connected.cpp:140]   --->   Operation 188 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node or_cond6)   --->   "%sel_tmp2 = and i1 %tmp_144, %sel_tmp1" [lenet_hls/full_connected.cpp:140]   --->   Operation 189 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 190 [1/1] (0.97ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_140, %tmp_144" [lenet_hls/full_connected.cpp:140]   --->   Operation 190 'or' 'sel_tmp6_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [lenet_hls/full_connected.cpp:140]   --->   Operation 191 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 192 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_141, %sel_tmp6" [lenet_hls/full_connected.cpp:140]   --->   Operation 192 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp8 = xor i1 %tmp_146, true" [lenet_hls/full_connected.cpp:140]   --->   Operation 193 'xor' 'sel_tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 194 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp9 = and i1 %sel_tmp7, %sel_tmp8" [lenet_hls/full_connected.cpp:140]   --->   Operation 194 'and' 'sel_tmp9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp = and i1 %sel_tmp7, %tmp_146" [lenet_hls/full_connected.cpp:140]   --->   Operation 195 'and' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_141" [lenet_hls/full_connected.cpp:140]   --->   Operation 196 'or' 'sel_tmp21_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%sel_tmp4 = xor i1 %sel_tmp21_demorgan, true" [lenet_hls/full_connected.cpp:140]   --->   Operation 197 'xor' 'sel_tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 198 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp5 = and i1 %icmp4, %sel_tmp4" [lenet_hls/full_connected.cpp:140]   --->   Operation 198 'and' 'sel_tmp5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 199 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp5, %sel_tmp" [lenet_hls/full_connected.cpp:140]   --->   Operation 199 'or' 'or_cond' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 200 [1/1] (0.99ns) (out node of the LUT)   --->   "%newSel7 = select i1 %sel_tmp9, i16 %tmp_150, i16 %tmp_184" [lenet_hls/full_connected.cpp:140]   --->   Operation 200 'select' 'newSel7' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node or_cond6)   --->   "%or_cond5 = or i1 %sel_tmp9, %sel_tmp2" [lenet_hls/full_connected.cpp:140]   --->   Operation 201 'or' 'or_cond5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 202 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond6 = or i1 %or_cond, %or_cond5" [lenet_hls/full_connected.cpp:140]   --->   Operation 202 'or' 'or_cond6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 12> <Delay = 5.41>
ST_18 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%sh_amt_cast1 = sext i12 %sh_amt to i16" [lenet_hls/full_connected.cpp:140]   --->   Operation 203 'sext' 'sh_amt_cast1' <Predicate = (sel_tmp5 & or_cond & or_cond6)> <Delay = 0.00>
ST_18 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%sh_amt_cast = sext i12 %sh_amt to i32" [lenet_hls/full_connected.cpp:140]   --->   Operation 204 'sext' 'sh_amt_cast' <Predicate = (!sel_tmp5 & or_cond & or_cond6)> <Delay = 0.00>
ST_18 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_148 = zext i32 %sh_amt_cast to i54" [lenet_hls/full_connected.cpp:140]   --->   Operation 205 'zext' 'tmp_148' <Predicate = (!sel_tmp5 & or_cond & or_cond6)> <Delay = 0.00>
ST_18 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_149 = ashr i54 %man_V_6, %tmp_148" [lenet_hls/full_connected.cpp:140]   --->   Operation 206 'ashr' 'tmp_149' <Predicate = (!sel_tmp5 & or_cond & or_cond6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_186 = trunc i54 %tmp_149 to i16" [lenet_hls/full_connected.cpp:140]   --->   Operation 207 'trunc' 'tmp_186' <Predicate = (!sel_tmp5 & or_cond & or_cond6)> <Delay = 0.00>
ST_18 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_151 = shl i16 %tmp_184, %sh_amt_cast1" [lenet_hls/full_connected.cpp:140]   --->   Operation 208 'shl' 'tmp_151' <Predicate = (sel_tmp5 & or_cond & or_cond6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 209 [1/1] (4.61ns) (out node of the LUT)   --->   "%newSel = select i1 %sel_tmp5, i16 %tmp_151, i16 %tmp_186" [lenet_hls/full_connected.cpp:140]   --->   Operation 209 'select' 'newSel' <Predicate = (or_cond & or_cond6)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_22)   --->   "%newSel8 = select i1 %or_cond, i16 %newSel, i16 %newSel7" [lenet_hls/full_connected.cpp:140]   --->   Operation 210 'select' 'newSel8' <Predicate = (or_cond6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 211 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_V_22 = select i1 %or_cond6, i16 %newSel8, i16 0" [lenet_hls/full_connected.cpp:140]   --->   Operation 211 'select' 'tmp_V_22' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 19 <SV = 13> <Delay = 3.63>
ST_19 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str125) nounwind" [lenet_hls/full_connected.cpp:139]   --->   Operation 212 'specloopname' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 213 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_22)" [lenet_hls/full_connected.cpp:140]   --->   Operation 213 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_19 : Operation 214 [1/1] (0.00ns)   --->   "br label %.preheader" [lenet_hls/full_connected.cpp:139]   --->   Operation 214 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fc1_layer_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc1_layer_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (specinterface    ) [ 00000000000000000000]
empty_66              (specinterface    ) [ 00000000000000000000]
output_V              (alloca           ) [ 00111111111111111111]
fc1_buff_V            (alloca           ) [ 00111111100000000000]
output_V_addr         (getelementptr    ) [ 00000000000000000000]
StgValue_25           (store            ) [ 00000000000000000000]
fc1_buff_V_addr       (getelementptr    ) [ 00000000000000000000]
StgValue_27           (store            ) [ 00000000000000000000]
StgValue_28           (br               ) [ 01110000000000000000]
i                     (phi              ) [ 00100000000000000000]
i_cast6               (zext             ) [ 00010000000000000000]
exitcond3             (icmp             ) [ 00110000000000000000]
empty_67              (speclooptripcount) [ 00000000000000000000]
i_8                   (add              ) [ 01110000000000000000]
StgValue_34           (br               ) [ 00000000000000000000]
StgValue_35           (br               ) [ 00110000000000000000]
StgValue_36           (br               ) [ 00111111100000000000]
j                     (phi              ) [ 00010000000000000000]
exitcond5             (icmp             ) [ 00110000000000000000]
empty_68              (speclooptripcount) [ 00000000000000000000]
j_5                   (add              ) [ 00110000000000000000]
StgValue_41           (br               ) [ 00000000000000000000]
tmp_s                 (bitconcatenate   ) [ 00000000000000000000]
tmp_118               (add              ) [ 00000000000000000000]
tmp_119               (zext             ) [ 00000000000000000000]
tmp_V                 (read             ) [ 00000000000000000000]
fc1_buff_V_addr_2     (getelementptr    ) [ 00000000000000000000]
StgValue_47           (store            ) [ 00000000000000000000]
StgValue_48           (br               ) [ 00110000000000000000]
StgValue_49           (br               ) [ 01110000000000000000]
j1                    (phi              ) [ 00001100000000000000]
exitcond4             (icmp             ) [ 00001111100000000000]
empty_69              (speclooptripcount) [ 00000000000000000000]
j_6                   (add              ) [ 00101111100000000000]
StgValue_54           (br               ) [ 00000000000000000000]
tmp                   (zext             ) [ 00000000000000000000]
fc1_buff_V_addr_1     (getelementptr    ) [ 00000100000000000000]
StgValue_58           (br               ) [ 00001111111111111111]
tmp_9                 (bitconcatenate   ) [ 00000000000000000000]
p_shl_cast            (zext             ) [ 00000000000000000000]
tmp_10                (bitconcatenate   ) [ 00000000000000000000]
p_shl1_cast           (zext             ) [ 00000000000000000000]
tmp_11                (sub              ) [ 00000011100000000000]
fc1_buff_V_load       (load             ) [ 00000000000000000000]
tmp_cast              (sext             ) [ 00000011100000000000]
StgValue_66           (br               ) [ 00001111100000000000]
i2                    (phi              ) [ 00000010000000000000]
exitcond6             (icmp             ) [ 00001111100000000000]
empty_70              (speclooptripcount) [ 00000000000000000000]
i_9                   (add              ) [ 00001111100000000000]
StgValue_71           (br               ) [ 00000000000000000000]
tmp_145               (zext             ) [ 00000000000000000000]
tmp_145_cast          (zext             ) [ 00000000000000000000]
tmp_13                (add              ) [ 00000000000000000000]
tmp_13_cast           (sext             ) [ 00000000000000000000]
fc1_layer_weights_V_s (getelementptr    ) [ 00000001000000000000]
output_V_addr_7       (getelementptr    ) [ 00000001100000000000]
StgValue_80           (br               ) [ 00101111100000000000]
fc1_layer_weights_V_1 (load             ) [ 00000000100000000000]
p_Val2_23             (load             ) [ 00000000100000000000]
StgValue_83           (specloopname     ) [ 00000000000000000000]
r_V_cast              (sext             ) [ 00000000000000000000]
r_V_6                 (mul              ) [ 00000000000000000000]
r_V_6_cast            (sext             ) [ 00000000000000000000]
lhs_V_2               (bitconcatenate   ) [ 00000000000000000000]
ret_V                 (add              ) [ 00000000000000000000]
tmp_147               (partselect       ) [ 00000000000000000000]
StgValue_90           (store            ) [ 00000000000000000000]
StgValue_91           (br               ) [ 00001111100000000000]
i3                    (phi              ) [ 00000000010000000000]
exitcond              (icmp             ) [ 00000000011111111111]
empty_71              (speclooptripcount) [ 00000000000000000000]
i_10                  (add              ) [ 00001000011111111111]
StgValue_96           (br               ) [ 00000000000000000000]
tmp_120               (zext             ) [ 00000000000000000000]
output_V_addr_6       (getelementptr    ) [ 00000000001000000000]
fc1_layer_bias_V_add  (getelementptr    ) [ 00000000001000000000]
StgValue_102          (ret              ) [ 00000000000000000000]
p_Val2_s              (load             ) [ 00000000000000000000]
lhs_V                 (sext             ) [ 00000000000000000000]
p_Val2_18             (load             ) [ 00000000000000000000]
rhs_V                 (sext             ) [ 00000000000000000000]
tmp_2                 (sext             ) [ 00000000000000000000]
tmp_V_23              (add              ) [ 00000000000000000000]
tmp_V_28_cast         (add              ) [ 00000000000100000000]
tmp_121               (icmp             ) [ 00000000000111100000]
p_Result_43           (bitselect        ) [ 00000000000111100000]
tmp_V_cast            (sub              ) [ 00000000000000000000]
tmp_V_24              (select           ) [ 00000000000011000000]
tmp_V_29_cast         (zext             ) [ 00000000000010000000]
p_Result_s            (partselect       ) [ 00000000000000000000]
p_Result_44           (bitconcatenate   ) [ 00000000000000000000]
l                     (cttz             ) [ 00000000000010000000]
tmp_179               (trunc            ) [ 00000000000011100000]
tmp_122               (sub              ) [ 00000000000001000000]
tmp_165               (trunc            ) [ 00000000000000000000]
lsb_index             (add              ) [ 00000000000000000000]
tmp_167               (partselect       ) [ 00000000000000000000]
icmp                  (icmp             ) [ 00000000000000000000]
tmp_170               (trunc            ) [ 00000000000000000000]
tmp_171               (sub              ) [ 00000000000000000000]
tmp_174               (zext             ) [ 00000000000000000000]
tmp_175               (lshr             ) [ 00000000000000000000]
p_Result_38           (and              ) [ 00000000000000000000]
tmp_123               (icmp             ) [ 00000000000000000000]
a                     (and              ) [ 00000000000000000000]
tmp_177               (bitselect        ) [ 00000000000000000000]
rev                   (xor              ) [ 00000000000000000000]
tmp_124               (add              ) [ 00000000000000000000]
p_Result_39           (bitselect        ) [ 00000000000000000000]
tmp_125               (and              ) [ 00000000000000000000]
tmp_126               (or               ) [ 00000000000000000000]
tmp_127               (bitconcatenate   ) [ 00000000000001000000]
tmp_128               (icmp             ) [ 00000000000001000000]
m                     (zext             ) [ 00000000000000000000]
m_cast                (zext             ) [ 00000000000000000000]
tmp_129               (add              ) [ 00000000000000000000]
tmp_130               (lshr             ) [ 00000000000000000000]
tmp_159_cast          (zext             ) [ 00000000000000000000]
tmp_131               (sub              ) [ 00000000000000000000]
tmp_132               (zext             ) [ 00000000000000000000]
tmp_133               (shl              ) [ 00000000000000000000]
m_13                  (select           ) [ 00000000000000000000]
tmp_134               (zext             ) [ 00000000000000000000]
m_14                  (add              ) [ 00000000000000000000]
m_s                   (partselect       ) [ 00000000000000100000]
tmp_178               (bitselect        ) [ 00000000000000100000]
m_17                  (zext             ) [ 00000000000000000000]
tmp_190_cast_cast_ca  (select           ) [ 00000000000000000000]
tmp_135               (sub              ) [ 00000000000000000000]
p_Repl2_9_trunc       (add              ) [ 00000000000000000000]
tmp_136               (bitconcatenate   ) [ 00000000000000000000]
p_Result_45           (partset          ) [ 00000000000000000000]
tmp_180               (trunc            ) [ 00000000000000000000]
tmp_137               (bitcast          ) [ 00000000000000000000]
a_assign              (select           ) [ 00000000000000010000]
tmp_i                 (fcmp             ) [ 00000000000000000000]
a_assign_4            (select           ) [ 00000000000000001100]
d_assign              (fpext            ) [ 00000000000000000000]
ireg_V                (bitcast          ) [ 00000000000000000000]
tmp_181               (trunc            ) [ 00000000000000000000]
p_Result_46           (bitselect        ) [ 00000000000000000100]
exp_tmp_V             (partselect       ) [ 00000000000000000100]
tmp_183               (trunc            ) [ 00000000000000000100]
tmp_140               (icmp             ) [ 00000000000000000100]
tmp_138               (zext             ) [ 00000000000000000000]
tmp_139               (bitconcatenate   ) [ 00000000000000000000]
p_Result_47           (zext             ) [ 00000000000000000000]
man_V_5               (sub              ) [ 00000000000000000000]
man_V_6               (select           ) [ 00000000000000000010]
F2                    (sub              ) [ 00000000000000000000]
tmp_141               (icmp             ) [ 00000000000000000000]
tmp_142               (add              ) [ 00000000000000000000]
tmp_143               (sub              ) [ 00000000000000000000]
sh_amt                (select           ) [ 00000000000000000010]
tmp_144               (icmp             ) [ 00000000000000000000]
tmp_184               (trunc            ) [ 00000000000000000010]
tmp_146               (icmp             ) [ 00000000000000000000]
tmp_185               (partselect       ) [ 00000000000000000000]
icmp4                 (icmp             ) [ 00000000000000000000]
ireg_V_to_int         (bitcast          ) [ 00000000000000000000]
tmp_187               (bitselect        ) [ 00000000000000000000]
tmp_150               (select           ) [ 00000000000000000000]
sel_tmp1              (xor              ) [ 00000000000000000000]
sel_tmp2              (and              ) [ 00000000000000000000]
sel_tmp6_demorgan     (or               ) [ 00000000000000000000]
sel_tmp6              (xor              ) [ 00000000000000000000]
sel_tmp7              (and              ) [ 00000000000000000000]
sel_tmp8              (xor              ) [ 00000000000000000000]
sel_tmp9              (and              ) [ 00000000000000000000]
sel_tmp               (and              ) [ 00000000000000000000]
sel_tmp21_demorgan    (or               ) [ 00000000000000000000]
sel_tmp4              (xor              ) [ 00000000000000000000]
sel_tmp5              (and              ) [ 00000000000000000010]
or_cond               (or               ) [ 00000000000000000010]
newSel7               (select           ) [ 00000000000000000010]
or_cond5              (or               ) [ 00000000000000000000]
or_cond6              (or               ) [ 00000000000000000010]
sh_amt_cast1          (sext             ) [ 00000000000000000000]
sh_amt_cast           (sext             ) [ 00000000000000000000]
tmp_148               (zext             ) [ 00000000000000000000]
tmp_149               (ashr             ) [ 00000000000000000000]
tmp_186               (trunc            ) [ 00000000000000000000]
tmp_151               (shl              ) [ 00000000000000000000]
newSel                (select           ) [ 00000000000000000000]
newSel8               (select           ) [ 00000000000000000000]
tmp_V_22              (select           ) [ 00000000000000000001]
StgValue_212          (specloopname     ) [ 00000000000000000000]
StgValue_213          (write            ) [ 00000000000000000000]
StgValue_214          (br               ) [ 00001000011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fc1_layer_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_layer_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fc1_layer_bias_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_layer_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str148"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str149"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str150"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str151"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str152"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str153"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str140"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str141"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str142"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str143"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str144"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str146"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i10.i7"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i16.i11"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i17"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i15.i17"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i17"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str125"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="202" class="1004" name="output_V_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_V/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="fc1_buff_V_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fc1_buff_V/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_V_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="0"/>
<pin id="213" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="StgValue_213_write_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="0"/>
<pin id="219" dir="0" index="2" bw="16" slack="1"/>
<pin id="220" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_213/19 "/>
</bind>
</comp>

<comp id="223" class="1004" name="output_V_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="0"/>
<pin id="233" dir="0" index="1" bw="16" slack="0"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_25/1 p_Val2_23/6 StgValue_90/8 p_Val2_s/9 "/>
</bind>
</comp>

<comp id="238" class="1004" name="fc1_buff_V_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc1_buff_V_addr/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="17" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="0"/>
<pin id="249" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_27/1 StgValue_47/3 fc1_buff_V_load/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="fc1_buff_V_addr_2_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="10" slack="0"/>
<pin id="257" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc1_buff_V_addr_2/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="fc1_buff_V_addr_1_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="10" slack="0"/>
<pin id="265" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc1_buff_V_addr_1/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="fc1_layer_weights_V_s_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="10" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="18" slack="0"/>
<pin id="272" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc1_layer_weights_V_s/6 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="17" slack="0"/>
<pin id="277" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc1_layer_weights_V_1/6 "/>
</bind>
</comp>

<comp id="281" class="1004" name="output_V_addr_7_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="7" slack="0"/>
<pin id="285" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_7/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="output_V_addr_6_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="7" slack="0"/>
<pin id="292" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_6/9 "/>
</bind>
</comp>

<comp id="295" class="1004" name="fc1_layer_bias_V_add_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="7" slack="0"/>
<pin id="299" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc1_layer_bias_V_add/9 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_18/9 "/>
</bind>
</comp>

<comp id="308" class="1005" name="i_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="1"/>
<pin id="310" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="i_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="5" slack="0"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="319" class="1005" name="j_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="1"/>
<pin id="321" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="j_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="6" slack="0"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="1" slack="1"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="330" class="1005" name="j1_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="1"/>
<pin id="332" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j1 (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="j1_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="0"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="1" slack="1"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1/4 "/>
</bind>
</comp>

<comp id="342" class="1005" name="i2_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="7" slack="1"/>
<pin id="344" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="i2_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="7" slack="0"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="1" slack="1"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/6 "/>
</bind>
</comp>

<comp id="353" class="1005" name="i3_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="7" slack="1"/>
<pin id="355" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i3 (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="i3_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="0"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="1" slack="1"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3/9 "/>
</bind>
</comp>

<comp id="364" class="1004" name="d_assign_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign/16 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_i_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_i/15 "/>
</bind>
</comp>

<comp id="372" class="1004" name="i_cast6_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="0"/>
<pin id="374" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast6/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="exitcond3_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="0"/>
<pin id="378" dir="0" index="1" bw="5" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="i_8_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="5" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="exitcond5_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="6" slack="0"/>
<pin id="390" dir="0" index="1" bw="6" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="j_5_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="6" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_s_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="10" slack="0"/>
<pin id="402" dir="0" index="1" bw="6" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_118_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="5" slack="1"/>
<pin id="410" dir="0" index="1" bw="10" slack="0"/>
<pin id="411" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_118/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_119_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="10" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_119/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="exitcond4_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="10" slack="0"/>
<pin id="420" dir="0" index="1" bw="10" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="j_6_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="10" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_6/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="10" slack="0"/>
<pin id="432" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_9_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="17" slack="0"/>
<pin id="437" dir="0" index="1" bw="10" slack="1"/>
<pin id="438" dir="0" index="2" bw="1" slack="0"/>
<pin id="439" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="p_shl_cast_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="17" slack="0"/>
<pin id="445" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/5 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_10_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="13" slack="0"/>
<pin id="449" dir="0" index="1" bw="10" slack="1"/>
<pin id="450" dir="0" index="2" bw="1" slack="0"/>
<pin id="451" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="p_shl1_cast_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="13" slack="0"/>
<pin id="457" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_11_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="17" slack="0"/>
<pin id="461" dir="0" index="1" bw="13" slack="0"/>
<pin id="462" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_cast_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="0"/>
<pin id="467" dir="1" index="1" bw="26" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="exitcond6_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="7" slack="0"/>
<pin id="471" dir="0" index="1" bw="7" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="i_9_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="7" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_145_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="7" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_145/6 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_145_cast_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="7" slack="0"/>
<pin id="488" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_145_cast/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_13_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="7" slack="0"/>
<pin id="492" dir="0" index="1" bw="18" slack="1"/>
<pin id="493" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_13_cast_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="18" slack="0"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13_cast/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="r_V_cast_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="10" slack="1"/>
<pin id="502" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_cast/8 "/>
</bind>
</comp>

<comp id="503" class="1004" name="lhs_V_2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="27" slack="0"/>
<pin id="505" dir="0" index="1" bw="16" slack="1"/>
<pin id="506" dir="0" index="2" bw="1" slack="0"/>
<pin id="507" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/8 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_147_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="16" slack="0"/>
<pin id="512" dir="0" index="1" bw="27" slack="0"/>
<pin id="513" dir="0" index="2" bw="5" slack="0"/>
<pin id="514" dir="0" index="3" bw="6" slack="0"/>
<pin id="515" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_147/8 "/>
</bind>
</comp>

<comp id="520" class="1004" name="exitcond_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="7" slack="0"/>
<pin id="522" dir="0" index="1" bw="7" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="526" class="1004" name="i_10_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="7" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_10/9 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_120_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="7" slack="0"/>
<pin id="534" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_120/9 "/>
</bind>
</comp>

<comp id="538" class="1004" name="lhs_V_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="16" slack="0"/>
<pin id="540" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/10 "/>
</bind>
</comp>

<comp id="542" class="1004" name="rhs_V_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/10 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_2_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_V_23_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="0"/>
<pin id="552" dir="0" index="1" bw="16" slack="0"/>
<pin id="553" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_23/10 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_V_28_cast_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="0"/>
<pin id="558" dir="0" index="1" bw="16" slack="0"/>
<pin id="559" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_28_cast/10 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_121_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="17" slack="0"/>
<pin id="564" dir="0" index="1" bw="17" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_121/10 "/>
</bind>
</comp>

<comp id="568" class="1004" name="p_Result_43_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="17" slack="0"/>
<pin id="571" dir="0" index="2" bw="6" slack="0"/>
<pin id="572" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_43/10 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_V_cast_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="16" slack="1"/>
<pin id="579" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V_cast/11 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_V_24_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="1"/>
<pin id="583" dir="0" index="1" bw="16" slack="0"/>
<pin id="584" dir="0" index="2" bw="16" slack="1"/>
<pin id="585" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_24/11 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_V_29_cast_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="16" slack="0"/>
<pin id="589" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_29_cast/11 "/>
</bind>
</comp>

<comp id="591" class="1004" name="p_Result_s_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="17" slack="0"/>
<pin id="593" dir="0" index="1" bw="16" slack="0"/>
<pin id="594" dir="0" index="2" bw="6" slack="0"/>
<pin id="595" dir="0" index="3" bw="1" slack="0"/>
<pin id="596" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/11 "/>
</bind>
</comp>

<comp id="601" class="1004" name="p_Result_44_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="0"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="0" index="2" bw="17" slack="0"/>
<pin id="605" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_44/11 "/>
</bind>
</comp>

<comp id="609" class="1004" name="l_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="0"/>
<pin id="611" dir="0" index="1" bw="32" slack="0"/>
<pin id="612" dir="0" index="2" bw="1" slack="0"/>
<pin id="613" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/11 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_179_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="0"/>
<pin id="619" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_179/11 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_122_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="6" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="1"/>
<pin id="624" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_122/12 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_165_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_165/12 "/>
</bind>
</comp>

<comp id="630" class="1004" name="lsb_index_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="6" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="0"/>
<pin id="633" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/12 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_167_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="31" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="0"/>
<pin id="639" dir="0" index="2" bw="1" slack="0"/>
<pin id="640" dir="0" index="3" bw="6" slack="0"/>
<pin id="641" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_167/12 "/>
</bind>
</comp>

<comp id="646" class="1004" name="icmp_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="31" slack="0"/>
<pin id="648" dir="0" index="1" bw="31" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/12 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_170_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="0"/>
<pin id="654" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_170/12 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_171_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="5" slack="0"/>
<pin id="658" dir="0" index="1" bw="5" slack="0"/>
<pin id="659" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_171/12 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_174_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="5" slack="0"/>
<pin id="664" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_174/12 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_175_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="5" slack="0"/>
<pin id="669" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_175/12 "/>
</bind>
</comp>

<comp id="672" class="1004" name="p_Result_38_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="17" slack="1"/>
<pin id="674" dir="0" index="1" bw="17" slack="0"/>
<pin id="675" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_38/12 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_123_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="16" slack="0"/>
<pin id="679" dir="0" index="1" bw="16" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_123/12 "/>
</bind>
</comp>

<comp id="683" class="1004" name="a_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/12 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_177_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="32" slack="0"/>
<pin id="692" dir="0" index="2" bw="6" slack="0"/>
<pin id="693" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_177/12 "/>
</bind>
</comp>

<comp id="697" class="1004" name="rev_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/12 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_124_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="6" slack="0"/>
<pin id="705" dir="0" index="1" bw="17" slack="0"/>
<pin id="706" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_124/12 "/>
</bind>
</comp>

<comp id="709" class="1004" name="p_Result_39_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="16" slack="1"/>
<pin id="712" dir="0" index="2" bw="17" slack="0"/>
<pin id="713" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_39/12 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_125_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_125/12 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_126_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_126/12 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_127_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="0"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="0" index="2" bw="1" slack="0"/>
<pin id="732" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_127/12 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_128_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="0"/>
<pin id="738" dir="0" index="1" bw="32" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_128/12 "/>
</bind>
</comp>

<comp id="742" class="1004" name="m_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="16" slack="2"/>
<pin id="744" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/13 "/>
</bind>
</comp>

<comp id="745" class="1004" name="m_cast_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="16" slack="2"/>
<pin id="747" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast/13 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_129_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="6" slack="0"/>
<pin id="750" dir="0" index="1" bw="32" slack="1"/>
<pin id="751" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_129/13 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_130_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="16" slack="0"/>
<pin id="755" dir="0" index="1" bw="32" slack="0"/>
<pin id="756" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_130/13 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_159_cast_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="0"/>
<pin id="761" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_159_cast/13 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_131_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="6" slack="0"/>
<pin id="765" dir="0" index="1" bw="32" slack="1"/>
<pin id="766" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_131/13 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_132_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="0"/>
<pin id="770" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_132/13 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_133_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="16" slack="0"/>
<pin id="774" dir="0" index="1" bw="32" slack="0"/>
<pin id="775" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_133/13 "/>
</bind>
</comp>

<comp id="778" class="1004" name="m_13_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="1"/>
<pin id="780" dir="0" index="1" bw="64" slack="0"/>
<pin id="781" dir="0" index="2" bw="64" slack="0"/>
<pin id="782" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_13/13 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp_134_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="1"/>
<pin id="787" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_134/13 "/>
</bind>
</comp>

<comp id="788" class="1004" name="m_14_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="0"/>
<pin id="790" dir="0" index="1" bw="64" slack="0"/>
<pin id="791" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_14/13 "/>
</bind>
</comp>

<comp id="794" class="1004" name="m_s_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="63" slack="0"/>
<pin id="796" dir="0" index="1" bw="64" slack="0"/>
<pin id="797" dir="0" index="2" bw="1" slack="0"/>
<pin id="798" dir="0" index="3" bw="7" slack="0"/>
<pin id="799" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_s/13 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp_178_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="0" index="1" bw="64" slack="0"/>
<pin id="807" dir="0" index="2" bw="6" slack="0"/>
<pin id="808" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_178/13 "/>
</bind>
</comp>

<comp id="812" class="1004" name="m_17_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="63" slack="1"/>
<pin id="814" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_17/14 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_190_cast_cast_ca_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="1"/>
<pin id="817" dir="0" index="1" bw="8" slack="0"/>
<pin id="818" dir="0" index="2" bw="8" slack="0"/>
<pin id="819" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_190_cast_cast_ca/14 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp_135_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="4" slack="0"/>
<pin id="824" dir="0" index="1" bw="8" slack="3"/>
<pin id="825" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_135/14 "/>
</bind>
</comp>

<comp id="827" class="1004" name="p_Repl2_9_trunc_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="8" slack="0"/>
<pin id="829" dir="0" index="1" bw="8" slack="0"/>
<pin id="830" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Repl2_9_trunc/14 "/>
</bind>
</comp>

<comp id="833" class="1004" name="tmp_136_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="9" slack="0"/>
<pin id="835" dir="0" index="1" bw="1" slack="4"/>
<pin id="836" dir="0" index="2" bw="8" slack="0"/>
<pin id="837" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_136/14 "/>
</bind>
</comp>

<comp id="840" class="1004" name="p_Result_45_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="64" slack="0"/>
<pin id="842" dir="0" index="1" bw="63" slack="0"/>
<pin id="843" dir="0" index="2" bw="9" slack="0"/>
<pin id="844" dir="0" index="3" bw="6" slack="0"/>
<pin id="845" dir="0" index="4" bw="6" slack="0"/>
<pin id="846" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_45/14 "/>
</bind>
</comp>

<comp id="852" class="1004" name="tmp_180_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="64" slack="0"/>
<pin id="854" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_180/14 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_137_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="0"/>
<pin id="858" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_137/14 "/>
</bind>
</comp>

<comp id="860" class="1004" name="a_assign_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="4"/>
<pin id="862" dir="0" index="1" bw="32" slack="0"/>
<pin id="863" dir="0" index="2" bw="32" slack="0"/>
<pin id="864" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_assign/14 "/>
</bind>
</comp>

<comp id="867" class="1004" name="a_assign_4_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="0"/>
<pin id="869" dir="0" index="1" bw="32" slack="1"/>
<pin id="870" dir="0" index="2" bw="32" slack="0"/>
<pin id="871" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_assign_4/15 "/>
</bind>
</comp>

<comp id="874" class="1004" name="ireg_V_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="64" slack="0"/>
<pin id="876" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/16 "/>
</bind>
</comp>

<comp id="878" class="1004" name="tmp_181_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="64" slack="0"/>
<pin id="880" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_181/16 "/>
</bind>
</comp>

<comp id="882" class="1004" name="p_Result_46_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="0"/>
<pin id="884" dir="0" index="1" bw="64" slack="0"/>
<pin id="885" dir="0" index="2" bw="7" slack="0"/>
<pin id="886" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_46/16 "/>
</bind>
</comp>

<comp id="890" class="1004" name="exp_tmp_V_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="11" slack="0"/>
<pin id="892" dir="0" index="1" bw="64" slack="0"/>
<pin id="893" dir="0" index="2" bw="7" slack="0"/>
<pin id="894" dir="0" index="3" bw="7" slack="0"/>
<pin id="895" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/16 "/>
</bind>
</comp>

<comp id="900" class="1004" name="tmp_183_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="64" slack="0"/>
<pin id="902" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_183/16 "/>
</bind>
</comp>

<comp id="904" class="1004" name="tmp_140_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="63" slack="0"/>
<pin id="906" dir="0" index="1" bw="63" slack="0"/>
<pin id="907" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_140/16 "/>
</bind>
</comp>

<comp id="910" class="1004" name="tmp_138_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="11" slack="1"/>
<pin id="912" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_138/17 "/>
</bind>
</comp>

<comp id="913" class="1004" name="tmp_139_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="53" slack="0"/>
<pin id="915" dir="0" index="1" bw="1" slack="0"/>
<pin id="916" dir="0" index="2" bw="52" slack="1"/>
<pin id="917" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_139/17 "/>
</bind>
</comp>

<comp id="920" class="1004" name="p_Result_47_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="53" slack="0"/>
<pin id="922" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_47/17 "/>
</bind>
</comp>

<comp id="924" class="1004" name="man_V_5_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="0"/>
<pin id="926" dir="0" index="1" bw="53" slack="0"/>
<pin id="927" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_5/17 "/>
</bind>
</comp>

<comp id="930" class="1004" name="man_V_6_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="1"/>
<pin id="932" dir="0" index="1" bw="54" slack="0"/>
<pin id="933" dir="0" index="2" bw="54" slack="0"/>
<pin id="934" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_6/17 "/>
</bind>
</comp>

<comp id="937" class="1004" name="F2_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="12" slack="0"/>
<pin id="939" dir="0" index="1" bw="11" slack="0"/>
<pin id="940" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/17 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_141_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="12" slack="0"/>
<pin id="945" dir="0" index="1" bw="12" slack="0"/>
<pin id="946" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_141/17 "/>
</bind>
</comp>

<comp id="949" class="1004" name="tmp_142_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="5" slack="0"/>
<pin id="951" dir="0" index="1" bw="12" slack="0"/>
<pin id="952" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_142/17 "/>
</bind>
</comp>

<comp id="955" class="1004" name="tmp_143_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="5" slack="0"/>
<pin id="957" dir="0" index="1" bw="12" slack="0"/>
<pin id="958" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_143/17 "/>
</bind>
</comp>

<comp id="961" class="1004" name="sh_amt_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="0"/>
<pin id="963" dir="0" index="1" bw="12" slack="0"/>
<pin id="964" dir="0" index="2" bw="12" slack="0"/>
<pin id="965" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/17 "/>
</bind>
</comp>

<comp id="969" class="1004" name="tmp_144_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="12" slack="0"/>
<pin id="971" dir="0" index="1" bw="12" slack="0"/>
<pin id="972" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_144/17 "/>
</bind>
</comp>

<comp id="975" class="1004" name="tmp_184_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="54" slack="0"/>
<pin id="977" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_184/17 "/>
</bind>
</comp>

<comp id="979" class="1004" name="tmp_146_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="12" slack="0"/>
<pin id="981" dir="0" index="1" bw="12" slack="0"/>
<pin id="982" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_146/17 "/>
</bind>
</comp>

<comp id="985" class="1004" name="tmp_185_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="8" slack="0"/>
<pin id="987" dir="0" index="1" bw="12" slack="0"/>
<pin id="988" dir="0" index="2" bw="4" slack="0"/>
<pin id="989" dir="0" index="3" bw="5" slack="0"/>
<pin id="990" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_185/17 "/>
</bind>
</comp>

<comp id="995" class="1004" name="icmp4_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="8" slack="0"/>
<pin id="997" dir="0" index="1" bw="8" slack="0"/>
<pin id="998" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp4/17 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="ireg_V_to_int_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="32" slack="2"/>
<pin id="1003" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V_to_int/17 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="tmp_187_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="0"/>
<pin id="1006" dir="0" index="1" bw="32" slack="0"/>
<pin id="1007" dir="0" index="2" bw="6" slack="0"/>
<pin id="1008" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_187/17 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="tmp_150_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="1" slack="0"/>
<pin id="1014" dir="0" index="1" bw="16" slack="0"/>
<pin id="1015" dir="0" index="2" bw="16" slack="0"/>
<pin id="1016" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_150/17 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="sel_tmp1_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="1"/>
<pin id="1022" dir="0" index="1" bw="1" slack="0"/>
<pin id="1023" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/17 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="sel_tmp2_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="0"/>
<pin id="1027" dir="0" index="1" bw="1" slack="0"/>
<pin id="1028" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/17 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="sel_tmp6_demorgan_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="1"/>
<pin id="1033" dir="0" index="1" bw="1" slack="0"/>
<pin id="1034" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_demorgan/17 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="sel_tmp6_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="0"/>
<pin id="1038" dir="0" index="1" bw="1" slack="0"/>
<pin id="1039" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/17 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="sel_tmp7_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="0"/>
<pin id="1044" dir="0" index="1" bw="1" slack="0"/>
<pin id="1045" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/17 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="sel_tmp8_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="0"/>
<pin id="1050" dir="0" index="1" bw="1" slack="0"/>
<pin id="1051" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp8/17 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="sel_tmp9_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="0"/>
<pin id="1056" dir="0" index="1" bw="1" slack="0"/>
<pin id="1057" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp9/17 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="sel_tmp_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="0"/>
<pin id="1062" dir="0" index="1" bw="1" slack="0"/>
<pin id="1063" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp/17 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="sel_tmp21_demorgan_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="0"/>
<pin id="1068" dir="0" index="1" bw="1" slack="0"/>
<pin id="1069" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp21_demorgan/17 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="sel_tmp4_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="0"/>
<pin id="1074" dir="0" index="1" bw="1" slack="0"/>
<pin id="1075" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp4/17 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="sel_tmp5_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="0"/>
<pin id="1080" dir="0" index="1" bw="1" slack="0"/>
<pin id="1081" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5/17 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="or_cond_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="1" slack="0"/>
<pin id="1086" dir="0" index="1" bw="1" slack="0"/>
<pin id="1087" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/17 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="newSel7_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="0"/>
<pin id="1092" dir="0" index="1" bw="16" slack="0"/>
<pin id="1093" dir="0" index="2" bw="16" slack="0"/>
<pin id="1094" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel7/17 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="or_cond5_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="0"/>
<pin id="1100" dir="0" index="1" bw="1" slack="0"/>
<pin id="1101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond5/17 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="or_cond6_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="0"/>
<pin id="1106" dir="0" index="1" bw="1" slack="0"/>
<pin id="1107" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond6/17 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="sh_amt_cast1_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="12" slack="1"/>
<pin id="1112" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_cast1/18 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="sh_amt_cast_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="12" slack="1"/>
<pin id="1115" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_cast/18 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="tmp_148_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="12" slack="0"/>
<pin id="1118" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_148/18 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="tmp_149_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="54" slack="1"/>
<pin id="1122" dir="0" index="1" bw="32" slack="0"/>
<pin id="1123" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_149/18 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="tmp_186_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="54" slack="0"/>
<pin id="1127" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_186/18 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="tmp_151_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="16" slack="1"/>
<pin id="1131" dir="0" index="1" bw="12" slack="0"/>
<pin id="1132" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_151/18 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="newSel_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="1"/>
<pin id="1136" dir="0" index="1" bw="16" slack="0"/>
<pin id="1137" dir="0" index="2" bw="16" slack="0"/>
<pin id="1138" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/18 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="newSel8_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="1"/>
<pin id="1143" dir="0" index="1" bw="16" slack="0"/>
<pin id="1144" dir="0" index="2" bw="16" slack="1"/>
<pin id="1145" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel8/18 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="tmp_V_22_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="1"/>
<pin id="1149" dir="0" index="1" bw="16" slack="0"/>
<pin id="1150" dir="0" index="2" bw="16" slack="0"/>
<pin id="1151" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_22/18 "/>
</bind>
</comp>

<comp id="1154" class="1007" name="grp_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="16" slack="3"/>
<pin id="1156" dir="0" index="1" bw="10" slack="0"/>
<pin id="1157" dir="0" index="2" bw="27" slack="0"/>
<pin id="1158" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_6/8 r_V_6_cast/8 ret_V/8 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="i_cast6_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="10" slack="1"/>
<pin id="1164" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_cast6 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="i_8_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="5" slack="0"/>
<pin id="1172" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="j_5_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="6" slack="0"/>
<pin id="1180" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="j_6_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="10" slack="0"/>
<pin id="1188" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_6 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="fc1_buff_V_addr_1_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="17" slack="1"/>
<pin id="1193" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="fc1_buff_V_addr_1 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="tmp_11_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="18" slack="1"/>
<pin id="1198" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="tmp_cast_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="26" slack="3"/>
<pin id="1203" dir="1" index="1" bw="26" slack="3"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="1209" class="1005" name="i_9_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="7" slack="0"/>
<pin id="1211" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="fc1_layer_weights_V_s_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="17" slack="1"/>
<pin id="1216" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="fc1_layer_weights_V_s "/>
</bind>
</comp>

<comp id="1219" class="1005" name="output_V_addr_7_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="7" slack="1"/>
<pin id="1221" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr_7 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="fc1_layer_weights_V_1_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="10" slack="1"/>
<pin id="1226" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="fc1_layer_weights_V_1 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="p_Val2_23_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="16" slack="1"/>
<pin id="1231" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_23 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="i_10_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="7" slack="0"/>
<pin id="1239" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_10 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="output_V_addr_6_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="7" slack="1"/>
<pin id="1244" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr_6 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="fc1_layer_bias_V_add_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="7" slack="1"/>
<pin id="1249" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="fc1_layer_bias_V_add "/>
</bind>
</comp>

<comp id="1252" class="1005" name="tmp_V_28_cast_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="16" slack="1"/>
<pin id="1254" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_28_cast "/>
</bind>
</comp>

<comp id="1258" class="1005" name="tmp_121_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="1" slack="1"/>
<pin id="1260" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_121 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="p_Result_43_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="1" slack="1"/>
<pin id="1265" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_43 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="tmp_V_24_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="16" slack="2"/>
<pin id="1271" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_24 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="tmp_V_29_cast_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="17" slack="1"/>
<pin id="1277" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_29_cast "/>
</bind>
</comp>

<comp id="1281" class="1005" name="l_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="32" slack="1"/>
<pin id="1283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="1286" class="1005" name="tmp_179_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="8" slack="3"/>
<pin id="1288" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_179 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="tmp_122_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="32" slack="1"/>
<pin id="1293" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_122 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="tmp_127_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="32" slack="1"/>
<pin id="1299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_127 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="tmp_128_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="1" slack="1"/>
<pin id="1304" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_128 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="m_s_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="63" slack="1"/>
<pin id="1309" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="m_s "/>
</bind>
</comp>

<comp id="1312" class="1005" name="tmp_178_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="1" slack="1"/>
<pin id="1314" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_178 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="a_assign_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="32" slack="1"/>
<pin id="1319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_assign "/>
</bind>
</comp>

<comp id="1323" class="1005" name="a_assign_4_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="32" slack="1"/>
<pin id="1325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_assign_4 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="p_Result_46_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="1" slack="1"/>
<pin id="1331" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_46 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="exp_tmp_V_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="11" slack="1"/>
<pin id="1336" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="exp_tmp_V "/>
</bind>
</comp>

<comp id="1339" class="1005" name="tmp_183_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="52" slack="1"/>
<pin id="1341" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_183 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="tmp_140_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="1" slack="1"/>
<pin id="1346" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_140 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="man_V_6_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="54" slack="1"/>
<pin id="1352" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_6 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="sh_amt_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="12" slack="1"/>
<pin id="1357" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="1361" class="1005" name="tmp_184_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="16" slack="1"/>
<pin id="1363" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_184 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="sel_tmp5_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="1" slack="1"/>
<pin id="1368" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp5 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="or_cond_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="1" slack="1"/>
<pin id="1373" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="1376" class="1005" name="newSel7_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="16" slack="1"/>
<pin id="1378" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="newSel7 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="or_cond6_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="1" slack="1"/>
<pin id="1383" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond6 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="tmp_V_22_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="16" slack="1"/>
<pin id="1388" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="205"><net_src comp="42" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="42" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="70" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="2" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="200" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="0" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="202" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="44" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="44" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="236"><net_src comp="46" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="237"><net_src comp="223" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="243"><net_src comp="206" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="44" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="44" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="251"><net_src comp="46" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="238" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="258"><net_src comp="44" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="259"><net_src comp="210" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="260"><net_src comp="253" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="266"><net_src comp="44" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="267"><net_src comp="261" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="273"><net_src comp="4" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="44" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="268" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="44" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="287"><net_src comp="281" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="293"><net_src comp="44" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="294"><net_src comp="288" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="300"><net_src comp="6" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="44" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="307"><net_src comp="295" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="48" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="58" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="333"><net_src comp="72" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="341"><net_src comp="334" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="345"><net_src comp="82" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="356"><net_src comp="82" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="353" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="371"><net_src comp="168" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="312" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="312" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="50" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="312" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="56" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="323" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="60" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="323" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="64" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="405"><net_src comp="66" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="323" pin="4"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="68" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="412"><net_src comp="400" pin="3"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="408" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="422"><net_src comp="334" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="74" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="334" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="78" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="334" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="440"><net_src comp="80" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="330" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="82" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="446"><net_src comp="435" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="452"><net_src comp="84" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="330" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="86" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="458"><net_src comp="447" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="443" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="455" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="246" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="346" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="88" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="346" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="92" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="346" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="489"><net_src comp="346" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="486" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="490" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="508"><net_src comp="98" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="100" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="516"><net_src comp="102" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="104" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="518"><net_src comp="106" pin="0"/><net_sink comp="510" pin=3"/></net>

<net id="519"><net_src comp="510" pin="4"/><net_sink comp="231" pin=1"/></net>

<net id="524"><net_src comp="357" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="88" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="357" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="92" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="535"><net_src comp="357" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="541"><net_src comp="231" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="302" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="302" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="542" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="538" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="546" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="231" pin="3"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="550" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="108" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="573"><net_src comp="110" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="550" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="24" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="580"><net_src comp="46" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="586"><net_src comp="576" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="590"><net_src comp="581" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="597"><net_src comp="112" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="587" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="599"><net_src comp="24" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="600"><net_src comp="12" pin="0"/><net_sink comp="591" pin=3"/></net>

<net id="606"><net_src comp="114" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="116" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="608"><net_src comp="591" pin="4"/><net_sink comp="601" pin=2"/></net>

<net id="614"><net_src comp="118" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="601" pin="3"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="120" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="620"><net_src comp="609" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="122" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="629"><net_src comp="621" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="124" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="621" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="642"><net_src comp="126" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="630" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="644"><net_src comp="128" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="645"><net_src comp="130" pin="0"/><net_sink comp="636" pin=3"/></net>

<net id="650"><net_src comp="636" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="132" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="655"><net_src comp="621" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="134" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="652" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="665"><net_src comp="656" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="670"><net_src comp="136" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="662" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="666" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="681"><net_src comp="672" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="108" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="646" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="677" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="694"><net_src comp="138" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="630" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="130" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="701"><net_src comp="689" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="120" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="140" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="626" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="714"><net_src comp="142" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="703" pin="2"/><net_sink comp="709" pin=2"/></net>

<net id="720"><net_src comp="709" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="697" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="716" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="683" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="733"><net_src comp="144" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="132" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="735"><net_src comp="722" pin="2"/><net_sink comp="728" pin=2"/></net>

<net id="740"><net_src comp="630" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="12" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="752"><net_src comp="146" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="757"><net_src comp="745" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="748" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="762"><net_src comp="753" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="767"><net_src comp="148" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="771"><net_src comp="763" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="776"><net_src comp="742" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="768" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="783"><net_src comp="759" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="784"><net_src comp="772" pin="2"/><net_sink comp="778" pin=2"/></net>

<net id="792"><net_src comp="785" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="778" pin="3"/><net_sink comp="788" pin=1"/></net>

<net id="800"><net_src comp="150" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="801"><net_src comp="788" pin="2"/><net_sink comp="794" pin=1"/></net>

<net id="802"><net_src comp="128" pin="0"/><net_sink comp="794" pin=2"/></net>

<net id="803"><net_src comp="152" pin="0"/><net_sink comp="794" pin=3"/></net>

<net id="809"><net_src comp="154" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="810"><net_src comp="788" pin="2"/><net_sink comp="804" pin=1"/></net>

<net id="811"><net_src comp="148" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="820"><net_src comp="156" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="821"><net_src comp="158" pin="0"/><net_sink comp="815" pin=2"/></net>

<net id="826"><net_src comp="160" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="831"><net_src comp="822" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="815" pin="3"/><net_sink comp="827" pin=1"/></net>

<net id="838"><net_src comp="162" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="839"><net_src comp="827" pin="2"/><net_sink comp="833" pin=2"/></net>

<net id="847"><net_src comp="164" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="848"><net_src comp="812" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="849"><net_src comp="833" pin="3"/><net_sink comp="840" pin=2"/></net>

<net id="850"><net_src comp="166" pin="0"/><net_sink comp="840" pin=3"/></net>

<net id="851"><net_src comp="130" pin="0"/><net_sink comp="840" pin=4"/></net>

<net id="855"><net_src comp="840" pin="5"/><net_sink comp="852" pin=0"/></net>

<net id="859"><net_src comp="852" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="865"><net_src comp="168" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="866"><net_src comp="856" pin="1"/><net_sink comp="860" pin=2"/></net>

<net id="872"><net_src comp="367" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="873"><net_src comp="168" pin="0"/><net_sink comp="867" pin=2"/></net>

<net id="877"><net_src comp="364" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="881"><net_src comp="874" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="887"><net_src comp="154" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="888"><net_src comp="874" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="889"><net_src comp="152" pin="0"/><net_sink comp="882" pin=2"/></net>

<net id="896"><net_src comp="170" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="897"><net_src comp="874" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="898"><net_src comp="172" pin="0"/><net_sink comp="890" pin=2"/></net>

<net id="899"><net_src comp="174" pin="0"/><net_sink comp="890" pin=3"/></net>

<net id="903"><net_src comp="874" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="908"><net_src comp="878" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="176" pin="0"/><net_sink comp="904" pin=1"/></net>

<net id="918"><net_src comp="178" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="919"><net_src comp="120" pin="0"/><net_sink comp="913" pin=1"/></net>

<net id="923"><net_src comp="913" pin="3"/><net_sink comp="920" pin=0"/></net>

<net id="928"><net_src comp="180" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="920" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="935"><net_src comp="924" pin="2"/><net_sink comp="930" pin=1"/></net>

<net id="936"><net_src comp="920" pin="1"/><net_sink comp="930" pin=2"/></net>

<net id="941"><net_src comp="182" pin="0"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="910" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="947"><net_src comp="937" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="184" pin="0"/><net_sink comp="943" pin=1"/></net>

<net id="953"><net_src comp="186" pin="0"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="937" pin="2"/><net_sink comp="949" pin=1"/></net>

<net id="959"><net_src comp="184" pin="0"/><net_sink comp="955" pin=0"/></net>

<net id="960"><net_src comp="937" pin="2"/><net_sink comp="955" pin=1"/></net>

<net id="966"><net_src comp="943" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="967"><net_src comp="949" pin="2"/><net_sink comp="961" pin=1"/></net>

<net id="968"><net_src comp="955" pin="2"/><net_sink comp="961" pin=2"/></net>

<net id="973"><net_src comp="937" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="974"><net_src comp="184" pin="0"/><net_sink comp="969" pin=1"/></net>

<net id="978"><net_src comp="930" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="983"><net_src comp="961" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="984"><net_src comp="188" pin="0"/><net_sink comp="979" pin=1"/></net>

<net id="991"><net_src comp="190" pin="0"/><net_sink comp="985" pin=0"/></net>

<net id="992"><net_src comp="961" pin="3"/><net_sink comp="985" pin=1"/></net>

<net id="993"><net_src comp="192" pin="0"/><net_sink comp="985" pin=2"/></net>

<net id="994"><net_src comp="104" pin="0"/><net_sink comp="985" pin=3"/></net>

<net id="999"><net_src comp="985" pin="4"/><net_sink comp="995" pin=0"/></net>

<net id="1000"><net_src comp="194" pin="0"/><net_sink comp="995" pin=1"/></net>

<net id="1009"><net_src comp="138" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1010"><net_src comp="1001" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="1011"><net_src comp="130" pin="0"/><net_sink comp="1004" pin=2"/></net>

<net id="1017"><net_src comp="1004" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1018"><net_src comp="196" pin="0"/><net_sink comp="1012" pin=1"/></net>

<net id="1019"><net_src comp="46" pin="0"/><net_sink comp="1012" pin=2"/></net>

<net id="1024"><net_src comp="120" pin="0"/><net_sink comp="1020" pin=1"/></net>

<net id="1029"><net_src comp="969" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="1020" pin="2"/><net_sink comp="1025" pin=1"/></net>

<net id="1035"><net_src comp="969" pin="2"/><net_sink comp="1031" pin=1"/></net>

<net id="1040"><net_src comp="1031" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="120" pin="0"/><net_sink comp="1036" pin=1"/></net>

<net id="1046"><net_src comp="943" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="1036" pin="2"/><net_sink comp="1042" pin=1"/></net>

<net id="1052"><net_src comp="979" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="120" pin="0"/><net_sink comp="1048" pin=1"/></net>

<net id="1058"><net_src comp="1042" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1059"><net_src comp="1048" pin="2"/><net_sink comp="1054" pin=1"/></net>

<net id="1064"><net_src comp="1042" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="979" pin="2"/><net_sink comp="1060" pin=1"/></net>

<net id="1070"><net_src comp="1031" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1071"><net_src comp="943" pin="2"/><net_sink comp="1066" pin=1"/></net>

<net id="1076"><net_src comp="1066" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1077"><net_src comp="120" pin="0"/><net_sink comp="1072" pin=1"/></net>

<net id="1082"><net_src comp="995" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="1072" pin="2"/><net_sink comp="1078" pin=1"/></net>

<net id="1088"><net_src comp="1078" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1089"><net_src comp="1060" pin="2"/><net_sink comp="1084" pin=1"/></net>

<net id="1095"><net_src comp="1054" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1096"><net_src comp="1012" pin="3"/><net_sink comp="1090" pin=1"/></net>

<net id="1097"><net_src comp="975" pin="1"/><net_sink comp="1090" pin=2"/></net>

<net id="1102"><net_src comp="1054" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1103"><net_src comp="1025" pin="2"/><net_sink comp="1098" pin=1"/></net>

<net id="1108"><net_src comp="1084" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1109"><net_src comp="1098" pin="2"/><net_sink comp="1104" pin=1"/></net>

<net id="1119"><net_src comp="1113" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1124"><net_src comp="1116" pin="1"/><net_sink comp="1120" pin=1"/></net>

<net id="1128"><net_src comp="1120" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1133"><net_src comp="1110" pin="1"/><net_sink comp="1129" pin=1"/></net>

<net id="1139"><net_src comp="1129" pin="2"/><net_sink comp="1134" pin=1"/></net>

<net id="1140"><net_src comp="1125" pin="1"/><net_sink comp="1134" pin=2"/></net>

<net id="1146"><net_src comp="1134" pin="3"/><net_sink comp="1141" pin=1"/></net>

<net id="1152"><net_src comp="1141" pin="3"/><net_sink comp="1147" pin=1"/></net>

<net id="1153"><net_src comp="46" pin="0"/><net_sink comp="1147" pin=2"/></net>

<net id="1159"><net_src comp="500" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="1160"><net_src comp="503" pin="3"/><net_sink comp="1154" pin=2"/></net>

<net id="1161"><net_src comp="1154" pin="3"/><net_sink comp="510" pin=1"/></net>

<net id="1165"><net_src comp="372" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="1173"><net_src comp="382" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="1181"><net_src comp="394" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="1189"><net_src comp="424" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1194"><net_src comp="261" pin="3"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="1199"><net_src comp="459" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="1204"><net_src comp="465" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1212"><net_src comp="475" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1217"><net_src comp="268" pin="3"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="1222"><net_src comp="281" pin="3"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="1227"><net_src comp="275" pin="3"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="1232"><net_src comp="231" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="1240"><net_src comp="526" pin="2"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1245"><net_src comp="288" pin="3"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="1250"><net_src comp="295" pin="3"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1255"><net_src comp="556" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="1257"><net_src comp="1252" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="1261"><net_src comp="562" pin="2"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1266"><net_src comp="568" pin="3"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1268"><net_src comp="1263" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="1272"><net_src comp="581" pin="3"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1274"><net_src comp="1269" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="1278"><net_src comp="587" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1280"><net_src comp="1275" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="1284"><net_src comp="609" pin="3"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="1289"><net_src comp="617" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="1294"><net_src comp="621" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="1296"><net_src comp="1291" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="1300"><net_src comp="728" pin="3"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1305"><net_src comp="736" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="1310"><net_src comp="794" pin="4"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1315"><net_src comp="804" pin="3"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1320"><net_src comp="860" pin="3"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="1322"><net_src comp="1317" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="1326"><net_src comp="867" pin="3"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="1328"><net_src comp="1323" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1332"><net_src comp="882" pin="3"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="1337"><net_src comp="890" pin="4"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="1342"><net_src comp="900" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="913" pin=2"/></net>

<net id="1347"><net_src comp="904" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1349"><net_src comp="1344" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1353"><net_src comp="930" pin="3"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1358"><net_src comp="961" pin="3"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1360"><net_src comp="1355" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1364"><net_src comp="975" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1369"><net_src comp="1078" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1374"><net_src comp="1084" pin="2"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1379"><net_src comp="1090" pin="3"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="1141" pin=2"/></net>

<net id="1384"><net_src comp="1104" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1389"><net_src comp="1147" pin="3"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="216" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {19 }
	Port: fc1_layer_weights_V | {}
	Port: fc1_layer_bias_V | {}
 - Input state : 
	Port: fc1 : in_V_V | {3 }
	Port: fc1 : fc1_layer_weights_V | {6 7 }
	Port: fc1 : fc1_layer_bias_V | {9 10 }
  - Chain level:
	State 1
		output_V_addr : 1
		StgValue_25 : 2
		fc1_buff_V_addr : 1
		StgValue_27 : 2
	State 2
		i_cast6 : 1
		exitcond3 : 1
		i_8 : 1
		StgValue_34 : 2
	State 3
		exitcond5 : 1
		j_5 : 1
		StgValue_41 : 2
		tmp_s : 1
		tmp_118 : 2
		tmp_119 : 3
		fc1_buff_V_addr_2 : 4
		StgValue_47 : 5
	State 4
		exitcond4 : 1
		j_6 : 1
		StgValue_54 : 2
		tmp : 1
		fc1_buff_V_addr_1 : 2
		fc1_buff_V_load : 3
	State 5
		p_shl_cast : 1
		p_shl1_cast : 1
		tmp_11 : 2
		tmp_cast : 1
	State 6
		exitcond6 : 1
		i_9 : 1
		StgValue_71 : 2
		tmp_145 : 1
		tmp_145_cast : 1
		tmp_13 : 2
		tmp_13_cast : 3
		fc1_layer_weights_V_s : 4
		fc1_layer_weights_V_1 : 5
		output_V_addr_7 : 2
		p_Val2_23 : 3
	State 7
	State 8
		r_V_6 : 1
		r_V_6_cast : 2
		ret_V : 3
		tmp_147 : 4
		StgValue_90 : 5
	State 9
		exitcond : 1
		i_10 : 1
		StgValue_96 : 2
		tmp_120 : 1
		output_V_addr_6 : 2
		p_Val2_s : 3
		fc1_layer_bias_V_add : 2
		p_Val2_18 : 3
	State 10
		lhs_V : 1
		rhs_V : 1
		tmp_2 : 1
		tmp_V_23 : 2
		tmp_V_28_cast : 2
		tmp_121 : 3
		p_Result_43 : 3
	State 11
		tmp_V_24 : 1
		tmp_V_29_cast : 2
		p_Result_s : 3
		p_Result_44 : 4
		l : 5
		tmp_179 : 6
	State 12
		tmp_165 : 1
		lsb_index : 1
		tmp_167 : 2
		icmp : 3
		tmp_170 : 1
		tmp_171 : 2
		tmp_174 : 3
		tmp_175 : 4
		p_Result_38 : 5
		tmp_123 : 5
		a : 6
		tmp_177 : 2
		rev : 3
		tmp_124 : 2
		p_Result_39 : 3
		tmp_125 : 3
		tmp_126 : 6
		tmp_127 : 6
		tmp_128 : 2
	State 13
		tmp_130 : 1
		tmp_159_cast : 2
		tmp_132 : 1
		tmp_133 : 2
		m_13 : 3
		m_14 : 4
		m_s : 5
		tmp_178 : 5
	State 14
		p_Repl2_9_trunc : 1
		tmp_136 : 2
		p_Result_45 : 3
		tmp_180 : 4
		tmp_137 : 5
		a_assign : 6
	State 15
		a_assign_4 : 1
	State 16
		ireg_V : 1
		tmp_181 : 2
		p_Result_46 : 2
		exp_tmp_V : 2
		tmp_183 : 2
		tmp_140 : 3
	State 17
		p_Result_47 : 1
		man_V_5 : 2
		man_V_6 : 3
		F2 : 1
		tmp_141 : 2
		tmp_142 : 2
		tmp_143 : 2
		sh_amt : 3
		tmp_144 : 2
		tmp_184 : 4
		tmp_146 : 4
		tmp_185 : 4
		icmp4 : 5
		tmp_187 : 1
		tmp_150 : 2
		sel_tmp2 : 3
		sel_tmp6_demorgan : 3
		sel_tmp6 : 3
		sel_tmp7 : 3
		sel_tmp8 : 5
		sel_tmp9 : 3
		sel_tmp : 3
		sel_tmp21_demorgan : 3
		sel_tmp4 : 3
		sel_tmp5 : 3
		or_cond : 3
		newSel7 : 3
		or_cond5 : 3
		or_cond6 : 3
	State 18
		tmp_148 : 1
		tmp_149 : 2
		tmp_186 : 3
		tmp_151 : 1
		newSel : 4
		newSel8 : 5
		tmp_V_22 : 6
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          i_8_fu_382         |    0    |    0    |    15   |
|          |          j_5_fu_394         |    0    |    0    |    15   |
|          |        tmp_118_fu_408       |    0    |    0    |    14   |
|          |          j_6_fu_424         |    0    |    0    |    14   |
|          |          i_9_fu_475         |    0    |    0    |    15   |
|          |        tmp_13_fu_490        |    0    |    0    |    25   |
|          |         i_10_fu_526         |    0    |    0    |    15   |
|    add   |       tmp_V_23_fu_550       |    0    |    0    |    23   |
|          |     tmp_V_28_cast_fu_556    |    0    |    0    |    23   |
|          |       lsb_index_fu_630      |    0    |    0    |    39   |
|          |        tmp_124_fu_703       |    0    |    0    |    24   |
|          |        tmp_129_fu_748       |    0    |    0    |    39   |
|          |         m_14_fu_788         |    0    |    0    |    71   |
|          |    p_Repl2_9_trunc_fu_827   |    0    |    0    |    8    |
|          |        tmp_142_fu_949       |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|   fcmp   |         tmp_i_fu_367        |    0    |    66   |   239   |
|----------|-----------------------------|---------|---------|---------|
|          |       tmp_V_24_fu_581       |    0    |    0    |    16   |
|          |         m_13_fu_778         |    0    |    0    |    64   |
|          | tmp_190_cast_cast_ca_fu_815 |    0    |    0    |    8    |
|          |       a_assign_fu_860       |    0    |    0    |    32   |
|          |      a_assign_4_fu_867      |    0    |    0    |    32   |
|  select  |        man_V_6_fu_930       |    0    |    0    |    54   |
|          |        sh_amt_fu_961        |    0    |    0    |    12   |
|          |       tmp_150_fu_1012       |    0    |    0    |    16   |
|          |       newSel7_fu_1090       |    0    |    0    |    16   |
|          |        newSel_fu_1134       |    0    |    0    |    16   |
|          |       newSel8_fu_1141       |    0    |    0    |    16   |
|          |       tmp_V_22_fu_1147      |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|   fpext  |       d_assign_fu_364       |    0    |   100   |   138   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_11_fu_459        |    0    |    0    |    24   |
|          |      tmp_V_cast_fu_576      |    0    |    0    |    23   |
|          |        tmp_122_fu_621       |    0    |    0    |    39   |
|          |        tmp_171_fu_656       |    0    |    0    |    15   |
|    sub   |        tmp_131_fu_763       |    0    |    0    |    39   |
|          |        tmp_135_fu_822       |    0    |    0    |    8    |
|          |        man_V_5_fu_924       |    0    |    0    |    60   |
|          |          F2_fu_937          |    0    |    0    |    12   |
|          |        tmp_143_fu_955       |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|          |       exitcond3_fu_376      |    0    |    0    |    11   |
|          |       exitcond5_fu_388      |    0    |    0    |    11   |
|          |       exitcond4_fu_418      |    0    |    0    |    13   |
|          |       exitcond6_fu_469      |    0    |    0    |    11   |
|          |       exitcond_fu_520       |    0    |    0    |    11   |
|          |        tmp_121_fu_562       |    0    |    0    |    18   |
|   icmp   |         icmp_fu_646         |    0    |    0    |    18   |
|          |        tmp_123_fu_677       |    0    |    0    |    13   |
|          |        tmp_128_fu_736       |    0    |    0    |    18   |
|          |        tmp_140_fu_904       |    0    |    0    |    29   |
|          |        tmp_141_fu_943       |    0    |    0    |    13   |
|          |        tmp_144_fu_969       |    0    |    0    |    13   |
|          |        tmp_146_fu_979       |    0    |    0    |    13   |
|          |         icmp4_fu_995        |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|   ashr   |       tmp_149_fu_1120       |    0    |    0    |   162   |
|----------|-----------------------------|---------|---------|---------|
|    shl   |        tmp_133_fu_772       |    0    |    0    |   101   |
|          |       tmp_151_fu_1129       |    0    |    0    |    35   |
|----------|-----------------------------|---------|---------|---------|
|   lshr   |        tmp_175_fu_666       |    0    |    0    |    12   |
|          |        tmp_130_fu_753       |    0    |    0    |   101   |
|----------|-----------------------------|---------|---------|---------|
|   cttz   |           l_fu_609          |    0    |    40   |    36   |
|----------|-----------------------------|---------|---------|---------|
|          |      p_Result_38_fu_672     |    0    |    0    |    17   |
|          |           a_fu_683          |    0    |    0    |    2    |
|          |        tmp_125_fu_716       |    0    |    0    |    2    |
|    and   |       sel_tmp2_fu_1025      |    0    |    0    |    2    |
|          |       sel_tmp7_fu_1042      |    0    |    0    |    2    |
|          |       sel_tmp9_fu_1054      |    0    |    0    |    2    |
|          |       sel_tmp_fu_1060       |    0    |    0    |    2    |
|          |       sel_tmp5_fu_1078      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_126_fu_722       |    0    |    0    |    2    |
|          |  sel_tmp6_demorgan_fu_1031  |    0    |    0    |    2    |
|    or    |  sel_tmp21_demorgan_fu_1066 |    0    |    0    |    2    |
|          |       or_cond_fu_1084       |    0    |    0    |    2    |
|          |       or_cond5_fu_1098      |    0    |    0    |    2    |
|          |       or_cond6_fu_1104      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |          rev_fu_697         |    0    |    0    |    2    |
|          |       sel_tmp1_fu_1020      |    0    |    0    |    2    |
|    xor   |       sel_tmp6_fu_1036      |    0    |    0    |    2    |
|          |       sel_tmp8_fu_1048      |    0    |    0    |    2    |
|          |       sel_tmp4_fu_1072      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_1154         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   read   |      tmp_V_read_fu_210      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_213_write_fu_216  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        i_cast6_fu_372       |    0    |    0    |    0    |
|          |        tmp_119_fu_413       |    0    |    0    |    0    |
|          |          tmp_fu_430         |    0    |    0    |    0    |
|          |      p_shl_cast_fu_443      |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_455     |    0    |    0    |    0    |
|          |        tmp_145_fu_481       |    0    |    0    |    0    |
|          |     tmp_145_cast_fu_486     |    0    |    0    |    0    |
|          |        tmp_120_fu_532       |    0    |    0    |    0    |
|          |     tmp_V_29_cast_fu_587    |    0    |    0    |    0    |
|   zext   |        tmp_174_fu_662       |    0    |    0    |    0    |
|          |           m_fu_742          |    0    |    0    |    0    |
|          |        m_cast_fu_745        |    0    |    0    |    0    |
|          |     tmp_159_cast_fu_759     |    0    |    0    |    0    |
|          |        tmp_132_fu_768       |    0    |    0    |    0    |
|          |        tmp_134_fu_785       |    0    |    0    |    0    |
|          |         m_17_fu_812         |    0    |    0    |    0    |
|          |        tmp_138_fu_910       |    0    |    0    |    0    |
|          |      p_Result_47_fu_920     |    0    |    0    |    0    |
|          |       tmp_148_fu_1116       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_400        |    0    |    0    |    0    |
|          |         tmp_9_fu_435        |    0    |    0    |    0    |
|          |        tmp_10_fu_447        |    0    |    0    |    0    |
|bitconcatenate|        lhs_V_2_fu_503       |    0    |    0    |    0    |
|          |      p_Result_44_fu_601     |    0    |    0    |    0    |
|          |        tmp_127_fu_728       |    0    |    0    |    0    |
|          |        tmp_136_fu_833       |    0    |    0    |    0    |
|          |        tmp_139_fu_913       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       tmp_cast_fu_465       |    0    |    0    |    0    |
|          |      tmp_13_cast_fu_495     |    0    |    0    |    0    |
|          |       r_V_cast_fu_500       |    0    |    0    |    0    |
|   sext   |         lhs_V_fu_538        |    0    |    0    |    0    |
|          |         rhs_V_fu_542        |    0    |    0    |    0    |
|          |         tmp_2_fu_546        |    0    |    0    |    0    |
|          |     sh_amt_cast1_fu_1110    |    0    |    0    |    0    |
|          |     sh_amt_cast_fu_1113     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_147_fu_510       |    0    |    0    |    0    |
|          |      p_Result_s_fu_591      |    0    |    0    |    0    |
|partselect|        tmp_167_fu_636       |    0    |    0    |    0    |
|          |          m_s_fu_794         |    0    |    0    |    0    |
|          |       exp_tmp_V_fu_890      |    0    |    0    |    0    |
|          |        tmp_185_fu_985       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      p_Result_43_fu_568     |    0    |    0    |    0    |
|          |        tmp_177_fu_689       |    0    |    0    |    0    |
| bitselect|      p_Result_39_fu_709     |    0    |    0    |    0    |
|          |        tmp_178_fu_804       |    0    |    0    |    0    |
|          |      p_Result_46_fu_882     |    0    |    0    |    0    |
|          |       tmp_187_fu_1004       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_179_fu_617       |    0    |    0    |    0    |
|          |        tmp_165_fu_626       |    0    |    0    |    0    |
|          |        tmp_170_fu_652       |    0    |    0    |    0    |
|   trunc  |        tmp_180_fu_852       |    0    |    0    |    0    |
|          |        tmp_181_fu_878       |    0    |    0    |    0    |
|          |        tmp_183_fu_900       |    0    |    0    |    0    |
|          |        tmp_184_fu_975       |    0    |    0    |    0    |
|          |       tmp_186_fu_1125       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  partset |      p_Result_45_fu_840     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    1    |   206   |   1962  |
|----------|-----------------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|fc1_buff_V|   128  |    0   |    0   |
| output_V |    1   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |   129  |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      a_assign_4_reg_1323     |   32   |
|       a_assign_reg_1317      |   32   |
|      exp_tmp_V_reg_1334      |   11   |
|  fc1_buff_V_addr_1_reg_1191  |   17   |
| fc1_layer_bias_V_add_reg_1247|    7   |
|fc1_layer_weights_V_1_reg_1224|   10   |
|fc1_layer_weights_V_s_reg_1214|   17   |
|          i2_reg_342          |    7   |
|          i3_reg_353          |    7   |
|         i_10_reg_1237        |    7   |
|         i_8_reg_1170         |    5   |
|         i_9_reg_1209         |    7   |
|       i_cast6_reg_1162       |   10   |
|           i_reg_308          |    5   |
|          j1_reg_330          |   10   |
|         j_5_reg_1178         |    6   |
|         j_6_reg_1186         |   10   |
|           j_reg_319          |    6   |
|          l_reg_1281          |   32   |
|         m_s_reg_1307         |   63   |
|       man_V_6_reg_1350       |   54   |
|       newSel7_reg_1376       |   16   |
|       or_cond6_reg_1381      |    1   |
|       or_cond_reg_1371       |    1   |
|   output_V_addr_6_reg_1242   |    7   |
|   output_V_addr_7_reg_1219   |    7   |
|     p_Result_43_reg_1263     |    1   |
|     p_Result_46_reg_1329     |    1   |
|      p_Val2_23_reg_1229      |   16   |
|       sel_tmp5_reg_1366      |    1   |
|        sh_amt_reg_1355       |   12   |
|        tmp_11_reg_1196       |   18   |
|       tmp_121_reg_1258       |    1   |
|       tmp_122_reg_1291       |   32   |
|       tmp_127_reg_1297       |   32   |
|       tmp_128_reg_1302       |    1   |
|       tmp_140_reg_1344       |    1   |
|       tmp_178_reg_1312       |    1   |
|       tmp_179_reg_1286       |    8   |
|       tmp_183_reg_1339       |   52   |
|       tmp_184_reg_1361       |   16   |
|       tmp_V_22_reg_1386      |   16   |
|       tmp_V_24_reg_1269      |   16   |
|    tmp_V_28_cast_reg_1252    |   16   |
|    tmp_V_29_cast_reg_1275    |   17   |
|       tmp_cast_reg_1201      |   26   |
+------------------------------+--------+
|             Total            |   671  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_231 |  p0  |   5  |   7  |   35   ||    27   |
| grp_access_fu_231 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_246 |  p0  |   4  |  17  |   68   ||    21   |
| grp_access_fu_246 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_275 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_302 |  p0  |   2  |   7  |   14   ||    9    |
|     j1_reg_330    |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   235  || 12.6118 ||    93   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |   206  |  1962  |
|   Memory  |   129  |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   12   |    -   |   93   |
|  Register |    -   |    -   |    -   |   671  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   129  |    1   |   12   |   877  |  2055  |
+-----------+--------+--------+--------+--------+--------+
