Warning (10268): Verilog HDL information at kernel_buffer.v(58): always construct contains both blocking and non-blocking assignments File: /home/artur/Documents/UNB/TG/cnn_fpga/hardware/buffers/kernel_buffer.v Line: 58
Warning (10268): Verilog HDL information at spatial_conv_core.v(152): always construct contains both blocking and non-blocking assignments File: /home/artur/Documents/UNB/TG/cnn_fpga/hardware/conv_spatial/spatial_conv_core.v Line: 152
Warning (10268): Verilog HDL information at spatial_conv_core.v(208): always construct contains both blocking and non-blocking assignments File: /home/artur/Documents/UNB/TG/cnn_fpga/hardware/conv_spatial/spatial_conv_core.v Line: 208
Warning (10268): Verilog HDL information at spatial_conv_core.v(264): always construct contains both blocking and non-blocking assignments File: /home/artur/Documents/UNB/TG/cnn_fpga/hardware/conv_spatial/spatial_conv_core.v Line: 264
Warning (10268): Verilog HDL information at winograd_4x4_conv_core.v(151): always construct contains both blocking and non-blocking assignments File: /home/artur/Documents/UNB/TG/cnn_fpga/hardware/conv_winograd/winograd_4x4_conv_core.v Line: 151
Warning (10268): Verilog HDL information at winograd_4x4_conv_core.v(213): always construct contains both blocking and non-blocking assignments File: /home/artur/Documents/UNB/TG/cnn_fpga/hardware/conv_winograd/winograd_4x4_conv_core.v Line: 213
Warning (10268): Verilog HDL information at fully_connected.v(58): always construct contains both blocking and non-blocking assignments File: /home/artur/Documents/UNB/TG/cnn_fpga/hardware/fully_connected/fully_connected.v Line: 58
Warning (10268): Verilog HDL information at fully_connected.v(70): always construct contains both blocking and non-blocking assignments File: /home/artur/Documents/UNB/TG/cnn_fpga/hardware/fully_connected/fully_connected.v Line: 70
Warning (10268): Verilog HDL information at test_spatial_simple_mnist.v(179): always construct contains both blocking and non-blocking assignments File: /home/artur/Documents/UNB/TG/cnn_fpga/hardware/test/test_spatial_simple_mnist.v Line: 179
Warning (10268): Verilog HDL information at test_spatial_simple_mnist.v(351): always construct contains both blocking and non-blocking assignments File: /home/artur/Documents/UNB/TG/cnn_fpga/hardware/test/test_spatial_simple_mnist.v Line: 351
Warning (10268): Verilog HDL information at test_spatial_simple_mnist_no_fc.v(213): always construct contains both blocking and non-blocking assignments File: /home/artur/Documents/UNB/TG/cnn_fpga/hardware/test/test_spatial_simple_mnist_no_fc.v Line: 213
Warning (10268): Verilog HDL information at test_spatial_simple_mnist_no_fc.v(339): always construct contains both blocking and non-blocking assignments File: /home/artur/Documents/UNB/TG/cnn_fpga/hardware/test/test_spatial_simple_mnist_no_fc.v Line: 339
Warning (10268): Verilog HDL information at test_winograd_simple_mnist.v(180): always construct contains both blocking and non-blocking assignments File: /home/artur/Documents/UNB/TG/cnn_fpga/hardware/test/test_winograd_simple_mnist.v Line: 180
Warning (10268): Verilog HDL information at test_winograd_simple_mnist.v(352): always construct contains both blocking and non-blocking assignments File: /home/artur/Documents/UNB/TG/cnn_fpga/hardware/test/test_winograd_simple_mnist.v Line: 352
Warning (10268): Verilog HDL information at test_winograd_simple_mnist_no_fc.v(210): always construct contains both blocking and non-blocking assignments File: /home/artur/Documents/UNB/TG/cnn_fpga/hardware/test/test_winograd_simple_mnist_no_fc.v Line: 210
Warning (10268): Verilog HDL information at test_winograd_simple_mnist_no_fc.v(336): always construct contains both blocking and non-blocking assignments File: /home/artur/Documents/UNB/TG/cnn_fpga/hardware/test/test_winograd_simple_mnist_no_fc.v Line: 336
