// Seed: 972800276
module module_0 (
    output supply0 id_0,
    input wor id_1,
    output wire id_2,
    output supply1 id_3
);
  generate
    genvar id_5;
  endgenerate
  assign module_1.type_7 = 0;
endmodule
module module_2 (
    input tri0 id_0,
    output supply0 id_1,
    output tri1 id_2,
    input wand id_3,
    output wire id_4,
    input wire id_5,
    output tri0 id_6,
    input tri1 id_7,
    input wor id_8,
    output tri0 id_9,
    input supply1 id_10,
    input tri id_11,
    output logic module_1,
    input tri0 id_13,
    input wor id_14,
    output supply0 id_15,
    input tri0 id_16,
    output tri0 id_17,
    input uwire id_18,
    input tri0 id_19,
    input tri1 id_20,
    input tri id_21
);
  always @(*) id_12 <= 1;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_2,
      id_4
  );
endmodule
