<stg><name>dct</name>


<trans_list>

<trans id="83" from="1" to="2">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="2" to="5">
<condition id="26">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="2" to="3">
<condition id="28">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="3" to="4">
<condition id="29">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="3" to="2">
<condition id="34">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="4" to="3">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="5" to="6">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="6" to="7">
<condition id="39">
<or_exp><and_exp><literal name="exitcond1_i3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="7" to="8">
<condition id="40">
<or_exp><and_exp><literal name="exitcond_i7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="7" to="6">
<condition id="45">
<or_exp><and_exp><literal name="exitcond_i7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="8" to="7">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dct_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="64">
<![CDATA[
:3  %buf_2d_in = alloca [64 x i16], align 2

]]></Node>
<StgValue><ssdm name="buf_2d_in"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="64">
<![CDATA[
:4  %buf_2d_out = alloca [64 x i16], align 2

]]></Node>
<StgValue><ssdm name="buf_2d_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %r_i = phi i4 [ 0, %0 ], [ %r, %5 ]

]]></Node>
<StgValue><ssdm name="r_i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond1_i = icmp eq i4 %r_i, -8

]]></Node>
<StgValue><ssdm name="exitcond1_i"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %r = add i4 %r_i, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1_i, label %read_data.exit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="4">
<![CDATA[
:2  %tmp = trunc i4 %r_i to i3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:3  %tmp_i = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:4  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="7">
<![CDATA[
:5  %tmp_33_cast = zext i7 %tmp_s to i8

]]></Node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* %buf_2d_in, [64 x i16]* %buf_2d_out) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %c_i = phi i4 [ 0, %2 ], [ %c, %4 ]

]]></Node>
<StgValue><ssdm name="c_i"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="4">
<![CDATA[
:1  %c_i_cast6 = zext i4 %c_i to i6

]]></Node>
<StgValue><ssdm name="c_i_cast6"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %exitcond_i = icmp eq i4 %c_i, -8

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %c = add i4 %c_i, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_i, label %5, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_9_i = add i6 %c_i_cast6, %tmp_i

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_i_15 = zext i6 %tmp_9_i to i64

]]></Node>
<StgValue><ssdm name="tmp_i_15"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_addr = getelementptr [64 x i16]* %input_r, i64 0, i64 %tmp_i_15

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="6">
<![CDATA[
:4  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="4">
<![CDATA[
:5  %tmp_1_i_cast = zext i4 %c_i to i8

]]></Node>
<StgValue><ssdm name="tmp_1_i_cast"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %tmp_22 = add i8 %tmp_33_cast, %tmp_1_i_cast

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_3_i) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="6">
<![CDATA[
:4  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="8">
<![CDATA[
:7  %tmp_37_cast = zext i8 %tmp_22 to i64

]]></Node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %buf_2d_in_addr = getelementptr [64 x i16]* %buf_2d_in, i64 0, i64 %tmp_37_cast

]]></Node>
<StgValue><ssdm name="buf_2d_in_addr"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:9  store i16 %input_load, i16* %buf_2d_in_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="48" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* %buf_2d_in, [64 x i16]* %buf_2d_out) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
read_data.exit:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %r_i2 = phi i4 [ 0, %read_data.exit ], [ %r_1, %10 ]

]]></Node>
<StgValue><ssdm name="r_i2"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond1_i3 = icmp eq i4 %r_i2, -8

]]></Node>
<StgValue><ssdm name="exitcond1_i3"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %r_1 = add i4 %r_i2, 1

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1_i3, label %write_data.exit, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_21 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="7">
<![CDATA[
:3  %tmp_35_cast = zext i7 %tmp_21 to i8

]]></Node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="4">
<![CDATA[
:4  %tmp_3 = trunc i4 %r_i2 to i3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:5  %tmp_1_i5 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_3, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1_i5"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0">
<![CDATA[
write_data.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %c_i6 = phi i4 [ 0, %7 ], [ %c_1, %9 ]

]]></Node>
<StgValue><ssdm name="c_i6"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="4">
<![CDATA[
:1  %c_i6_cast2 = zext i4 %c_i6 to i6

]]></Node>
<StgValue><ssdm name="c_i6_cast2"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %exitcond_i7 = icmp eq i4 %c_i6, -8

]]></Node>
<StgValue><ssdm name="exitcond_i7"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %c_1 = add i4 %c_i6, 1

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_i7, label %10, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_i7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="4">
<![CDATA[
:1  %tmp_3_i8_cast = zext i4 %c_i6 to i8

]]></Node>
<StgValue><ssdm name="tmp_3_i8_cast"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_i7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp_23 = add i8 %tmp_35_cast, %tmp_3_i8_cast

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_i7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="8">
<![CDATA[
:3  %tmp_38_cast = zext i8 %tmp_23 to i64

]]></Node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_i7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buf_2d_out_addr = getelementptr [64 x i16]* %buf_2d_out, i64 0, i64 %tmp_38_cast

]]></Node>
<StgValue><ssdm name="buf_2d_out_addr"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_i7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="6">
<![CDATA[
:5  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

]]></Node>
<StgValue><ssdm name="buf_2d_out_load"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_i7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6  %tmp_4_i = add i6 %c_i6_cast2, %tmp_1_i5

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_i7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_2_i) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_i7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="6">
<![CDATA[
:5  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

]]></Node>
<StgValue><ssdm name="buf_2d_out_load"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="6">
<![CDATA[
:7  %tmp_5_i = zext i6 %tmp_4_i to i64

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %output_addr = getelementptr [64 x i16]* %output_r, i64 0, i64 %tmp_5_i

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:9  store i16 %buf_2d_out_load, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="97" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="98" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="99" name="dct_coeff_table" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="101" from="_ssdm_op_SpecBitsMap" to="StgValue_9" fromId="100" toId="9">
</dataflow>
<dataflow id="102" from="input_r" to="StgValue_9" fromId="97" toId="9">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecBitsMap" to="StgValue_10" fromId="100" toId="10">
</dataflow>
<dataflow id="104" from="output_r" to="StgValue_10" fromId="98" toId="10">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecTopModule" to="StgValue_11" fromId="105" toId="11">
</dataflow>
<dataflow id="108" from="dct_str" to="StgValue_11" fromId="107" toId="11">
</dataflow>
<dataflow id="110" from="StgValue_109" to="buf_2d_in" fromId="109" toId="12">
</dataflow>
<dataflow id="111" from="StgValue_109" to="buf_2d_out" fromId="109" toId="13">
</dataflow>
<dataflow id="113" from="StgValue_112" to="r_i" fromId="112" toId="15">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="114" from="StgValue_14" to="r_i" fromId="14" toId="15">
</dataflow>
<dataflow id="115" from="r" to="r_i" fromId="18" toId="15">
<BackEdge/>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="116" from="StgValue_41" to="r_i" fromId="41" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="117" from="r_i" to="exitcond1_i" fromId="15" toId="16">
</dataflow>
<dataflow id="119" from="StgValue_118" to="exitcond1_i" fromId="118" toId="16">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="120" toId="17">
</dataflow>
<dataflow id="123" from="StgValue_122" to="empty" fromId="122" toId="17">
</dataflow>
<dataflow id="124" from="StgValue_122" to="empty" fromId="122" toId="17">
</dataflow>
<dataflow id="125" from="StgValue_122" to="empty" fromId="122" toId="17">
</dataflow>
<dataflow id="126" from="r_i" to="r" fromId="15" toId="18">
</dataflow>
<dataflow id="128" from="StgValue_127" to="r" fromId="127" toId="18">
</dataflow>
<dataflow id="129" from="exitcond1_i" to="StgValue_19" fromId="16" toId="19">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecLoopName" to="StgValue_20" fromId="130" toId="20">
</dataflow>
<dataflow id="133" from="p_str8" to="StgValue_20" fromId="132" toId="20">
</dataflow>
<dataflow id="135" from="_ssdm_op_SpecRegionBegin" to="tmp_3_i" fromId="134" toId="21">
</dataflow>
<dataflow id="136" from="p_str8" to="tmp_3_i" fromId="132" toId="21">
</dataflow>
<dataflow id="137" from="r_i" to="tmp" fromId="15" toId="22">
</dataflow>
<dataflow id="139" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="tmp_i" fromId="138" toId="23">
</dataflow>
<dataflow id="140" from="tmp" to="tmp_i" fromId="22" toId="23">
</dataflow>
<dataflow id="142" from="StgValue_141" to="tmp_i" fromId="141" toId="23">
</dataflow>
<dataflow id="144" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="tmp_s" fromId="143" toId="24">
</dataflow>
<dataflow id="145" from="r_i" to="tmp_s" fromId="15" toId="24">
</dataflow>
<dataflow id="146" from="StgValue_141" to="tmp_s" fromId="141" toId="24">
</dataflow>
<dataflow id="147" from="tmp_s" to="tmp_33_cast" fromId="24" toId="25">
</dataflow>
<dataflow id="149" from="dct_2d" to="StgValue_27" fromId="148" toId="27">
</dataflow>
<dataflow id="150" from="buf_2d_in" to="StgValue_27" fromId="12" toId="27">
</dataflow>
<dataflow id="151" from="buf_2d_out" to="StgValue_27" fromId="13" toId="27">
</dataflow>
<dataflow id="152" from="dct_coeff_table" to="StgValue_27" fromId="99" toId="27">
</dataflow>
<dataflow id="153" from="StgValue_112" to="c_i" fromId="112" toId="28">
<condition id="56">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="154" from="StgValue_26" to="c_i" fromId="26" toId="28">
</dataflow>
<dataflow id="155" from="c" to="c_i" fromId="32" toId="28">
<BackEdge/>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="156" from="StgValue_47" to="c_i" fromId="47" toId="28">
<BackEdge/>
</dataflow>
<dataflow id="157" from="c_i" to="c_i_cast6" fromId="28" toId="29">
</dataflow>
<dataflow id="158" from="c_i" to="exitcond_i" fromId="28" toId="30">
</dataflow>
<dataflow id="159" from="StgValue_118" to="exitcond_i" fromId="118" toId="30">
</dataflow>
<dataflow id="160" from="_ssdm_op_SpecLoopTripCount" to="empty_14" fromId="120" toId="31">
</dataflow>
<dataflow id="161" from="StgValue_122" to="empty_14" fromId="122" toId="31">
</dataflow>
<dataflow id="162" from="StgValue_122" to="empty_14" fromId="122" toId="31">
</dataflow>
<dataflow id="163" from="StgValue_122" to="empty_14" fromId="122" toId="31">
</dataflow>
<dataflow id="164" from="c_i" to="c" fromId="28" toId="32">
</dataflow>
<dataflow id="165" from="StgValue_127" to="c" fromId="127" toId="32">
</dataflow>
<dataflow id="166" from="exitcond_i" to="StgValue_33" fromId="30" toId="33">
</dataflow>
<dataflow id="167" from="c_i_cast6" to="tmp_9_i" fromId="29" toId="34">
</dataflow>
<dataflow id="168" from="tmp_i" to="tmp_9_i" fromId="23" toId="34">
</dataflow>
<dataflow id="169" from="tmp_9_i" to="tmp_i_15" fromId="34" toId="35">
</dataflow>
<dataflow id="170" from="input_r" to="input_addr" fromId="97" toId="36">
</dataflow>
<dataflow id="172" from="StgValue_171" to="input_addr" fromId="171" toId="36">
</dataflow>
<dataflow id="173" from="tmp_i_15" to="input_addr" fromId="35" toId="36">
</dataflow>
<dataflow id="174" from="input_addr" to="input_load" fromId="36" toId="37">
</dataflow>
<dataflow id="175" from="c_i" to="tmp_1_i_cast" fromId="28" toId="38">
</dataflow>
<dataflow id="176" from="tmp_33_cast" to="tmp_22" fromId="25" toId="39">
</dataflow>
<dataflow id="177" from="tmp_1_i_cast" to="tmp_22" fromId="38" toId="39">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecRegionEnd" to="empty_16" fromId="178" toId="40">
</dataflow>
<dataflow id="180" from="p_str8" to="empty_16" fromId="132" toId="40">
</dataflow>
<dataflow id="181" from="tmp_3_i" to="empty_16" fromId="21" toId="40">
</dataflow>
<dataflow id="182" from="_ssdm_op_SpecLoopName" to="StgValue_42" fromId="130" toId="42">
</dataflow>
<dataflow id="184" from="p_str9" to="StgValue_42" fromId="183" toId="42">
</dataflow>
<dataflow id="185" from="input_addr" to="input_load" fromId="36" toId="43">
</dataflow>
<dataflow id="186" from="tmp_22" to="tmp_37_cast" fromId="39" toId="44">
</dataflow>
<dataflow id="187" from="buf_2d_in" to="buf_2d_in_addr" fromId="12" toId="45">
</dataflow>
<dataflow id="188" from="StgValue_171" to="buf_2d_in_addr" fromId="171" toId="45">
</dataflow>
<dataflow id="189" from="tmp_37_cast" to="buf_2d_in_addr" fromId="44" toId="45">
</dataflow>
<dataflow id="190" from="input_load" to="StgValue_46" fromId="43" toId="46">
</dataflow>
<dataflow id="191" from="buf_2d_in_addr" to="StgValue_46" fromId="45" toId="46">
</dataflow>
<dataflow id="192" from="dct_2d" to="StgValue_48" fromId="148" toId="48">
</dataflow>
<dataflow id="193" from="buf_2d_in" to="StgValue_48" fromId="12" toId="48">
</dataflow>
<dataflow id="194" from="buf_2d_out" to="StgValue_48" fromId="13" toId="48">
</dataflow>
<dataflow id="195" from="dct_coeff_table" to="StgValue_48" fromId="99" toId="48">
</dataflow>
<dataflow id="196" from="StgValue_112" to="r_i2" fromId="112" toId="50">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="197" from="StgValue_49" to="r_i2" fromId="49" toId="50">
</dataflow>
<dataflow id="198" from="r_1" to="r_i2" fromId="53" toId="50">
<BackEdge/>
<condition id="59">
<or_exp><and_exp><literal name="exitcond_i7" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="199" from="StgValue_76" to="r_i2" fromId="76" toId="50">
<BackEdge/>
</dataflow>
<dataflow id="200" from="r_i2" to="exitcond1_i3" fromId="50" toId="51">
</dataflow>
<dataflow id="201" from="StgValue_118" to="exitcond1_i3" fromId="118" toId="51">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecLoopTripCount" to="empty_17" fromId="120" toId="52">
</dataflow>
<dataflow id="203" from="StgValue_122" to="empty_17" fromId="122" toId="52">
</dataflow>
<dataflow id="204" from="StgValue_122" to="empty_17" fromId="122" toId="52">
</dataflow>
<dataflow id="205" from="StgValue_122" to="empty_17" fromId="122" toId="52">
</dataflow>
<dataflow id="206" from="r_i2" to="r_1" fromId="50" toId="53">
</dataflow>
<dataflow id="207" from="StgValue_127" to="r_1" fromId="127" toId="53">
</dataflow>
<dataflow id="208" from="exitcond1_i3" to="StgValue_54" fromId="51" toId="54">
</dataflow>
<dataflow id="209" from="_ssdm_op_SpecLoopName" to="StgValue_55" fromId="130" toId="55">
</dataflow>
<dataflow id="211" from="p_str10" to="StgValue_55" fromId="210" toId="55">
</dataflow>
<dataflow id="212" from="_ssdm_op_SpecRegionBegin" to="tmp_2_i" fromId="134" toId="56">
</dataflow>
<dataflow id="213" from="p_str10" to="tmp_2_i" fromId="210" toId="56">
</dataflow>
<dataflow id="214" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="tmp_21" fromId="143" toId="57">
</dataflow>
<dataflow id="215" from="r_i2" to="tmp_21" fromId="50" toId="57">
</dataflow>
<dataflow id="216" from="StgValue_141" to="tmp_21" fromId="141" toId="57">
</dataflow>
<dataflow id="217" from="tmp_21" to="tmp_35_cast" fromId="57" toId="58">
</dataflow>
<dataflow id="218" from="r_i2" to="tmp_3" fromId="50" toId="59">
</dataflow>
<dataflow id="219" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="tmp_1_i5" fromId="138" toId="60">
</dataflow>
<dataflow id="220" from="tmp_3" to="tmp_1_i5" fromId="59" toId="60">
</dataflow>
<dataflow id="221" from="StgValue_141" to="tmp_1_i5" fromId="141" toId="60">
</dataflow>
<dataflow id="222" from="StgValue_112" to="c_i6" fromId="112" toId="63">
<condition id="60">
<or_exp><and_exp><literal name="exitcond1_i3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="223" from="StgValue_61" to="c_i6" fromId="61" toId="63">
</dataflow>
<dataflow id="224" from="c_1" to="c_i6" fromId="67" toId="63">
<BackEdge/>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="225" from="StgValue_82" to="c_i6" fromId="82" toId="63">
<BackEdge/>
</dataflow>
<dataflow id="226" from="c_i6" to="c_i6_cast2" fromId="63" toId="64">
</dataflow>
<dataflow id="227" from="c_i6" to="exitcond_i7" fromId="63" toId="65">
</dataflow>
<dataflow id="228" from="StgValue_118" to="exitcond_i7" fromId="118" toId="65">
</dataflow>
<dataflow id="229" from="_ssdm_op_SpecLoopTripCount" to="empty_18" fromId="120" toId="66">
</dataflow>
<dataflow id="230" from="StgValue_122" to="empty_18" fromId="122" toId="66">
</dataflow>
<dataflow id="231" from="StgValue_122" to="empty_18" fromId="122" toId="66">
</dataflow>
<dataflow id="232" from="StgValue_122" to="empty_18" fromId="122" toId="66">
</dataflow>
<dataflow id="233" from="c_i6" to="c_1" fromId="63" toId="67">
</dataflow>
<dataflow id="234" from="StgValue_127" to="c_1" fromId="127" toId="67">
</dataflow>
<dataflow id="235" from="exitcond_i7" to="StgValue_68" fromId="65" toId="68">
</dataflow>
<dataflow id="236" from="c_i6" to="tmp_3_i8_cast" fromId="63" toId="69">
</dataflow>
<dataflow id="237" from="tmp_35_cast" to="tmp_23" fromId="58" toId="70">
</dataflow>
<dataflow id="238" from="tmp_3_i8_cast" to="tmp_23" fromId="69" toId="70">
</dataflow>
<dataflow id="239" from="tmp_23" to="tmp_38_cast" fromId="70" toId="71">
</dataflow>
<dataflow id="240" from="buf_2d_out" to="buf_2d_out_addr" fromId="13" toId="72">
</dataflow>
<dataflow id="241" from="StgValue_171" to="buf_2d_out_addr" fromId="171" toId="72">
</dataflow>
<dataflow id="242" from="tmp_38_cast" to="buf_2d_out_addr" fromId="71" toId="72">
</dataflow>
<dataflow id="243" from="buf_2d_out_addr" to="buf_2d_out_load" fromId="72" toId="73">
</dataflow>
<dataflow id="244" from="c_i6_cast2" to="tmp_4_i" fromId="64" toId="74">
</dataflow>
<dataflow id="245" from="tmp_1_i5" to="tmp_4_i" fromId="60" toId="74">
</dataflow>
<dataflow id="246" from="_ssdm_op_SpecRegionEnd" to="empty_19" fromId="178" toId="75">
</dataflow>
<dataflow id="247" from="p_str10" to="empty_19" fromId="210" toId="75">
</dataflow>
<dataflow id="248" from="tmp_2_i" to="empty_19" fromId="56" toId="75">
</dataflow>
<dataflow id="249" from="_ssdm_op_SpecLoopName" to="StgValue_77" fromId="130" toId="77">
</dataflow>
<dataflow id="251" from="p_str11" to="StgValue_77" fromId="250" toId="77">
</dataflow>
<dataflow id="252" from="buf_2d_out_addr" to="buf_2d_out_load" fromId="72" toId="78">
</dataflow>
<dataflow id="253" from="tmp_4_i" to="tmp_5_i" fromId="74" toId="79">
</dataflow>
<dataflow id="254" from="output_r" to="output_addr" fromId="98" toId="80">
</dataflow>
<dataflow id="255" from="StgValue_171" to="output_addr" fromId="171" toId="80">
</dataflow>
<dataflow id="256" from="tmp_5_i" to="output_addr" fromId="79" toId="80">
</dataflow>
<dataflow id="257" from="buf_2d_out_load" to="StgValue_81" fromId="78" toId="81">
</dataflow>
<dataflow id="258" from="output_addr" to="StgValue_81" fromId="80" toId="81">
</dataflow>
<dataflow id="259" from="exitcond1_i" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="260" from="exitcond_i" to="StgValue_3" fromId="30" toId="3">
</dataflow>
<dataflow id="261" from="exitcond1_i3" to="StgValue_6" fromId="51" toId="6">
</dataflow>
<dataflow id="262" from="exitcond_i7" to="StgValue_7" fromId="65" toId="7">
</dataflow>
</dataflows>


</stg>
