// Seed: 2300646083
module module_0 ();
  logic id_1 = id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input tri id_2,
    input uwire id_3,
    output tri1 id_4,
    output tri0 id_5,
    input wire id_6,
    output logic id_7,
    output tri0 id_8,
    input supply1 id_9
);
  always @(posedge id_6) id_7 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_6 = id_4;
  id_8 :
  assert property (@(posedge id_8 ? id_8 : -1 or id_8) id_8)
  else;
  module_0 modCall_1 ();
  parameter id_9 = (-1);
endmodule
