/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.06
Build    : 1.1.14
Hash     : 43b7751
Date     : Jun 23 2024
Type     : Engineering
Log Time   : Mon Jun 24 06:11:32 2024 GMT

INFO: Created design: FullAdder32. Project type: rtl
INFO: Target device: 1VG28
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v
INFO: Adding constraint file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./clk_constraint.sdc
INFO: Adding constraint file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./pin.pin
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: FullAdder32
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/FullAdder32/run_1/synth_1_1/analysis/FullAdder32_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/FullAdder32/run_1/synth_1_1/analysis/FullAdder32_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 945241a2f, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/FullAdder32/run_1/synth_1_1/analysis/FullAdder32_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v' to AST representation.
Generating RTLIL representation for module `\FullAdder32'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top FullAdder32' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \FullAdder32

3.2. Analyzing design hierarchy..
Top module:  \FullAdder32
Removed 0 unused modules.

Dumping file hier_info.json ...
Dumping file port_info.json ...

End of script. Logfile hash: 812134a6c8, CPU: user 0.03s system 0.01s, MEM: 15.88 MB peak
Yosys 0.38 (git sha1 945241a2f, gcc 11.2.1 -fPIC -Os)
Time spent: 94% 4x read_verilog (0 sec), 4% 1x analyze (0 sec), ...
INFO: ANL: Design FullAdder32 is analyzed
INFO: ANL: Top Modules: FullAdder32

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: FullAdder32
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/yosys -s FullAdder32.ys -l FullAdder32_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/yosys -s FullAdder32.ys -l FullAdder32_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 945241a2f, gcc 11.2.1 -fPIC -Os)


-- Executing script file `FullAdder32.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v' to AST representation.
Generating RTLIL representation for module `\FullAdder32'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \FullAdder32

3.2. Analyzing design hierarchy..
Top module:  \FullAdder32
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \FullAdder32

4.17.2. Analyzing design hierarchy..
Top module:  \FullAdder32
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.19. Executing FLATTEN pass (flatten design).

# -------------------- 
#  Design entry stats  
# -------------------- 

4.20. Printing statistics.

=== FullAdder32 ===

   Number of wires:                 70
   Number of wire bits:            259
   Number of public wires:           6
   Number of public wire bits:     131
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $add                           64

4.21. Executing SPLITNETS pass (splitting up multi-bit signals).

4.22. Executing DEMUXMAP pass.

4.23. Executing FLATTEN pass (flatten design).

4.24. Executing DEMUXMAP pass.

4.25. Executing TRIBUF pass.
Warning: Ignored -no_iobuf because -keep_tribuf is used.

4.26. Executing DEMINOUT pass (demote inout ports to input or output).

4.27. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 0 unused cells and 32 unused wires.
<suppressed ~1 debug messages>

4.29. Executing CHECK pass (checking for obvious problems).
Checking module FullAdder32...
Found and reported 0 problems.

4.30. Printing statistics.

=== FullAdder32 ===

   Number of wires:                 38
   Number of wire bits:            195
   Number of public wires:           6
   Number of public wire bits:     131
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $add                           64

4.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.32. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.36. Executing OPT_SHARE pass.

4.37. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.40. Executing FSM pass (extract and optimize FSM).

4.40.1. Executing FSM_DETECT pass (finding FSMs in design).

4.40.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.40.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.40.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.40.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.40.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.40.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.40.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.41. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port Y of cell FullAdder32.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$64 ($add).
Removed top 1 bits (of 2) from port A of cell FullAdder32.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$64 ($add).
Removed top 1 bits (of 2) from port Y of cell FullAdder32.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$63 ($add).
Removed top 1 bits (of 2) from wire FullAdder32.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$63_Y.
Removed top 1 bits (of 33) from wire FullAdder32.carry.

4.42. Executing PEEPOPT pass (run peephole optimizers).

4.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.46. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.47. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.49. Executing OPT_SHARE pass.

4.50. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.52. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.53. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.55. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.56. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.57. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.58. Executing OPT_SHARE pass.

4.59. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.60. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.61. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.63. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.64. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.65. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.66. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.67. Executing OPT_SHARE pass.

4.68. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.69. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.70. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.71. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.72. Executing WREDUCE pass (reducing word size of cells).

4.73. Executing PEEPOPT pass (run peephole optimizers).

4.74. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.75. Executing DEMUXMAP pass.

4.76. Executing SPLITNETS pass (splitting up multi-bit signals).

4.77. Printing statistics.

=== FullAdder32 ===

   Number of wires:                 38
   Number of wire bits:            193
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $add                           64

4.78. Executing RS_DSP_MULTADD pass.

4.79. Executing WREDUCE pass (reducing word size of cells).

4.80. Executing RS_DSP_MACC pass.

4.81. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.82. Executing TECHMAP pass (map to technology primitives).

4.82.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.82.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.83. Printing statistics.

=== FullAdder32 ===

   Number of wires:                 38
   Number of wire bits:            193
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $add                           64

4.84. Executing TECHMAP pass (map to technology primitives).

4.84.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.84.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.85. Printing statistics.

=== FullAdder32 ===

   Number of wires:                 38
   Number of wire bits:            193
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $add                           64

4.86. Executing TECHMAP pass (map to technology primitives).

4.86.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.87. Executing TECHMAP pass (map to technology primitives).

4.87.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.87.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.88. Executing TECHMAP pass (map to technology primitives).

4.88.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.88.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.89. Executing RS_DSP_SIMD pass.

4.90. Executing TECHMAP pass (map to technology primitives).

4.90.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.90.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.91. Executing TECHMAP pass (map to technology primitives).

4.91.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.91.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.92. Executing rs_pack_dsp_regs pass.

4.93. Executing RS_DSP_IO_REGS pass.

4.94. Executing TECHMAP pass (map to technology primitives).

4.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.95. Executing TECHMAP pass (map to technology primitives).

4.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.96. Printing statistics.

=== FullAdder32 ===

   Number of wires:                 38
   Number of wire bits:            193
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $add                           64

4.97. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module FullAdder32:
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$1 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$10 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$11 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$12 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$13 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$14 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$15 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$16 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$17 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$18 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$19 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$2 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$20 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$21 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$22 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$23 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$24 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$25 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$26 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$27 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$28 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$29 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$3 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$30 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$31 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$32 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$33 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$34 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$35 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$36 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$37 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$38 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$39 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$4 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$40 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$41 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$42 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$43 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$44 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$45 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$46 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$47 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$48 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$49 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$5 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$50 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$51 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$52 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$53 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$54 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$55 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$56 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$57 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$58 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$59 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$6 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$60 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$61 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$62 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$63 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$64 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$7 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$8 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$9 ($add).
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$7 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$8.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$63 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$64.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$61 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$62.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$59 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$60.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$5 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$6.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$57 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$58.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$55 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$56.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$53 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$54.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$51 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$52.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$49 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$50.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$47 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$48.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$45 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$46.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$43 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$44.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$41 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$42.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$39 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$40.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$3 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$4.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$37 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$38.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$35 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$36.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$33 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$34.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$31 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$32.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$29 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$30.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$27 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$28.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$25 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$26.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$23 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$24.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$21 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$22.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$19 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$20.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$1 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$2.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$17 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$18.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$15 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$16.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$13 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$14.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$11 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$12.
  merging $macc model for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$9 into $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$10.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$38.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$48.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$36.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$54.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$34.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$44.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$32.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$56.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$30.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$52.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$42.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$28.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$58.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$26.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$50.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$24.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$6.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$22.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$60.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$20.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$2.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$40.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$18.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$4.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$16.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$64.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$14.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$46.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$12.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$8.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$10.
  creating $alu model for $macc $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$62.
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$62: $auto$alumacc.cc:485:replace_alu$67
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$10: $auto$alumacc.cc:485:replace_alu$70
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$8: $auto$alumacc.cc:485:replace_alu$73
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$12: $auto$alumacc.cc:485:replace_alu$76
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$46: $auto$alumacc.cc:485:replace_alu$79
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$14: $auto$alumacc.cc:485:replace_alu$82
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$64: $auto$alumacc.cc:485:replace_alu$85
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$16: $auto$alumacc.cc:485:replace_alu$88
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$4: $auto$alumacc.cc:485:replace_alu$91
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$18: $auto$alumacc.cc:485:replace_alu$94
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$40: $auto$alumacc.cc:485:replace_alu$97
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$2: $auto$alumacc.cc:485:replace_alu$100
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$20: $auto$alumacc.cc:485:replace_alu$103
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$60: $auto$alumacc.cc:485:replace_alu$106
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$22: $auto$alumacc.cc:485:replace_alu$109
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$6: $auto$alumacc.cc:485:replace_alu$112
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$24: $auto$alumacc.cc:485:replace_alu$115
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$50: $auto$alumacc.cc:485:replace_alu$118
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$26: $auto$alumacc.cc:485:replace_alu$121
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$58: $auto$alumacc.cc:485:replace_alu$124
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$28: $auto$alumacc.cc:485:replace_alu$127
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$42: $auto$alumacc.cc:485:replace_alu$130
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$52: $auto$alumacc.cc:485:replace_alu$133
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$30: $auto$alumacc.cc:485:replace_alu$136
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$56: $auto$alumacc.cc:485:replace_alu$139
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$32: $auto$alumacc.cc:485:replace_alu$142
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$44: $auto$alumacc.cc:485:replace_alu$145
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$34: $auto$alumacc.cc:485:replace_alu$148
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$54: $auto$alumacc.cc:485:replace_alu$151
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$36: $auto$alumacc.cc:485:replace_alu$154
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$48: $auto$alumacc.cc:485:replace_alu$157
  creating $alu cell for $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/./rtl/FullAdder32.v:15$38: $auto$alumacc.cc:485:replace_alu$160
  created 32 $alu and 0 $macc cells.

4.98. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.99. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.100. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.101. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.102. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.103. Executing OPT_SHARE pass.

4.104. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.105. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 32 unused cells and 32 unused wires.
<suppressed ~33 debug messages>

4.106. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.107. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.108. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.109. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.110. Executing OPT_SHARE pass.

4.111. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.112. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.113. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 2

4.114. Printing statistics.

=== FullAdder32 ===

   Number of wires:                 70
   Number of wire bits:            256
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $alu                           32

4.115. Executing MEMORY pass.

4.115.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.115.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.115.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.115.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.115.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.115.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.115.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.115.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.115.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.115.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.116. Printing statistics.

=== FullAdder32 ===

   Number of wires:                 70
   Number of wire bits:            256
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $alu                           32

4.117. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.118. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.119. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.120. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.121. Executing Rs_BRAM_Split pass.

4.122. Executing TECHMAP pass (map to technology primitives).

4.122.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.122.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.123. Executing TECHMAP pass (map to technology primitives).

4.123.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.123.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.124. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.125. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.126. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.127. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.128. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.129. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.130. Executing OPT_SHARE pass.

4.131. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.132. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.133. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.134. Executing PMUXTREE pass.

4.135. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.136. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.137. Executing TECHMAP pass (map to technology primitives).

4.137.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.137.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.137.3. Continuing TECHMAP pass.
/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:80: Warning: Range [-1:-1] select out of bounds on signal `\C': Setting 1 LSB bits to undef.
/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:88: Warning: Range [-1:-1] select out of bounds on signal `\Y': Setting 1 LSB bits to undef.
/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:88: Warning: Range [-1:-1] select out of bounds on signal `\S': Setting 1 LSB bits to undef.
/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:88: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = $xor$/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:88$278_Y
    new assignment: { } = { }.
/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:89: Warning: Range [-1:-1] select out of bounds on signal `\S': Setting 1 LSB bits to undef.
/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:89: Warning: Range [-1:-1] select out of bounds on signal `\AA': Setting 1 LSB bits to undef.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~796 debug messages>

4.138. Printing statistics.

=== FullAdder32 ===

   Number of wires:                932
   Number of wire bits:          36366
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                473
     $_AND_                        126
     $_MUX_                         63
     $_NOT_                         63
     $_OR_                          63
     $_XOR_                        158

4.139. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.
<suppressed ~281 debug messages>

4.140. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.141. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.142. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.143. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.144. Executing OPT_SHARE pass.

4.145. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.146. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 35 unused cells and 832 unused wires.
<suppressed ~36 debug messages>

4.147. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.148. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.149. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.150. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.151. Executing OPT_SHARE pass.

4.152. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.153. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.154. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 2

4.155. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.156. Executing TECHMAP pass (map to technology primitives).

4.156.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.156.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.157. Printing statistics.

=== FullAdder32 ===

   Number of wires:                100
   Number of wire bits:            286
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                157
     $_AND_                         62
     $_OR_                          31
     $_XOR_                         64

4.158. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.159. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.160. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.161. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.162. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.163. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.164. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.165. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.166. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.167. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.168. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.169. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.170. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.171. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.172. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.173. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.174. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.175. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.176. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.177. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.178. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.179. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.180. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.181. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.182. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.183. Printing statistics.

=== FullAdder32 ===

   Number of wires:                100
   Number of wire bits:            286
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                157
     $_AND_                         62
     $_OR_                          31
     $_XOR_                         64

   Number of Generic REGs:          0

ABC-DFF iteration : 1

4.184. Executing ABC pass (technology mapping using ABC).

4.184.1. Summary of detected clock domains:
  157 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.184.2. Extracting gate netlist of module `\FullAdder32' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 157 gates and 222 wires to a netlist network with 65 inputs and 33 outputs (dfl=1).

4.184.2.1. Executing ABC.
[Time = 0.05 sec.]

4.185. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.186. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.187. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.188. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.189. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.190. Executing OPT_SHARE pass.

4.191. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.192. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 0 unused cells and 192 unused wires.
<suppressed ~1 debug messages>

4.193. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.194. Executing ABC pass (technology mapping using ABC).

4.194.1. Summary of detected clock domains:
  157 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.194.2. Extracting gate netlist of module `\FullAdder32' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 157 gates and 222 wires to a netlist network with 65 inputs and 33 outputs (dfl=1).

4.194.2.1. Executing ABC.
[Time = 0.05 sec.]

4.195. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.196. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.197. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.198. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.199. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.200. Executing OPT_SHARE pass.

4.201. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.202. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 0 unused cells and 222 unused wires.
<suppressed ~1 debug messages>

4.203. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.204. Executing ABC pass (technology mapping using ABC).

4.204.1. Summary of detected clock domains:
  157 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.204.2. Extracting gate netlist of module `\FullAdder32' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 157 gates and 222 wires to a netlist network with 65 inputs and 33 outputs (dfl=2).

4.204.2.1. Executing ABC.
[Time = 0.07 sec.]

4.205. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.206. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.207. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.208. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.209. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.210. Executing OPT_SHARE pass.

4.211. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.212. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 0 unused cells and 222 unused wires.
<suppressed ~1 debug messages>

4.213. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.214. Executing ABC pass (technology mapping using ABC).

4.214.1. Summary of detected clock domains:
  157 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.214.2. Extracting gate netlist of module `\FullAdder32' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 157 gates and 222 wires to a netlist network with 65 inputs and 33 outputs (dfl=2).

4.214.2.1. Executing ABC.
[Time = 0.07 sec.]

4.215. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.216. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.217. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.218. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.219. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.220. Executing OPT_SHARE pass.

4.221. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.222. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 0 unused cells and 222 unused wires.
<suppressed ~1 debug messages>

4.223. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

4.224. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.225. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.226. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.227. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.228. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.229. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.230. Executing OPT_SHARE pass.

4.231. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.232. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.233. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.234. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.235. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.236. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.237. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.238. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.239. Executing OPT_SHARE pass.

4.240. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.241. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.242. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.243. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.244. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.245. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.246. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.247. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.248. Executing OPT_SHARE pass.

4.249. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.250. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.251. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.252. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.253. Executing BMUXMAP pass.

4.254. Executing DEMUXMAP pass.

4.255. Executing SPLITNETS pass (splitting up multi-bit signals).

4.256. Executing ABC pass (technology mapping using ABC).

4.256.1. Extracting gate netlist of module `\FullAdder32' to `<abc-temp-dir>/input.blif'..
Extracted 157 gates and 222 wires to a netlist network with 65 inputs and 33 outputs (dfl=1).

4.256.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =  65  #Luts =    48  Max Lvl =  16  Avg Lvl =   8.73  [   0.05 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  65  #Luts =    86  Max Lvl =  11  Avg Lvl =   6.52  [   0.18 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  65  #Luts =    79  Max Lvl =   7  Avg Lvl =   4.97  [   0.23 sec. at Pass 2]{map}[6]
DE:   #PIs =  65  #Luts =    81  Max Lvl =   6  Avg Lvl =   4.18  [   0.29 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  65  #Luts =    71  Max Lvl =   6  Avg Lvl =   4.15  [   0.32 sec. at Pass 4]{map}[16]
DE:   #PIs =  65  #Luts =    75  Max Lvl =   5  Avg Lvl =   4.09  [   0.34 sec. at Pass 5]{postMap}[16]
DE:   #PIs =  65  #Luts =    71  Max Lvl =   5  Avg Lvl =   3.94  [   0.32 sec. at Pass 6]{map}[16]
DE:   #PIs =  65  #Luts =    69  Max Lvl =   5  Avg Lvl =   3.88  [   0.32 sec. at Pass 7]{postMap}[16]
DE:   #PIs =  65  #Luts =    69  Max Lvl =   5  Avg Lvl =   3.88  [   0.29 sec. at Pass 8]{map}[16]
DE:   #PIs =  65  #Luts =    68  Max Lvl =   5  Avg Lvl =   3.67  [   0.29 sec. at Pass 9]{postMap}[16]
DE:   #PIs =  65  #Luts =    68  Max Lvl =   5  Avg Lvl =   3.67  [   0.29 sec. at Pass 10]{map}[16]
DE:   #PIs =  65  #Luts =    68  Max Lvl =   5  Avg Lvl =   3.67  [   0.36 sec. at Pass 11]{postMap}[16]
DE:   #PIs =  65  #Luts =    67  Max Lvl =   5  Avg Lvl =   3.67  [   0.32 sec. at Pass 12]{map}[16]
DE:   #PIs =  65  #Luts =    67  Max Lvl =   5  Avg Lvl =   3.67  [   0.29 sec. at Pass 13]{postMap}[16]
DE:   #PIs =  65  #Luts =    67  Max Lvl =   5  Avg Lvl =   3.67  [   0.30 sec. at Pass 14]{map}[16]
DE:   #PIs =  65  #Luts =    67  Max Lvl =   5  Avg Lvl =   3.67  [   0.34 sec. at Pass 15]{postMap}[16]
DE:   #PIs =  65  #Luts =    67  Max Lvl =   5  Avg Lvl =   3.67  [   0.26 sec. at Pass 16]{pushMap}[16]
DE:   #PIs =  65  #Luts =    67  Max Lvl =   5  Avg Lvl =   3.67  [   0.27 sec. at Pass 17]{pushMap}[16]
DE:   #PIs =  65  #Luts =    67  Max Lvl =   5  Avg Lvl =   3.67  [   0.26 sec. at Pass 17]{pushMap}[16]
DE:   #PIs =  65  #Luts =    67  Max Lvl =   5  Avg Lvl =   3.67  [   0.25 sec. at Pass 18]{finalMap}[16]
DE:   
DE:   total time =    5.63 sec.
[Time = 7.69 sec.]

4.257. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.258. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.259. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.260. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.261. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.262. Executing OPT_SHARE pass.

4.263. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.264. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 0 unused cells and 222 unused wires.
<suppressed ~1 debug messages>

4.265. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.266. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.267. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.268. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.269. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.270. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.271. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.272. Executing OPT_SHARE pass.

4.273. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.274. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.275. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.276. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.277. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.278. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.279. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.280. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.281. Executing OPT_SHARE pass.

4.282. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.283. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.284. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.285. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.286. Printing statistics.

=== FullAdder32 ===

   Number of wires:                 40
   Number of wire bits:            164
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     $lut                           67

4.287. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.288. Executing RS_DFFSR_CONV pass.

4.289. Printing statistics.

=== FullAdder32 ===

   Number of wires:                 40
   Number of wire bits:            164
   Number of public wires:           6
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     $lut                           67

4.290. Executing TECHMAP pass (map to technology primitives).

4.290.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.290.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.290.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~189 debug messages>

4.291. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.
<suppressed ~1447 debug messages>

4.292. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.293. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.294. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
<suppressed ~1542 debug messages>
Removed a total of 514 cells.

4.295. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.296. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 0 unused cells and 113 unused wires.
<suppressed ~1 debug messages>

4.297. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.
<suppressed ~19 debug messages>

4.298. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.299. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.300. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.301. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.302. Executing OPT_SHARE pass.

4.303. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.304. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.305. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.306. Executing TECHMAP pass (map to technology primitives).

4.306.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.306.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.307. Executing ABC pass (technology mapping using ABC).

4.307.1. Extracting gate netlist of module `\FullAdder32' to `<abc-temp-dir>/input.blif'..
Extracted 493 gates and 560 wires to a netlist network with 65 inputs and 33 outputs (dfl=1).

4.307.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =  65  #Luts =    67  Max Lvl =   5  Avg Lvl =   3.67  [   0.08 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  65  #Luts =    67  Max Lvl =   5  Avg Lvl =   3.67  [   0.26 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  65  #Luts =    77  Max Lvl =   4  Avg Lvl =   3.30  [   0.25 sec. at Pass 2]{map}[6]
DE:   #PIs =  65  #Luts =    76  Max Lvl =   4  Avg Lvl =   3.33  [   0.30 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  65  #Luts =    76  Max Lvl =   4  Avg Lvl =   3.33  [   0.32 sec. at Pass 4]{map}[16]
DE:   #PIs =  65  #Luts =    75  Max Lvl =   4  Avg Lvl =   3.36  [   0.32 sec. at Pass 5]{postMap}[16]
DE:   #PIs =  65  #Luts =    75  Max Lvl =   4  Avg Lvl =   3.36  [   0.29 sec. at Pass 6]{map}[16]
DE:   #PIs =  65  #Luts =    75  Max Lvl =   4  Avg Lvl =   3.36  [   0.32 sec. at Pass 7]{postMap}[16]
DE:   #PIs =  65  #Luts =    75  Max Lvl =   4  Avg Lvl =   3.36  [   0.30 sec. at Pass 8]{map}[16]
DE:   #PIs =  65  #Luts =    75  Max Lvl =   4  Avg Lvl =   3.36  [   0.28 sec. at Pass 9]{pushMap}[16]
DE:   #PIs =  65  #Luts =    75  Max Lvl =   4  Avg Lvl =   3.36  [   0.32 sec. at Pass 10]{pushMap}[16]
DE:   #PIs =  65  #Luts =    75  Max Lvl =   4  Avg Lvl =   3.36  [   0.34 sec. at Pass 10]{pushMap}[16]
DE:   #PIs =  65  #Luts =    75  Max Lvl =   4  Avg Lvl =   3.36  [   0.27 sec. at Pass 11]{finalMap}[16]
DE:   
DE:   total time =    3.68 sec.
[Time = 5.74 sec.]

4.308. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

4.309. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.310. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FullAdder32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.311. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FullAdder32.
Performed a total of 0 changes.

4.312. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FullAdder32'.
Removed a total of 0 cells.

4.313. Executing OPT_SHARE pass.

4.314. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.315. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 0 unused cells and 347 unused wires.
<suppressed ~1 debug messages>

4.316. Executing OPT_EXPR pass (perform const folding).
Optimizing module FullAdder32.

RUN-OPT ITERATIONS DONE : 1

4.317. Executing HIERARCHY pass (managing design hierarchy).

4.317.1. Analyzing design hierarchy..
Top module:  \FullAdder32

4.317.2. Analyzing design hierarchy..
Top module:  \FullAdder32
Removed 0 unused modules.

4.318. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.319. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.320. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FCLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-176.10.
Generating RTLIL representation for module `\FCLK_BUF'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:186.1-233.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:243.1-268.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:278.1-290.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:300.1-311.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:321.1-329.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:339.1-351.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:361.1-380.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:390.1-396.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:406.1-412.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:422.1-428.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:438.1-444.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:454.1-460.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:470.1-476.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:486.1-500.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:510.1-524.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:534.1-547.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:557.1-570.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:580.1-588.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:598.1-610.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:620.1-629.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:639.1-656.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:666.1-682.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:692.1-706.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:716.1-733.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:743.1-782.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:792.1-831.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:841.1-847.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:857.1-863.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:873.1-881.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:891.1-899.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:909.1-962.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:972.1-1001.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1018.1-1023.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1031.1-1036.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1045.1-1051.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059.1-1065.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1074.1-1080.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1089.1-1095.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1100.1-1150.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1155.1-1189.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1194.1-1240.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.321. Executing CLKBUFMAP pass (inserting clock buffers).

4.322. Executing TECHMAP pass (map to technology primitives).

4.322.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.322.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.323. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..

4.324. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port FullAdder32.a using rs__I_BUF.
Mapping port FullAdder32.b using rs__I_BUF.
Mapping port FullAdder32.cin using rs__I_BUF.
Mapping port FullAdder32.cout using rs__O_BUF.
Mapping port FullAdder32.sum using rs__O_BUF.

4.325. Executing TECHMAP pass (map to technology primitives).

4.325.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.325.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~104 debug messages>

4.326. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 0 unused cells and 294 unused wires.
<suppressed ~1 debug messages>

4.327. Executing SPLITNETS pass (splitting up multi-bit signals).

4.328. Printing statistics.

=== FullAdder32 ===

   Number of wires:                 52
   Number of wire bits:            238
   Number of public wires:           5
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                173
     $lut                           75
     I_BUF                          65
     O_BUF                          33

4.329. Executing TECHMAP pass (map to technology primitives).

4.329.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.329.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~624 debug messages>

4.330. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FullAdder32..
Removed 0 unused cells and 150 unused wires.
<suppressed ~1 debug messages>

4.331. Printing statistics.

=== FullAdder32 ===

   Number of wires:                 52
   Number of wire bits:            238
   Number of public wires:           5
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                173
     I_BUF                          65
     LUT2                            6
     LUT3                           10
     LUT4                            9
     LUT5                           20
     LUT6                           30
     O_BUF                          33

Post design clean up ... 
Split to bits ... 

4.332. Executing SPLITNETS pass (splitting up multi-bit signals).

4.333. Executing Verilog backend.
Dumping module `\FullAdder32'.

Split into bits ...     [0.01 sec.]
Building Sig2cells ...  [0.00 sec.]
Building Sig2sig ...    [0.00 sec.]
Backward clean up ...   [0.00 sec.]
Before cleanup :

4.333.1. Printing statistics.

=== FullAdder32 ===

   Number of wires:                145
   Number of wire bits:            238
   Number of public wires:           5
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                173
     I_BUF                          65
     LUT2                            6
     LUT3                           10
     LUT4                            9
     LUT5                           20
     LUT6                           30
     O_BUF                          33

 --------------------------
   Removed assigns : 0
   Removed wires   : 0
   Removed cells   : 0
 --------------------------
After cleanup :

4.333.2. Printing statistics.

=== FullAdder32 ===

   Number of wires:                145
   Number of wire bits:            238
   Number of public wires:           5
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                173
     I_BUF                          65
     LUT2                            6
     LUT3                           10
     LUT4                            9
     LUT5                           20
     LUT6                           30
     O_BUF                          33

4.333.3. Executing SPLITNETS pass (splitting up multi-bit signals).

4.333.4. Executing HIERARCHY pass (managing design hierarchy).

4.333.4.1. Analyzing design hierarchy..
Top module:  \FullAdder32

4.333.4.2. Analyzing design hierarchy..
Top module:  \FullAdder32
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.

4.333.5. Printing statistics.

=== FullAdder32 ===

   Number of wires:                145
   Number of wire bits:            238
   Number of public wires:           5
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                173
     I_BUF                          65
     LUT2                            6
     LUT3                           10
     LUT4                            9
     LUT5                           20
     LUT6                           30
     O_BUF                          33

   Number of LUTs:                  75
   Number of REGs:                   0
   Number of CARRY ADDERs:           0

# -------------------- 
# Core Synthesis done 
# -------------------- 

4.334. Executing Verilog backend.
Dumping module `\FullAdder32'.

4.334.1. Executing BLIF backend.

-- Running command `write_rtlil design.rtlil' --

4.334.2. Executing RTLIL backend.
Output filename: design.rtlil

4.334.3. Executing SPLITNETS pass (splitting up multi-bit signals).

4.334.4. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_FullAdder32.
<suppressed ~1 debug messages>

4.334.5. Executing Verilog backend.
Dumping module `\FullAdder32'.

4.334.5.1. Executing BLIF backend.
Run Script

4.334.5.2. Executing Verilog backend.
Dumping module `\FullAdder32'.

4.334.5.2.1. Executing BLIF backend.

4.334.5.2.2. Executing Verilog backend.
Dumping module `\fabric_FullAdder32'.

4.334.5.2.2.1. Executing BLIF backend.

Warnings: 6 unique messages, 7 total
End of script. Logfile hash: 466f8d5e73, CPU: user 1.40s system 0.09s, MEM: 29.54 MB peak
Yosys 0.38 (git sha1 945241a2f, gcc 11.2.1 -fPIC -Os)
Time spent: 98% 6x abc (108 sec), 0% 55x opt_expr (0 sec), ...
INFO: SYN: Design FullAdder32 is synthesized
INFO: PAC: ##################################################
INFO: PAC: Packing for design: FullAdder32
INFO: PAC: ##################################################
INFO: PAC: Constraint: create_clock -period 5 -name clk 
INFO: PAC: Constraint: set_input_delay 1 -clock clk [get_ports {*}] 
INFO: PAC: Constraint: set_output_delay 1 -clock clk [get_ports {*}] 
INFO: PAC: Constraint: set_pin_loc a[0] HR_1_0_0P g2f_rx_in[0]_A 
INFO: PAC: Constraint: set_pin_loc a[1] HR_1_0_0P g2f_rx_in[1]_A 
INFO: PAC: Constraint: set_pin_loc a[2] HR_1_0_0P g2f_rx_in[2]_A 
INFO: PAC: Constraint: set_pin_loc a[3] HR_1_0_0P g2f_rx_in[3]_A 
INFO: PAC: Constraint: set_pin_loc a[4] HR_1_0_0P g2f_rx_in[4]_A 
INFO: PAC: Constraint: set_pin_loc a[5] HR_1_0_0P g2f_rx_in[5]_A 
INFO: PAC: Constraint: set_pin_loc a[6] HR_1_0_0P g2f_rx_in[6]_A 
INFO: PAC: Constraint: set_pin_loc a[7] HR_1_0_0P g2f_rx_in[7]_A 
INFO: PAC: Constraint: set_pin_loc a[8] HR_1_0_0P g2f_rx_in[8]_A 
INFO: PAC: Constraint: set_pin_loc a[9] HR_1_0_0P g2f_rx_in[9]_A 
INFO: PAC: Constraint: set_pin_loc a[10] HR_1_2_1P g2f_rx_in[0]_A 
INFO: PAC: Constraint: set_pin_loc a[11] HR_1_2_1P g2f_rx_in[1]_A 
INFO: PAC: Constraint: set_pin_loc a[12] HR_1_2_1P g2f_rx_in[2]_A 
INFO: PAC: Constraint: set_pin_loc a[13] HR_1_2_1P g2f_rx_in[3]_A 
INFO: PAC: Constraint: set_pin_loc a[14] HR_1_2_1P g2f_rx_in[4]_A 
INFO: PAC: Constraint: set_pin_loc a[15] HR_1_2_1P g2f_rx_in[5]_A 
INFO: PAC: Constraint: set_pin_loc a[16] HR_1_2_1P g2f_rx_in[6]_A 
INFO: PAC: Constraint: set_pin_loc a[17] HR_1_2_1P g2f_rx_in[7]_A 
INFO: PAC: Constraint: set_pin_loc a[18] HR_1_2_1P g2f_rx_in[8]_A 
INFO: PAC: Constraint: set_pin_loc a[19] HR_1_2_1P g2f_rx_in[9]_A 
INFO: PAC: Constraint: set_pin_loc a[20] HR_1_4_2P g2f_rx_in[0]_A 
INFO: PAC: Constraint: set_pin_loc a[21] HR_1_4_2P g2f_rx_in[1]_A 
INFO: PAC: Constraint: set_pin_loc a[22] HR_1_4_2P g2f_rx_in[2]_A 
INFO: PAC: Constraint: set_pin_loc a[23] HR_1_4_2P g2f_rx_in[3]_A 
INFO: PAC: Constraint: set_pin_loc a[24] HR_1_4_2P g2f_rx_in[4]_A 
INFO: PAC: Constraint: set_pin_loc a[25] HR_1_4_2P g2f_rx_in[5]_A 
INFO: PAC: Constraint: set_pin_loc a[26] HR_1_4_2P g2f_rx_in[6]_A 
INFO: PAC: Constraint: set_pin_loc a[27] HR_1_4_2P g2f_rx_in[7]_A 
INFO: PAC: Constraint: set_pin_loc a[28] HR_1_4_2P g2f_rx_in[8]_A 
INFO: PAC: Constraint: set_pin_loc a[29] HR_1_4_2P g2f_rx_in[9]_A 
INFO: PAC: Constraint: set_pin_loc a[30] HR_1_6_3P g2f_rx_in[0]_A 
INFO: PAC: Constraint: set_pin_loc a[31] HR_1_6_3P g2f_rx_in[1]_A 
INFO: PAC: Constraint: set_mode MODE_RATE_10_A_RX HR_1_0_0P 
INFO: PAC: Constraint: set_mode MODE_RATE_10_A_RX HR_1_2_1P 
INFO: PAC: Constraint: set_mode MODE_RATE_10_A_RX HR_1_4_2P 
INFO: PAC: Constraint: set_mode MODE_BP_DDR_A_RX HR_1_6_3P 
INFO: PAC: Constraint: set_pin_loc b[0] HR_1_8_4P g2f_rx_in[0]_A 
INFO: PAC: Constraint: set_pin_loc b[1] HR_1_8_4P g2f_rx_in[1]_A 
INFO: PAC: Constraint: set_pin_loc b[2] HR_1_8_4P g2f_rx_in[2]_A 
INFO: PAC: Constraint: set_pin_loc b[3] HR_1_8_4P g2f_rx_in[3]_A 
INFO: PAC: Constraint: set_pin_loc b[4] HR_1_8_4P g2f_rx_in[4]_A 
INFO: PAC: Constraint: set_pin_loc b[5] HR_1_8_4P g2f_rx_in[5]_A 
INFO: PAC: Constraint: set_pin_loc b[6] HR_1_8_4P g2f_rx_in[6]_A 
INFO: PAC: Constraint: set_pin_loc b[7] HR_1_8_4P g2f_rx_in[7]_A 
INFO: PAC: Constraint: set_pin_loc b[8] HR_1_8_4P g2f_rx_in[8]_A 
INFO: PAC: Constraint: set_pin_loc b[9] HR_1_8_4P g2f_rx_in[9]_A 
INFO: PAC: Constraint: set_pin_loc b[10] HR_3_0_0P g2f_rx_in[0]_A 
INFO: PAC: Constraint: set_pin_loc b[11] HR_3_0_0P g2f_rx_in[1]_A 
INFO: PAC: Constraint: set_pin_loc b[12] HR_3_0_0P g2f_rx_in[2]_A 
INFO: PAC: Constraint: set_pin_loc b[13] HR_3_0_0P g2f_rx_in[3]_A 
INFO: PAC: Constraint: set_pin_loc b[14] HR_3_0_0P g2f_rx_in[4]_A 
INFO: PAC: Constraint: set_pin_loc b[15] HR_3_0_0P g2f_rx_in[5]_A 
INFO: PAC: Constraint: set_pin_loc b[16] HR_3_0_0P g2f_rx_in[6]_A 
INFO: PAC: Constraint: set_pin_loc b[17] HR_3_0_0P g2f_rx_in[7]_A 
INFO: PAC: Constraint: set_pin_loc b[18] HR_3_0_0P g2f_rx_in[8]_A 
INFO: PAC: Constraint: set_pin_loc b[19] HR_3_0_0P g2f_rx_in[9]_A 
INFO: PAC: Constraint: set_pin_loc b[20] HR_3_2_1P g2f_rx_in[0]_A 
INFO: PAC: Constraint: set_pin_loc b[21] HR_3_2_1P g2f_rx_in[1]_A 
INFO: PAC: Constraint: set_pin_loc b[22] HR_3_2_1P g2f_rx_in[2]_A 
INFO: PAC: Constraint: set_pin_loc b[23] HR_3_2_1P g2f_rx_in[3]_A 
INFO: PAC: Constraint: set_pin_loc b[24] HR_3_2_1P g2f_rx_in[4]_A 
INFO: PAC: Constraint: set_pin_loc b[25] HR_3_2_1P g2f_rx_in[5]_A 
INFO: PAC: Constraint: set_pin_loc b[26] HR_3_2_1P g2f_rx_in[6]_A 
INFO: PAC: Constraint: set_pin_loc b[27] HR_3_2_1P g2f_rx_in[7]_A 
INFO: PAC: Constraint: set_pin_loc b[28] HR_3_2_1P g2f_rx_in[8]_A 
INFO: PAC: Constraint: set_pin_loc b[29] HR_3_2_1P g2f_rx_in[9]_A 
INFO: PAC: Constraint: set_pin_loc b[30] HR_3_4_2P g2f_rx_in[0]_A 
INFO: PAC: Constraint: set_pin_loc b[31] HR_3_4_2P g2f_rx_in[1]_A 
INFO: PAC: Constraint: set_mode MODE_RATE_10_A_RX HR_1_8_4P 
INFO: PAC: Constraint: set_mode MODE_RATE_10_A_RX HR_3_0_0P 
INFO: PAC: Constraint: set_mode MODE_RATE_10_A_RX HR_3_2_1P 
INFO: PAC: Constraint: set_mode MODE_BP_DDR_A_RX HR_3_4_2P 
INFO: PAC: Constraint: set_pin_loc sum[0] HR_3_6_3P f2g_tx_out[0]_A 
INFO: PAC: Constraint: set_pin_loc sum[1] HR_3_6_3P f2g_tx_out[1]_A 
INFO: PAC: Constraint: set_pin_loc sum[2] HR_3_6_3P f2g_tx_out[2]_A 
INFO: PAC: Constraint: set_pin_loc sum[3] HR_3_6_3P f2g_tx_out[3]_A 
INFO: PAC: Constraint: set_pin_loc sum[4] HR_3_6_3P f2g_tx_out[4]_A 
INFO: PAC: Constraint: set_pin_loc sum[5] HR_3_6_3P f2g_tx_out[5]_A 
INFO: PAC: Constraint: set_pin_loc sum[6] HR_3_6_3P f2g_tx_out[6]_A 
INFO: PAC: Constraint: set_pin_loc sum[7] HR_3_6_3P f2g_tx_out[7]_A 
INFO: PAC: Constraint: set_pin_loc sum[8] HR_3_6_3P f2g_tx_out[8]_A 
INFO: PAC: Constraint: set_pin_loc sum[9] HR_3_6_3P f2g_tx_out[9]_A 
INFO: PAC: Constraint: set_pin_loc sum[10] HR_3_8_4P f2g_tx_out[0]_A 
INFO: PAC: Constraint: set_pin_loc sum[11] HR_3_8_4P f2g_tx_out[1]_A 
INFO: PAC: Constraint: set_pin_loc sum[12] HR_3_8_4P f2g_tx_out[2]_A 
INFO: PAC: Constraint: set_pin_loc sum[13] HR_3_8_4P f2g_tx_out[3]_A 
INFO: PAC: Constraint: set_pin_loc sum[14] HR_3_8_4P f2g_tx_out[4]_A 
INFO: PAC: Constraint: set_pin_loc sum[15] HR_3_8_4P f2g_tx_out[5]_A 
INFO: PAC: Constraint: set_pin_loc sum[16] HR_3_8_4P f2g_tx_out[6]_A 
INFO: PAC: Constraint: set_pin_loc sum[17] HR_3_8_4P f2g_tx_out[7]_A 
INFO: PAC: Constraint: set_pin_loc sum[18] HR_3_8_4P f2g_tx_out[8]_A 
INFO: PAC: Constraint: set_pin_loc sum[19] HR_3_8_4P f2g_tx_out[9]_A 
INFO: PAC: Constraint: set_pin_loc sum[20] HP_1_0_0P f2g_tx_out[0]_A 
INFO: PAC: Constraint: set_pin_loc sum[21] HP_1_0_0P f2g_tx_out[1]_A 
INFO: PAC: Constraint: set_pin_loc sum[22] HP_1_0_0P f2g_tx_out[2]_A 
INFO: PAC: Constraint: set_pin_loc sum[23] HP_1_0_0P f2g_tx_out[3]_A 
INFO: PAC: Constraint: set_pin_loc sum[24] HP_1_0_0P f2g_tx_out[4]_A 
INFO: PAC: Constraint: set_pin_loc sum[25] HP_1_0_0P f2g_tx_out[5]_A 
INFO: PAC: Constraint: set_pin_loc sum[26] HP_1_0_0P f2g_tx_out[6]_A 
INFO: PAC: Constraint: set_pin_loc sum[27] HP_1_0_0P f2g_tx_out[7]_A 
INFO: PAC: Constraint: set_pin_loc sum[28] HP_1_0_0P f2g_tx_out[8]_A 
INFO: PAC: Constraint: set_pin_loc sum[29] HP_1_0_0P f2g_tx_out[9]_A 
INFO: PAC: Constraint: set_pin_loc sum[30] HP_1_2_1P f2g_tx_out[0]_A 
INFO: PAC: Constraint: set_pin_loc sum[31] HP_1_2_1P f2g_tx_out[1]_A 
INFO: PAC: Constraint: set_mode MODE_RATE_10_A_TX HR_3_6_3P 
INFO: PAC: Constraint: set_mode MODE_RATE_10_A_TX HR_3_8_4P 
INFO: PAC: Constraint: set_mode MODE_RATE_10_A_TX HP_1_0_0P 
INFO: PAC: Constraint: set_mode MODE_BP_DDR_A_TX HP_1_2_1P 
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/fabric_FullAdder32_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report FullAdder32_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top FullAdder32 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/placement/fabric_FullAdder32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/routing/fabric_FullAdder32_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/fabric_FullAdder32_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report FullAdder32_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top FullAdder32 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/placement/fabric_FullAdder32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/routing/fabric_FullAdder32_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_FullAdder32_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.07 seconds (max_rss 17.8 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/placement/fabric_FullAdder32_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/routing/fabric_FullAdder32_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +0.4 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/fabric_FullAdder32_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.2 MiB, delta_rss +1.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   65 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 65
# Clean circuit took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 304
    .input :      65
    .output:      98
    0-LUT  :       1
    6-LUT  :     140
  Nets  : 206
    Avg Fanout:     2.5
    Max Fanout:    65.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 727
  Timing Graph Edges: 944
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.3 MiB)
Netlist contains 0 clocks
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4808'
Warning 168: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4809'
Warning 169: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4810'
Warning 170: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4811'
Warning 171: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4812'
Warning 172: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4813'
Warning 173: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4814'
Warning 174: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4815'
Warning 175: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4816'
Warning 176: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4817'
Warning 177: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4818'
Warning 178: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4819'
Warning 179: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4820'
Warning 180: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4821'
Warning 181: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4822'
Warning 182: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4823'
Warning 183: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4824'
Warning 184: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4825'
Warning 185: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4826'
Warning 186: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4827'
Warning 187: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4828'
Warning 188: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4829'
Warning 189: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4830'
Warning 190: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4831'
Warning 191: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4832'
Warning 192: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4833'
Warning 193: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4834'
Warning 194: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4835'
Warning 195: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4836'
Warning 196: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4837'
Warning 197: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4838'
Warning 198: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4839'
Warning 199: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4840'
Warning 200: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4841'
Warning 201: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4842'
Warning 202: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4843'
Warning 203: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4844'
Warning 204: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4845'
Warning 205: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4846'
Warning 206: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4847'
Warning 207: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4848'
Warning 208: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4849'
Warning 209: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4850'
Warning 210: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4851'
Warning 211: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4852'
Warning 212: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4853'
Warning 213: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4854'
Warning 214: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4855'
Warning 215: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4856'
Warning 216: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4857'
Warning 217: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4858'
Warning 218: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4859'
Warning 219: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4860'
Warning 220: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4861'
Warning 221: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4862'
Warning 222: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4863'
Warning 223: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4864'
Warning 224: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4865'
Warning 225: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4866'
Warning 226: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4867'
Warning 227: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4868'
Warning 228: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4869'
Warning 229: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4870'
Warning 230: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4871'
Warning 231: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:870:execute$4872'
Warning 232: set_input_delay command matched but was not applied to primary output '$iopadmap$cout'
Warning 233: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[0]'
Warning 234: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[1]'
Warning 235: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[2]'
Warning 236: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[3]'
Warning 237: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[4]'
Warning 238: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[5]'
Warning 239: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[6]'
Warning 240: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[7]'
Warning 241: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[8]'
Warning 242: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[9]'
Warning 243: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[10]'
Warning 244: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[11]'
Warning 245: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[12]'
Warning 246: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[13]'
Warning 247: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[14]'
Warning 248: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[15]'
Warning 249: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[16]'
Warning 250: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[17]'
Warning 251: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[18]'
Warning 252: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[19]'
Warning 253: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[20]'
Warning 254: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[21]'
Warning 255: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[22]'
Warning 256: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[23]'
Warning 257: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[24]'
Warning 258: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[25]'
Warning 259: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[26]'
Warning 260: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[27]'
Warning 261: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[28]'
Warning 262: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[29]'
Warning 263: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[30]'
Warning 264: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[31]'
Warning 265: set_output_delay command matched but was not applied to primary input '$iopadmap$a[0]'
Warning 266: set_output_delay command matched but was not applied to primary input '$iopadmap$a[1]'
Warning 267: set_output_delay command matched but was not applied to primary input '$iopadmap$a[2]'
Warning 268: set_output_delay command matched but was not applied to primary input '$iopadmap$a[3]'
Warning 269: set_output_delay command matched but was not applied to primary input '$iopadmap$a[4]'
Warning 270: set_output_delay command matched but was not applied to primary input '$iopadmap$a[5]'
Warning 271: set_output_delay command matched but was not applied to primary input '$iopadmap$a[6]'
Warning 272: set_output_delay command matched but was not applied to primary input '$iopadmap$a[7]'
Warning 273: set_output_delay command matched but was not applied to primary input '$iopadmap$a[8]'
Warning 274: set_output_delay command matched but was not applied to primary input '$iopadmap$a[9]'
Warning 275: set_output_delay command matched but was not applied to primary input '$iopadmap$a[10]'
Warning 276: set_output_delay command matched but was not applied to primary input '$iopadmap$a[11]'
Warning 277: set_output_delay command matched but was not applied to primary input '$iopadmap$a[12]'
Warning 278: set_output_delay command matched but was not applied to primary input '$iopadmap$a[13]'
Warning 279: set_output_delay command matched but was not applied to primary input '$iopadmap$a[14]'
Warning 280: set_output_delay command matched but was not applied to primary input '$iopadmap$a[15]'
Warning 281: set_output_delay command matched but was not applied to primary input '$iopadmap$a[16]'
Warning 282: set_output_delay command matched but was not applied to primary input '$iopadmap$a[17]'
Warning 283: set_output_delay command matched but was not applied to primary input '$iopadmap$a[18]'
Warning 284: set_output_delay command matched but was not applied to primary input '$iopadmap$a[19]'
Warning 285: set_output_delay command matched but was not applied to primary input '$iopadmap$a[20]'
Warning 286: set_output_delay command matched but was not applied to primary input '$iopadmap$a[21]'
Warning 287: set_output_delay command matched but was not applied to primary input '$iopadmap$a[22]'
Warning 288: set_output_delay command matched but was not applied to primary input '$iopadmap$a[23]'
Warning 289: set_output_delay command matched but was not applied to primary input '$iopadmap$a[24]'
Warning 290: set_output_delay command matched but was not applied to primary input '$iopadmap$a[25]'
Warning 291: set_output_delay command matched but was not applied to primary input '$iopadmap$a[26]'
Warning 292: set_output_delay command matched but was not applied to primary input '$iopadmap$a[27]'
Warning 293: set_output_delay command matched but was not applied to primary input '$iopadmap$a[28]'
Warning 294: set_output_delay command matched but was not applied to primary input '$iopadmap$a[29]'
Warning 295: set_output_delay command matched but was not applied to primary input '$iopadmap$a[30]'
Warning 296: set_output_delay command matched but was not applied to primary input '$iopadmap$a[31]'
Warning 297: set_output_delay command matched but was not applied to primary input '$iopadmap$b[0]'
Warning 298: set_output_delay command matched but was not applied to primary input '$iopadmap$b[1]'
Warning 299: set_output_delay command matched but was not applied to primary input '$iopadmap$b[2]'
Warning 300: set_output_delay command matched but was not applied to primary input '$iopadmap$b[3]'
Warning 301: set_output_delay command matched but was not applied to primary input '$iopadmap$b[4]'
Warning 302: set_output_delay command matched but was not applied to primary input '$iopadmap$b[5]'
Warning 303: set_output_delay command matched but was not applied to primary input '$iopadmap$b[6]'
Warning 304: set_output_delay command matched but was not applied to primary input '$iopadmap$b[7]'
Warning 305: set_output_delay command matched but was not applied to primary input '$iopadmap$b[8]'
Warning 306: set_output_delay command matched but was not applied to primary input '$iopadmap$b[9]'
Warning 307: set_output_delay command matched but was not applied to primary input '$iopadmap$b[10]'
Warning 308: set_output_delay command matched but was not applied to primary input '$iopadmap$b[11]'
Warning 309: set_output_delay command matched but was not applied to primary input '$iopadmap$b[12]'
Warning 310: set_output_delay command matched but was not applied to primary input '$iopadmap$b[13]'
Warning 311: set_output_delay command matched but was not applied to primary input '$iopadmap$b[14]'
Warning 312: set_output_delay command matched but was not applied to primary input '$iopadmap$b[15]'
Warning 313: set_output_delay command matched but was not applied to primary input '$iopadmap$b[16]'
Warning 314: set_output_delay command matched but was not applied to primary input '$iopadmap$b[17]'
Warning 315: set_output_delay command matched but was not applied to primary input '$iopadmap$b[18]'
Warning 316: set_output_delay command matched but was not applied to primary input '$iopadmap$b[19]'
Warning 317: set_output_delay command matched but was not applied to primary input '$iopadmap$b[20]'
Warning 318: set_output_delay command matched but was not applied to primary input '$iopadmap$b[21]'
Warning 319: set_output_delay command matched but was not applied to primary input '$iopadmap$b[22]'
Warning 320: set_output_delay command matched but was not applied to primary input '$iopadmap$b[23]'
Warning 321: set_output_delay command matched but was not applied to primary input '$iopadmap$b[24]'
Warning 322: set_output_delay command matched but was not applied to primary input '$iopadmap$b[25]'
Warning 323: set_output_delay command matched but was not applied to primary input '$iopadmap$b[26]'
Warning 324: set_output_delay command matched but was not applied to primary input '$iopadmap$b[27]'
Warning 325: set_output_delay command matched but was not applied to primary input '$iopadmap$b[28]'
Warning 326: set_output_delay command matched but was not applied to primary input '$iopadmap$b[29]'
Warning 327: set_output_delay command matched but was not applied to primary input '$iopadmap$b[30]'
Warning 328: set_output_delay command matched but was not applied to primary input '$iopadmap$b[31]'
Warning 329: set_output_delay command matched but was not applied to primary input '$iopadmap$cin'

Applied 3 SDC commands from '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clk' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 19.6 MiB, delta_rss +0.2 MiB)
# Packing
Begin packing '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/fabric_FullAdder32_post_synth.eblif'.

After removing unused inputs...
	total blocks: 304, total nets: 206, total inputs: 65, total outputs: 98
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
Failed route at end, repack cluster trying detailed routing at each stage.
    12/304       3%                            1    64 x 46    
    24/304       7%                            2    64 x 46    
    36/304      11%                            3    64 x 46    
    48/304      15%                            4    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
    60/304      19%                            4    64 x 46    
    72/304      23%                            6    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
    84/304      27%                            6    64 x 46    
    96/304      31%                            7    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
   108/304      35%                            7    64 x 46    
   120/304      39%                            8    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
   132/304      43%                            8    64 x 46    
   144/304      47%                            9    64 x 46    
   156/304      51%                            9    64 x 46    
   168/304      55%                           10    64 x 46    
   180/304      59%                           11    64 x 46    
   192/304      63%                           12    64 x 46    
   204/304      67%                           17    64 x 46    
   216/304      71%                           29    64 x 46    
   228/304      75%                           41    64 x 46    
   240/304      78%                           53    64 x 46    
   252/304      82%                           65    64 x 46    
   264/304      86%                           77    64 x 46    
   276/304      90%                           89    64 x 46    
   288/304      94%                          101    64 x 46    
   300/304      98%                          113    64 x 46    
   312/304     102%                          125    64 x 46    
   324/304     106%                          137    64 x 46    
   336/304     110%                          149    64 x 46    
   348/304     114%                          161    64 x 46    
   360/304     118%                          173    64 x 46    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 93
  LEs used for logic and registers    : 0
  LEs used for logic only             : 93
  LEs used for registers only         : 0

Incr Slack updates 1 in 1.3989e-05 sec
Full Max Req/Worst Slack updates 1 in 6.112e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.0487e-05 sec
FPGA sized to 64 x 46 (castor62x44_heterogeneous)
Device Utilization: 0.00 (target 1.00)
	Block Utilization: 0.01 Type: io
	Block Utilization: 0.01 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        163                               0.601227                     0.398773   
       clb         12                                16.4167                      10.1667   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 19 out of 206 nets, 187 nets not absorbed.

Netlist conversion complete.

# Packing took 0.29 seconds (max_rss 23.3 MiB, delta_rss +3.5 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.06 seconds).
# Load packing took 0.07 seconds (max_rss 61.4 MiB, delta_rss +38.1 MiB)
Warning 330: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 187
Netlist num_blocks: 175
Netlist EMPTY blocks: 0.
Netlist io blocks: 163.
Netlist clb blocks: 12.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 65
Netlist output pins: 98

Pb types usage...
  io             : 163
   io_output     : 98
    outpad       : 98
   io_input      : 65
    inpad        : 65
  clb            : 12
   clb_lr        : 12
    fle          : 93
     fast6       : 30
      lut6       : 30
       lut       : 30
     ble5        : 111
      lut5       : 111
       lut       : 111

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		163	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		12	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.05 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.05 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.01 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 61.8 MiB, delta_rss +0.0 MiB)
Warning 331: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 332: Sized nonsensical R=0 transistor to minimum width
Warning 333: Sized nonsensical R=0 transistor to minimum width
Warning 334: Sized nonsensical R=0 transistor to minimum width
Warning 335: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 12.78 seconds (max_rss 479.3 MiB, delta_rss +417.6 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 13.32 seconds (max_rss 479.3 MiB, delta_rss +417.6 MiB)


Flow timing analysis took 0.00240037 seconds (0.00234587 STA, 5.4498e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 14.13 seconds (max_rss 479.3 MiB)
INFO: PAC: Design FullAdder32 is packed
INFO: PLC: ##################################################
INFO: PLC: Placement for design: FullAdder32
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/bin/planning --csv /nfs_eda_sw/softwares/Raptor/instl_dir/06_23_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv --pcf FullAdder32_openfpga.pcf --blif /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/fabric_FullAdder32_post_synth.eblif --output FullAdder32_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/ArchBench/Testcases/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/config.json







[Error] pin_c: no valid coordinates for INPUT pin: $iopadmap$a[19]

[Error]
   user_design_pin_name:  $iopadmap$a[19]
   mode= MODE_BP_DIR_A_RX  device_pin_name= HR_1_2_1P   gbox_pin_name= 'g2f_rx_in[9]_A'

   related user pcf command:
      set_io $iopadmap$a[19] HR_1_2_1P -mode MODE_BP_DIR_A_RX -internal_pin g2f_rx_in[9]_A

   related pin table row: 435


pinc_main: pin_c PinPlacer failed


pinc_main: pin_c PinPlacer failed


ERROR: PLC: Design FullAdder32 pin conversion failed
Design FullAdder32 pin conversion failed
    while executing
"place"
    (file "raptor.tcl" line 13)
