Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <D:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Sat Oct 28 23:07:12 2017
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9tqg144-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9tqg144-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/curr_ISE_proj/mikrorendszerek/MB_System_full/MB_System/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 5 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) microblaze_0_intc	axi4lite_0
  (0x41000000-0x4100ffff) axi_timer_0	axi4lite_0
  (0x42000000-0x4200ffff) RS232	axi4lite_0
  (0x43000000-0x4300ffff) logsys_axi_sp6_simpleio_0	axi4lite_0
  (0x44000000-0x4400ffff) lvl_indicator_0	axi4lite_0
  (0x45000000-0x4500ffff) lcd_screen_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 6 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in -
   No driver found. Port will be driven to GND -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 132 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111101000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected. IRQ is generated on AXI clock.

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\curr_ISE_proj\mikrorendszerek\MB_System_full\MB_System\system.mhs line 35 -
Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
F:\curr_ISE_proj\mikrorendszerek\MB_System_full\MB_System\system.mhs line 48 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
F:\curr_ISE_proj\mikrorendszerek\MB_System_full\MB_System\system.mhs line 59 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
F:\curr_ISE_proj\mikrorendszerek\MB_System_full\MB_System\system.mhs line 66 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
F:\curr_ISE_proj\mikrorendszerek\MB_System_full\MB_System\system.mhs line 75 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
F:\curr_ISE_proj\mikrorendszerek\MB_System_full\MB_System\system.mhs line 82 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
F:\curr_ISE_proj\mikrorendszerek\MB_System_full\MB_System\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\curr_ISE_proj\mikrorendszerek\MB_System_full\MB_System\system.mhs line 98 -
Copying cache implementation netlist
IPNAME:lvl_indicator INSTANCE:lvl_indicator_0 -
F:\curr_ISE_proj\mikrorendszerek\MB_System_full\MB_System\system.mhs line 123 -
Copying cache implementation netlist
IPNAME:logsys_axi_sp6_simpleio INSTANCE:logsys_axi_sp6_simpleio_0 -
F:\curr_ISE_proj\mikrorendszerek\MB_System_full\MB_System\system.mhs line 135 -
Copying cache implementation netlist
IPNAME:lcd_screen INSTANCE:lcd_screen_0 -
F:\curr_ISE_proj\mikrorendszerek\MB_System_full\MB_System\system.mhs line 154 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
F:\curr_ISE_proj\mikrorendszerek\MB_System_full\MB_System\system.mhs line 168 -
Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
F:\curr_ISE_proj\mikrorendszerek\MB_System_full\MB_System\system.mhs line 193 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
F:\curr_ISE_proj\mikrorendszerek\MB_System_full\MB_System\system.mhs line 205 -
Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232 -
F:\curr_ISE_proj\mikrorendszerek\MB_System_full\MB_System\system.mhs line 213 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
F:\curr_ISE_proj\mikrorendszerek\MB_System_full\MB_System\system.mhs line 91 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\curr_ISE_proj\mikrorendszerek\MB_System_full\MB_System\system.mhs line 180 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:lvl_indicator_0 -
F:\curr_ISE_proj\mikrorendszerek\MB_System_full\MB_System\system.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:logsys_axi_sp6_simpleio_0 -
F:\curr_ISE_proj\mikrorendszerek\MB_System_full\MB_System\system.mhs line 135 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lcd_screen_0 -
F:\curr_ISE_proj\mikrorendszerek\MB_System_full\MB_System\system.mhs line 154 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
F:\curr_ISE_proj\mikrorendszerek\MB_System_full\MB_System\system.mhs line 180 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\curr_ISE_proj\mikrorendszerek\MB_System_full\MB_System\system.mhs line 180 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9tqg144-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"F:/curr_ISE_proj/mikrorendszerek/MB_System_full/MB_System/implementation/clock_
generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 95.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9tqg144-2 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9tqg144-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
F:/curr_ISE_proj/mikrorendszerek/MB_System_full/MB_System/implementation/fpga.fl
w 
Using Option File(s): 
 F:/curr_ISE_proj/mikrorendszerek/MB_System_full/MB_System/implementation/xflow.
opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9tqg144-2 -nt timestamp -bm system.bmm
"F:/curr_ISE_proj/mikrorendszerek/MB_System_full/MB_System/implementation/system
.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9tqg144-2 -nt timestamp -bm system.bmm
F:/curr_ISE_proj/mikrorendszerek/MB_System_full/MB_System/implementation/system.
ngc -uc system.ucf system.ngd

Reading NGO file
"F:/curr_ISE_proj/mikrorendszerek/MB_System_full/MB_System/implementation/system
.ngc" ...
Loading design module
"F:/curr_ISE_proj/mikrorendszerek/MB_System_full/MB_System/implementation/system
_logsys_axi_sp6_simpleio_0_wrapper.ngc"...
Loading design module
"F:/curr_ISE_proj/mikrorendszerek/MB_System_full/MB_System/implementation/system
_rs232_wrapper.ngc"...
Loading design module
"F:/curr_ISE_proj/mikrorendszerek/MB_System_full/MB_System/implementation/system
_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"F:/curr_ISE_proj/mikrorendszerek/MB_System_full/MB_System/implementation/system
_clock_generator_0_wrapper.ngc"...
Loading design module
"F:/curr_ISE_proj/mikrorendszerek/MB_System_full/MB_System/implementation/system
_lvl_indicator_0_wrapper.ngc"...
Loading design module
"F:/curr_ISE_proj/mikrorendszerek/MB_System_full/MB_System/implementation/system
_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"F:/curr_ISE_proj/mikrorendszerek/MB_System_full/MB_System/implementation/system
_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"F:/curr_ISE_proj/mikrorendszerek/MB_System_full/MB_System/implementation/system
_axi4lite_0_wrapper.ngc"...
Loading design module
"F:/curr_ISE_proj/mikrorendszerek/MB_System_full/MB_System/implementation/system
_microblaze_0_wrapper.ngc"...
Loading design module
"F:/curr_ISE_proj/mikrorendszerek/MB_System_full/MB_System/implementation/system
_microblaze_0_intc_wrapper.ngc"...
Loading design module
"F:/curr_ISE_proj/mikrorendszerek/MB_System_full/MB_System/implementation/system
_microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/curr_ISE_proj/mikrorendszerek/MB_System_full/MB_System/implementation/system
_microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/curr_ISE_proj/mikrorendszerek/MB_System_full/MB_System/implementation/system
_debug_module_wrapper.ngc"...
Loading design module
"F:/curr_ISE_proj/mikrorendszerek/MB_System_full/MB_System/implementation/system
_lcd_screen_0_wrapper.ngc"...
Loading design module
"F:/curr_ISE_proj/mikrorendszerek/MB_System_full/MB_System/implementation/system
_axi_timer_0_wrapper.ngc"...
Loading design module
"F:/curr_ISE_proj/mikrorendszerek/MB_System_full/MB_System/implementation/system
_microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"F:/curr_ISE_proj/mikrorendszerek/MB_System_full/MB_System/implementation/system
_microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"F:/curr_ISE_proj/mikrorendszerek/MB_System_full/MB_System/implementation/system
_microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"F:/curr_ISE_proj/mikrorendszerek/MB_System_full/MB_System/implementation/system
_axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"F:/curr_ISE_proj/mikrorendszerek/MB_System_full/MB_System/implementation/system
_microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"F:/curr_ISE_proj/mikrorendszerek/MB_System_full/MB_System/implementation/system
_microblaze_0_intc_wrapper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'tnm_clk50M', used in period specification
   'TS_clk50M', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_clk50M HIGH
   50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  20 sec
Total CPU time to NGDBUILD completion:  1 min  18 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9tqg144-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 25 secs 
Total CPU  time at the beginning of Placer: 20 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:fdac62d8) REAL time: 27 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:fdac62d8) REAL time: 28 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:dc05c608) REAL time: 28 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:8e67cdb2) REAL time: 36 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:8e67cdb2) REAL time: 36 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:8e67cdb2) REAL time: 36 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:8e67cdb2) REAL time: 36 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:8e67cdb2) REAL time: 36 secs 

Phase 9.8  Global Placement
............................
.........................................
....................................................................................................................
.....................................................................................................................................................................
....................................
Phase 9.8  Global Placement (Checksum:4706d28d) REAL time: 1 mins 17 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:4706d28d) REAL time: 1 mins 17 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:afd35dc7) REAL time: 1 mins 25 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:afd35dc7) REAL time: 1 mins 26 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:4ed38c47) REAL time: 1 mins 26 secs 

Total REAL time to Placer completion: 1 mins 26 secs 
Total CPU  time to Placer completion: 1 mins 20 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   18
Slice Logic Utilization:
  Number of Slice Registers:                 1,956 out of  11,440   17
    Number used as Flip Flops:               1,949
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      2,628 out of   5,720   45
    Number used as logic:                    2,456 out of   5,720   42
      Number using O6 output only:           1,899
      Number using O5 output only:              45
      Number using O5 and O6:                  512
      Number used as ROM:                        0
    Number used as Memory:                     138 out of   1,440    9
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            74
        Number using O6 output only:            23
        Number using O5 output only:             1
        Number using O5 and O6:                 50
    Number used exclusively as route-thrus:     34
      Number with same-slice register load:     32
      Number with same-slice carry load:         2
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,054 out of   1,430   73
  Number of MUXCYs used:                       556 out of   2,860   19
  Number of LUT Flip Flop pairs used:        2,984
    Number with an unused Flip Flop:         1,159 out of   2,984   38
    Number with an unused LUT:                 356 out of   2,984   11
    Number of fully used LUT-FF pairs:       1,469 out of   2,984   49
    Number of unique control sets:             152
    Number of slice register sites lost
      to control set restrictions:             639 out of  11,440    5

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        21 out of     102   20
    Number of LOCed IOBs:                       21 out of      21  100
    IOB Flip Flops:                             10

Specific Feature Utilization:
  Number of RAMB16BWERs:                        16 out of      32   50
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   5 out of     200    2
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0
  Number of OLOGIC2/OSERDES2s:                   5 out of     200    2
    Number used as OLOGIC2s:                     5
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                4.29

Peak Memory Usage:  530 MB
Total REAL time to MAP completion:  1 mins 31 secs 
Total CPU time to MAP completion:   1 mins 24 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
D:\Xilinx\14.7\ISE_DS\ISE\;D:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package tqg144, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 1,956 out of  11,440   17
    Number used as Flip Flops:               1,949
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      2,628 out of   5,720   45
    Number used as logic:                    2,456 out of   5,720   42
      Number using O6 output only:           1,899
      Number using O5 output only:              45
      Number using O5 and O6:                  512
      Number used as ROM:                        0
    Number used as Memory:                     138 out of   1,440    9
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            74
        Number using O6 output only:            23
        Number using O5 output only:             1
        Number using O5 and O6:                 50
    Number used exclusively as route-thrus:     34
      Number with same-slice register load:     32
      Number with same-slice carry load:         2
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,054 out of   1,430   73
  Number of MUXCYs used:                       556 out of   2,860   19
  Number of LUT Flip Flop pairs used:        2,984
    Number with an unused Flip Flop:         1,159 out of   2,984   38
    Number with an unused LUT:                 356 out of   2,984   11
    Number of fully used LUT-FF pairs:       1,469 out of   2,984   49
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        21 out of     102   20
    Number of LOCed IOBs:                       21 out of      21  100
    IOB Flip Flops:                             10

Specific Feature Utilization:
  Number of RAMB16BWERs:                        16 out of      32   50
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   5 out of     200    2
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0
  Number of OLOGIC2/OSERDES2s:                   5 out of     200    2
    Number used as OLOGIC2s:                     5
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
Starting Router


Phase  1  : 18356 unrouted;      REAL time: 13 secs 

Phase  2  : 15046 unrouted;      REAL time: 14 secs 

Phase  3  : 6751 unrouted;      REAL time: 27 secs 

Phase  4  : 6751 unrouted; (Setup:0, Hold:1487, Component Switching Limit:0)     REAL time: 28 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:1489, Component Switching Limit:0)     REAL time: 41 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:1489, Component Switching Limit:0)     REAL time: 41 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:1489, Component Switching Limit:0)     REAL time: 41 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:1489, Component Switching Limit:0)     REAL time: 41 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 42 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 
Total REAL time to Router completion: 43 secs 
Total CPU time to Router completion: 42 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz |  BUFGMUX_X2Y3| No   |  875 |  0.750     |  2.141      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk | BUFGMUX_X3Y13| No   |   53 |  0.114     |  1.505      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   18 |  2.708     |  3.695      |
+---------------------+--------------+------+------+------------+-------------+
|     RS232_Interrupt |         Local|      |    1 |  0.000     |  1.524      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     8.985ns|    11.015ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.310ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_clk50M HIGH         50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk50M = PERIOD TIMEGRP "tnm_clk50M" 5 | MINLOWPULSE |    15.000ns|     5.000ns|       0|           0
  0 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_microblaze_0_intc_path" TIG | SETUP       |         N/A|     9.024ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_microblaze_0_intc_p | SETUP       |         N/A|    -0.176ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.675ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.850ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     6.435ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.216ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.223ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clk50M
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk50M                      |     20.000ns|      5.000ns|     11.015ns|            0|            0|            0|       310101|
| TS_clock_generator_0_clock_gen|     20.000ns|     11.015ns|          N/A|            0|            0|       310101|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 47 secs 
Total CPU time to PAR completion: 44 secs 

Peak Memory Usage:  444 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
D:\Xilinx\14.7\ISE_DS\ISE\;D:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package tqg144, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx9,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 310119 paths, 0 nets, and 15159 connections

Design statistics:
   Minimum period:  11.015ns (Maximum frequency:  90.785MHz)


Analysis completed Sat Oct 28 23:13:26 2017
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 12 secs 


xflow done!
touch __xps/system_routed
xilperl D:/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
D:\Xilinx\14.7\ISE_DS\ISE\;D:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package tqg144, speed -2
Opened constraints file system.pcf.

Sat Oct 28 23:13:36 2017

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	F:\curr_ISE_proj\mikrorendszerek\MB_System_full\MB_System\etc\system.filters
Done writing Tab View settings to:
	F:\curr_ISE_proj\mikrorendszerek\MB_System_full\MB_System\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <D:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	F:\curr_ISE_proj\mikrorendszerek\MB_System_full\MB_System\etc\system.filters
Done writing Tab View settings to:
	F:\curr_ISE_proj\mikrorendszerek\MB_System_full\MB_System\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Deleting External port : bt 
Deleting Internal port logsys_axi_sp6_simpleio_0:btn_in 
Deleting Internal port logsys_axi_sp6_simpleio_0:irq 
Deleting Internal port lvl_indicator_0:sensor_in 
Deleting Internal port logsys_axi_sp6_simpleio_0:sw_out 
logsys_axi_sp6_simpleio_0 has been deleted from the project
Deleting Internal port lvl_indicator_0:irq 
lvl_indicator_0 has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   bt
   cpld_clk
   cpld_jtagen
   cpld_load
   cpld_miso
   cpld_mosi
   cpld_rstn
Assigned Driver generic 1.00.a for instance cpld_if_0
cpld_if_0 has been added to the project
WARNING:EDK:2137 - Peripheral cpld_if_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:3759 - AddresGen MHS Error Address Generator can not generate address map for your design. Please check if there is address conflict, clear the conflict and re-generate the address map.Please consult the online help for how to let Address Generator to overwrite the address. If Address Generator still can not generate the address map, please provide the address map manually.
INFO:EDK - Use microblaze_0_intc as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_50_0000MHz
INFO:EDK - External IO port grouping doneWARNING:EDK - Generate address failed during auto bus connection
INFO:EDK - Successfully finished auto bus connection for IP instance: cpld_if_0, however there is problem when generating address, please generate address manually
Overriding Xilinx file <TextEditor.cfg> with local file <D:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
Make instance cpld_if_0 port cpld_jtagen external with net as port name
Instance cpld_if_0 port cpld_jtagen connector undefined, using cpld_if_0_cpld_jtagen
Make instance cpld_if_0 port cpld_rstn external with net as port name
Instance cpld_if_0 port cpld_rstn connector undefined, using cpld_if_0_cpld_rstn
Make instance cpld_if_0 port cpld_miso external with net as port name
Instance cpld_if_0 port cpld_miso connector undefined, using cpld_if_0_cpld_miso
Make instance cpld_if_0 port cpld_mosi external with net as port name
Instance cpld_if_0 port cpld_mosi connector undefined, using cpld_if_0_cpld_mosi
Make instance cpld_if_0 port cpld_ld external with net as port name
Instance cpld_if_0 port cpld_ld connector undefined, using cpld_if_0_cpld_ld
Make instance cpld_if_0 port cpld_clk external with net as port name
Instance cpld_if_0 port cpld_clk connector undefined, using cpld_if_0_cpld_clk
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.
Writing filter settings....
Done writing filter settings to:
	F:\curr_ISE_proj\mikrorendszerek\MB_System_full\MB_System\etc\system.filters
Done writing Tab View settings to:
	F:\curr_ISE_proj\mikrorendszerek\MB_System_full\MB_System\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <D:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Wed Nov 01 21:58:28 2017
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9tqg144-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9tqg144-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/git/MB_System_full/MB_System/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) microblaze_0_intc	axi4lite_0
  (0x41000000-0x4100ffff) axi_timer_0	axi4lite_0
  (0x42000000-0x4200ffff) RS232	axi4lite_0
  (0x44000000-0x4400ffff) cpld_if_0	axi4lite_0
  (0x45000000-0x4500ffff) lcd_screen_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in -
   No driver found. Port will be driven to GND -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 132 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111010 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected. IRQ is generated on AXI clock.

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\git\MB_System_full\MB_System\system.mhs line 34 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
F:\git\MB_System_full\MB_System\system.mhs line 58 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
F:\git\MB_System_full\MB_System\system.mhs line 65 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
F:\git\MB_System_full\MB_System\system.mhs line 74 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
F:\git\MB_System_full\MB_System\system.mhs line 81 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
F:\git\MB_System_full\MB_System\system.mhs line 90 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\git\MB_System_full\MB_System\system.mhs line 97 - Copying cache
implementation netlist
IPNAME:lcd_screen INSTANCE:lcd_screen_0 -
F:\git\MB_System_full\MB_System\system.mhs line 122 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module - F:\git\MB_System_full\MB_System\system.mhs
line 136 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
F:\git\MB_System_full\MB_System\system.mhs line 176 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232 - F:\git\MB_System_full\MB_System\system.mhs
line 196 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
F:\git\MB_System_full\MB_System\system.mhs line 90 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\git\MB_System_full\MB_System\system.mhs line 163 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0_intc - F:\git\MB_System_full\MB_System\system.mhs line 47
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lcd_screen_0 - F:\git\MB_System_full\MB_System\system.mhs line 122 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:cpld_if_0 - F:\git\MB_System_full\MB_System\system.mhs line 148 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 - F:\git\MB_System_full\MB_System\system.mhs line 163
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 - F:\git\MB_System_full\MB_System\system.mhs line 188 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\git\MB_System_full\MB_System\system.mhs line 163 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9tqg144-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"F:/git/MB_System_full/MB_System/implementation/clock_generator_0_wrapper/system
_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
F:\git\MB_System_full\MB_System\system.mhs line 188 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9tqg144-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"F:/git/MB_System_full/MB_System/implementation/axi4lite_0_wrapper/system_axi4li
te_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 145.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9tqg144-2 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9tqg144-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: F:/git/MB_System_full/MB_System/implementation/fpga.flw 
Using Option File(s): 
 F:/git/MB_System_full/MB_System/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9tqg144-2 -nt timestamp -bm system.bmm
"F:/git/MB_System_full/MB_System/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9tqg144-2 -nt timestamp -bm system.bmm
F:/git/MB_System_full/MB_System/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "F:/git/MB_System_full/MB_System/implementation/system.ngc" ...
Loading design module
"F:/git/MB_System_full/MB_System/implementation/system_rs232_wrapper.ngc"...
Loading design module
"F:/git/MB_System_full/MB_System/implementation/system_proc_sys_reset_0_wrapper.
ngc"...
Loading design module
"F:/git/MB_System_full/MB_System/implementation/system_clock_generator_0_wrapper
.ngc"...
Loading design module
"F:/git/MB_System_full/MB_System/implementation/system_cpld_if_0_wrapper.ngc"...
Loading design module
"F:/git/MB_System_full/MB_System/implementation/system_microblaze_0_ilmb_wrapper
.ngc"...
Loading design module
"F:/git/MB_System_full/MB_System/implementation/system_microblaze_0_dlmb_wrapper
.ngc"...
Loading design module
"F:/git/MB_System_full/MB_System/implementation/system_axi4lite_0_wrapper.ngc"..
.
Loading design module
"F:/git/MB_System_full/MB_System/implementation/system_microblaze_0_wrapper.ngc"
...
Loading design module
"F:/git/MB_System_full/MB_System/implementation/system_microblaze_0_intc_wrapper
.ngc"...
Loading design module
"F:/git/MB_System_full/MB_System/implementation/system_microblaze_0_i_bram_ctrl_
wrapper.ngc"...
Loading design module
"F:/git/MB_System_full/MB_System/implementation/system_microblaze_0_d_bram_ctrl_
wrapper.ngc"...
Loading design module
"F:/git/MB_System_full/MB_System/implementation/system_debug_module_wrapper.ngc"
...
Loading design module
"F:/git/MB_System_full/MB_System/implementation/system_lcd_screen_0_wrapper.ngc"
...
Loading design module
"F:/git/MB_System_full/MB_System/implementation/system_axi_timer_0_wrapper.ngc".
..
Loading design module
"F:/git/MB_System_full/MB_System/implementation/system_microblaze_0_bram_block_w
rapper.ngc"...
Applying constraints in
"F:/git/MB_System_full/MB_System/implementation/system_microblaze_0_ilmb_wrapper
.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"F:/git/MB_System_full/MB_System/implementation/system_microblaze_0_dlmb_wrapper
.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"F:/git/MB_System_full/MB_System/implementation/system_axi4lite_0_wrapper.ncf"
to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"F:/git/MB_System_full/MB_System/implementation/system_microblaze_0_wrapper.ncf"
to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"F:/git/MB_System_full/MB_System/implementation/system_microblaze_0_intc_wrapper
.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

ERROR:ConstraintSystem:59 - Constraint <NET bt<2>          LOC=P61  |>
   [system.ucf(26)]: NET "bt<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET bt<2>          LOC=P61  |> [system.ucf(26)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33 |> [system.ucf(26)]:
   NET "bt<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <PULLDOWN;> [system.ucf(26)]: NET "bt<2>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET bt<1>          LOC=P62  |>
   [system.ucf(27)]: NET "bt<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET bt<1>          LOC=P62  |> [system.ucf(27)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33 |> [system.ucf(27)]:
   NET "bt<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <PULLDOWN;> [system.ucf(27)]: NET "bt<1>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET bt<0>          LOC=P66  |>
   [system.ucf(28)]: NET "bt<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET bt<0>          LOC=P66  |> [system.ucf(28)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33 |> [system.ucf(28)]:
   NET "bt<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <PULLDOWN;> [system.ucf(28)]: NET "bt<0>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'tnm_clk50M', used in period specification
   'TS_clk50M', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_clk50M HIGH
   50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     9
  Number of warnings:   7

Total REAL time to NGDBUILD completion: 1 min  21 sec
Total CPU time to NGDBUILD completion:  1 min  20 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
Done!

********************************************************************************
At Local date and time: Wed Nov 01 22:06:10 2017
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9tqg144-2 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9tqg144-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: F:/git/MB_System_full/MB_System/implementation/fpga.flw 
Using Option File(s): 
 F:/git/MB_System_full/MB_System/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9tqg144-2 -nt timestamp -bm system.bmm
"F:/git/MB_System_full/MB_System/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9tqg144-2 -nt timestamp -bm system.bmm
F:/git/MB_System_full/MB_System/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "F:/git/MB_System_full/MB_System/implementation/system.ngc" ...
Loading design module
"F:/git/MB_System_full/MB_System/implementation/system_rs232_wrapper.ngc"...
Loading design module
"F:/git/MB_System_full/MB_System/implementation/system_proc_sys_reset_0_wrapper.
ngc"...
Loading design module
"F:/git/MB_System_full/MB_System/implementation/system_clock_generator_0_wrapper
.ngc"...
Loading design module
"F:/git/MB_System_full/MB_System/implementation/system_cpld_if_0_wrapper.ngc"...
Loading design module
"F:/git/MB_System_full/MB_System/implementation/system_microblaze_0_ilmb_wrapper
.ngc"...
Loading design module
"F:/git/MB_System_full/MB_System/implementation/system_microblaze_0_dlmb_wrapper
.ngc"...
Loading design module
"F:/git/MB_System_full/MB_System/implementation/system_axi4lite_0_wrapper.ngc"..
.
Loading design module
"F:/git/MB_System_full/MB_System/implementation/system_microblaze_0_wrapper.ngc"
...
Loading design module
"F:/git/MB_System_full/MB_System/implementation/system_microblaze_0_intc_wrapper
.ngc"...
Loading design module
"F:/git/MB_System_full/MB_System/implementation/system_microblaze_0_i_bram_ctrl_
wrapper.ngc"...
Loading design module
"F:/git/MB_System_full/MB_System/implementation/system_microblaze_0_d_bram_ctrl_
wrapper.ngc"...
Loading design module
"F:/git/MB_System_full/MB_System/implementation/system_debug_module_wrapper.ngc"
...
Loading design module
"F:/git/MB_System_full/MB_System/implementation/system_lcd_screen_0_wrapper.ngc"
...
Loading design module
"F:/git/MB_System_full/MB_System/implementation/system_axi_timer_0_wrapper.ngc".
..
Loading design module
"F:/git/MB_System_full/MB_System/implementation/system_microblaze_0_bram_block_w
rapper.ngc"...
Applying constraints in
"F:/git/MB_System_full/MB_System/implementation/system_microblaze_0_ilmb_wrapper
.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"F:/git/MB_System_full/MB_System/implementation/system_microblaze_0_dlmb_wrapper
.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"F:/git/MB_System_full/MB_System/implementation/system_axi4lite_0_wrapper.ncf"
to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"F:/git/MB_System_full/MB_System/implementation/system_microblaze_0_wrapper.ncf"
to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"F:/git/MB_System_full/MB_System/implementation/system_microblaze_0_intc_wrapper
.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'tnm_clk50M', used in period specification
   'TS_clk50M', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_clk50M HIGH
   50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  21 sec
Total CPU time to NGDBUILD completion:  1 min  21 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9tqg144-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 23 secs 
Total CPU  time at the beginning of Placer: 19 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:6ba533ae) REAL time: 25 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:6ba533ae) REAL time: 26 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:b022906e) REAL time: 26 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:3a96a431) REAL time: 34 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:3a96a431) REAL time: 34 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:3a96a431) REAL time: 34 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:3a96a431) REAL time: 34 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:3a96a431) REAL time: 34 secs 

Phase 9.8  Global Placement
..............................
..........................................................
..............................................................................................
............................................................................................................................................
.........................................
Phase 9.8  Global Placement (Checksum:1b4b06e9) REAL time: 1 mins 10 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:1b4b06e9) REAL time: 1 mins 11 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:b3e26902) REAL time: 1 mins 20 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:b3e26902) REAL time: 1 mins 20 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:8f9f534b) REAL time: 1 mins 21 secs 

Total REAL time to Placer completion: 1 mins 21 secs 
Total CPU  time to Placer completion: 1 mins 16 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   18
Slice Logic Utilization:
  Number of Slice Registers:                 1,917 out of  11,440   16
    Number used as Flip Flops:               1,910
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      2,528 out of   5,720   44
    Number used as logic:                    2,353 out of   5,720   41
      Number using O6 output only:           1,848
      Number using O5 output only:              51
      Number using O5 and O6:                  454
      Number used as ROM:                        0
    Number used as Memory:                     139 out of   1,440    9
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            75
        Number using O6 output only:            24
        Number using O5 output only:             1
        Number using O5 and O6:                 50
    Number used exclusively as route-thrus:     36
      Number with same-slice register load:     33
      Number with same-slice carry load:         3
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   980 out of   1,430   68
  Number of MUXCYs used:                       532 out of   2,860   18
  Number of LUT Flip Flop pairs used:        2,830
    Number with an unused Flip Flop:         1,042 out of   2,830   36
    Number with an unused LUT:                 302 out of   2,830   10
    Number of fully used LUT-FF pairs:       1,486 out of   2,830   52
    Number of unique control sets:             135
    Number of slice register sites lost
      to control set restrictions:             581 out of  11,440    5

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        18 out of     102   17
    Number of LOCed IOBs:                       18 out of      18  100
    IOB Flip Flops:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        16 out of      32   50
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     200    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0
  Number of OLOGIC2/OSERDES2s:                   3 out of     200    1
    Number used as OLOGIC2s:                     3
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                4.36

Peak Memory Usage:  530 MB
Total REAL time to MAP completion:  1 mins 26 secs 
Total CPU time to MAP completion:   1 mins 21 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
D:\Xilinx\14.7\ISE_DS\ISE\;D:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package tqg144, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 1,917 out of  11,440   16
    Number used as Flip Flops:               1,910
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      2,528 out of   5,720   44
    Number used as logic:                    2,353 out of   5,720   41
      Number using O6 output only:           1,848
      Number using O5 output only:              51
      Number using O5 and O6:                  454
      Number used as ROM:                        0
    Number used as Memory:                     139 out of   1,440    9
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            75
        Number using O6 output only:            24
        Number using O5 output only:             1
        Number using O5 and O6:                 50
    Number used exclusively as route-thrus:     36
      Number with same-slice register load:     33
      Number with same-slice carry load:         3
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   980 out of   1,430   68
  Number of MUXCYs used:                       532 out of   2,860   18
  Number of LUT Flip Flop pairs used:        2,830
    Number with an unused Flip Flop:         1,042 out of   2,830   36
    Number with an unused LUT:                 302 out of   2,830   10
    Number of fully used LUT-FF pairs:       1,486 out of   2,830   52
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        18 out of     102   17
    Number of LOCed IOBs:                       18 out of      18  100
    IOB Flip Flops:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        16 out of      32   50
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     200    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0
  Number of OLOGIC2/OSERDES2s:                   3 out of     200    1
    Number used as OLOGIC2s:                     3
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 17769 unrouted;      REAL time: 13 secs 

Phase  2  : 14525 unrouted;      REAL time: 14 secs 

Phase  3  : 6437 unrouted;      REAL time: 25 secs 

Phase  4  : 6437 unrouted; (Setup:0, Hold:1075, Component Switching Limit:0)     REAL time: 26 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:969, Component Switching Limit:0)     REAL time: 40 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:969, Component Switching Limit:0)     REAL time: 40 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:969, Component Switching Limit:0)     REAL time: 40 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:969, Component Switching Limit:0)     REAL time: 40 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 41 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 
Total REAL time to Router completion: 43 secs 
Total CPU time to Router completion: 42 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz |  BUFGMUX_X2Y3| No   |  845 |  0.748     |  2.139      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk | BUFGMUX_X3Y13| No   |   59 |  0.105     |  1.498      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   17 |  3.055     |  4.389      |
+---------------------+--------------+------+------+------------+-------------+
|     RS232_Interrupt |         Local|      |    1 |  0.000     |  1.491      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     8.846ns|    11.154ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.338ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_clk50M HIGH         50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk50M = PERIOD TIMEGRP "tnm_clk50M" 5 | MINLOWPULSE |    15.000ns|     5.000ns|       0|           0
  0 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_microblaze_0_intc_path" TIG | SETUP       |         N/A|     8.447ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_microblaze_0_intc_p | SETUP       |         N/A|    -0.304ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.609ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.692ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     6.431ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.597ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.811ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clk50M
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk50M                      |     20.000ns|      5.000ns|     11.154ns|            0|            0|            0|       306149|
| TS_clock_generator_0_clock_gen|     20.000ns|     11.154ns|          N/A|            0|            0|       306149|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 46 secs 
Total CPU time to PAR completion: 44 secs 

Peak Memory Usage:  454 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
D:\Xilinx\14.7\ISE_DS\ISE\;D:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package tqg144, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx9,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 306167 paths, 0 nets, and 14608 connections

Design statistics:
   Minimum period:  11.154ns (Maximum frequency:  89.654MHz)


Analysis completed Wed Nov 01 22:10:15 2017
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 13 secs 


xflow done!
touch __xps/system_routed
xilperl D:/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
D:\Xilinx\14.7\ISE_DS\ISE\;D:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package tqg144, speed -2
Opened constraints file system.pcf.

Wed Nov 01 22:10:28 2017

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sat Nov 04 10:01:02 2017
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Sat Nov 04 10:01:02 2017
 xsdk.exe -hwspec D:\git\mikrorendszerek\MB_System_full\MB_System\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
<<<<<<< HEAD
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sat Nov 04 14:36:15 2017
 make -f system.make bits started...
make: Nothing to be done for `bits'.
Done!

********************************************************************************
At Local date and time: Sat Nov 04 14:36:51 2017
 make -f system.make download started...
""
"*********************************************"
"Downloading Bitstream onto the target board"
"*********************************************"
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
*** WARNING ***: When port is set to auto detect mode, cable speed is set to
default 6 MHz regardless of explicit arguments supplied for setting the baud
rates
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_xlp.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of D:/Xilinx/14.7/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading D:/Xilinx/14.7/ISE_DS/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
ESN option: 0000112EA2A501.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx9, Version : 2
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 25000000.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      4 sec.
Done!
start xmd -opt etc\xmd_microblaze_0.opt -lp \cygdrive\d\git\mikrorendszerek\MB_System_full\MB_System\

********************************************************************************
At Local date and time: Sat Nov 04 14:37:28 2017
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Sat Nov 04 14:37:28 2017
 xsdk.exe -hwspec D:\git\mikrorendszerek\MB_System_full\MB_System\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	D:\git\mikrorendszerek\MB_System_full\MB_System\etc\system.filters
Done writing Tab View settings to:
	D:\git\mikrorendszerek\MB_System_full\MB_System\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sun Nov 05 09:18:43 2017
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Sun Nov 05 09:18:43 2017
 xsdk.exe -hwspec D:\git\mikrorendszerek\MB_System_full\MB_System\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	D:\git\mikrorendszerek\MB_System_full\MB_System\etc\system.filters
Done writing Tab View settings to:
	D:\git\mikrorendszerek\MB_System_full\MB_System\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sun Nov 05 10:06:41 2017
 make -f system.make bits started...
make: Nothing to be done for `bits'.
Done!

********************************************************************************
At Local date and time: Sun Nov 05 10:06:45 2017
 make -f system.make download started...
""
"*********************************************"
"Downloading Bitstream onto the target board"
"*********************************************"
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
*** WARNING ***: When port is set to auto detect mode, cable speed is set to
default 6 MHz regardless of explicit arguments supplied for setting the baud
rates
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_xlp.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of D:/Xilinx/14.7/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading D:/Xilinx/14.7/ISE_DS/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
ESN option: 0000112EA2A501.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx9, Version : 2
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 25000000.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      5 sec.
Done!

********************************************************************************
At Local date and time: Sun Nov 05 10:06:58 2017
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Sun Nov 05 10:06:58 2017
 xsdk.exe -hwspec D:\git\mikrorendszerek\MB_System_full\MB_System\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
INFO:EDK:3692 - Change address size of microblaze_0_i_bram_ctrl to match address size of microblaze_0_d_bram_ctrl

********************************************************************************
At Local date and time: Sun Nov 05 10:24:17 2017
 make -f system.make bits started...
=======

********************************************************************************
At Local date and time: Sun Nov 05 09:43:25 2017
 make -f system.make exporttosdk started...
>>>>>>> remotes/origin/master
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9tqg144-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9tqg144-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

<<<<<<< HEAD
Parse D:/git/mikrorendszerek/MB_System_full/MB_System/system.mhs ...
=======
Parse F:/git/mikrorendszerek/MB_System_full/MB_System/system.mhs ...
>>>>>>> remotes/origin/master

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
<<<<<<< HEAD
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
=======
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
>>>>>>> remotes/origin/master
  (0x40000000-0x4000ffff) microblaze_0_intc	axi4lite_0
  (0x41000000-0x4100ffff) axi_timer_0	axi4lite_0
  (0x42000000-0x4200ffff) RS232	axi4lite_0
  (0x44000000-0x4400ffff) cpld_if_0	axi4lite_0
  (0x45000000-0x4500ffff) lcd_screen_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
<<<<<<< HEAD
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
=======
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
>>>>>>> remotes/origin/master
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in -
   No driver found. Port will be driven to GND -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 132 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111010 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected. IRQ is generated on AXI clock.

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
<<<<<<< HEAD
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 34 - Copying
cache implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 47 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 58 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 74 - Copying
cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 97 - Copying
cache implementation netlist
IPNAME:lcd_screen INSTANCE:lcd_screen_0 -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 122 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 136 - Copying
cache implementation netlist
IPNAME:cpld_if INSTANCE:cpld_if_0 -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 148 - Copying
cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 176 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 188 - Copying
cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232 -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 196 - Copying
=======
F:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 34 - Copying
cache implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
F:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 47 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
F:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 58 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
F:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 65 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
F:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 74 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
F:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 81 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
F:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 90 - Copying
cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 97 - Copying
cache implementation netlist
IPNAME:lcd_screen INSTANCE:lcd_screen_0 -
F:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 122 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
F:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 136 - Copying
cache implementation netlist
IPNAME:cpld_if INSTANCE:cpld_if_0 -
F:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 148 - Copying
cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
F:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 176 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
F:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 188 - Copying
cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232 -
F:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 196 - Copying
>>>>>>> remotes/origin/master
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
<<<<<<< HEAD
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 90 - elaborating
IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 163 -
=======
F:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 90 - elaborating
IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 163 -
>>>>>>> remotes/origin/master
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
<<<<<<< HEAD
INSTANCE:microblaze_0_i_bram_ctrl -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 65 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 81 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 90 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lcd_screen_0 -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 122 - Running
=======
INSTANCE:lcd_screen_0 -
F:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 122 - Running
>>>>>>> remotes/origin/master
XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
<<<<<<< HEAD
INSTANCE:cpld_if_0 - D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs
=======
INSTANCE:cpld_if_0 - F:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs
>>>>>>> remotes/origin/master
line 148 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
<<<<<<< HEAD
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 163 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Trying to terminate Process...
Done!

********************************************************************************
At Local date and time: Sun Nov 05 10:25:12 2017
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9tqg144-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9tqg144-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/git/mikrorendszerek/MB_System_full/MB_System/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) microblaze_0_intc	axi4lite_0
  (0x41000000-0x4100ffff) axi_timer_0	axi4lite_0
  (0x42000000-0x4200ffff) RS232	axi4lite_0
  (0x44000000-0x4400ffff) cpld_if_0	axi4lite_0
  (0x45000000-0x4500ffff) lcd_screen_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in -
   No driver found. Port will be driven to GND -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 132 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111010 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected. IRQ is generated on AXI clock.

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 34 - Copying
cache implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 47 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 58 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 74 - Copying
cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 97 - Copying
cache implementation netlist
IPNAME:lcd_screen INSTANCE:lcd_screen_0 -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 122 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 136 - Copying
cache implementation netlist
IPNAME:cpld_if INSTANCE:cpld_if_0 -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 148 - Copying
cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 176 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 188 - Copying
cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232 -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 196 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 90 - elaborating
IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 163 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0_i_bram_ctrl -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 65 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 81 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 90 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lcd_screen_0 -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 122 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:cpld_if_0 - D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs
line 148 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 163 - Running
=======
F:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 163 - Running
>>>>>>> remotes/origin/master
XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
<<<<<<< HEAD
D:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 163 - Running
=======
F:\git\mikrorendszerek\MB_System_full\MB_System\system.mhs line 163 - Running
>>>>>>> remotes/origin/master
NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9tqg144-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
<<<<<<< HEAD
"D:/git/mikrorendszerek/MB_System_full/MB_System/implementation/clock_generator_
=======
"F:/git/mikrorendszerek/MB_System_full/MB_System/implementation/clock_generator_
>>>>>>> remotes/origin/master
0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
<<<<<<< HEAD
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec
=======
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec
>>>>>>> remotes/origin/master

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

<<<<<<< HEAD
Total run time: 45.00 seconds
=======
Total run time: 81.00 seconds
>>>>>>> remotes/origin/master
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9tqg144-2 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9tqg144-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
<<<<<<< HEAD
D:/git/mikrorendszerek/MB_System_full/MB_System/implementation/fpga.flw 
Using Option File(s): 
 D:/git/mikrorendszerek/MB_System_full/MB_System/implementation/xflow.opt 
=======
F:/git/mikrorendszerek/MB_System_full/MB_System/implementation/fpga.flw 
Using Option File(s): 
 F:/git/mikrorendszerek/MB_System_full/MB_System/implementation/xflow.opt 
>>>>>>> remotes/origin/master

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9tqg144-2 -nt timestamp -bm system.bmm
<<<<<<< HEAD
"D:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system.ngc" -uc
=======
"F:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system.ngc" -uc
>>>>>>> remotes/origin/master
system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9tqg144-2 -nt timestamp -bm system.bmm
<<<<<<< HEAD
D:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"D:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system.ngc" ...
Loading design module
"D:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_rs232_wra
pper.ngc"...
Loading design module
"D:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_proc_sys_
reset_0_wrapper.ngc"...
Loading design module
"D:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_clock_gen
erator_0_wrapper.ngc"...
Loading design module
"D:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_cpld_if_0
_wrapper.ngc"...
Loading design module
"D:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_microblaz
e_0_ilmb_wrapper.ngc"...
Loading design module
"D:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_microblaz
e_0_dlmb_wrapper.ngc"...
Loading design module
"D:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_axi4lite_
0_wrapper.ngc"...
Loading design module
"D:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_microblaz
e_0_wrapper.ngc"...
Loading design module
"D:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_microblaz
e_0_intc_wrapper.ngc"...
Loading design module
"D:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_microblaz
e_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"D:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_microblaz
e_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"D:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_debug_mod
ule_wrapper.ngc"...
Loading design module
"D:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_lcd_scree
n_0_wrapper.ngc"...
Loading design module
"D:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_axi_timer
_0_wrapper.ngc"...
Loading design module
"D:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_microblaz
e_0_bram_block_wrapper.ngc"...
Applying constraints in
"D:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_microblaz
e_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"D:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_microblaz
e_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"D:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_axi4lite_
0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"D:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_microblaz
e_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"D:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_microblaz
=======
F:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"F:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system.ngc" ...
Loading design module
"F:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_rs232_wra
pper.ngc"...
Loading design module
"F:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_proc_sys_
reset_0_wrapper.ngc"...
Loading design module
"F:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_clock_gen
erator_0_wrapper.ngc"...
Loading design module
"F:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_cpld_if_0
_wrapper.ngc"...
Loading design module
"F:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_microblaz
e_0_ilmb_wrapper.ngc"...
Loading design module
"F:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_microblaz
e_0_dlmb_wrapper.ngc"...
Loading design module
"F:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_axi4lite_
0_wrapper.ngc"...
Loading design module
"F:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_microblaz
e_0_wrapper.ngc"...
Loading design module
"F:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_microblaz
e_0_intc_wrapper.ngc"...
Loading design module
"F:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_microblaz
e_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_microblaz
e_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"F:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_debug_mod
ule_wrapper.ngc"...
Loading design module
"F:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_lcd_scree
n_0_wrapper.ngc"...
Loading design module
"F:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_axi_timer
_0_wrapper.ngc"...
Loading design module
"F:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_microblaz
e_0_bram_block_wrapper.ngc"...
Applying constraints in
"F:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_microblaz
e_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"F:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_microblaz
e_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"F:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_axi4lite_
0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"F:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_microblaz
e_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"F:/git/mikrorendszerek/MB_System_full/MB_System/implementation/system_microblaz
>>>>>>> remotes/origin/master
e_0_intc_wrapper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'tnm_clk50M', used in period specification
   'TS_clk50M', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_clk50M HIGH
   50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Writing NGD file "system.ngd" ...
<<<<<<< HEAD
Total REAL time to NGDBUILD completion:  42 sec
Total CPU time to NGDBUILD completion:   42 sec
=======
Total REAL time to NGDBUILD completion: 1 min  26 sec
Total CPU time to NGDBUILD completion:  1 min  22 sec
>>>>>>> remotes/origin/master

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9tqg144-2".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
<<<<<<< HEAD
Total REAL time at the beginning of Placer: 10 secs 
Total CPU  time at the beginning of Placer: 9 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:365912e7) REAL time: 10 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:365912e7) REAL time: 11 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:6e29cff7) REAL time: 11 secs 
=======
Total REAL time at the beginning of Placer: 22 secs 
Total CPU  time at the beginning of Placer: 20 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:6ba533ae) REAL time: 26 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:6ba533ae) REAL time: 27 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:b022906e) REAL time: 27 secs 
>>>>>>> remotes/origin/master

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
<<<<<<< HEAD
(Checksum:edbe1c3f) REAL time: 15 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:edbe1c3f) REAL time: 15 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:edbe1c3f) REAL time: 15 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:edbe1c3f) REAL time: 15 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:edbe1c3f) REAL time: 15 secs 

Phase 9.8  Global Placement
............................
...................................................................................................
...............................................................................................................
...............................................................................................................
...................................................
Phase 9.8  Global Placement (Checksum:42685f64) REAL time: 36 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:42685f64) REAL time: 37 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:3e530244) REAL time: 41 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:3e530244) REAL time: 41 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:c18d9dbe) REAL time: 41 secs 

Total REAL time to Placer completion: 41 secs 
Total CPU  time to Placer completion: 41 secs 
=======
(Checksum:3a96a431) REAL time: 40 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:3a96a431) REAL time: 40 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:3a96a431) REAL time: 40 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:3a96a431) REAL time: 40 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:3a96a431) REAL time: 40 secs 

Phase 9.8  Global Placement
..............................
..........................................................................
............................................................................................................
........................................................................................
.....................
Phase 9.8  Global Placement (Checksum:2f65837d) REAL time: 1 mins 21 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:2f65837d) REAL time: 1 mins 22 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:41b459b2) REAL time: 1 mins 31 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:41b459b2) REAL time: 1 mins 31 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:9234d5c1) REAL time: 1 mins 32 secs 

Total REAL time to Placer completion: 1 mins 32 secs 
Total CPU  time to Placer completion: 1 mins 23 secs 
>>>>>>> remotes/origin/master
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   18
Slice Logic Utilization:
  Number of Slice Registers:                 1,917 out of  11,440   16
    Number used as Flip Flops:               1,910
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
<<<<<<< HEAD
  Number of Slice LUTs:                      2,519 out of   5,720   44
    Number used as logic:                    2,353 out of   5,720   41
      Number using O6 output only:           1,848
      Number using O5 output only:              51
=======
  Number of Slice LUTs:                      2,526 out of   5,720   44
    Number used as logic:                    2,354 out of   5,720   41
      Number using O6 output only:           1,848
      Number using O5 output only:              52
>>>>>>> remotes/origin/master
      Number using O5 and O6:                  454
      Number used as ROM:                        0
    Number used as Memory:                     139 out of   1,440    9
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            75
        Number using O6 output only:            24
        Number using O5 output only:             1
        Number using O5 and O6:                 50
<<<<<<< HEAD
    Number used exclusively as route-thrus:     27
      Number with same-slice register load:     24
=======
    Number used exclusively as route-thrus:     33
      Number with same-slice register load:     30
>>>>>>> remotes/origin/master
      Number with same-slice carry load:         3
      Number with other load:                    0

Slice Logic Distribution:
<<<<<<< HEAD
  Number of occupied Slices:                 1,021 out of   1,430   71
  Number of MUXCYs used:                       532 out of   2,860   18
  Number of LUT Flip Flop pairs used:        2,873
    Number with an unused Flip Flop:         1,070 out of   2,873   37
    Number with an unused LUT:                 354 out of   2,873   12
    Number of fully used LUT-FF pairs:       1,449 out of   2,873   50
=======
  Number of occupied Slices:                 1,006 out of   1,430   70
  Number of MUXCYs used:                       532 out of   2,860   18
  Number of LUT Flip Flop pairs used:        2,870
    Number with an unused Flip Flop:         1,078 out of   2,870   37
    Number with an unused LUT:                 344 out of   2,870   11
    Number of fully used LUT-FF pairs:       1,448 out of   2,870   50
>>>>>>> remotes/origin/master
    Number of unique control sets:             135
    Number of slice register sites lost
      to control set restrictions:             581 out of  11,440    5

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        18 out of     102   17
    Number of LOCed IOBs:                       18 out of      18  100
    IOB Flip Flops:                              4

Specific Feature Utilization:
<<<<<<< HEAD
  Number of RAMB16BWERs:                        32 out of      32  100
=======
  Number of RAMB16BWERs:                        16 out of      32   50
>>>>>>> remotes/origin/master
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     200    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0
  Number of OLOGIC2/OSERDES2s:                   3 out of     200    1
    Number used as OLOGIC2s:                     3
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

<<<<<<< HEAD
Average Fanout of Non-Clock Nets:                4.52

Peak Memory Usage:  483 MB
Total REAL time to MAP completion:  44 secs 
Total CPU time to MAP completion:   43 secs 
=======
Average Fanout of Non-Clock Nets:                4.35

Peak Memory Usage:  530 MB
Total REAL time to MAP completion:  1 mins 37 secs 
Total CPU time to MAP completion:   1 mins 27 secs 
>>>>>>> remotes/origin/master

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
D:\Xilinx\14.7\ISE_DS\ISE\;D:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package tqg144, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 1,917 out of  11,440   16
    Number used as Flip Flops:               1,910
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
<<<<<<< HEAD
  Number of Slice LUTs:                      2,519 out of   5,720   44
    Number used as logic:                    2,353 out of   5,720   41
      Number using O6 output only:           1,848
      Number using O5 output only:              51
=======
  Number of Slice LUTs:                      2,526 out of   5,720   44
    Number used as logic:                    2,354 out of   5,720   41
      Number using O6 output only:           1,848
      Number using O5 output only:              52
>>>>>>> remotes/origin/master
      Number using O5 and O6:                  454
      Number used as ROM:                        0
    Number used as Memory:                     139 out of   1,440    9
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            75
        Number using O6 output only:            24
        Number using O5 output only:             1
        Number using O5 and O6:                 50
<<<<<<< HEAD
    Number used exclusively as route-thrus:     27
      Number with same-slice register load:     24
=======
    Number used exclusively as route-thrus:     33
      Number with same-slice register load:     30
>>>>>>> remotes/origin/master
      Number with same-slice carry load:         3
      Number with other load:                    0

Slice Logic Distribution:
<<<<<<< HEAD
  Number of occupied Slices:                 1,021 out of   1,430   71
  Number of MUXCYs used:                       532 out of   2,860   18
  Number of LUT Flip Flop pairs used:        2,873
    Number with an unused Flip Flop:         1,070 out of   2,873   37
    Number with an unused LUT:                 354 out of   2,873   12
    Number of fully used LUT-FF pairs:       1,449 out of   2,873   50
=======
  Number of occupied Slices:                 1,006 out of   1,430   70
  Number of MUXCYs used:                       532 out of   2,860   18
  Number of LUT Flip Flop pairs used:        2,870
    Number with an unused Flip Flop:         1,078 out of   2,870   37
    Number with an unused LUT:                 344 out of   2,870   11
    Number of fully used LUT-FF pairs:       1,448 out of   2,870   50
>>>>>>> remotes/origin/master
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        18 out of     102   17
    Number of LOCed IOBs:                       18 out of      18  100
    IOB Flip Flops:                              4

Specific Feature Utilization:
<<<<<<< HEAD
  Number of RAMB16BWERs:                        32 out of      32  100
=======
  Number of RAMB16BWERs:                        16 out of      32   50
>>>>>>> remotes/origin/master
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     200    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0
  Number of OLOGIC2/OSERDES2s:                   3 out of     200    1
    Number used as OLOGIC2s:                     3
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
<<<<<<< HEAD
Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 19657 unrouted;      REAL time: 6 secs 

Phase  2  : 15115 unrouted;      REAL time: 7 secs 

Phase  3  : 6681 unrouted;      REAL time: 13 secs 

Phase  4  : 6681 unrouted; (Setup:0, Hold:103, Component Switching Limit:0)     REAL time: 14 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:100, Component Switching Limit:0)     REAL time: 21 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:100, Component Switching Limit:0)     REAL time: 21 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:100, Component Switching Limit:0)     REAL time: 21 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:100, Component Switching Limit:0)     REAL time: 21 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 
Total REAL time to Router completion: 22 secs 
Total CPU time to Router completion: 21 secs 
=======
Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
Starting Router


Phase  1  : 17740 unrouted;      REAL time: 11 secs 

Phase  2  : 14501 unrouted;      REAL time: 12 secs 

Phase  3  : 6304 unrouted;      REAL time: 23 secs 

Phase  4  : 6304 unrouted; (Setup:0, Hold:508, Component Switching Limit:0)     REAL time: 24 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:508, Component Switching Limit:0)     REAL time: 36 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:508, Component Switching Limit:0)     REAL time: 36 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:508, Component Switching Limit:0)     REAL time: 36 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:508, Component Switching Limit:0)     REAL time: 36 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 36 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 
Total REAL time to Router completion: 38 secs 
Total CPU time to Router completion: 38 secs 
>>>>>>> remotes/origin/master

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
<<<<<<< HEAD
|      clk_50_0000MHz |  BUFGMUX_X2Y3| No   |  897 |  0.749     |  2.140      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk | BUFGMUX_X3Y13| No   |   58 |  0.107     |  1.502      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   18 |  2.003     |  3.229      |
+---------------------+--------------+------+------+------------+-------------+
|     RS232_Interrupt |         Local|      |    1 |  0.000     |  2.950      |
=======
|      clk_50_0000MHz |  BUFGMUX_X2Y3| No   |  847 |  0.749     |  2.140      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk | BUFGMUX_X3Y13| No   |   56 |  0.102     |  1.494      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   18 |  4.165     |  5.518      |
+---------------------+--------------+------+------+------------+-------------+
|     RS232_Interrupt |         Local|      |    1 |  0.000     |  1.531      |
>>>>>>> remotes/origin/master
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
<<<<<<< HEAD
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     6.492ns|    13.508ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.336ns|            |       0|           0
=======
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     8.691ns|    11.309ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.323ns|            |       0|           0
>>>>>>> remotes/origin/master
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_clk50M HIGH         50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk50M = PERIOD TIMEGRP "tnm_clk50M" 5 | MINLOWPULSE |    15.000ns|     5.000ns|       0|           0
  0 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
<<<<<<< HEAD
  PATH "TS_sync_microblaze_0_intc_path" TIG | SETUP       |         N/A|     8.764ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_microblaze_0_intc_p | SETUP       |         N/A|     0.563ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     4.108ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     3.346ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     6.534ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.509ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     3.185ns|     N/A|           0
=======
  PATH "TS_sync_microblaze_0_intc_path" TIG | SETUP       |         N/A|     8.551ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_microblaze_0_intc_p | SETUP       |         N/A|    -0.251ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.238ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.615ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     6.428ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.909ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.916ns|     N/A|           0
>>>>>>> remotes/origin/master
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clk50M
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
<<<<<<< HEAD
|TS_clk50M                      |     20.000ns|      5.000ns|     13.508ns|            0|            0|            0|       390501|
| TS_clock_generator_0_clock_gen|     20.000ns|     13.508ns|          N/A|            0|            0|       390501|            0|
=======
|TS_clk50M                      |     20.000ns|      5.000ns|     11.309ns|            0|            0|            0|       306110|
| TS_clock_generator_0_clock_gen|     20.000ns|     11.309ns|          N/A|            0|            0|       306110|            0|
>>>>>>> remotes/origin/master
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

<<<<<<< HEAD
Total REAL time to PAR completion: 23 secs 
Total CPU time to PAR completion: 22 secs 

Peak Memory Usage:  391 MB
=======
Total REAL time to PAR completion: 41 secs 
Total CPU time to PAR completion: 40 secs 

Peak Memory Usage:  445 MB
>>>>>>> remotes/origin/master

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
D:\Xilinx\14.7\ISE_DS\ISE\;D:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package tqg144, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx9,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

<<<<<<< HEAD
Constraints cover 390519 paths, 0 nets, and 15249 connections

Design statistics:
   Minimum period:  13.508ns (Maximum frequency:  74.030MHz)


Analysis completed Sun Nov 05 10:28:18 2017
=======
Constraints cover 306128 paths, 0 nets, and 14581 connections

Design statistics:
   Minimum period:  11.309ns (Maximum frequency:  88.425MHz)


Analysis completed Sun Nov 05 09:49:34 2017
>>>>>>> remotes/origin/master
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
<<<<<<< HEAD
Total time: 6 secs 
=======
Total time: 12 secs 
>>>>>>> remotes/origin/master


xflow done!
touch __xps/system_routed
xilperl D:/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
D:\Xilinx\14.7\ISE_DS\ISE\;D:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package tqg144, speed -2
Opened constraints file system.pcf.

<<<<<<< HEAD
Sun Nov 05 10:28:22 2017
=======
Sun Nov 05 09:49:44 2017
>>>>>>> remotes/origin/master

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
<<<<<<< HEAD
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
=======
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
>>>>>>> remotes/origin/master
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
<<<<<<< HEAD
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
=======
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
>>>>>>> remotes/origin/master
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
<<<<<<< HEAD
At Local date and time: Sun Nov 05 10:28:43 2017
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 5 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected. IRQ is generated on AXI clock.
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_intc.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing lcd_screen_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing cpld_if_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing RS232.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
WARNING:EDK:3888 - Worker process returned 0 but issued error message(s).
Done!

********************************************************************************
At Local date and time: Sun Nov 05 10:28:56 2017
 xsdk.exe -hwspec D:\git\mikrorendszerek\MB_System_full\MB_System\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Sun Nov 05 10:29:28 2017
=======
At Local date and time: Sun Nov 05 09:50:56 2017
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Sun Nov 05 09:51:09 2017
>>>>>>> remotes/origin/master
 make -f system.make download started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc6slx9tqg144-2 system.mhs   -pe microblaze_0 bootloops/microblaze_0.elf \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
<<<<<<< HEAD
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
=======
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
>>>>>>> remotes/origin/master
  (0x40000000-0x4000ffff) microblaze_0_intc	axi4lite_0
  (0x41000000-0x4100ffff) axi_timer_0	axi4lite_0
  (0x42000000-0x4200ffff) RS232	axi4lite_0
  (0x44000000-0x4400ffff) cpld_if_0	axi4lite_0
  (0x45000000-0x4500ffff) lcd_screen_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
<<<<<<< HEAD
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
=======
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
>>>>>>> remotes/origin/master
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc6slx9tqg144-2 -bt
"implementation/system.bit"  -bd "bootloops/microblaze_0.elf" tag microblaze_0 
-o b implementation/download.bit 
Memory Initialization completed successfully.

""
"*********************************************"
"Downloading Bitstream onto the target board"
"*********************************************"
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
*** WARNING ***: When port is set to auto detect mode, cable speed is set to
default 6 MHz regardless of explicit arguments supplied for setting the baud
rates
Connecting to cable (Usb Port - USB21).
Checking cable driver.
<<<<<<< HEAD
 Driver file xusb_xlp.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of D:/Xilinx/14.7/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
ESN option: 0000112EA2A501.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx9, Version : 2
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 25000000.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Sun Nov 05 10:30:34 2017
 make -f system.make download started...
""
"*********************************************"
"Downloading Bitstream onto the target board"
"*********************************************"
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
*** WARNING ***: When port is set to auto detect mode, cable speed is set to
default 6 MHz regardless of explicit arguments supplied for setting the baud
rates
 Cable is LOCKED. Retrying...
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_xlp.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of D:/Xilinx/14.7/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
ESN option: 0000112EA2A501.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx9, Version : 2
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 25000000.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Sun Nov 05 10:42:06 2017
 make -f system.make download started...
""
"*********************************************"
"Downloading Bitstream onto the target board"
"*********************************************"
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
*** WARNING ***: When port is set to auto detect mode, cable speed is set to
default 6 MHz regardless of explicit arguments supplied for setting the baud
rates
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_xlp.sys found.
=======
 Driver file xusb_emb.sys found.
>>>>>>> remotes/origin/master
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of D:/Xilinx/14.7/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
ESN option: 0000112EA2A501.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx9, Version : 2
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 25000000.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      5 sec.
Done!
<<<<<<< HEAD
=======
Writing filter settings....
Done writing filter settings to:
	F:\git\mikrorendszerek\MB_System_full\MB_System\etc\system.filters
Done writing Tab View settings to:
	F:\git\mikrorendszerek\MB_System_full\MB_System\etc\system.gui
>>>>>>> remotes/origin/master
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

ERROR:EDK - Expected an element name
ERROR:EDK:1397 - Fatal Error parsing XML file D:\git\mikrorendszerek\MB_System_full\MB_System\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	D:\git\mikrorendszerek\MB_System_full\MB_System\etc\system.filters
Done writing Tab View settings to:
	D:\git\mikrorendszerek\MB_System_full\MB_System\etc\system.gui
