<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CoreMemCtrl</name><vendor>Actel</vendor><library>DirectCore</library><version>2.2.106</version><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>coreparameters.vhd</name><logicalName>COREMEMCTRL_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="1"><name>test\amba_bfm\vhdl\ahb_misc.vhd</name><logicalName>COREMEMCTRL_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="2"><name>test\amba_bfm\vhdl\ahb_textio.vhd</name><logicalName>COREMEMCTRL_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="3"><name>test\amba_bfm\vhdl\ahbl_bfm_package.vhd</name><logicalName>COREMEMCTRL_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="4"><name>test\amba_bfm\vhdl\bfm_main.vhd</name><logicalName>COREMEMCTRL_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="5"><name>test\amba_bfm\vhdl\bfm_ahbl.vhd</name><logicalName>COREMEMCTRL_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="6"><name>rtl\vhdl\test\user\corememctrl_pkg.vhd</name><logicalName>COREMEMCTRL_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="7"><name>rtl\vhdl\test\user\async_memory_8dq.vhd</name><logicalName>COREMEMCTRL_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="8"><name>rtl\vhdl\test\user\async_memory_16dq.vhd</name><logicalName>COREMEMCTRL_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="9"><name>rtl\vhdl\test\user\async_memory_32dq.vhd</name><logicalName>COREMEMCTRL_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="10"><name>rtl\vhdl\test\user\sync_memory_dq.vhd</name><logicalName>COREMEMCTRL_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="11"><name>rtl\vhdl\test\user\sync_memory_16dq.vhd</name><logicalName>COREMEMCTRL_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="12"><name>rtl\vhdl\test\user\sync_memory_32dq.vhd</name><logicalName>COREMEMCTRL_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="13"><name>rtl\vhdl\test\user\testbench.vhd</name><logicalName>COREMEMCTRL_LIB</logicalName><userFileType>VHDL</userFileType><vendorExtensions><ModuleUnderTest>testbench</ModuleUnderTest><SimulationTime>-all</SimulationTime></vendorExtensions></file></fileSet><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="14"><name>mti\scripts\bfmtovec_compile.tcl</name><userFileType>Tcl</userFileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file><file fileid="15"><name>mti\scripts\wave_user.do</name><userFileType>DO</userFileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file><file fileid="16"><name>test\amba_bfm\compiler\bfmtovec.exe</name><userFileType>unknown</userFileType></file><file fileid="17"><name>test\amba_bfm\compiler\bfmtovec.lin</name><userFileType>unknown</userFileType></file><file fileid="18"><name>mti\scripts\corememctrl_usertb.bfm</name><userFileType>BFM</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="19"><name>rtl\vhdl\core\corememctrl_core_pkg.vhd</name><logicalName>COREMEMCTRL_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="20"><name>rtl\vhdl\core\corememctrl.vhd</name><logicalName>COREMEMCTRL_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="21"><name>rtl\vhdl\core\components.vhd</name><logicalName>COREMEMCTRL_LIB</logicalName><userFileType>VHDL</userFileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>