{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742939328459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742939328469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 25 17:48:48 2025 " "Processing started: Tue Mar 25 17:48:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742939328469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742939328469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sls_8bit_alu_struc_vhdl -c sls_8bit_alu_struc_vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off sls_8bit_alu_struc_vhdl -c sls_8bit_alu_struc_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742939328469 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742939328974 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742939328974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sls3445/documents/ds2_labs/sls_package/sls_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/sls3445/documents/ds2_labs/sls_package/sls_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_package " "Found design unit 1: sls_package" {  } { { "../../../sls_package/sls_package.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/sls_package/sls_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939336608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742939336608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_alu_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sls_alu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_alu_package " "Found design unit 1: sls_alu_package" {  } { { "sls_alu_package.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_alu_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939336613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742939336613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_alu_struc_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_alu_struc_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_alu_struc_vhdl-sls_struc " "Found design unit 1: sls_8bit_alu_struc_vhdl-sls_struc" {  } { { "sls_8bit_alu_struc_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_alu_struc_vhdl.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939336618 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_alu_struc_vhdl " "Found entity 1: sls_8bit_alu_struc_vhdl" {  } { { "sls_8bit_alu_struc_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_alu_struc_vhdl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939336618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742939336618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_arith_unit_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_arith_unit_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_arith_unit_vhdl-sls_8bit_arith_struc " "Found design unit 1: sls_8bit_arith_unit_vhdl-sls_8bit_arith_struc" {  } { { "sls_8bit_arith_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_arith_unit_vhdl.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939336623 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_arith_unit_vhdl " "Found entity 1: sls_8bit_arith_unit_vhdl" {  } { { "sls_8bit_arith_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_arith_unit_vhdl.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939336623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742939336623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_add_sub_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_add_sub_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_add_sub_vhdl-sls_8bit_add_sub_func " "Found design unit 1: sls_8bit_add_sub_vhdl-sls_8bit_add_sub_func" {  } { { "sls_8bit_add_sub_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_add_sub_vhdl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939336627 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_add_sub_vhdl " "Found entity 1: sls_8bit_add_sub_vhdl" {  } { { "sls_8bit_add_sub_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_add_sub_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939336627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742939336627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_logic_unit_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_logic_unit_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_logic_unit_vhdl-sls_8bit_logic_struc " "Found design unit 1: sls_8bit_logic_unit_vhdl-sls_8bit_logic_struc" {  } { { "sls_8bit_logic_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_logic_unit_vhdl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939336632 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_logic_unit_vhdl " "Found entity 1: sls_8bit_logic_unit_vhdl" {  } { { "sls_8bit_logic_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_logic_unit_vhdl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939336632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742939336632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_sr_unit_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_sr_unit_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_sr_unit_vhdl-sls_8bit_sr_struc " "Found design unit 1: sls_8bit_sr_unit_vhdl-sls_8bit_sr_struc" {  } { { "sls_8bit_sr_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_sr_unit_vhdl.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939336637 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_sr_unit_vhdl " "Found entity 1: sls_8bit_sr_unit_vhdl" {  } { { "sls_8bit_sr_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_sr_unit_vhdl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939336637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742939336637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_const_unit_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_const_unit_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_const_unit_vhdl-sls_8bit_const_struc " "Found design unit 1: sls_8bit_const_unit_vhdl-sls_8bit_const_struc" {  } { { "sls_8bit_const_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_const_unit_vhdl.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939336641 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_const_unit_vhdl " "Found entity 1: sls_8bit_const_unit_vhdl" {  } { { "sls_8bit_const_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_const_unit_vhdl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939336641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742939336641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_mux2to1_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_mux2to1_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_mux2to1_vhdl-mux2to1_func " "Found design unit 1: sls_nbit_mux2to1_vhdl-mux2to1_func" {  } { { "sls_nbit_mux2to1_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_nbit_mux2to1_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939336646 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_mux2to1_vhdl " "Found entity 1: sls_nbit_mux2to1_vhdl" {  } { { "sls_nbit_mux2to1_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_nbit_mux2to1_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939336646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742939336646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_mux4to1_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_mux4to1_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_mux4to1_vhdl-sls_nbit_mux4to1_struc " "Found design unit 1: sls_nbit_mux4to1_vhdl-sls_nbit_mux4to1_struc" {  } { { "sls_nbit_mux4to1_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_nbit_mux4to1_vhdl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939336650 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_mux4to1_vhdl " "Found entity 1: sls_nbit_mux4to1_vhdl" {  } { { "sls_nbit_mux4to1_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_nbit_mux4to1_vhdl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939336650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742939336650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_alu_struc_vhdl_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_alu_struc_vhdl_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_alu_struc_vhdl_tb-sls_verify " "Found design unit 1: sls_8bit_alu_struc_vhdl_tb-sls_verify" {  } { { "sls_8bit_alu_struc_vhdl_tb.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_alu_struc_vhdl_tb.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939336654 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_alu_struc_vhdl_tb " "Found entity 1: sls_8bit_alu_struc_vhdl_tb" {  } { { "sls_8bit_alu_struc_vhdl_tb.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_alu_struc_vhdl_tb.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939336654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742939336654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_fpga_emulation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_fpga_emulation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_fpga_emulation-sls_struc " "Found design unit 1: sls_fpga_emulation-sls_struc" {  } { { "sls_fpga_emulation.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_fpga_emulation.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939336659 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_fpga_emulation " "Found entity 1: sls_fpga_emulation" {  } { { "sls_fpga_emulation.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_fpga_emulation.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939336659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742939336659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_alu1_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sls_alu1_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_alu1_package " "Found design unit 1: sls_alu1_package" {  } { { "sls_alu1_package.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_alu1_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742939336664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742939336664 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sls_fpga_emulation " "Elaborating entity \"sls_fpga_emulation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742939336709 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "ALU_Result 4 8 sls_fpga_emulation.vhd(32) " "VHDL Incomplete Partial Association warning at sls_fpga_emulation.vhd(32): port or argument \"ALU_Result\" has 4/8 unassociated elements" {  } { { "sls_fpga_emulation.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_fpga_emulation.vhd" 32 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1742939336710 "|sls_fpga_emulation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_8bit_alu_struc_vhdl sls_8bit_alu_struc_vhdl:cut " "Elaborating entity \"sls_8bit_alu_struc_vhdl\" for hierarchy \"sls_8bit_alu_struc_vhdl:cut\"" {  } { { "sls_fpga_emulation.vhd" "cut" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_fpga_emulation.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742939336711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_mux4to1_vhdl sls_8bit_alu_struc_vhdl:cut\|sls_nbit_mux4to1_vhdl:result_mux " "Elaborating entity \"sls_nbit_mux4to1_vhdl\" for hierarchy \"sls_8bit_alu_struc_vhdl:cut\|sls_nbit_mux4to1_vhdl:result_mux\"" {  } { { "sls_8bit_alu_struc_vhdl.vhd" "result_mux" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_alu_struc_vhdl.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742939336721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_mux2to1_vhdl sls_8bit_alu_struc_vhdl:cut\|sls_nbit_mux4to1_vhdl:result_mux\|sls_nbit_mux2to1_vhdl:upper_bits " "Elaborating entity \"sls_nbit_mux2to1_vhdl\" for hierarchy \"sls_8bit_alu_struc_vhdl:cut\|sls_nbit_mux4to1_vhdl:result_mux\|sls_nbit_mux2to1_vhdl:upper_bits\"" {  } { { "sls_nbit_mux4to1_vhdl.vhd" "upper_bits" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_nbit_mux4to1_vhdl.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742939336727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_mux4to1_vhdl sls_8bit_alu_struc_vhdl:cut\|sls_nbit_mux4to1_vhdl:cnvz_mux " "Elaborating entity \"sls_nbit_mux4to1_vhdl\" for hierarchy \"sls_8bit_alu_struc_vhdl:cut\|sls_nbit_mux4to1_vhdl:cnvz_mux\"" {  } { { "sls_8bit_alu_struc_vhdl.vhd" "cnvz_mux" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_alu_struc_vhdl.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742939336733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_mux2to1_vhdl sls_8bit_alu_struc_vhdl:cut\|sls_nbit_mux4to1_vhdl:cnvz_mux\|sls_nbit_mux2to1_vhdl:upper_bits " "Elaborating entity \"sls_nbit_mux2to1_vhdl\" for hierarchy \"sls_8bit_alu_struc_vhdl:cut\|sls_nbit_mux4to1_vhdl:cnvz_mux\|sls_nbit_mux2to1_vhdl:upper_bits\"" {  } { { "sls_nbit_mux4to1_vhdl.vhd" "upper_bits" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_nbit_mux4to1_vhdl.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742939336739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_8bit_arith_unit_vhdl sls_8bit_alu_struc_vhdl:cut\|sls_8bit_arith_unit_vhdl:arith_unit " "Elaborating entity \"sls_8bit_arith_unit_vhdl\" for hierarchy \"sls_8bit_alu_struc_vhdl:cut\|sls_8bit_arith_unit_vhdl:arith_unit\"" {  } { { "sls_8bit_alu_struc_vhdl.vhd" "arith_unit" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_alu_struc_vhdl.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742939336743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_8bit_add_sub_vhdl sls_8bit_alu_struc_vhdl:cut\|sls_8bit_arith_unit_vhdl:arith_unit\|sls_8bit_add_sub_vhdl:adder " "Elaborating entity \"sls_8bit_add_sub_vhdl\" for hierarchy \"sls_8bit_alu_struc_vhdl:cut\|sls_8bit_arith_unit_vhdl:arith_unit\|sls_8bit_add_sub_vhdl:adder\"" {  } { { "sls_8bit_arith_unit_vhdl.vhd" "adder" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_arith_unit_vhdl.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742939336751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_8bit_logic_unit_vhdl sls_8bit_alu_struc_vhdl:cut\|sls_8bit_logic_unit_vhdl:logic_unit " "Elaborating entity \"sls_8bit_logic_unit_vhdl\" for hierarchy \"sls_8bit_alu_struc_vhdl:cut\|sls_8bit_logic_unit_vhdl:logic_unit\"" {  } { { "sls_8bit_alu_struc_vhdl.vhd" "logic_unit" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_alu_struc_vhdl.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742939336755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_8bit_sr_unit_vhdl sls_8bit_alu_struc_vhdl:cut\|sls_8bit_sr_unit_vhdl:sr_unit " "Elaborating entity \"sls_8bit_sr_unit_vhdl\" for hierarchy \"sls_8bit_alu_struc_vhdl:cut\|sls_8bit_sr_unit_vhdl:sr_unit\"" {  } { { "sls_8bit_alu_struc_vhdl.vhd" "sr_unit" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_alu_struc_vhdl.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742939336768 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shrl1 sls_8bit_sr_unit_vhdl.vhd(23) " "Verilog HDL or VHDL warning at sls_8bit_sr_unit_vhdl.vhd(23): object \"shrl1\" assigned a value but never read" {  } { { "sls_8bit_sr_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_sr_unit_vhdl.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742939336768 "|sls_fpga_emulation|sls_8bit_alu_struc_vhdl:cut|sls_8bit_sr_unit_vhdl:sr_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shrl2 sls_8bit_sr_unit_vhdl.vhd(23) " "Verilog HDL or VHDL warning at sls_8bit_sr_unit_vhdl.vhd(23): object \"shrl2\" assigned a value but never read" {  } { { "sls_8bit_sr_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_sr_unit_vhdl.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742939336768 "|sls_fpga_emulation|sls_8bit_alu_struc_vhdl:cut|sls_8bit_sr_unit_vhdl:sr_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shrl3 sls_8bit_sr_unit_vhdl.vhd(23) " "Verilog HDL or VHDL warning at sls_8bit_sr_unit_vhdl.vhd(23): object \"shrl3\" assigned a value but never read" {  } { { "sls_8bit_sr_unit_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_sr_unit_vhdl.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742939336768 "|sls_fpga_emulation|sls_8bit_alu_struc_vhdl:cut|sls_8bit_sr_unit_vhdl:sr_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_8bit_const_unit_vhdl sls_8bit_alu_struc_vhdl:cut\|sls_8bit_const_unit_vhdl:const_unit " "Elaborating entity \"sls_8bit_const_unit_vhdl\" for hierarchy \"sls_8bit_alu_struc_vhdl:cut\|sls_8bit_const_unit_vhdl:const_unit\"" {  } { { "sls_8bit_alu_struc_vhdl.vhd" "const_unit" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab6/sls_8bit_alu_struc_vhdl_restored/sls_8bit_alu_struc_vhdl/sls_8bit_alu_struc_vhdl.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742939336781 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1742939337097 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742939337203 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742939337551 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742939337551 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742939337584 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742939337584 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742939337584 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742939337584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742939337594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 25 17:48:57 2025 " "Processing ended: Tue Mar 25 17:48:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742939337594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742939337594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742939337594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742939337594 ""}
