Fitter report for DDR3_VIP
Thu Aug 01 16:05:24 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. I/O Assignment Warnings
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Thu Aug 01 16:05:23 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; DDR3_VIP                                    ;
; Top-level Entity Name           ; DDR3_VIP                                    ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEBA6U23I7                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 2,233 / 41,910 ( 5 % )                      ;
; Total registers                 ; 4523                                        ;
; Total pins                      ; 145 / 314 ( 46 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 233,556 / 5,662,720 ( 4 % )                 ;
; Total RAM Blocks                ; 32 / 553 ( 6 % )                            ;
; Total DSP Blocks                ; 2 / 112 ( 2 % )                             ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 6 ( 17 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEBA6U23I7                          ;                                       ;
; Minimum Core Junction Temperature                                  ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 100                                   ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                     ; On                                    ; Off                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.5%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                  ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                      ; Destination Port         ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; FPGA_CLK2_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[0]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[0]                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[1]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[1]                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[2]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[2]                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[3]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[3]                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[4]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[4]                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[5]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[5]                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[6]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[6]                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[7]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[7]                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[8]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[8]                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[9]                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[9]                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[10]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[10]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[11]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[11]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[12]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[12]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[13]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[13]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[14]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[14]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[15]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[15]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[16]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[16]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[17]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[17]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[18]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[18]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[19]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[19]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[20]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[20]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[21]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[21]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[22]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[22]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[23]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[23]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[24]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[24]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[25]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[25]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[26]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[26]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[27]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[27]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[28]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[28]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[29]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[29]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[30]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[30]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[31]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[31]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[32]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[0]                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[33]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[1]                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[34]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[2]                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[35]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[3]                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[36]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[4]                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[37]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[5]                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[38]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[6]                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[39]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[7]                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[40]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[8]                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[41]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[9]                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[42]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[10]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[43]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[11]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[44]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[12]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[45]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[13]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[46]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[14]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[47]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[15]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[48]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[16]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[49]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[17]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[50]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[18]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[51]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[19]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[52]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[20]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[53]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[21]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[54]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[22]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[55]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[23]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[56]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[24]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[57]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[25]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[58]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[26]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[59]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[27]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[60]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[28]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[61]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[29]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[62]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[30]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[63]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[31]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[64]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[32]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[65]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[33]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[66]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[34]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[67]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[35]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[68]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[36]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[69]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[37]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[70]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[38]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[71]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[39]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[72]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[40]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[73]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[41]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[74]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[42]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[75]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[43]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[76]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[44]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[77]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[45]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[78]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[46]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[79]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[47]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[80]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[48]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[81]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[49]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[82]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[50]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[83]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[51]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[84]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[52]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[85]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[53]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[86]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[54]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[87]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[55]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[88]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[56]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[89]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[57]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[90]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[58]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[91]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[59]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[92]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[60]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[93]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[61]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[94]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[62]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[95]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|q_b[63]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[96]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[32]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[97]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[33]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[98]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[34]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[99]                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[35]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[100]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[36]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[101]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[37]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[102]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[38]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[103]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[39]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[104]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[40]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[105]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[41]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[106]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[42]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[107]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[43]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[108]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[44]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[109]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[45]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[110]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[46]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[111]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[47]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[112]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[48]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[113]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[49]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[114]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[50]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[115]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[51]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[116]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[52]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[117]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[53]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[118]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[54]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[119]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[55]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[120]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[56]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[121]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[57]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[122]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[58]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[123]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[59]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[124]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[60]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[125]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[61]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[126]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[62]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_data_buf[127]                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|q_b[63]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|Mult0~8                                                                                                                                                                                                                                                                                                        ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[1]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[2]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[3]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[4]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[5]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[6]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[7]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[8]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[9]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[10]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[11]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[12]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[13]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[14]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[15]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[16]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[17]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[18]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[19]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[20]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[21]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[22]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[23]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[24]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[25]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[0]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[0]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[0]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[1]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[1]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[1]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[2]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[2]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[2]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[3]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[3]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[3]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[4]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[4]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[4]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[5]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[5]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[5]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[6]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[6]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[6]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[7]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[7]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[7]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[8]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[8]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[8]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[9]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[9]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[9]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[10]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[10]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[10]~_Duplicate_1                                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[11]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[11]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[11]~_Duplicate_1                                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[12]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[12]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|height[12]~_Duplicate_1                                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[0]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[0]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[0]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[1]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[1]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[1]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[2]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[2]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[2]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[3]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[3]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[3]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[4]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[4]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[4]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[5]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[5]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[5]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[6]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[6]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[6]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[7]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[7]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[7]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[8]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[8]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[8]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[9]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[9]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[9]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[10]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[10]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[10]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[11]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[11]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[11]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[12]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|frame_length[0]                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[12]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[12]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                        ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_height[0]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|Mult0~8                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_height[2]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|Mult0~8                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_height[4]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|Mult0~8                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_height[5]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|Mult0~8                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_height[6]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|Mult0~8                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_height[7]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|Mult0~8                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_height[8]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|Mult0~8                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_height[8]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_height[8]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_height[8]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|Mult0~8                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_height[10]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|Mult0~8                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_height[11]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|Mult0~8                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_height[12]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|Mult0~8                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_width[0]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_width[0]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_width[0]~_Duplicate_1                                                                                                                                                                                                                                                                                      ; Q                        ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_width[0]~_Duplicate_1                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_width[2]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_width[3]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_width[4]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_width[5]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_width[6]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_width[7]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_width[8]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_width[9]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_width[10]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_width[12]                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|Mult0~8                                                                                                                                                                                                                                                                                                        ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[1]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[2]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[3]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[4]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[5]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[6]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[7]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[8]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[9]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[10]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[11]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[12]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[13]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[14]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[15]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[16]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[17]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[18]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[19]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[20]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[21]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[22]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[23]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[24]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[25]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_length[0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[11]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[4]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[4]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[7]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE                                                                ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~DUPLICATE                                                                ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                                                             ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a1                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a1~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a2                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a2~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a3                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a3~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a4                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a4~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a6                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a6~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a7                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a7~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a8                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a8~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a9                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a9~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_mdc:wrptr_g1p|parity9                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_mdc:wrptr_g1p|parity9~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a1                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a1~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a2                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a2~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a6                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a6~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a7                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a7~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a8                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a8~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a9                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a9~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a10                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a10~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a11                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a11~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a12                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a12~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_qv6:rdptr_g1p|parity6                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_qv6:rdptr_g1p|parity6~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|rdptr_g[7]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|rdptr_g[7]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|rdptr_g[10]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|rdptr_g[10]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|wrptr_g[2]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|wrptr_g[2]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][5]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][5]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][6]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][6]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][11]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][11]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][1]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][1]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][11]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][11]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][12]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][12]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][13]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][13]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][15]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][15]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_statemachine:statemachine|state_next_r[0]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_statemachine:statemachine|state_next_r[0]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_statemachine:statemachine|state_next_r[3]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_statemachine:statemachine|state_next_r[3]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner|alt_vip_cvo_sync_generation:internal_sync_signalling.gen_hdmi_syncs[0].pixel_lane_sync_generator|vid_datavalid_timing_pipe[2]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner|alt_vip_cvo_sync_generation:internal_sync_signalling.gen_hdmi_syncs[0].pixel_lane_sync_generator|vid_datavalid_timing_pipe[2]~DUPLICATE                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner|alt_vip_cvo_sync_generation:internal_sync_signalling.gen_hdmi_syncs[0].pixel_lane_sync_generator|vid_v_timing_pipe[0]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner|alt_vip_cvo_sync_generation:internal_sync_signalling.gen_hdmi_syncs[0].pixel_lane_sync_generator|vid_v_timing_pipe[0]~DUPLICATE                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|field_prediction                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|field_prediction~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|request_data_valid                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|request_data_valid~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|state_prev[2]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|state_prev[2]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|task_reg[0]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|task_reg[0]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|task_reg[4]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|task_reg[4]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_mark_encoder|av_st_dout_data[1]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_mark_encoder|av_st_dout_data[1]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_mode_banks_encoder|av_st_dout_valid                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_mode_banks_encoder|av_st_dout_valid~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|frame_in_progress                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|frame_in_progress~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|state.INIT__WAIT_FOR_FIRST_CTRL                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|state.INIT__WAIT_FOR_FIRST_CTRL~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|state.MAIN__UPDATE_CTRL                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|state.MAIN__UPDATE_CTRL~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][16]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][16]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_decode:cmd_input|arguments_valid_reg                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_decode:cmd_input|arguments_valid_reg~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_encode:data_output|av_st_dout_valid                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_encode:data_output|av_st_dout_valid~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|state.DISCARD                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|state.DISCARD~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|state.IDLE                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|state.IDLE~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:data_output|av_st_dout_valid                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:data_output|av_st_dout_valid~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output|av_st_dout_valid                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output|av_st_dout_valid~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[0]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[0]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[1]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[1]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[3]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[3]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|eop_flag                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|eop_flag~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[0]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[4]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[4]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[7]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[7]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[8]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[8]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[13]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[13]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[15]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[15]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.NEW_CONTROL_CONTEXT_PACKET                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.NEW_CONTROL_CONTEXT_PACKET~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.NEW_USER_PACKET                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.NEW_USER_PACKET~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.SEND_EOP_RESPONSE                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.SEND_EOP_RESPONSE~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.SEND_LINE_PACKET                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.SEND_LINE_PACKET~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|width_str[7]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|width_str[7]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|bar_width[0]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|bar_width[0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|bar_width[1]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|bar_width[1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|bar_width[2]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|bar_width[2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|colour_boundary_count[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|colour_boundary_count[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|colour_boundary_count[3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|colour_boundary_count[3]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|colour_boundary_count[5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|colour_boundary_count[5]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|colour_boundary_count[6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|colour_boundary_count[6]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|colour_boundary_count[7]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|colour_boundary_count[7]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|colour_count[1]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|colour_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|pixel_count[5]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|pixel_count[5]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|pixel_count[6]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|pixel_count[6]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|pixel_count[8]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|pixel_count[8]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|pixels_per_line[10]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|pixels_per_line[10]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|state.INIT1                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|state.INIT1~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[8]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[8]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state.CONTROL_PACKET                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state.CONTROL_PACKET~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state.IDLE                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state.IDLE~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|state.IDLE                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|state.IDLE~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|state.SEND_PACKET                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|state.SEND_PACKET~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|state.SEND_PACKET_SOP                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|state.SEND_PACKET_SOP~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|state.WAIT_FOR_COMMAND                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|state.WAIT_FOR_COMMAND~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|soc_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|state.EOF_CHECK                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|soc_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|state.EOF_CHECK~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|soc_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|state.IDLE                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|soc_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|state.IDLE~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|soc_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|state.SEND_AC_CMD                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|soc_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|state.SEND_AC_CMD~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|soc_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|state.SEND_CTRL_CMD                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|soc_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|state.SEND_CTRL_CMD~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|a_graycounter_9u6:rdptr_g1p|counter1a2                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|a_graycounter_9u6:rdptr_g1p|counter1a2~DUPLICATE                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_event_packet_encode:video_packet_encoder|av_st_dout_valid                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_event_packet_encode:video_packet_encoder|av_st_dout_valid~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_scd1:auto_generated|a_dpfifo_e471:dpfifo|a_fefifo_aaf:fifo_state|b_non_empty                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_scd1:auto_generated|a_dpfifo_e471:dpfifo|a_fefifo_aaf:fifo_state|b_non_empty~DUPLICATE                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|alt_vip_common_delay:start_seg_std_delay_line|delay_line[1][0]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|alt_vip_common_delay:start_seg_std_delay_line|delay_line[1][0]~DUPLICATE                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_expecting_valid_ptr[0][1]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_expecting_valid_ptr[0][1]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_expecting_valid_ptr[0][3]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_expecting_valid_ptr[0][3]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][5]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][5]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][13]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][13]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][14]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][14]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][15]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][15]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][16]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][16]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][23]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][23]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][26]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][26]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][27]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][27]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][28]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][28]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_valid_ptr[0][0]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_valid_ptr[0][0]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_valid_ptr[0][1]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_valid_ptr[0][1]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_valid_ptr[0][2]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_valid_ptr[0][2]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_valid_ptr[0][3]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_valid_ptr[0][3]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_valid_ptr_load_buffer[1]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_valid_ptr_load_buffer[1]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_valid_ptr_load_buffer[2]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_valid_ptr_load_buffer[2]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_burst_size[4]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_burst_size[4]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[1]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[1]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[3]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[3]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[4]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[4]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[6]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[6]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[7]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[7]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[8]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[8]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[15]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[15]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[16]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[16]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_burst_size[4]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_burst_size[4]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_target_addr[14]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_target_addr[14]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_target_addr[15]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_target_addr[15]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_target_addr[17]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_target_addr[17]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[1]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[1]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[9]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[9]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[11]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[11]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|read_ack_meta_pre                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|read_ack_meta_pre~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|read_syn                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|read_syn~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|read_syn_buf                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|read_syn_buf~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_load.LOAD_PREFETCH                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_load.LOAD_PREFETCH~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_out.OUTPUT_IDLE                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_out.OUTPUT_IDLE~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_clock_crossing_bridge_grey:mem_ctr_crosser|delay_line[2][0]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_clock_crossing_bridge_grey:mem_ctr_crosser|delay_line[2][0]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:dl_ctxt_addr|delay_line[0][4]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:dl_ctxt_addr|delay_line[0][4]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|burst_size_unload_buffered[0]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|burst_size_unload_buffered[0]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_addr[0][6]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_addr[0][6]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_cmd_is_single[0]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_cmd_is_single[0]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_cmd_valid[0]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_cmd_valid[0]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][4]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][4]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][6]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][6]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][7]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][7]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][8]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][8]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][9]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][9]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][11]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][11]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][14]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][14]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][16]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][16]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][18]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][18]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][19]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][19]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][21]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][21]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][22]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][22]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][23]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][23]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][25]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][25]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|data_packed_reg[0]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|data_packed_reg[0]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|data_packed_reg[10]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|data_packed_reg[10]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|filled_buffer_ctr[1]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|filled_buffer_ctr[1]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|filled_buffer_ctr[2]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|filled_buffer_ctr[2]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|select_bit_unload_buffered[1]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|select_bit_unload_buffered[1]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|state[0]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|state[0]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|target_addr_mm_output[14]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|target_addr_mm_output[14]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|target_addr_mm_output[22]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|target_addr_mm_output[22]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|target_addr_mm_output[23]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|target_addr_mm_output[23]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|target_addr_unload_buffered[7]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|target_addr_unload_buffered[7]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|target_addr_unload_buffered[10]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|target_addr_unload_buffered[10]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|target_addr_unload_buffered[11]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|target_addr_unload_buffered[11]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|target_addr_unload_buffered[20]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|target_addr_unload_buffered[20]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|target_addr_unload_buffered[24]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|target_addr_unload_buffered[24]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|target_addr_unload_buffered[25]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|target_addr_unload_buffered[25]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|target_addr_unload_buffered[29]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|target_addr_unload_buffered[29]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|unload_state.STOUT_SEND                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|unload_state.STOUT_SEND~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|unloading_buffer_ctr[0]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|unloading_buffer_ctr[0]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|unloading_buffer_ctr[1]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|unloading_buffer_ctr[1]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_valid_reg                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_valid_reg~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:dout_encoder|av_st_dout_endofpacket                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:dout_encoder|av_st_dout_endofpacket~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[18]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[18]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.count[0]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.count[0]~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_endofpacket                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_endofpacket~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_valid                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_valid~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|pt_data_end                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|pt_data_end~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|state.STATE_IDLE                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|state.STATE_IDLE~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|state.STATE_PT_SEND_PACKET                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|state.STATE_PT_SEND_PACKET~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|state.STATE_SEND_RD_IDLE                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|state.STATE_SEND_RD_IDLE~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|state.STATE_VOB_SEND_PACKET                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|state.STATE_VOB_SEND_PACKET~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input|arguments_reg[0][1]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input|arguments_reg[0][1]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input|arguments_reg[0][3]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input|arguments_reg[0][3]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input|arguments_reg[0][4]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input|arguments_reg[0][4]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input|arguments_reg[0][5]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input|arguments_reg[0][5]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input|arguments_reg[0][10]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input|arguments_reg[0][10]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input|arguments_reg[0][12]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input|arguments_reg[0][12]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input|arguments_reg[0][16]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input|arguments_reg[0][16]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input|task_reg[1]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input|task_reg[1]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[0].anc_packet_count[0]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[0].anc_packet_count[0]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[0].buffer_in_use                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[0].buffer_in_use~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[1].buffer_in_use                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[1].buffer_in_use~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[2].buffer_in_use                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[2].buffer_in_use~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_current_buffer[0]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_current_buffer[0]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_idle_cap                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_idle_cap~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_state.STATE_RD_START                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_state.STATE_RD_START~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args_valid                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args_valid~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_is_orphan_vid                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_is_orphan_vid~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_pointer_advanced                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_pointer_advanced~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_state.STATE_WR_END_FRAME                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_state.STATE_WR_END_FRAME~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[0][0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[0][0]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[0][1]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[0][1]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_valid_reg                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_valid_reg~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:vib_resp_input|arguments_reg[0][0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:vib_resp_input|arguments_reg[0][0]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:vib_resp_input|arguments_reg[0][2]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:vib_resp_input|arguments_reg[0][2]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:vib_resp_input|arguments_reg[0][3]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:vib_resp_input|arguments_reg[0][3]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:vib_resp_input|arguments_valid_reg                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:vib_resp_input|arguments_valid_reg~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:vib_resp_input|task_reg[0]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:vib_resp_input|task_reg[0]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:prioritze_bwdth.dout_encoder|av_st_dout_endofpacket                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:prioritze_bwdth.dout_encoder|av_st_dout_endofpacket~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:prioritze_bwdth.dout_encoder|av_st_dout_valid                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:prioritze_bwdth.dout_encoder|av_st_dout_valid~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:prioritze_bwdth.dout_encoder|gen_pipelined_ready.dout_ready_reg                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:prioritze_bwdth.dout_encoder|gen_pipelined_ready.dout_ready_reg~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.second_arg                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.second_arg~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|discard_pkt                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|discard_pkt~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[0]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[1]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[2]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[6]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[6]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[8]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[8]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[10]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[10]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[12]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[12]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[15]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[15]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[16]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[16]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[17]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[17]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[21]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[21]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[24]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[24]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state.STATE_ISSUE_CMD_TO_WRITE_PKT_TO_MEMORY                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state.STATE_ISSUE_CMD_TO_WRITE_PKT_TO_MEMORY~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state.STATE_REQUEST_DISCARD_FROM_VIB                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state.STATE_REQUEST_DISCARD_FROM_VIB~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state.STATE_WAIT_FOR_SYNC_CONTROLLER_INSTRUCTION                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state.STATE_WAIT_FOR_SYNC_CONTROLLER_INSTRUCTION~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[1]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[1]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[3]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[3]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_valid_1                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_valid_1~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|control_packet_beat[1]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|control_packet_beat[1]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state.SEND_PACKET                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state.SEND_PACKET~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][0]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][0]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_decode:cmd_input|arguments_valid_reg                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_decode:cmd_input|arguments_valid_reg~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|state.IDLE                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|state.IDLE~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|state.SEND_PACKET                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|state.SEND_PACKET~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output|gen_command_encoder.gen_arg_cycles_two.second_arg                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output|gen_command_encoder.gen_arg_cycles_two.second_arg~DUPLICATE                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[0]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[0]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[2]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[2]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|packet_type[1]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|packet_type[1]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|packet_type[2]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|packet_type[2]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state.CONTROL_PACKET                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state.CONTROL_PACKET~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state.IDLE                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state.IDLE~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state.SEND_PACKET                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state.SEND_PACKET~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state.SEND_PACKET_SOP                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state.SEND_PACKET_SOP~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|width_int[4]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|width_int[4]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.NEW_CONTROL_CONTEXT_PACKET                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.NEW_CONTROL_CONTEXT_PACKET~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.NEW_USER_PACKET                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.NEW_USER_PACKET~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]~DUPLICATE                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent|hold_waitrequest                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent|hold_waitrequest~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator|end_beginbursttransfer                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator|end_beginbursttransfer~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_rd_agent|hold_waitrequest                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_rd_agent|hold_waitrequest~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_wr_translator|end_beginbursttransfer                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_wr_translator|end_beginbursttransfer~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                ;
+-----------------------------+---------------------------------------------+--------------+---------------------------------------------------------------------------------------------------+------------------------+----------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                        ; Ignored Value          ; Ignored Source             ;
+-----------------------------+---------------------------------------------+--------------+---------------------------------------------------------------------------------------------------+------------------------+----------------------------+
; PLL Compensation Mode       ; DDR3_VIP                                    ;              ; u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT                 ; QSF Assignment             ;
; Global Signal               ; DDR3_VIP                                    ;              ; u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DDR3_VIP                                    ;              ; u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DDR3_VIP                                    ;              ; u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DDR3_VIP                                    ;              ; u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DDR3_VIP                                    ;              ; u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DDR3_VIP                                    ;              ; u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DDR3_VIP                                    ;              ; u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DDR3_VIP                                    ;              ; u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DDR3_VIP                                    ;              ; u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DDR3_VIP                                    ;              ; u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DDR3_VIP                                    ;              ; u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DDR3_VIP                                    ;              ; u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DDR3_VIP                                    ;              ; u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DDR3_VIP                                    ;              ; u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF                    ; QSF Assignment             ;
; Synchronizer Identification ; alt_vip_common_sync                         ;              ; data_out_sync0[1]                                                                                 ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                         ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                         ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                         ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                         ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                         ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                         ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                         ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                         ; on                     ; Compiler or HDL Assignment ;
+-----------------------------+---------------------------------------------+--------------+---------------------------------------------------------------------------------------------------+------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 8732 ) ; 0.00 % ( 0 / 8732 )        ; 0.00 % ( 0 / 8732 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 8732 ) ; 0.00 % ( 0 / 8732 )        ; 0.00 % ( 0 / 8732 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                                                          ;
+--------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Name                             ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                                                        ;
+--------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Top                                        ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                                                 ;
; pzdyqx:nabboc                              ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                                                                                                                                   ;
; sld_hub:auto_hub                           ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                                                                                ;
; soc_system_ddr3_0_hps_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border ;
; hard_block:auto_generated_inst             ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                                                  ;
+--------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                                 ;
+--------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                             ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                        ; 0.00 % ( 0 / 7587 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                              ; 0.00 % ( 0 / 163 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub                           ; 0.00 % ( 0 / 209 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; soc_system_ddr3_0_hps_hps_io_border:border ; 0.00 % ( 0 / 744 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst             ; 0.00 % ( 0 / 29 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2,233 / 41,910        ; 5 %   ;
; ALMs needed [=A-B+C]                                        ; 2,233                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2,828 / 41,910        ; 7 %   ;
;         [a] ALMs used for LUT logic and registers           ; 979                   ;       ;
;         [b] ALMs used for LUT logic                         ; 872                   ;       ;
;         [c] ALMs used for registers                         ; 977                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 605 / 41,910          ; 1 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 10 / 41,910           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 8                     ;       ;
;         [c] Due to LAB input limits                         ; 2                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 372 / 4,191           ; 9 %   ;
;     -- Logic LABs                                           ; 372                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 3,337                 ;       ;
;     -- 7 input functions                                    ; 34                    ;       ;
;     -- 6 input functions                                    ; 467                   ;       ;
;     -- 5 input functions                                    ; 574                   ;       ;
;     -- 4 input functions                                    ; 552                   ;       ;
;     -- <=3 input functions                                  ; 1,710                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,050                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 4,297                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 3,910 / 83,820        ; 5 %   ;
;         -- Secondary logic registers                        ; 387 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 4,034                 ;       ;
;         -- Routing optimization registers                   ; 263                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 145 / 314             ; 46 %  ;
;     -- Clock pins                                           ; 5 / 8                 ; 63 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 32 / 553              ; 6 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 233,556 / 5,662,720   ; 4 %   ;
; Total block memory implementation bits                      ; 327,680 / 5,662,720   ; 6 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 2 / 112               ; 2 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 5                     ;       ;
;     -- Global clocks                                        ; 5 / 16                ; 31 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 1                 ; 100 % ;
; Average interconnect usage (total/H/V)                      ; 2.2% / 2.2% / 2.2%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 21.2% / 22.0% / 18.7% ;       ;
; Maximum fan-out                                             ; 3740                  ;       ;
; Highest non-global fan-out                                  ; 1031                  ;       ;
; Total fan-out                                               ; 32688                 ;       ;
; Average fan-out                                             ; 3.38                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                                                     ;
+-------------------------------------------------------------+-----------------------+----------------------+----------------------+--------------------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; pzdyqx:nabboc        ; sld_hub:auto_hub     ; soc_system_ddr3_0_hps_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+----------------------+--------------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2096 / 41910 ( 5 % )  ; 62 / 41910 ( < 1 % ) ; 75 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )                          ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 2096                  ; 62                   ; 75                   ; 0                                          ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2661 / 41910 ( 6 % )  ; 73 / 41910 ( < 1 % ) ; 94 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )                          ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 942                   ; 12                   ; 25                   ; 0                                          ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 786                   ; 37                   ; 49                   ; 0                                          ; 0                              ;
;         [c] ALMs used for registers                         ; 933                   ; 24                   ; 20                   ; 0                                          ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                    ; 0                                          ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 575 / 41910 ( 1 % )   ; 11 / 41910 ( < 1 % ) ; 19 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )                          ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 10 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )    ; 0 / 41910 ( 0 % )    ; 0 / 41910 ( 0 % )                          ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                    ; 0                                          ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 8                     ; 0                    ; 0                    ; 0                                          ; 0                              ;
;         [c] Due to LAB input limits                         ; 2                     ; 0                    ; 0                    ; 0                                          ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                    ; 0                                          ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                            ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                  ; Low                                        ; Low                            ;
;                                                             ;                       ;                      ;                      ;                                            ;                                ;
; Total LABs:  partially or completely used                   ; 347 / 4191 ( 8 % )    ; 11 / 4191 ( < 1 % )  ; 17 / 4191 ( < 1 % )  ; 0 / 4191 ( 0 % )                           ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 347                   ; 11                   ; 17                   ; 0                                          ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                    ; 0                                          ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                            ;                                ;
; Combinational ALUT usage for logic                          ; 3128                  ; 91                   ; 118                  ; 0                                          ; 0                              ;
;     -- 7 input functions                                    ; 29                    ; 4                    ; 1                    ; 0                                          ; 0                              ;
;     -- 6 input functions                                    ; 433                   ; 12                   ; 22                   ; 0                                          ; 0                              ;
;     -- 5 input functions                                    ; 532                   ; 15                   ; 27                   ; 0                                          ; 0                              ;
;     -- 4 input functions                                    ; 523                   ; 17                   ; 12                   ; 0                                          ; 0                              ;
;     -- <=3 input functions                                  ; 1611                  ; 43                   ; 56                   ; 0                                          ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1002                  ; 35                   ; 13                   ; 0                                          ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                    ; 0                                          ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                    ; 0                                          ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                    ; 0                                          ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                            ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                    ; 0                                          ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                      ;                                            ;                                ;
;         -- Primary logic registers                          ; 3748 / 83820 ( 4 % )  ; 72 / 83820 ( < 1 % ) ; 90 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )                          ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 380 / 83820 ( < 1 % ) ; 2 / 83820 ( < 1 % )  ; 5 / 83820 ( < 1 % )  ; 0 / 83820 ( 0 % )                          ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                      ;                                            ;                                ;
;         -- Design implementation registers                  ; 3871                  ; 72                   ; 91                   ; 0                                          ; 0                              ;
;         -- Routing optimization registers                   ; 257                   ; 2                    ; 4                    ; 0                                          ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                            ;                                ;
;                                                             ;                       ;                      ;                      ;                                            ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                    ; 0                                          ; 0                              ;
; I/O pins                                                    ; 97                    ; 0                    ; 0                    ; 46                                         ; 2                              ;
; I/O registers                                               ; 50                    ; 0                    ; 0                    ; 176                                        ; 0                              ;
; Total block memory bits                                     ; 233556                ; 0                    ; 0                    ; 0                                          ; 0                              ;
; Total block memory implementation bits                      ; 327680                ; 0                    ; 0                    ; 0                                          ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                              ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 32 / 553 ( 5 % )      ; 0 / 553 ( 0 % )      ; 0 / 553 ( 0 % )      ; 0 / 553 ( 0 % )                            ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 2 / 112 ( 1 % )       ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )                            ; 0 / 112 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                             ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )     ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )                            ; 4 / 116 ( 3 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                             ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 0 / 1325 ( 0 % )     ; 0 / 1325 ( 0 % )     ; 186 / 1325 ( 14 % )                        ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 32 / 400 ( 8 % )                           ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 66 / 400 ( 16 % )                          ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )       ; 0 / 425 ( 0 % )      ; 0 / 425 ( 0 % )      ; 40 / 425 ( 9 % )                           ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )        ; 0 / 8 ( 0 % )        ; 2 / 8 ( 25 % )                             ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                            ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                            ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 0 / 1300 ( 0 % )     ; 0 / 1300 ( 0 % )     ; 124 / 1300 ( 9 % )                         ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 40 / 400 ( 10 % )                          ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                            ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 5 / 400 ( 1 % )                            ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )       ; 0 / 36 ( 0 % )       ; 6 / 36 ( 16 % )                            ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 0 / 175 ( 0 % )      ; 0 / 175 ( 0 % )      ; 26 / 175 ( 14 % )                          ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 32 / 400 ( 8 % )                           ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                            ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                            ; 0 / 1 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                              ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                              ; 1 / 6 ( 16 % )                 ;
; Hard Memory Controller                                      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                            ; 0 / 1 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                              ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                              ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                              ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                              ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                              ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                              ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 32 / 400 ( 8 % )                           ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                            ; 0 / 1 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )                             ; 2 / 54 ( 3 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                              ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                              ; 1 / 6 ( 16 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                            ; 0 / 25 ( 0 % )                 ;
;                                                             ;                       ;                      ;                      ;                                            ;                                ;
; Connections                                                 ;                       ;                      ;                      ;                                            ;                                ;
;     -- Input Connections                                    ; 4412                  ; 63                   ; 143                  ; 41                                         ; 186                            ;
;     -- Registered Input Connections                         ; 4253                  ; 28                   ; 103                  ; 0                                          ; 0                              ;
;     -- Output Connections                                   ; 217                   ; 4                    ; 86                   ; 65                                         ; 4473                           ;
;     -- Registered Output Connections                        ; 172                   ; 3                    ; 82                   ; 0                                          ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                            ;                                ;
; Internal Connections                                        ;                       ;                      ;                      ;                                            ;                                ;
;     -- Total Connections                                    ; 30088                 ; 565                  ; 861                  ; 5061                                       ; 4723                           ;
;     -- Registered Connections                               ; 17969                 ; 346                  ; 612                  ; 100                                        ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                            ;                                ;
; External Connections                                        ;                       ;                      ;                      ;                                            ;                                ;
;     -- Top                                                  ; 46                    ; 1                    ; 60                   ; 26                                         ; 4496                           ;
;     -- pzdyqx:nabboc                                        ; 1                     ; 0                    ; 36                   ; 0                                          ; 30                             ;
;     -- sld_hub:auto_hub                                     ; 60                    ; 36                   ; 0                    ; 0                                          ; 133                            ;
;     -- soc_system_ddr3_0_hps_hps_io_border:border           ; 26                    ; 0                    ; 0                    ; 80                                         ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 4496                  ; 30                   ; 133                  ; 0                                          ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                            ;                                ;
; Partition Interface                                         ;                       ;                      ;                      ;                                            ;                                ;
;     -- Input Ports                                          ; 32                    ; 11                   ; 66                   ; 1                                          ; 190                            ;
;     -- Output Ports                                         ; 76                    ; 4                    ; 83                   ; 31                                         ; 144                            ;
;     -- Bidir Ports                                          ; 63                    ; 0                    ; 0                    ; 40                                         ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                            ;                                ;
; Registered Ports                                            ;                       ;                      ;                      ;                                            ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 2                    ; 3                    ; 0                                          ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 3                    ; 43                   ; 0                                          ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                            ;                                ;
; Port Connectivity                                           ;                       ;                      ;                      ;                                            ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                    ; 6                    ; 0                                          ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                    ; 30                   ; 0                                          ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                    ; 0                                          ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                    ; 0                                          ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                    ; 48                   ; 0                                          ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                    ; 0                                          ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 2                    ; 53                   ; 0                                          ; 9                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                    ; 58                   ; 0                                          ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+----------------------+--------------------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                     ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; ADC_SDO      ; AD4   ; 3A       ; 6            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK1_50 ; V11   ; 3B       ; 32           ; 0            ; 0            ; 20                    ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK2_50 ; Y13   ; 4A       ; 56           ; 0            ; 0            ; 18                    ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK3_50 ; E11   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HDMI_TX_INT  ; AF11  ; 3B       ; 34           ; 0            ; 40           ; 5                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_DDR3_RZQ ; D25   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; KEY[0]       ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[1]       ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[0]        ; Y24   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[1]        ; W24   ; 5B       ; 89           ; 25           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[2]        ; W21   ; 5B       ; 89           ; 23           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[3]        ; W20   ; 5B       ; 89           ; 23           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                                                      ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CONVST        ; U9    ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCK           ; V10   ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SDI           ; AC4   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_CLK       ; AG5   ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_DE        ; AD19  ; 4A       ; 66           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[0]      ; AD12  ; 3B       ; 38           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[10]     ; AE9   ; 3B       ; 26           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[11]     ; AB4   ; 3A       ; 4            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[12]     ; AE7   ; 3B       ; 28           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[13]     ; AF6   ; 3B       ; 32           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[14]     ; AF8   ; 3B       ; 28           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[15]     ; AF5   ; 3B       ; 32           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[16]     ; AE4   ; 3B       ; 26           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[17]     ; AH2   ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[18]     ; AH4   ; 3B       ; 38           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[19]     ; AH5   ; 3B       ; 40           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[1]      ; AE12  ; 3B       ; 38           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[20]     ; AH6   ; 3B       ; 40           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[21]     ; AG6   ; 3B       ; 34           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[22]     ; AF9   ; 3B       ; 30           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[23]     ; AE8   ; 3B       ; 30           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[2]      ; W8    ; 3A       ; 2            ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[3]      ; Y8    ; 3A       ; 2            ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[4]      ; AD11  ; 3B       ; 30           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[5]      ; AD10  ; 3B       ; 26           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[6]      ; AE11  ; 3B       ; 30           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[7]      ; Y5    ; 3A       ; 2            ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[8]      ; AF10  ; 3B       ; 34           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[9]      ; Y4    ; 3A       ; 2            ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_HS        ; T8    ; 3A       ; 4            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_VS        ; V13   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[0]  ; C28   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10] ; A24   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11] ; B24   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12] ; D24   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13] ; C24   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14] ; G23   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]  ; B28   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]  ; E26   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]  ; D26   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]  ; J21   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]  ; J20   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]  ; C26   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]  ; B26   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]  ; F26   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]  ; F25   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]    ; A27   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]    ; H25   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]    ; G25   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N    ; A26   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE      ; L28   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N     ; N20   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P     ; N21   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N     ; L21   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]    ; G28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]    ; P28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]    ; W28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]    ; AB28  ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT      ; D28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N    ; A25   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N  ; V28   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N     ; E25   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LED[0]            ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]            ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]            ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]            ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]            ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]            ; AE26  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]            ; Y16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]            ; AA23  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                             ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                                                                      ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ARDUINO_IO[0]     ; AG13  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                       ;
; ARDUINO_IO[10]    ; AF15  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                       ;
; ARDUINO_IO[11]    ; AG16  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                       ;
; ARDUINO_IO[12]    ; AH11  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                       ;
; ARDUINO_IO[13]    ; AH12  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                       ;
; ARDUINO_IO[14]    ; AH9   ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                       ;
; ARDUINO_IO[15]    ; AG11  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                       ;
; ARDUINO_IO[1]     ; AF13  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                       ;
; ARDUINO_IO[2]     ; AG10  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                       ;
; ARDUINO_IO[3]     ; AG9   ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                       ;
; ARDUINO_IO[4]     ; U14   ; 4A       ; 52           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                       ;
; ARDUINO_IO[5]     ; U13   ; 4A       ; 52           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                       ;
; ARDUINO_IO[6]     ; AG8   ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                       ;
; ARDUINO_IO[7]     ; AH8   ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                       ;
; ARDUINO_IO[8]     ; AF17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                       ;
; ARDUINO_IO[9]     ; AE15  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                       ;
; ARDUINO_RESET_N   ; AH7   ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                       ;
; HDMI_I2C_SCL      ; U10   ; 3A       ; 6            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                       ;
; HDMI_I2C_SDA      ; AA4   ; 3A       ; 4            ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|SDAO (inverted)                                                                                                                                                                                                                                                                                                                 ;
; HDMI_I2S          ; T13   ; 3B       ; 36           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                       ;
; HDMI_LRCLK        ; T11   ; 3B       ; 28           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                       ;
; HDMI_MCLK         ; U11   ; 3B       ; 28           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                       ;
; HDMI_SCLK         ; T12   ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                             ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                       ;
; HPS_DDR3_DQS_N[0] ; R16   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; R18   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2] ; T18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3] ; T20   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0] ; R17   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1] ; R19   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2] ; T19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3] ; U19   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]    ; J25   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; J27   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]   ; J28   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]   ; M27   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]   ; M26   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]   ; M28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]   ; N28   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]   ; N24   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]   ; N25   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]   ; T28   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]   ; U28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]    ; J24   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; N26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]   ; N27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]   ; R27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]   ; V27   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]   ; R26   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]   ; R25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]   ; AA28  ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]   ; W26   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]   ; R24   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]   ; T24   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]    ; E28   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; Y27   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]   ; AA27  ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]    ; D27   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; J26   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; K26   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; G27   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; F28   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; K25   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]    ; L25   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 12 / 16 ( 75 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 26 / 32 ( 81 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 22 / 68 ( 32 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 8 / 16 ( 50 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 4 / 7 ( 57 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 23 / 44 ( 52 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 1 / 6 ( 17 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; HPS_DDR3_ADDR[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A25      ; 359        ; 6A             ; HPS_DDR3_RAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A26      ; 357        ; 6A             ; HPS_DDR3_CAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A27      ; 353        ; 6A             ; HPS_DDR3_BA[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; HDMI_I2C_SDA                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; LED[7]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 224        ; 5A             ; LED[1]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ; 279        ; 6B             ; HPS_DDR3_DQ[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA28     ; 289        ; 6B             ; HPS_DDR3_DQ[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; HDMI_TX_D[11]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; HPS_DDR3_DM[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; ADC_SDI                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; ADC_SDO                         ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD5      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; HDMI_TX_D[5]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 111        ; 3B             ; HDMI_TX_D[4]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 125        ; 3B             ; HDMI_TX_D[0]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; HDMI_TX_DE                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; HDMI_TX_D[16]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 107        ; 3B             ; HDMI_TX_D[12]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 110        ; 3B             ; HDMI_TX_D[23]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE9      ; 101        ; 3B             ; HDMI_TX_D[10]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; HDMI_TX_D[6]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 127        ; 3B             ; HDMI_TX_D[1]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; ARDUINO_IO[9]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 214        ; 5A             ; LED[5]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 115        ; 3B             ; HDMI_TX_D[15]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF6      ; 113        ; 3B             ; HDMI_TX_D[13]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 105        ; 3B             ; HDMI_TX_D[14]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 108        ; 3B             ; HDMI_TX_D[22]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 117        ; 3B             ; HDMI_TX_D[8]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 119        ; 3B             ; HDMI_TX_INT                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; ARDUINO_IO[1]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; ARDUINO_IO[10]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; ARDUINO_IO[8]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF18     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 212        ; 5A             ; LED[4]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; HDMI_TX_CLK                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 116        ; 3B             ; HDMI_TX_D[21]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; ARDUINO_IO[6]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG9      ; 139        ; 4A             ; ARDUINO_IO[3]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG10     ; 142        ; 4A             ; ARDUINO_IO[2]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 147        ; 4A             ; ARDUINO_IO[15]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; ARDUINO_IO[0]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 149        ; 4A             ; ARDUINO_IO[11]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH2      ; 121        ; 3B             ; HDMI_TX_D[17]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH3      ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 124        ; 3B             ; HDMI_TX_D[18]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH5      ; 129        ; 3B             ; HDMI_TX_D[19]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ; 131        ; 3B             ; HDMI_TX_D[20]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH7      ; 132        ; 4A             ; ARDUINO_RESET_N                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 137        ; 4A             ; ARDUINO_IO[7]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 140        ; 4A             ; ARDUINO_IO[14]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; ARDUINO_IO[12]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH12     ; 150        ; 4A             ; ARDUINO_IO[13]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; KEY[1]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; KEY[0]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;                ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; HPS_DDR3_ADDR[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; HPS_DDR3_ADDR[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; HPS_DDR3_ADDR[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; HPS_DDR3_ADDR[13]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; HPS_DDR3_ADDR[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; HPS_DDR3_ADDR[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; HPS_DDR3_ADDR[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D25      ; 371        ; 6A             ; HPS_DDR3_RZQ                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D26      ; 347        ; 6A             ; HPS_DDR3_ADDR[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D27      ; 335        ; 6A             ; HPS_DDR3_DQ[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D28      ; 333        ; 6A             ; HPS_DDR3_ODT                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; FPGA_CLK3_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; HPS_DDR3_WE_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E26      ; 345        ; 6A             ; HPS_DDR3_ADDR[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; HPS_DDR3_DQ[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; HPS_DDR3_ADDR[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F26      ; 360        ; 6A             ; HPS_DDR3_ADDR[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; HPS_DDR3_DQ[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; HPS_DDR3_ADDR[14]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; HPS_DDR3_BA[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; HPS_DDR3_DQ[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G28      ; 325        ; 6A             ; HPS_DDR3_DM[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; HPS_DDR3_BA[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; HPS_DDR3_ADDR[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J21      ; 344        ; 6A             ; HPS_DDR3_ADDR[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 336        ; 6A             ; HPS_DDR3_DQ[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 338        ; 6A             ; HPS_DDR3_DQ[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 330        ; 6A             ; HPS_DDR3_DQ[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J27      ; 321        ; 6A             ; HPS_DDR3_DQ[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ; 319        ; 6A             ; HPS_DDR3_DQ[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; HPS_DDR3_DQ[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K26      ; 328        ; 6A             ; HPS_DDR3_DQ[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; HPS_DDR3_CS_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; HPS_DDR3_DQ[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; HPS_DDR3_CKE                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; HPS_DDR3_DQ[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 314        ; 6A             ; HPS_DDR3_DQ[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 313        ; 6A             ; HPS_DDR3_DQ[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; HPS_DDR3_CK_N                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N21      ; 348        ; 6A             ; HPS_DDR3_CK_P                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N24      ; 306        ; 6B             ; HPS_DDR3_DQ[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 304        ; 6B             ; HPS_DDR3_DQ[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ; 298        ; 6B             ; HPS_DDR3_DQ[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N27      ; 296        ; 6B             ; HPS_DDR3_DQ[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 311        ; 6A             ; HPS_DDR3_DQ[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; HPS_DDR3_DM[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; HPS_DDR3_DQS_N[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R17      ; 332        ; 6A             ; HPS_DDR3_DQS_P[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R18      ; 318        ; 6A             ; HPS_DDR3_DQS_N[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 316        ; 6A             ; HPS_DDR3_DQS_P[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; HPS_DDR3_DQ[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R25      ; 288        ; 6B             ; HPS_DDR3_DQ[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R26      ; 290        ; 6B             ; HPS_DDR3_DQ[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 297        ; 6B             ; HPS_DDR3_DQ[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; HDMI_TX_HS                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; HDMI_LRCLK                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T12      ; 120        ; 3B             ; HDMI_SCLK                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 122        ; 3B             ; HDMI_I2S                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; HPS_DDR3_DQS_N[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T19      ; 300        ; 6B             ; HPS_DDR3_DQS_P[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T20      ; 286        ; 6B             ; HPS_DDR3_DQS_N[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; HPS_DDR3_DQ[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; HPS_DDR3_DQ[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; ADC_CONVST                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U10      ; 62         ; 3A             ; HDMI_I2C_SCL                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 104        ; 3B             ; HDMI_MCLK                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; ARDUINO_IO[5]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U14      ; 138        ; 4A             ; ARDUINO_IO[4]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; HPS_DDR3_DQS_P[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; HPS_DDR3_DQ[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; ADC_SCK                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ; 114        ; 3B             ; FPGA_CLK1_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V13      ; 152        ; 4A             ; HDMI_TX_VS                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; LED[3]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; LED[2]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; HPS_DDR3_DQ[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V28      ; 301        ; 6B             ; HPS_DDR3_RESET_N                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; HDMI_TX_D[2]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; W11      ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 223        ; 5A             ; LED[0]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; SW[3]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 252        ; 5B             ; SW[2]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W24      ; 258        ; 5B             ; SW[1]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; HPS_DDR3_DQ[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; HPS_DDR3_DM[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; HDMI_TX_D[9]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y5       ; 55         ; 3A             ; HDMI_TX_D[7]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y8       ; 52         ; 3A             ; HDMI_TX_D[3]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y9       ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; FPGA_CLK2_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 221        ; 5A             ; LED[6]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; SW[0]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; HPS_DDR3_DQ[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                                                               ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+----------------------------------------------------------+
; I/O Assignment Warnings                                  ;
+-------------------+--------------------------------------+
; Pin Name          ; Reason                               ;
+-------------------+--------------------------------------+
; ADC_CONVST        ; Missing drive strength and slew rate ;
; ADC_SCK           ; Missing drive strength and slew rate ;
; ADC_SDI           ; Missing drive strength and slew rate ;
; HDMI_TX_CLK       ; Missing drive strength and slew rate ;
; HDMI_TX_DE        ; Missing drive strength and slew rate ;
; HDMI_TX_D[0]      ; Missing drive strength and slew rate ;
; HDMI_TX_D[1]      ; Missing drive strength and slew rate ;
; HDMI_TX_D[2]      ; Missing drive strength and slew rate ;
; HDMI_TX_D[3]      ; Missing drive strength and slew rate ;
; HDMI_TX_D[4]      ; Missing drive strength and slew rate ;
; HDMI_TX_D[5]      ; Missing drive strength and slew rate ;
; HDMI_TX_D[6]      ; Missing drive strength and slew rate ;
; HDMI_TX_D[7]      ; Missing drive strength and slew rate ;
; HDMI_TX_D[8]      ; Missing drive strength and slew rate ;
; HDMI_TX_D[9]      ; Missing drive strength and slew rate ;
; HDMI_TX_D[10]     ; Missing drive strength and slew rate ;
; HDMI_TX_D[11]     ; Missing drive strength and slew rate ;
; HDMI_TX_D[12]     ; Missing drive strength and slew rate ;
; HDMI_TX_D[13]     ; Missing drive strength and slew rate ;
; HDMI_TX_D[14]     ; Missing drive strength and slew rate ;
; HDMI_TX_D[15]     ; Missing drive strength and slew rate ;
; HDMI_TX_D[16]     ; Missing drive strength and slew rate ;
; HDMI_TX_D[17]     ; Missing drive strength and slew rate ;
; HDMI_TX_D[18]     ; Missing drive strength and slew rate ;
; HDMI_TX_D[19]     ; Missing drive strength and slew rate ;
; HDMI_TX_D[20]     ; Missing drive strength and slew rate ;
; HDMI_TX_D[21]     ; Missing drive strength and slew rate ;
; HDMI_TX_D[22]     ; Missing drive strength and slew rate ;
; HDMI_TX_D[23]     ; Missing drive strength and slew rate ;
; HDMI_TX_HS        ; Missing drive strength and slew rate ;
; HDMI_TX_VS        ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10] ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11] ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12] ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13] ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14] ; Missing slew rate                    ;
; HPS_DDR3_BA[0]    ; Missing slew rate                    ;
; HPS_DDR3_BA[1]    ; Missing slew rate                    ;
; HPS_DDR3_BA[2]    ; Missing slew rate                    ;
; HPS_DDR3_CAS_N    ; Missing slew rate                    ;
; HPS_DDR3_CKE      ; Missing slew rate                    ;
; HPS_DDR3_CS_N     ; Missing slew rate                    ;
; HPS_DDR3_ODT      ; Missing slew rate                    ;
; HPS_DDR3_RAS_N    ; Missing slew rate                    ;
; HPS_DDR3_RESET_N  ; Missing slew rate                    ;
; HPS_DDR3_WE_N     ; Missing slew rate                    ;
; LED[0]            ; Missing drive strength and slew rate ;
; LED[1]            ; Missing drive strength and slew rate ;
; LED[2]            ; Missing drive strength and slew rate ;
; LED[3]            ; Missing drive strength and slew rate ;
; LED[4]            ; Missing drive strength and slew rate ;
; LED[5]            ; Missing drive strength and slew rate ;
; LED[6]            ; Missing drive strength and slew rate ;
; LED[7]            ; Missing drive strength and slew rate ;
; ARDUINO_IO[0]     ; Missing drive strength and slew rate ;
; ARDUINO_IO[1]     ; Missing drive strength and slew rate ;
; ARDUINO_IO[2]     ; Missing drive strength and slew rate ;
; ARDUINO_IO[3]     ; Missing drive strength and slew rate ;
; ARDUINO_IO[4]     ; Missing drive strength and slew rate ;
; ARDUINO_IO[5]     ; Missing drive strength and slew rate ;
; ARDUINO_IO[6]     ; Missing drive strength and slew rate ;
; ARDUINO_IO[7]     ; Missing drive strength and slew rate ;
; ARDUINO_IO[8]     ; Missing drive strength and slew rate ;
; ARDUINO_IO[9]     ; Missing drive strength and slew rate ;
; ARDUINO_IO[10]    ; Missing drive strength and slew rate ;
; ARDUINO_IO[11]    ; Missing drive strength and slew rate ;
; ARDUINO_IO[12]    ; Missing drive strength and slew rate ;
; ARDUINO_IO[13]    ; Missing drive strength and slew rate ;
; ARDUINO_IO[14]    ; Missing drive strength and slew rate ;
; ARDUINO_IO[15]    ; Missing drive strength and slew rate ;
; ARDUINO_RESET_N   ; Missing drive strength and slew rate ;
; HDMI_I2S          ; Missing drive strength and slew rate ;
; HDMI_LRCLK        ; Missing drive strength and slew rate ;
; HDMI_MCLK         ; Missing drive strength and slew rate ;
; HDMI_SCLK         ; Missing drive strength and slew rate ;
; HDMI_I2C_SCL      ; Missing drive strength and slew rate ;
; HDMI_I2C_SDA      ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[1]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[2]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[3]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[4]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[5]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[6]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[7]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[8]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[9]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[10] ; Missing location assignment          ;
; HPS_DDR3_ADDR[11] ; Missing location assignment          ;
; HPS_DDR3_ADDR[12] ; Missing location assignment          ;
; HPS_DDR3_ADDR[13] ; Missing location assignment          ;
; HPS_DDR3_ADDR[14] ; Missing location assignment          ;
; HPS_DDR3_BA[0]    ; Missing location assignment          ;
; HPS_DDR3_BA[1]    ; Missing location assignment          ;
; HPS_DDR3_BA[2]    ; Missing location assignment          ;
; HPS_DDR3_CAS_N    ; Missing location assignment          ;
; HPS_DDR3_CKE      ; Missing location assignment          ;
; HPS_DDR3_CK_N     ; Missing location assignment          ;
; HPS_DDR3_CK_P     ; Missing location assignment          ;
; HPS_DDR3_CS_N     ; Missing location assignment          ;
; HPS_DDR3_DM[0]    ; Missing location assignment          ;
; HPS_DDR3_DM[1]    ; Missing location assignment          ;
; HPS_DDR3_DM[2]    ; Missing location assignment          ;
; HPS_DDR3_DM[3]    ; Missing location assignment          ;
; HPS_DDR3_ODT      ; Missing location assignment          ;
; HPS_DDR3_RAS_N    ; Missing location assignment          ;
; HPS_DDR3_RESET_N  ; Missing location assignment          ;
; HPS_DDR3_WE_N     ; Missing location assignment          ;
; HPS_DDR3_DQ[0]    ; Missing location assignment          ;
; HPS_DDR3_DQ[1]    ; Missing location assignment          ;
; HPS_DDR3_DQ[2]    ; Missing location assignment          ;
; HPS_DDR3_DQ[3]    ; Missing location assignment          ;
; HPS_DDR3_DQ[4]    ; Missing location assignment          ;
; HPS_DDR3_DQ[5]    ; Missing location assignment          ;
; HPS_DDR3_DQ[6]    ; Missing location assignment          ;
; HPS_DDR3_DQ[7]    ; Missing location assignment          ;
; HPS_DDR3_DQ[8]    ; Missing location assignment          ;
; HPS_DDR3_DQ[9]    ; Missing location assignment          ;
; HPS_DDR3_DQ[10]   ; Missing location assignment          ;
; HPS_DDR3_DQ[11]   ; Missing location assignment          ;
; HPS_DDR3_DQ[12]   ; Missing location assignment          ;
; HPS_DDR3_DQ[13]   ; Missing location assignment          ;
; HPS_DDR3_DQ[14]   ; Missing location assignment          ;
; HPS_DDR3_DQ[15]   ; Missing location assignment          ;
; HPS_DDR3_DQ[16]   ; Missing location assignment          ;
; HPS_DDR3_DQ[17]   ; Missing location assignment          ;
; HPS_DDR3_DQ[18]   ; Missing location assignment          ;
; HPS_DDR3_DQ[19]   ; Missing location assignment          ;
; HPS_DDR3_DQ[20]   ; Missing location assignment          ;
; HPS_DDR3_DQ[21]   ; Missing location assignment          ;
; HPS_DDR3_DQ[22]   ; Missing location assignment          ;
; HPS_DDR3_DQ[23]   ; Missing location assignment          ;
; HPS_DDR3_DQ[24]   ; Missing location assignment          ;
; HPS_DDR3_DQ[25]   ; Missing location assignment          ;
; HPS_DDR3_DQ[26]   ; Missing location assignment          ;
; HPS_DDR3_DQ[27]   ; Missing location assignment          ;
; HPS_DDR3_DQ[28]   ; Missing location assignment          ;
; HPS_DDR3_DQ[29]   ; Missing location assignment          ;
; HPS_DDR3_DQ[30]   ; Missing location assignment          ;
; HPS_DDR3_DQ[31]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[0] ; Missing location assignment          ;
; HPS_DDR3_DQS_N[1] ; Missing location assignment          ;
; HPS_DDR3_DQS_N[2] ; Missing location assignment          ;
; HPS_DDR3_DQS_N[3] ; Missing location assignment          ;
; HPS_DDR3_DQS_P[0] ; Missing location assignment          ;
; HPS_DDR3_DQS_P[1] ; Missing location assignment          ;
; HPS_DDR3_DQS_P[2] ; Missing location assignment          ;
; HPS_DDR3_DQS_P[3] ; Missing location assignment          ;
; HPS_DDR3_RZQ      ; Missing location assignment          ;
+-------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                            ;                            ;
+------------------------------------------------------------------------------------------------------------+----------------------------+
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                            ; Integer PLL                ;
;     -- PLL Location                                                                                        ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                             ; none                       ;
;     -- PLL Bandwidth                                                                                       ; Auto                       ;
;         -- PLL Bandwidth Range                                                                             ; 800000 to 400000 Hz        ;
;     -- Reference Clock Frequency                                                                           ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                          ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                   ; 1300.0 MHz                 ;
;     -- PLL Operation Mode                                                                                  ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                   ; 23.076924 MHz              ;
;     -- PLL Freq Max Lock                                                                                   ; 61.538461 MHz              ;
;     -- PLL Enable                                                                                          ; On                         ;
;     -- PLL Fractional Division                                                                             ; N/A                        ;
;     -- M Counter                                                                                           ; 52                         ;
;     -- N Counter                                                                                           ; 2                          ;
;     -- PLL Refclk Select                                                                                   ;                            ;
;             -- PLL Refclk Select Location                                                                  ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                          ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                          ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                             ; N/A                        ;
;             -- CORECLKIN source                                                                            ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                          ; N/A                        ;
;             -- PLLIQCLKIN source                                                                           ; N/A                        ;
;             -- RXIQCLKIN source                                                                            ; N/A                        ;
;             -- CLKIN(0) source                                                                             ; FPGA_CLK1_50~input         ;
;             -- CLKIN(1) source                                                                             ; N/A                        ;
;             -- CLKIN(2) source                                                                             ; N/A                        ;
;             -- CLKIN(3) source                                                                             ; N/A                        ;
;     -- PLL Output Counter                                                                                  ;                            ;
;         -- soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                      ; 100.0 MHz                  ;
;             -- Output Clock Location                                                                       ; PLLOUTPUTCOUNTER_X0_Y20_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                      ; On                         ;
;             -- Duty Cycle                                                                                  ; 50.0000                    ;
;             -- Phase Shift                                                                                 ; 0.000000 degrees           ;
;             -- C Counter                                                                                   ; 13                         ;
;             -- C Counter PH Mux PRST                                                                       ; 0                          ;
;             -- C Counter PRST                                                                              ; 1                          ;
;         -- soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                      ; 65.0 MHz                   ;
;             -- Output Clock Location                                                                       ; PLLOUTPUTCOUNTER_X0_Y21_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                      ; Off                        ;
;             -- Duty Cycle                                                                                  ; 50.0000                    ;
;             -- Phase Shift                                                                                 ; 0.000000 degrees           ;
;             -- C Counter                                                                                   ; 20                         ;
;             -- C Counter PH Mux PRST                                                                       ; 0                          ;
;             -- C Counter PRST                                                                              ; 1                          ;
;                                                                                                            ;                            ;
+------------------------------------------------------------------------------------------------------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |DDR3_VIP                                                                                                                               ; 2232.5 (0.5)         ; 2826.5 (0.5)                     ; 604.0 (0.0)                                       ; 10.0 (0.0)                       ; 0.0 (0.0)            ; 3337 (1)            ; 4297 (0)                  ; 226 (226)     ; 233556            ; 32    ; 2          ; 145  ; 0            ; |DDR3_VIP                                                                                                                                                                                                                                                                                                                                                                                          ; DDR3_VIP                                          ; work         ;
;    |I2C_HDMI_Config:u_I2C_HDMI_Config|                                                                                                  ; 61.0 (27.5)          ; 62.5 (29.3)                      ; 1.5 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (50)             ; 71 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|I2C_HDMI_Config:u_I2C_HDMI_Config                                                                                                                                                                                                                                                                                                                                                        ; I2C_HDMI_Config                                   ; work         ;
;       |I2C_Controller:u0|                                                                                                               ; 33.3 (0.0)           ; 33.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0                                                                                                                                                                                                                                                                                                                                      ; I2C_Controller                                    ; work         ;
;          |I2C_WRITE_WDATA:wrd|                                                                                                          ; 33.3 (33.3)          ; 33.3 (33.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (47)             ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd                                                                                                                                                                                                                                                                                                                  ; I2C_WRITE_WDATA                                   ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 62.0 (0.0)           ; 73.0 (0.0)                       ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (0)              ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                            ; pzdyqx                                            ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 62.0 (6.3)           ; 73.0 (7.5)                       ; 11.0 (1.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (12)             ; 74 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                               ; pzdyqx_impl                                       ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 28.0 (11.8)          ; 34.0 (15.8)                      ; 6.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (24)             ; 29 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                 ; GHVD5181                                          ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 16.2 (16.2)          ; 18.2 (18.2)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                               ; LQYT7093                                          ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 7.0 (7.0)            ; 7.5 (7.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                             ; KIFI3548                                          ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 13.0 (13.0)          ; 15.5 (15.5)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                             ; LQYT7093                                          ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 7.7 (7.7)            ; 8.5 (8.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                             ; PUDL0439                                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 75.0 (0.5)           ; 94.0 (0.5)                       ; 19.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 118 (1)             ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                         ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 74.5 (0.0)           ; 93.5 (0.0)                       ; 19.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 117 (0)             ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                         ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 74.5 (0.0)           ; 93.5 (0.0)                       ; 19.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 117 (0)             ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                      ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 74.5 (2.3)           ; 93.5 (3.3)                       ; 19.0 (1.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 117 (1)             ; 95 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                  ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 72.2 (0.0)           ; 90.2 (0.0)                       ; 18.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 116 (0)             ; 89 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                      ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 72.2 (50.7)          ; 90.2 (64.2)                      ; 18.0 (13.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 116 (81)            ; 89 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                         ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 10.2 (10.2)          ; 12.2 (12.2)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                 ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 11.3 (11.3)          ; 13.8 (13.8)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                               ; sld_shadow_jsm                                    ; altera_sld   ;
;    |soc_system:u0|                                                                                                                      ; 2034.0 (0.0)         ; 2596.5 (0.0)                     ; 572.5 (0.0)                                       ; 10.0 (0.0)                       ; 0.0 (0.0)            ; 3030 (0)            ; 4057 (0)                  ; 0 (0)         ; 233556            ; 32    ; 2          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0                                                                                                                                                                                                                                                                                                                                                                            ; soc_system                                        ; soc_system   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0.2 (0.0)            ; 1.2 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.2 (0.2)            ; 1.2 (1.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                         ; soc_system   ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                         ; soc_system   ;
;       |soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|                                                                                    ; 336.7 (0.0)          ; 449.5 (0.0)                      ; 112.9 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 534 (0)             ; 718 (0)                   ; 0 (0)         ; 102400            ; 13    ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0                                                                                                                                                                                                                                                                                                                               ; soc_system_alt_vip_cl_cvo_0                       ; soc_system   ;
;          |alt_vip_cvo_core:cvo_core|                                                                                                    ; 202.0 (30.5)         ; 285.5 (66.7)                     ; 83.5 (36.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 337 (47)            ; 461 (111)                 ; 0 (0)         ; 102400            ; 13    ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core                                                                                                                                                                                                                                                                                                     ; alt_vip_cvo_core                                  ; soc_system   ;
;             |alt_vip_common_fifo:input_fifo|                                                                                            ; 91.3 (0.0)           ; 126.2 (0.0)                      ; 34.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 138 (0)             ; 225 (0)                   ; 0 (0)         ; 102400            ; 13    ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo                                                                                                                                                                                                                                                                      ; alt_vip_common_fifo                               ; soc_system   ;
;                |dcfifo:input_fifo|                                                                                                      ; 91.3 (0.0)           ; 126.2 (0.0)                      ; 34.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 138 (0)             ; 225 (0)                   ; 0 (0)         ; 102400            ; 13    ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo                                                                                                                                                                                                                                                    ; dcfifo                                            ; work         ;
;                   |dcfifo_qpq1:auto_generated|                                                                                          ; 91.3 (21.5)          ; 126.2 (35.3)                     ; 34.9 (13.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 138 (27)            ; 225 (70)                  ; 0 (0)         ; 102400            ; 13    ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated                                                                                                                                                                                                                         ; dcfifo_qpq1                                       ; work         ;
;                      |a_gray2bin_rab:rdptr_g_gray2bin|                                                                                  ; 3.5 (3.5)            ; 4.1 (4.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_gray2bin_rab:rdptr_g_gray2bin                                                                                                                                                                                         ; a_gray2bin_rab                                    ; work         ;
;                      |a_gray2bin_rab:rs_dgwp_gray2bin|                                                                                  ; 3.5 (3.5)            ; 4.0 (4.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_gray2bin_rab:rs_dgwp_gray2bin                                                                                                                                                                                         ; a_gray2bin_rab                                    ; work         ;
;                      |a_gray2bin_rab:wrptr_g_gray2bin|                                                                                  ; 3.3 (3.3)            ; 3.8 (3.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_gray2bin_rab:wrptr_g_gray2bin                                                                                                                                                                                         ; a_gray2bin_rab                                    ; work         ;
;                      |a_gray2bin_rab:ws_dgrp_gray2bin|                                                                                  ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_gray2bin_rab:ws_dgrp_gray2bin                                                                                                                                                                                         ; a_gray2bin_rab                                    ; work         ;
;                      |a_graycounter_mdc:wrptr_g1p|                                                                                      ; 18.1 (18.1)          ; 20.2 (20.2)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_mdc:wrptr_g1p                                                                                                                                                                                             ; a_graycounter_mdc                                 ; work         ;
;                      |a_graycounter_qv6:rdptr_g1p|                                                                                      ; 13.1 (13.1)          ; 13.9 (13.9)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_qv6:rdptr_g1p                                                                                                                                                                                             ; a_graycounter_qv6                                 ; work         ;
;                      |alt_synch_pipe_bpl:rs_dgwp|                                                                                       ; 5.8 (0.0)            ; 8.7 (0.0)                        ; 2.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp                                                                                                                                                                                              ; alt_synch_pipe_bpl                                ; work         ;
;                         |dffpipe_se9:dffpipe15|                                                                                         ; 5.8 (5.8)            ; 8.7 (8.7)                        ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe15                                                                                                                                                                        ; dffpipe_se9                                       ; work         ;
;                      |alt_synch_pipe_cpl:ws_dgrp|                                                                                       ; -0.4 (0.0)           ; 11.9 (0.0)                       ; 12.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp                                                                                                                                                                                              ; alt_synch_pipe_cpl                                ; work         ;
;                         |dffpipe_te9:dffpipe18|                                                                                         ; -0.4 (-0.4)          ; 11.9 (11.9)                      ; 12.3 (12.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe18                                                                                                                                                                        ; dffpipe_te9                                       ; work         ;
;                      |altsyncram_s8d1:fifo_ram|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 102400            ; 13    ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|altsyncram_s8d1:fifo_ram                                                                                                                                                                                                ; altsyncram_s8d1                                   ; work         ;
;                      |dffpipe_3dc:rdaclr|                                                                                               ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                      ; dffpipe_3dc                                       ; work         ;
;                      |dffpipe_re9:rs_brp|                                                                                               ; 3.0 (3.0)            ; 3.5 (3.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|dffpipe_re9:rs_brp                                                                                                                                                                                                      ; dffpipe_re9                                       ; work         ;
;                      |dffpipe_re9:rs_bwp|                                                                                               ; 3.0 (3.0)            ; 3.5 (3.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|dffpipe_re9:rs_bwp                                                                                                                                                                                                      ; dffpipe_re9                                       ; work         ;
;                      |dffpipe_re9:ws_brp|                                                                                               ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|dffpipe_re9:ws_brp                                                                                                                                                                                                      ; dffpipe_re9                                       ; work         ;
;                      |dffpipe_re9:ws_bwp|                                                                                               ; 3.1 (3.1)            ; 3.7 (3.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|dffpipe_re9:ws_bwp                                                                                                                                                                                                      ; dffpipe_re9                                       ; work         ;
;                      |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                    ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                           ; mux_5r7                                           ; work         ;
;                      |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                    ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                           ; mux_5r7                                           ; work         ;
;             |alt_vip_common_generic_step_count:h_counter|                                                                               ; 8.5 (8.5)            ; 8.8 (8.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter                                                                                                                                                                                                                                                         ; alt_vip_common_generic_step_count                 ; soc_system   ;
;             |alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|                                                ; 11.0 (11.0)          ; 11.2 (11.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter                                                                                                                                                                                                                          ; alt_vip_common_generic_step_count                 ; soc_system   ;
;             |alt_vip_common_sync:enable_sync|                                                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_sync:enable_sync                                                                                                                                                                                                                                                                     ; alt_vip_common_sync                               ; soc_system   ;
;             |alt_vip_common_sync:genlock_enable_sync|                                                                                   ; 0.9 (0.9)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_sync:genlock_enable_sync                                                                                                                                                                                                                                                             ; alt_vip_common_sync                               ; soc_system   ;
;             |alt_vip_common_trigger_sync:mode_change_trigger_sync|                                                                      ; 1.1 (0.3)            ; 2.0 (0.3)                        ; 0.9 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_trigger_sync:mode_change_trigger_sync                                                                                                                                                                                                                                                ; alt_vip_common_trigger_sync                       ; soc_system   ;
;                |alt_vip_common_sync:toggle_sync|                                                                                        ; 0.8 (0.8)            ; 1.7 (1.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_trigger_sync:mode_change_trigger_sync|alt_vip_common_sync:toggle_sync                                                                                                                                                                                                                ; alt_vip_common_sync                               ; soc_system   ;
;             |alt_vip_cvo_mode_banks:mode_banks|                                                                                         ; 4.8 (3.4)            ; 8.2 (3.8)                        ; 3.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 17 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks                                                                                                                                                                                                                                                                   ; alt_vip_cvo_mode_banks                            ; soc_system   ;
;                |alt_vip_common_event_packet_decode:resp_mode_banks_decoder|                                                             ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_event_packet_decode:resp_mode_banks_decoder                                                                                                                                                                                                        ; alt_vip_common_event_packet_decode                ; soc_system   ;
;                |alt_vip_common_sync:interlaced_field_sync|                                                                              ; 0.0 (0.0)            ; 2.3 (2.3)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_sync:interlaced_field_sync                                                                                                                                                                                                                         ; alt_vip_common_sync                               ; soc_system   ;
;             |alt_vip_cvo_statemachine:statemachine|                                                                                     ; 17.2 (17.2)          ; 18.1 (18.1)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_statemachine:statemachine                                                                                                                                                                                                                                                               ; alt_vip_cvo_statemachine                          ; soc_system   ;
;             |alt_vip_cvo_stream_marker:stream_marker|                                                                                   ; 11.1 (11.1)          ; 11.1 (11.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_stream_marker:stream_marker                                                                                                                                                                                                                                                             ; alt_vip_cvo_stream_marker                         ; soc_system   ;
;             |alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner|                                                               ; 25.2 (10.6)          ; 30.4 (10.6)                      ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (20)             ; 44 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner                                                                                                                                                                                                                                         ; alt_vip_cvo_sync_conditioner                      ; soc_system   ;
;                |alt_vip_cvo_sync_generation:internal_sync_signalling.gen_hdmi_syncs[0].pixel_lane_sync_generator|                       ; 14.6 (14.6)          ; 19.8 (19.8)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner|alt_vip_cvo_sync_generation:internal_sync_signalling.gen_hdmi_syncs[0].pixel_lane_sync_generator                                                                                                                                        ; alt_vip_cvo_sync_generation                       ; soc_system   ;
;          |alt_vip_cvo_scheduler:scheduler|                                                                                              ; 27.3 (13.2)          ; 38.7 (18.2)                      ; 11.3 (5.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (24)             ; 66 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler                                                                                                                                                                                                                                                                                               ; alt_vip_cvo_scheduler                             ; soc_system   ;
;             |alt_vip_common_event_packet_decode:resp_vib_decoder|                                                                       ; 5.0 (5.0)            ; 6.6 (6.6)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder                                                                                                                                                                                                                                           ; alt_vip_common_event_packet_decode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:cmd_mark_encoder|                                                                       ; 5.3 (5.3)            ; 6.9 (6.9)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_mark_encoder                                                                                                                                                                                                                                           ; alt_vip_common_event_packet_encode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:cmd_mode_banks_encoder|                                                                 ; 1.3 (1.3)            ; 3.0 (3.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_mode_banks_encoder                                                                                                                                                                                                                                     ; alt_vip_common_event_packet_encode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:cmd_vib_encoder|                                                                        ; 2.5 (2.5)            ; 4.0 (4.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_vib_encoder                                                                                                                                                                                                                                            ; alt_vip_common_event_packet_encode                ; soc_system   ;
;          |soc_system_alt_vip_cl_cvo_0_video_in:video_in|                                                                                ; 107.3 (0.0)          ; 125.3 (0.0)                      ; 18.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 152 (0)             ; 191 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in                                                                                                                                                                                                                                                                                 ; soc_system_alt_vip_cl_cvo_0_video_in              ; soc_system   ;
;             |alt_vip_video_input_bridge_cmd:vid_back|                                                                                   ; 12.5 (3.2)           ; 12.5 (3.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (6)               ; 36 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back                                                                                                                                                                                                                                         ; alt_vip_video_input_bridge_cmd                    ; soc_system   ;
;                |alt_vip_common_event_packet_decode:cmd_input|                                                                           ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_decode:cmd_input                                                                                                                                                                                            ; alt_vip_common_event_packet_decode                ; soc_system   ;
;                |alt_vip_common_event_packet_encode:data_output|                                                                         ; 7.5 (7.5)            ; 7.6 (7.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_encode:data_output                                                                                                                                                                                          ; alt_vip_common_event_packet_encode                ; soc_system   ;
;             |alt_vip_video_input_bridge_resp:vid_front|                                                                                 ; 94.8 (42.6)          ; 112.8 (43.5)                     ; 18.0 (0.9)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 143 (72)            ; 155 (53)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front                                                                                                                                                                                                                                       ; alt_vip_video_input_bridge_resp                   ; soc_system   ;
;                |alt_vip_common_event_packet_encode:data_output|                                                                         ; 10.7 (10.7)          ; 13.7 (13.7)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:data_output                                                                                                                                                                                        ; alt_vip_common_event_packet_encode                ; soc_system   ;
;                |alt_vip_common_event_packet_encode:rsp_output|                                                                          ; 9.1 (9.1)            ; 10.6 (10.6)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output                                                                                                                                                                                         ; alt_vip_common_event_packet_encode                ; soc_system   ;
;                |alt_vip_common_video_packet_decode:video_input|                                                                         ; 32.5 (25.2)          ; 44.9 (30.3)                      ; 12.4 (5.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (39)             ; 63 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input                                                                                                                                                                                        ; alt_vip_common_video_packet_decode                ; soc_system   ;
;                   |alt_vip_common_latency_1_to_latency_0:latency_converter|                                                             ; 7.3 (7.3)            ; 14.6 (14.6)                      ; 7.3 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|alt_vip_common_latency_1_to_latency_0:latency_converter                                                                                                                                ; alt_vip_common_latency_1_to_latency_0             ; soc_system   ;
;       |soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|                                                                                    ; 115.6 (0.0)          ; 125.2 (0.0)                      ; 10.1 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 213 (0)             ; 194 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0                                                                                                                                                                                                                                                                                                                               ; soc_system_alt_vip_cl_tpg_0                       ; soc_system   ;
;          |alt_vip_tpg_bars_alg_core:core_0|                                                                                             ; 57.1 (46.6)          ; 60.4 (48.4)                      ; 3.4 (1.8)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 105 (95)            ; 87 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0                                                                                                                                                                                                                                                                                              ; alt_vip_tpg_bars_alg_core                         ; soc_system   ;
;             |alt_vip_common_event_packet_decode:cmd_decode|                                                                             ; 7.7 (7.7)            ; 9.3 (9.3)                        ; 1.7 (1.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_decode:cmd_decode                                                                                                                                                                                                                                                ; alt_vip_common_event_packet_decode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:dout_encode|                                                                            ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_encode:dout_encode                                                                                                                                                                                                                                               ; alt_vip_common_event_packet_encode                ; soc_system   ;
;             |alt_vip_tpg_bars_alg_core_par_lut:pip_gen[0].col_gen[0].in_par_lut|                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_tpg_bars_alg_core_par_lut:pip_gen[0].col_gen[0].in_par_lut                                                                                                                                                                                                                           ; alt_vip_tpg_bars_alg_core_par_lut                 ; soc_system   ;
;             |alt_vip_tpg_bars_alg_core_par_lut:pip_gen[0].col_gen[1].in_par_lut|                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_tpg_bars_alg_core_par_lut:pip_gen[0].col_gen[1].in_par_lut                                                                                                                                                                                                                           ; alt_vip_tpg_bars_alg_core_par_lut                 ; soc_system   ;
;             |alt_vip_tpg_bars_alg_core_par_lut:pip_gen[0].col_gen[2].in_par_lut|                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_tpg_bars_alg_core_par_lut:pip_gen[0].col_gen[2].in_par_lut                                                                                                                                                                                                                           ; alt_vip_tpg_bars_alg_core_par_lut                 ; soc_system   ;
;          |alt_vip_video_output_bridge:video_out|                                                                                        ; 36.9 (11.7)          ; 39.5 (11.7)                      ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (17)             ; 61 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out                                                                                                                                                                                                                                                                                         ; alt_vip_video_output_bridge                       ; soc_system   ;
;             |alt_vip_common_event_packet_decode:cmd_input|                                                                              ; 3.5 (3.5)            ; 5.5 (5.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input                                                                                                                                                                                                                                            ; alt_vip_common_event_packet_decode                ; soc_system   ;
;             |alt_vip_common_video_packet_encode:video_output|                                                                           ; 21.6 (15.9)          ; 22.3 (16.8)                      ; 0.8 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (38)             ; 37 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output                                                                                                                                                                                                                                         ; alt_vip_common_video_packet_encode                ; soc_system   ;
;                |alt_vip_common_latency_0_to_latency_1:latency_converter|                                                                ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter                                                                                                                                                                                 ; alt_vip_common_latency_0_to_latency_1             ; soc_system   ;
;          |soc_system_alt_vip_cl_tpg_0_scheduler:scheduler|                                                                              ; 21.6 (0.0)           ; 25.3 (0.0)                       ; 4.1 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 42 (0)              ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|soc_system_alt_vip_cl_tpg_0_scheduler:scheduler                                                                                                                                                                                                                                                                               ; soc_system_alt_vip_cl_tpg_0_scheduler             ; soc_system   ;
;             |alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|                                                                      ; 21.6 (12.0)          ; 25.3 (12.1)                      ; 4.1 (0.1)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 42 (25)             ; 46 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|soc_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst                                                                                                                                                                                                                          ; alt_vip_tpg_multi_scheduler                       ; soc_system   ;
;                |alt_vip_common_event_packet_encode:ac_cmd_encoder|                                                                      ; 5.4 (5.4)            ; 9.4 (9.4)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|soc_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:ac_cmd_encoder                                                                                                                                                                        ; alt_vip_common_event_packet_encode                ; soc_system   ;
;                |alt_vip_common_event_packet_encode:vob_cmd_encoder|                                                                     ; 4.2 (4.2)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|soc_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder                                                                                                                                                                       ; alt_vip_common_event_packet_encode                ; soc_system   ;
;       |soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|                                                                                    ; 1034.5 (0.0)         ; 1408.2 (0.0)                     ; 380.4 (0.0)                                       ; 6.8 (0.0)                        ; 0.0 (0.0)            ; 1507 (0)            ; 2465 (0)                  ; 0 (0)         ; 131156            ; 19    ; 2          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0                                                                                                                                                                                                                                                                                                                               ; soc_system_alt_vip_cl_vfb_0                       ; soc_system   ;
;          |alt_vip_packet_transfer:pkt_trans_rd|                                                                                         ; 311.2 (0.0)          ; 363.9 (0.0)                      ; 54.7 (0.0)                                        ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 453 (0)             ; 582 (0)                   ; 0 (0)         ; 65620             ; 11    ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd                                                                                                                                                                                                                                                                                          ; alt_vip_packet_transfer                           ; soc_system   ;
;             |alt_vip_common_event_packet_decode:cmd_input|                                                                              ; 6.1 (6.1)            ; 25.0 (25.0)                      ; 19.3 (19.3)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 6 (6)               ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input                                                                                                                                                                                                                                             ; alt_vip_common_event_packet_decode                ; soc_system   ;
;             |alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|                                                           ; 305.1 (235.6)        ; 338.9 (255.0)                    ; 35.4 (20.2)                                       ; 1.6 (0.9)                        ; 0.0 (0.0)            ; 447 (343)           ; 532 (419)                 ; 0 (0)         ; 65620             ; 11    ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance                                                                                                                                                                                                                          ; alt_vip_packet_transfer_read_proc                 ; soc_system   ;
;                |alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|                                                                     ; 9.4 (0.0)            ; 16.2 (0.0)                       ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 28 (0)                    ; 0 (0)         ; 4                 ; 1     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue                                                                                                                                                                       ; alt_vip_common_dc_mixed_widths_fifo               ; soc_system   ;
;                   |dcfifo:input_fifo|                                                                                                   ; 9.4 (0.0)            ; 16.2 (0.0)                       ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 28 (0)                    ; 0 (0)         ; 4                 ; 1     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo                                                                                                                                                     ; dcfifo                                            ; work         ;
;                      |dcfifo_bha2:auto_generated|                                                                                       ; 9.4 (2.7)            ; 16.2 (6.2)                       ; 6.8 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (5)              ; 28 (9)                    ; 0 (0)         ; 4                 ; 1     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated                                                                                                                          ; dcfifo_bha2                                       ; work         ;
;                         |a_graycounter_5cc:wrptr_g1p|                                                                                   ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|a_graycounter_5cc:wrptr_g1p                                                                                              ; a_graycounter_5cc                                 ; work         ;
;                         |a_graycounter_9u6:rdptr_g1p|                                                                                   ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|a_graycounter_9u6:rdptr_g1p                                                                                              ; a_graycounter_9u6                                 ; work         ;
;                         |alt_synch_pipe_qnl:rs_dgwp|                                                                                    ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|alt_synch_pipe_qnl:rs_dgwp                                                                                               ; alt_synch_pipe_qnl                                ; work         ;
;                            |dffpipe_bd9:dffpipe7|                                                                                       ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe7                                                                          ; dffpipe_bd9                                       ; work         ;
;                         |altsyncram_e2d1:fifo_ram|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4                 ; 1     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|altsyncram_e2d1:fifo_ram                                                                                                 ; altsyncram_e2d1                                   ; work         ;
;                         |cmpr_ru5:rdempty_eq_comp|                                                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|cmpr_ru5:rdempty_eq_comp                                                                                                 ; cmpr_ru5                                          ; work         ;
;                         |dffpipe_3dc:rdaclr|                                                                                            ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|dffpipe_3dc:rdaclr                                                                                                       ; dffpipe_3dc                                       ; work         ;
;                         |dffpipe_3dc:wraclr|                                                                                            ; 0.1 (0.1)            ; 1.0 (1.0)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|dffpipe_3dc:wraclr                                                                                                       ; dffpipe_3dc                                       ; work         ;
;                |alt_vip_common_delay:control_signal_delay_line|                                                                         ; 2.0 (2.0)            ; 2.7 (2.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_delay:control_signal_delay_line                                                                                                                                                                           ; alt_vip_common_delay                              ; soc_system   ;
;                |alt_vip_common_delay:read_ack_crosser|                                                                                  ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_delay:read_ack_crosser                                                                                                                                                                                    ; alt_vip_common_delay                              ; soc_system   ;
;                |alt_vip_common_delay:read_syn_crosser|                                                                                  ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_delay:read_syn_crosser                                                                                                                                                                                    ; alt_vip_common_delay                              ; soc_system   ;
;                |alt_vip_common_event_packet_encode:video_packet_encoder|                                                                ; 18.5 (18.5)          ; 24.5 (24.5)                      ; 6.2 (6.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 27 (27)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_event_packet_encode:video_packet_encoder                                                                                                                                                                  ; alt_vip_common_event_packet_encode                ; soc_system   ;
;                |alt_vip_common_fifo2:mm_msg_queue|                                                                                      ; 6.3 (0.0)            ; 6.7 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 8 (0)                     ; 0 (0)         ; 40                ; 1     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue                                                                                                                                                                                        ; alt_vip_common_fifo2                              ; soc_system   ;
;                   |scfifo:scfifo_component|                                                                                             ; 6.3 (0.0)            ; 6.7 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 8 (0)                     ; 0 (0)         ; 40                ; 1     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component                                                                                                                                                                ; scfifo                                            ; work         ;
;                      |scfifo_vcd1:auto_generated|                                                                                       ; 6.3 (0.0)            ; 6.7 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 8 (0)                     ; 0 (0)         ; 40                ; 1     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated                                                                                                                                     ; scfifo_vcd1                                       ; work         ;
;                         |a_dpfifo_f471:dpfifo|                                                                                          ; 6.3 (0.0)            ; 6.7 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 8 (0)                     ; 0 (0)         ; 40                ; 1     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated|a_dpfifo_f471:dpfifo                                                                                                                ; a_dpfifo_f471                                     ; work         ;
;                            |a_fefifo_daf:fifo_state|                                                                                    ; 4.3 (3.3)            ; 4.7 (3.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 4 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated|a_dpfifo_f471:dpfifo|a_fefifo_daf:fifo_state                                                                                        ; a_fefifo_daf                                      ; work         ;
;                               |cntr_rg7:count_usedw|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated|a_dpfifo_f471:dpfifo|a_fefifo_daf:fifo_state|cntr_rg7:count_usedw                                                                   ; cntr_rg7                                          ; work         ;
;                            |altsyncram_0ns1:FIFOram|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 40                ; 1     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated|a_dpfifo_f471:dpfifo|altsyncram_0ns1:FIFOram                                                                                        ; altsyncram_0ns1                                   ; work         ;
;                            |cntr_fgb:rd_ptr_count|                                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated|a_dpfifo_f471:dpfifo|cntr_fgb:rd_ptr_count                                                                                          ; cntr_fgb                                          ; work         ;
;                            |cntr_fgb:wr_ptr|                                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated|a_dpfifo_f471:dpfifo|cntr_fgb:wr_ptr                                                                                                ; cntr_fgb                                          ; work         ;
;                |alt_vip_common_fifo2:output_msg_queue|                                                                                  ; 3.3 (0.0)            ; 3.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 40                ; 1     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue                                                                                                                                                                                    ; alt_vip_common_fifo2                              ; soc_system   ;
;                   |scfifo:scfifo_component|                                                                                             ; 3.3 (0.0)            ; 3.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 40                ; 1     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component                                                                                                                                                            ; scfifo                                            ; work         ;
;                      |scfifo_scd1:auto_generated|                                                                                       ; 3.3 (0.0)            ; 3.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 40                ; 1     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_scd1:auto_generated                                                                                                                                 ; scfifo_scd1                                       ; work         ;
;                         |a_dpfifo_e471:dpfifo|                                                                                          ; 3.3 (0.0)            ; 3.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 40                ; 1     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_scd1:auto_generated|a_dpfifo_e471:dpfifo                                                                                                            ; a_dpfifo_e471                                     ; work         ;
;                            |a_fefifo_aaf:fifo_state|                                                                                    ; 2.2 (1.5)            ; 2.3 (1.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (3)               ; 4 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_scd1:auto_generated|a_dpfifo_e471:dpfifo|a_fefifo_aaf:fifo_state                                                                                    ; a_fefifo_aaf                                      ; work         ;
;                               |cntr_qg7:count_usedw|                                                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_scd1:auto_generated|a_dpfifo_e471:dpfifo|a_fefifo_aaf:fifo_state|cntr_qg7:count_usedw                                                               ; cntr_qg7                                          ; work         ;
;                            |altsyncram_ums1:FIFOram|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 40                ; 1     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_scd1:auto_generated|a_dpfifo_e471:dpfifo|altsyncram_ums1:FIFOram                                                                                    ; altsyncram_ums1                                   ; work         ;
;                            |cntr_egb:rd_ptr_count|                                                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_scd1:auto_generated|a_dpfifo_e471:dpfifo|cntr_egb:rd_ptr_count                                                                                      ; cntr_egb                                          ; work         ;
;                            |cntr_egb:wr_ptr|                                                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_scd1:auto_generated|a_dpfifo_e471:dpfifo|cntr_egb:wr_ptr                                                                                            ; cntr_egb                                          ; work         ;
;                |alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|                                                            ; 28.8 (26.8)          ; 29.3 (26.9)                      ; 1.0 (0.6)                                         ; 0.5 (0.4)                        ; 0.0 (0.0)            ; 42 (42)             ; 7 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed                                                                                                                                                              ; alt_vip_packet_transfer_twofold_ram_reversed      ; soc_system   ;
;                   |alt_vip_common_delay:addr_byte_delay_line|                                                                           ; 1.4 (1.4)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|alt_vip_common_delay:addr_byte_delay_line                                                                                                                    ; alt_vip_common_delay                              ; soc_system   ;
;                   |alt_vip_common_delay:start_seg_std_delay_line|                                                                       ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|alt_vip_common_delay:start_seg_std_delay_line                                                                                                                ; alt_vip_common_delay                              ; soc_system   ;
;                   |altsyncram:ram_inst0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:ram_inst0                                                                                                                                         ; altsyncram                                        ; work         ;
;                      |altsyncram_uqq1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:ram_inst0|altsyncram_uqq1:auto_generated                                                                                                          ; altsyncram_uqq1                                   ; work         ;
;                   |altsyncram:ram_inst1|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:ram_inst1                                                                                                                                         ; altsyncram                                        ; work         ;
;                      |altsyncram_uqq1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:ram_inst1|altsyncram_uqq1:auto_generated                                                                                                          ; altsyncram_uqq1                                   ; work         ;
;          |alt_vip_packet_transfer:pkt_trans_wr|                                                                                         ; 194.5 (0.0)          ; 229.1 (0.0)                      ; 34.9 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 304 (0)             ; 342 (0)                   ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr                                                                                                                                                                                                                                                                                          ; alt_vip_packet_transfer                           ; soc_system   ;
;             |alt_vip_common_event_packet_decode:cmd_input|                                                                              ; 4.7 (4.7)            ; 13.2 (13.2)                      ; 8.5 (8.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input                                                                                                                                                                                                                                             ; alt_vip_common_event_packet_decode                ; soc_system   ;
;             |alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|                                                        ; 189.8 (137.3)        ; 215.9 (144.8)                    ; 26.4 (7.8)                                        ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 300 (224)           ; 318 (234)                 ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance                                                                                                                                                                                                                       ; alt_vip_packet_transfer_write_proc                ; soc_system   ;
;                |alt_vip_common_clock_crossing_bridge_grey:mem_ctr_crosser|                                                              ; 5.7 (5.7)            ; 10.2 (10.2)                      ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_clock_crossing_bridge_grey:mem_ctr_crosser                                                                                                                                                             ; alt_vip_common_clock_crossing_bridge_grey         ; soc_system   ;
;                |alt_vip_common_delay:dl_ctxt_addr|                                                                                      ; 3.4 (3.4)            ; 4.3 (4.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:dl_ctxt_addr                                                                                                                                                                                     ; alt_vip_common_delay                              ; soc_system   ;
;                |alt_vip_common_delay:dl_ctxt_target_addr|                                                                               ; 0.8 (0.8)            ; 12.3 (12.3)                      ; 11.6 (11.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:dl_ctxt_target_addr                                                                                                                                                                              ; alt_vip_common_delay                              ; soc_system   ;
;                |alt_vip_common_delay:dl_filled_buffer_ctr|                                                                              ; 0.8 (0.8)            ; 1.4 (1.4)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:dl_filled_buffer_ctr                                                                                                                                                                             ; alt_vip_common_delay                              ; soc_system   ;
;                |alt_vip_common_delay:state_delay_line|                                                                                  ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:state_delay_line                                                                                                                                                                                 ; alt_vip_common_delay                              ; soc_system   ;
;                |alt_vip_common_delay:state_delay_line_2|                                                                                ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:state_delay_line_2                                                                                                                                                                               ; alt_vip_common_delay                              ; soc_system   ;
;                |alt_vip_common_delay:unload_ack_crosser|                                                                                ; 0.0 (0.0)            ; 0.6 (0.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:unload_ack_crosser                                                                                                                                                                               ; alt_vip_common_delay                              ; soc_system   ;
;                |alt_vip_common_delay:unload_done_crosser|                                                                               ; 0.1 (0.1)            ; 0.6 (0.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:unload_done_crosser                                                                                                                                                                              ; alt_vip_common_delay                              ; soc_system   ;
;                |alt_vip_common_delay:unload_req_crosser|                                                                                ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:unload_req_crosser                                                                                                                                                                               ; alt_vip_common_delay                              ; soc_system   ;
;                |alt_vip_packet_transfer_twofold_ram:biram|                                                                              ; 39.3 (39.3)          ; 39.3 (39.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (66)             ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram                                                                                                                                                                             ; alt_vip_packet_transfer_twofold_ram               ; soc_system   ;
;                   |altsyncram:ram_inst0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0                                                                                                                                                        ; altsyncram                                        ; work         ;
;                      |altsyncram_i5u1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated                                                                                                                         ; altsyncram_i5u1                                   ; work         ;
;                   |altsyncram:ram_inst1|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1                                                                                                                                                        ; altsyncram                                        ; work         ;
;                      |altsyncram_i5u1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated                                                                                                                         ; altsyncram_i5u1                                   ; work         ;
;          |alt_vip_vfb_rd_ctrl:rd_ctrl|                                                                                                  ; 105.7 (36.6)         ; 174.1 (64.7)                     ; 68.4 (28.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 95 (25)             ; 374 (123)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl                                                                                                                                                                                                                                                                                                   ; alt_vip_vfb_rd_ctrl                               ; soc_system   ;
;             |alt_vip_common_event_packet_decode:sync_cmd_input|                                                                         ; 15.8 (15.8)          ; 22.1 (22.1)                      ; 6.3 (6.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input                                                                                                                                                                                                                                                 ; alt_vip_common_event_packet_decode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:dout_encoder|                                                                           ; 19.0 (19.0)          ; 24.3 (24.3)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:dout_encoder                                                                                                                                                                                                                                                   ; alt_vip_common_event_packet_encode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:pt_cmd_encoder|                                                                         ; 18.0 (18.0)          ; 46.0 (46.0)                      ; 28.0 (28.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 98 (98)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder                                                                                                                                                                                                                                                 ; alt_vip_common_event_packet_encode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:sync_resp_encoder|                                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder                                                                                                                                                                                                                                              ; alt_vip_common_event_packet_encode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:vob_cmd_encoder|                                                                        ; 15.8 (15.8)          ; 16.5 (16.5)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder                                                                                                                                                                                                                                                ; alt_vip_common_event_packet_encode                ; soc_system   ;
;          |alt_vip_vfb_sync_ctrl:sync_ctrl|                                                                                              ; 186.1 (136.9)        ; 290.7 (219.8)                    ; 105.5 (83.9)                                      ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 328 (244)           ; 508 (417)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl                                                                                                                                                                                                                                                                                               ; alt_vip_vfb_sync_ctrl                             ; soc_system   ;
;             |alt_vip_common_event_packet_decode:READ_SIDE_INTERFACES.rd_resp_input|                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:READ_SIDE_INTERFACES.rd_resp_input                                                                                                                                                                                                                         ; alt_vip_common_event_packet_decode                ; soc_system   ;
;             |alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input|                                                    ; 4.8 (4.8)            ; 18.8 (18.8)                      ; 14.0 (14.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input                                                                                                                                                                                                                        ; alt_vip_common_event_packet_decode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder|                                                    ; 38.9 (38.9)          ; 45.5 (45.5)                      ; 6.6 (6.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder                                                                                                                                                                                                                        ; alt_vip_common_event_packet_encode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:WRITE_SIDE_INTERFACES.wr_cmd_encoder|                                                   ; 5.0 (5.0)            ; 6.0 (6.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:WRITE_SIDE_INTERFACES.wr_cmd_encoder                                                                                                                                                                                                                       ; alt_vip_common_event_packet_encode                ; soc_system   ;
;          |alt_vip_vfb_wr_ctrl:wr_ctrl|                                                                                                  ; 124.2 (77.6)         ; 186.3 (114.8)                    ; 65.7 (38.2)                                       ; 3.5 (1.0)                        ; 0.0 (0.0)            ; 167 (125)           ; 375 (213)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl                                                                                                                                                                                                                                                                                                   ; alt_vip_vfb_wr_ctrl                               ; soc_system   ;
;             |alt_vip_common_event_packet_decode:sync_cmd_input|                                                                         ; 5.4 (5.4)            ; 6.2 (6.2)                        ; 3.3 (3.3)                                         ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 5 (5)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input                                                                                                                                                                                                                                                 ; alt_vip_common_event_packet_decode                ; soc_system   ;
;             |alt_vip_common_event_packet_decode:vib_resp_input|                                                                         ; 7.8 (7.8)            ; 21.8 (21.8)                      ; 14.0 (14.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:vib_resp_input                                                                                                                                                                                                                                                 ; alt_vip_common_event_packet_decode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:prioritze_bwdth.dout_encoder|                                                           ; 9.3 (9.3)            ; 15.8 (15.8)                      ; 6.5 (6.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:prioritze_bwdth.dout_encoder                                                                                                                                                                                                                                   ; alt_vip_common_event_packet_encode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:pt_cmd_encoder|                                                                         ; 7.8 (7.8)            ; 9.3 (9.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder                                                                                                                                                                                                                                                 ; alt_vip_common_event_packet_encode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:sync_resp_encoder|                                                                      ; 15.0 (15.0)          ; 17.0 (17.0)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder                                                                                                                                                                                                                                              ; alt_vip_common_event_packet_encode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:vib_cmd_encoder|                                                                        ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:vib_cmd_encoder                                                                                                                                                                                                                                                ; alt_vip_common_event_packet_encode                ; soc_system   ;
;          |alt_vip_video_output_bridge:video_out|                                                                                        ; 55.7 (11.3)          ; 82.6 (25.7)                      ; 26.9 (14.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (17)             ; 148 (36)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out                                                                                                                                                                                                                                                                                         ; alt_vip_video_output_bridge                       ; soc_system   ;
;             |alt_vip_common_event_packet_decode:cmd_input|                                                                              ; 8.7 (8.7)            ; 12.7 (12.7)                      ; 4.1 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input                                                                                                                                                                                                                                            ; alt_vip_common_event_packet_decode                ; soc_system   ;
;             |alt_vip_common_video_packet_encode:video_output|                                                                           ; 35.7 (25.2)          ; 44.2 (30.4)                      ; 8.5 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (33)             ; 79 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output                                                                                                                                                                                                                                         ; alt_vip_common_video_packet_encode                ; soc_system   ;
;                |alt_vip_common_latency_0_to_latency_1:latency_converter|                                                                ; 10.5 (10.5)          ; 13.8 (13.8)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter                                                                                                                                                                                 ; alt_vip_common_latency_0_to_latency_1             ; soc_system   ;
;          |soc_system_alt_vip_cl_vfb_0_video_in:video_in|                                                                                ; 57.2 (0.0)           ; 81.5 (0.0)                       ; 24.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 100 (0)             ; 136 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in                                                                                                                                                                                                                                                                                 ; soc_system_alt_vip_cl_vfb_0_video_in              ; soc_system   ;
;             |alt_vip_video_input_bridge_cmd:vid_back|                                                                                   ; 8.3 (3.0)            ; 12.5 (3.7)                       ; 4.3 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 23 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back                                                                                                                                                                                                                                         ; alt_vip_video_input_bridge_cmd                    ; soc_system   ;
;                |alt_vip_common_event_packet_decode:cmd_input|                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_decode:cmd_input                                                                                                                                                                                            ; alt_vip_common_event_packet_decode                ; soc_system   ;
;                |alt_vip_common_event_packet_encode:data_output|                                                                         ; 3.8 (3.8)            ; 7.3 (7.3)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_encode:data_output                                                                                                                                                                                          ; alt_vip_common_event_packet_encode                ; soc_system   ;
;             |alt_vip_video_input_bridge_resp:vid_front|                                                                                 ; 48.9 (10.7)          ; 69.0 (11.4)                      ; 20.1 (0.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (21)             ; 113 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front                                                                                                                                                                                                                                       ; alt_vip_video_input_bridge_resp                   ; soc_system   ;
;                |alt_vip_common_event_packet_encode:data_output|                                                                         ; 2.1 (2.1)            ; 6.8 (6.8)                        ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:data_output                                                                                                                                                                                        ; alt_vip_common_event_packet_encode                ; soc_system   ;
;                |alt_vip_common_event_packet_encode:rsp_output|                                                                          ; 9.0 (9.0)            ; 15.2 (15.2)                      ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output                                                                                                                                                                                         ; alt_vip_common_event_packet_encode                ; soc_system   ;
;                |alt_vip_common_video_packet_decode:video_input|                                                                         ; 27.2 (21.3)          ; 35.7 (26.3)                      ; 8.5 (4.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (38)             ; 61 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input                                                                                                                                                                                        ; alt_vip_common_video_packet_decode                ; soc_system   ;
;                   |alt_vip_common_latency_1_to_latency_0:latency_converter|                                                             ; 5.8 (5.8)            ; 9.4 (9.4)                        ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|alt_vip_common_latency_1_to_latency_0:latency_converter                                                                                                                                ; alt_vip_common_latency_1_to_latency_0             ; soc_system   ;
;       |soc_system_ddr3_0:ddr3_0|                                                                                                        ; 416.8 (0.0)          ; 472.7 (0.0)                      ; 58.0 (0.0)                                        ; 2.2 (0.0)                        ; 0.0 (0.0)            ; 540 (0)             ; 565 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0                                                                                                                                                                                                                                                                                                                                                   ; soc_system_ddr3_0                                 ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                            ; altera_reset_controller                           ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                 ; altera_reset_synchronizer                         ; soc_system   ;
;          |altera_reset_controller:rst_controller_001|                                                                                   ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                        ; altera_reset_controller                           ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                             ; altera_reset_synchronizer                         ; soc_system   ;
;          |hps_reset_manager:hps_reset_manager_0|                                                                                        ; 17.3 (0.0)           ; 27.0 (0.0)                       ; 9.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|hps_reset_manager:hps_reset_manager_0                                                                                                                                                                                                                                                                                                             ; hps_reset_manager                                 ; soc_system   ;
;             |altera_edge_detector:pulse_cold_reset|                                                                                     ; 2.3 (2.3)            ; 4.7 (4.7)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_cold_reset                                                                                                                                                                                                                                                                       ; altera_edge_detector                              ; soc_system   ;
;             |altera_edge_detector:pulse_warm_reset|                                                                                     ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_warm_reset                                                                                                                                                                                                                                                                       ; altera_edge_detector                              ; soc_system   ;
;             |hps_reset:hps_reset_inst|                                                                                                  ; 13.0 (0.0)           ; 20.0 (0.0)                       ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst                                                                                                                                                                                                                                                                                    ; hps_reset                                         ; soc_system   ;
;                |altsource_probe:altsource_probe_component|                                                                              ; 13.0 (0.0)           ; 20.0 (0.0)                       ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                          ; altsource_probe                                   ; work         ;
;                   |altsource_probe_body:altsource_probe_body_inst|                                                                      ; 13.0 (1.0)           ; 20.0 (1.0)                       ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (2)              ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                           ; altsource_probe_body                              ; work         ;
;                      |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                         ; 12.0 (5.0)           ; 19.0 (8.0)                       ; 7.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (8)              ; 18 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                  ; altsource_probe_impl                              ; work         ;
;                         |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                     ; 7.0 (7.0)            ; 11.0 (11.0)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                        ; sld_rom_sr                                        ; work         ;
;          |soc_system_ddr3_0_hps:hps|                                                                                                    ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps                                                                                                                                                                                                                                                                                                                         ; soc_system_ddr3_0_hps                             ; soc_system   ;
;             |soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces|                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                   ; soc_system_ddr3_0_hps_fpga_interfaces             ; soc_system   ;
;             |soc_system_ddr3_0_hps_hps_io:hps_io|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io                                                                                                                                                                                                                                                                                     ; soc_system_ddr3_0_hps_hps_io                      ; soc_system   ;
;                |soc_system_ddr3_0_hps_hps_io_border:border|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border                                                                                                                                                                                                                                          ; soc_system_ddr3_0_hps_hps_io_border               ; soc_system   ;
;                   |hps_sdram:hps_sdram_inst|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; soc_system   ;
;                      |altera_mem_if_dll_cyclonev:dll|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; soc_system   ;
;                      |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; soc_system   ;
;                      |altera_mem_if_oct_cyclonev:oct|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; soc_system   ;
;                      |hps_sdram_p0:p0|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; soc_system   ;
;                               |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; soc_system   ;
;                                  |altddio_out:clock_gen[0].umem_ck_pad|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                     |ddio_out_uqe:auto_generated|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; soc_system   ;
;                                  |hps_sdram_p0_generic_ddio:uaddress_pad|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                                  |hps_sdram_p0_generic_ddio:ubank_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                                  |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                                  |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                      |hps_sdram_pll:pll|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; soc_system   ;
;          |soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|                                                                        ; 397.8 (0.0)          ; 441.7 (0.0)                      ; 46.0 (0.0)                                        ; 2.2 (0.0)                        ; 0.0 (0.0)            ; 506 (0)             ; 529 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                             ; soc_system_ddr3_0_mm_interconnect_0               ; soc_system   ;
;             |altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|                                                                  ; 115.7 (115.7)        ; 117.8 (117.8)                    ; 4.2 (4.2)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 225 (225)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; soc_system   ;
;             |altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|                                                             ; 168.0 (0.0)          ; 204.9 (0.0)                      ; 36.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 255 (0)             ; 245 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter                                                                                                                                                                                                                               ; altera_merlin_burst_adapter                       ; soc_system   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 168.0 (161.6)        ; 204.9 (199.0)                    ; 36.9 (37.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 255 (239)           ; 245 (245)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                               ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                   |altera_merlin_burst_adapter_min:the_min|                                                                             ; 5.9 (2.8)            ; 5.9 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                                       ; altera_merlin_burst_adapter_min                   ; soc_system   ;
;                      |altera_merlin_burst_adapter_subtractor:da_sub|                                                                    ; 3.2 (0.0)            ; 3.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                                         ; altera_merlin_burst_adapter_subtractor            ; soc_system   ;
;                         |altera_merlin_burst_adapter_adder:subtract|                                                                    ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract              ; altera_merlin_burst_adapter_adder                 ; soc_system   ;
;             |altera_merlin_master_agent:address_span_extender_0_expanded_master_agent|                                                  ; 4.0 (4.0)            ; 5.3 (5.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent                                                                                                                                                                                                                    ; altera_merlin_master_agent                        ; soc_system   ;
;             |altera_merlin_master_translator:address_span_extender_0_expanded_master_translator|                                        ; 81.2 (81.2)          ; 83.7 (83.7)                      ; 2.7 (2.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 153 (153)           ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator                                                                                                                                                                                                          ; altera_merlin_master_translator                   ; soc_system   ;
;             |altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|                                                                       ; 29.0 (5.5)           ; 30.0 (6.0)                       ; 1.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (12)             ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                         ; soc_system   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 23.5 (23.5)          ; 24.0 (24.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                           ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 130.2 (0.0)          ; 138.3 (0.0)                      ; 8.6 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 234 (0)             ; 109 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                             ; soc_system_mm_interconnect_0                      ; soc_system   ;
;          |altera_avalon_sc_fifo:ddr3_0_hps_f2h_sdram0_data_agent_rsp_fifo|                                                              ; 13.0 (13.0)          ; 14.0 (14.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_0_hps_f2h_sdram0_data_agent_rsp_fifo                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_rd_agent|                                                              ; 2.3 (2.3)            ; 4.0 (4.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_rd_agent                                                                                                                                                                                                                                                             ; altera_merlin_master_agent                        ; soc_system   ;
;          |altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_wr_agent|                                                              ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_wr_agent                                                                                                                                                                                                                                                             ; altera_merlin_master_agent                        ; soc_system   ;
;          |altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_rd_translator|                                                    ; 38.0 (38.0)          ; 38.0 (38.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (69)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_rd_translator                                                                                                                                                                                                                                                   ; altera_merlin_master_translator                   ; soc_system   ;
;          |altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_wr_translator|                                                    ; 42.9 (42.9)          ; 44.9 (44.9)                      ; 2.6 (2.6)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 78 (78)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_wr_translator                                                                                                                                                                                                                                                   ; altera_merlin_master_translator                   ; soc_system   ;
;          |altera_merlin_slave_agent:ddr3_0_hps_f2h_sdram0_data_agent|                                                                   ; 18.2 (2.5)           ; 19.0 (2.8)                       ; 0.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (6)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr3_0_hps_f2h_sdram0_data_agent                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 15.7 (15.7)          ; 16.2 (16.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr3_0_hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                    ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                 ; 14.5 (10.7)          ; 16.9 (12.7)                      ; 2.4 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (20)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                ; soc_system_mm_interconnect_0_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 3.8 (3.8)            ; 4.2 (4.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                   ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux|                                                                             ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                            ; soc_system_mm_interconnect_0_rsp_demux            ; soc_system   ;
;       |soc_system_pll_0:pll_0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                     ; soc_system_pll_0                                  ; soc_system   ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DDR3_VIP|soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                             ; altera_pll                                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                    ;
+-------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name              ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; ADC_CONVST        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_SCK           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_SDI           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_SDO           ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK3_50      ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_CLK       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_DE        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[0]      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[1]      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[2]      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[3]      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[4]      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[5]      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[6]      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[7]      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[8]      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[9]      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[10]     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[11]     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[12]     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[13]     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[14]     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[15]     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[16]     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[17]     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[18]     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[19]     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[20]     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[21]     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[22]     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[23]     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_HS        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_VS        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]  ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]  ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]  ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]  ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]  ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]  ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]  ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]  ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]  ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]  ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10] ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11] ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12] ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13] ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14] ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]    ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]    ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE      ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N     ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P     ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N     ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N    ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N  ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N     ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; KEY[0]            ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[1]            ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; LED[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; SW[0]             ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[1]             ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[2]             ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[3]             ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ARDUINO_IO[0]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[1]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[2]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[3]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[4]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[5]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[6]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[7]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[8]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[9]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[10]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[11]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[12]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[13]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[14]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[15]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_RESET_N   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2S          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_LRCLK        ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_MCLK         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_SCLK         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SCL      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SDA      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]    ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]    ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]    ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]    ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]    ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]    ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]    ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]    ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]    ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]    ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]   ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]   ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]   ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]   ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]   ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]   ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]   ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]   ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]   ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]   ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]   ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]   ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]   ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_RZQ      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK1_50      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK2_50      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_INT       ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+-------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                                          ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; ADC_SDO                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; FPGA_CLK3_50                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; ARDUINO_IO[0]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; ARDUINO_IO[1]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; ARDUINO_IO[2]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; ARDUINO_IO[3]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; ARDUINO_IO[4]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; ARDUINO_IO[5]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; ARDUINO_IO[6]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; ARDUINO_IO[7]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; ARDUINO_IO[8]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; ARDUINO_IO[9]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; ARDUINO_IO[10]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; ARDUINO_IO[11]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; ARDUINO_IO[12]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; ARDUINO_IO[13]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; ARDUINO_IO[14]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; ARDUINO_IO[15]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; ARDUINO_RESET_N                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HDMI_I2S                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HDMI_LRCLK                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HDMI_MCLK                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HDMI_SCLK                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HDMI_I2C_SCL                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HDMI_I2C_SDA                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ACK_OK~1                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; FPGA_CLK2_50                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
; HDMI_TX_INT                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - I2C_HDMI_Config:u_I2C_HDMI_Config|LUT_INDEX[4]~0                                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - I2C_HDMI_Config:u_I2C_HDMI_Config|LUT_INDEX[3]~1                                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - I2C_HDMI_Config:u_I2C_HDMI_Config|LUT_INDEX[0]~2                                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - I2C_HDMI_Config:u_I2C_HDMI_Config|LUT_INDEX[2]~3                                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - I2C_HDMI_Config:u_I2C_HDMI_Config|LUT_INDEX[1]~4                                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                              ; Location                              ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                                                      ; PIN_V11                               ; 19      ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; FPGA_CLK2_50                                                                                                                                                                                                                                                                                                                                                                                                      ; PIN_Y13                               ; 17      ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; FPGA_CLK2_50                                                                                                                                                                                                                                                                                                                                                                                                      ; PIN_Y13                               ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|A[6]~2                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X21_Y3_N12                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|CNT[4]~0                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X23_Y3_N30                    ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|CNT[4]~3                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X23_Y3_N54                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[4]                                                                                                                                                                                                                                                                                                                                     ; FF_X24_Y3_N5                          ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|LUT_INDEX[3]                                                                                                                                                                                                                                                                                                                                                                    ; FF_X23_Y3_N11                         ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|LessThan0~4                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y5_N45                    ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|LessThan1~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X24_Y3_N48                    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y3_N59                         ; 54      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[7]~0                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X24_Y3_N30                    ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                      ; JTAG_X0_Y2_N3                         ; 136     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                      ; JTAG_X0_Y2_N3                         ; 28      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                                                                               ; LABCELL_X9_Y7_N36                     ; 18      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                                                                                                                                                                               ; FF_X51_Y23_N8                         ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                                                                                                                                                                               ; FF_X51_Y23_N26                        ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                                                                                                                                                                               ; FF_X52_Y23_N8                         ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                                                                                                                                                                               ; FF_X52_Y23_N26                        ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                                                                                                                                                                               ; FF_X53_Y23_N44                        ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                                                                                                                                                                               ; FF_X53_Y23_N14                        ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                                                                                                                                                                               ; FF_X53_Y22_N23                        ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                                                                               ; FF_X52_Y22_N35                        ; 22      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                                                                                                                                            ; FF_X52_Y22_N20                        ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|\BWHK8171:14:QXXQ6833_1                                                                                                                                                                                                                                                                                  ; MLABCELL_X52_Y23_N15                  ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X1_Y5_N21                     ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~0                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X1_Y5_N42                     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                                                                                                                                                             ; FF_X1_Y6_N43                          ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                                                                            ; FF_X1_Y6_N23                          ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X1_Y5_N12                     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X1_Y5_N3                      ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X1_Y6_N42                     ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X2_Y6_N33                     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|sdr                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X1_Y5_N0                      ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                          ; FF_X2_Y2_N11                          ; 28      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3                                                                             ; MLABCELL_X3_Y2_N12                    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                               ; MLABCELL_X3_Y2_N0                     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                                  ; LABCELL_X2_Y3_N24                     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2                                                                                  ; LABCELL_X2_Y3_N36                     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8                                                                                  ; LABCELL_X2_Y3_N30                     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                                                                                    ; LABCELL_X2_Y2_N48                     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1                                                                     ; LABCELL_X2_Y5_N54                     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                                                       ; LABCELL_X2_Y4_N12                     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                             ; LABCELL_X2_Y2_N27                     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2                                                                           ; LABCELL_X2_Y3_N45                     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7                                                                           ; LABCELL_X2_Y3_N42                     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2                                                             ; MLABCELL_X3_Y4_N24                    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1                                                        ; MLABCELL_X3_Y4_N27                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                               ; FF_X2_Y2_N8                           ; 16      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell                                                     ; LABCELL_X4_Y4_N51                     ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                              ; FF_X1_Y2_N37                          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                               ; FF_X2_Y2_N26                          ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                        ; LABCELL_X4_Y2_N0                      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                              ; FF_X1_Y4_N50                          ; 37      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                            ; LABCELL_X1_Y3_N57                     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                       ; FF_X48_Y66_N56                        ; 36      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                           ; FF_X23_Y50_N14                        ; 1031    ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_mdc:wrptr_g1p|cntr_cout[0]~1                                                                                                                                                                                                       ; LABCELL_X36_Y48_N57                   ; 34      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_qv6:rdptr_g1p|_~0                                                                                                                                                                                                                  ; LABCELL_X33_Y47_N42                   ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                                                                                                                                                                                                    ; FF_X33_Y47_N14                        ; 124     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][4]~0                                                                                                                                                                                                                                                                ; LABCELL_X33_Y46_N51                   ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][4]~1                                                                                                                                                                                                                                                                ; MLABCELL_X34_Y46_N51                  ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][14]~0                                                                                                                                                                                                                                ; LABCELL_X35_Y46_N48                   ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][14]~3                                                                                                                                                                                                                                ; LABCELL_X35_Y46_N54                   ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_event_packet_decode:resp_mode_banks_decoder|arguments_valid_reg                                                                                                                                                                                                             ; FF_X29_Y49_N16                        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_event_packet_decode:resp_mode_banks_decoder|enable_reg[1]                                                                                                                                                                                                                   ; FF_X34_Y49_N1                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_interlaced_field[3]~2                                                                                                                                                                                                                                                                  ; LABCELL_X33_Y44_N0                    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner|frames_in_sync[7]~0                                                                                                                                                                                                                                              ; MLABCELL_X34_Y46_N54                  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|rst_vid_clk_reg2                                                                                                                                                                                                                                                                                                             ; FF_X40_Y47_N26                        ; 159     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|sync_lost~0                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X34_Y46_N57                  ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|always5~0                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y51_N15                  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|always5~1                                                                                                                                                                                                                                                          ; LABCELL_X35_Y49_N45                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|internal_ready                                                                                                                                                                                                                                                     ; LABCELL_X35_Y49_N6                    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_mark_encoder|always0~0                                                                                                                                                                                                                                                          ; LABCELL_X31_Y48_N3                    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_mode_banks_encoder|gen_pipelined_ready.dout_ready_reg                                                                                                                                                                                                                           ; FF_X33_Y49_N47                        ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_vib_encoder|always0~0                                                                                                                                                                                                                                                           ; LABCELL_X31_Y50_N42                   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|always1~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X35_Y49_N33                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|r01038uv1mgcqkxzh2i4cwr9q8h49tn~0                                                                                                                                                                                                                                                                                      ; LABCELL_X23_Y50_N12                   ; 886     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|video_input_width[3]~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X35_Y49_N27                   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_encode:data_output|din_ready                                                                                                                                                                                                         ; LABCELL_X36_Y48_N42                   ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:data_output|din_ready                                                                                                                                                                                                       ; LABCELL_X35_Y48_N30                   ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output|dout_ready_sig                                                                                                                                                                                                   ; LABCELL_X33_Y50_N42                   ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|always2~0                                                                                                                                                                                                       ; LABCELL_X37_Y52_N15                   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|always5~0                                                                                                                                                                                                       ; LABCELL_X37_Y52_N45                   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|always9~0                                                                                                                                                                                                       ; LABCELL_X35_Y51_N0                    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[2]~0                                                                                                                                                                                        ; LABCELL_X37_Y50_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[2]~2                                                                                                                                                                                        ; LABCELL_X35_Y51_N54                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|always3~0                                                                                                                                                                                                                                                      ; LABCELL_X33_Y51_N42                   ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[3]~1                                                                                                                                                                                                                                             ; LABCELL_X35_Y50_N54                   ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.NEW_LINE_PACKET                                                                                                                                                                                                                                          ; FF_X34_Y52_N17                        ; 32      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.SEND_USER_PACKET                                                                                                                                                                                                                                         ; FF_X34_Y51_N11                        ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_decode:cmd_decode|always5~0                                                                                                                                                                                                                                                               ; LABCELL_X22_Y60_N45                   ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_decode:cmd_decode|always5~1                                                                                                                                                                                                                                                               ; LABCELL_X22_Y60_N15                   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_decode:cmd_decode|internal_ready                                                                                                                                                                                                                                                          ; LABCELL_X23_Y60_N12                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_encode:dout_encode|din_ready                                                                                                                                                                                                                                                              ; LABCELL_X22_Y60_N24                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|always2~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y60_N9                    ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|bar_width[1]~1                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y64_N6                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|colour_count[0]~2                                                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y64_N27                   ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|pixel_count[10]~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y60_N42                   ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|state.INIT2                                                                                                                                                                                                                                                                                                           ; FF_X23_Y64_N26                        ; 38      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|always5~0                                                                                                                                                                                                                                                           ; LABCELL_X24_Y60_N57                   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|always5~1                                                                                                                                                                                                                                                           ; LABCELL_X24_Y60_N45                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|internal_ready                                                                                                                                                                                                                                                      ; LABCELL_X24_Y60_N39                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][16]~8                                                                                                                                                                                                                              ; LABCELL_X22_Y62_N54                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|control_packet_beat[3]~0                                                                                                                                                                                                                                         ; LABCELL_X27_Y62_N9                    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state.SEND_PACKET                                                                                                                                                                                                                                                ; FF_X23_Y61_N8                         ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state~24                                                                                                                                                                                                                                                         ; LABCELL_X27_Y62_N24                   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|always3~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X24_Y60_N36                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|soc_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:ac_cmd_encoder|av_st_dout_data[20]~0                                                                                                                                                                           ; LABCELL_X22_Y62_N30                   ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|soc_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:ac_cmd_encoder|dout_ready_sig                                                                                                                                                                                  ; LABCELL_X22_Y60_N6                    ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|soc_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|dout_ready_sig                                                                                                                                                                                 ; LABCELL_X24_Y60_N30                   ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|soc_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|line_count[7]~0                                                                                                                                                                                                                                   ; LABCELL_X23_Y62_N0                    ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|soc_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|state.SEND_SETUP_CMD                                                                                                                                                                                                                              ; FF_X22_Y60_N53                        ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input|always5~0                                                                                                                                                                                                                                                            ; LABCELL_X36_Y56_N9                    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input|always5~1                                                                                                                                                                                                                                                            ; LABCELL_X35_Y55_N45                   ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input|always6~0                                                                                                                                                                                                                                                            ; LABCELL_X35_Y55_N42                   ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|Selector40~0                                                                                                                                                                                                                                      ; LABCELL_X45_Y55_N0                    ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|Selector92~0                                                                                                                                                                                                                                      ; LABCELL_X36_Y57_N30                   ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                                                                                                     ; FF_X37_Y55_N8                         ; 16      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                                                                                                                     ; FF_X42_Y57_N50                        ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|valid_rdreq~0                                                                                                                                     ; LABCELL_X37_Y55_N9                    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|valid_wrreq~0                                                                                                                                     ; LABCELL_X42_Y57_N57                   ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_event_packet_encode:video_packet_encoder|dout_ready_reg~0                                                                                                                                                                          ; LABCELL_X42_Y56_N57                   ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_event_packet_encode:video_packet_encoder|gen_pipelined_ready.dout_ready_reg                                                                                                                                                        ; FF_X42_Y56_N2                         ; 77      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated|a_dpfifo_f471:dpfifo|a_fefifo_daf:fifo_state|_~0                                                                                                             ; LABCELL_X40_Y57_N54                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_scd1:auto_generated|a_dpfifo_e471:dpfifo|a_fefifo_aaf:fifo_state|_~0                                                                                                         ; LABCELL_X36_Y56_N21                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|alt_vip_common_delay:addr_byte_delay_line|delay_line[1][0]                                                                                                                            ; FF_X40_Y62_N29                        ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_reading_ptr[0][0]~0                                                                                                                                                                                                                          ; MLABCELL_X39_Y56_N36                  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][11]~0                                                                                                                                                                                                                         ; MLABCELL_X39_Y55_N9                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][11]~2                                                                                                                                                                                                                         ; LABCELL_X45_Y55_N9                    ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_valid_ptr[0][4]~2                                                                                                                                                                                                                            ; LABCELL_X37_Y55_N48                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_burst_size[5]~5                                                                                                                                                                                                                      ; LABCELL_X45_Y55_N15                   ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_burst_size~4                                                                                                                                                                                                                         ; LABCELL_X42_Y53_N36                   ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[4]~0                                                                                                                                                                                                              ; LABCELL_X45_Y53_N54                   ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_context_addr[7]~0                                                                                                                                                                                                                            ; LABCELL_X37_Y59_N36                   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_target_burst[3]~0                                                                                                                                                                                                                            ; LABCELL_X37_Y59_N6                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_msg_bypass_reg[4]~0                                                                                                                                                                                                                            ; LABCELL_X37_Y59_N15                   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_msg_read~0                                                                                                                                                                                                                                     ; LABCELL_X40_Y57_N6                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_msg_write                                                                                                                                                                                                                                      ; FF_X40_Y57_N20                        ; 9       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[9]~0                                                                                                                                                                                                                             ; MLABCELL_X39_Y56_N18                  ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_enable~1                                                                                                                                                                                                                                   ; MLABCELL_X39_Y56_N30                  ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_msg_read                                                                                                                                                                                                                                   ; LABCELL_X36_Y56_N24                   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_msg_write                                                                                                                                                                                                                                  ; FF_X36_Y56_N5                         ; 6       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state.ST_DECODE_0                                                                                                                                                                                                                                 ; FF_X39_Y55_N20                        ; 39      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state.ST_DECODE_1                                                                                                                                                                                                                                 ; FF_X36_Y56_N56                        ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state.ST_DECODE_2                                                                                                                                                                                                                                 ; FF_X45_Y55_N2                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state.ST_IDLE                                                                                                                                                                                                                                     ; FF_X42_Y54_N38                        ; 56      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state.ST_ISSUE_READ                                                                                                                                                                                                                               ; FF_X45_Y55_N47                        ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state.ST_WAIT_FOR_RESPONSE                                                                                                                                                                                                                        ; FF_X45_Y55_N14                        ; 39      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_load.LOAD_RECEIVE                                                                                                                                                                                                                           ; FF_X45_Y57_N38                        ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_out.OUTPUT_SEND                                                                                                                                                                                                                             ; FF_X39_Y56_N56                        ; 29      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_vld.MSG_VLD_PREFETCH                                                                                                                                                                                                                        ; FF_X37_Y55_N5                         ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|always5~1                                                                                                                                                                                                                                                            ; LABCELL_X33_Y61_N27                   ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|LessThan3~0                                                                                                                                                                                                                                    ; LABCELL_X30_Y64_N54                   ; 40      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|STATE_PROC.is_first_write_cycle                                                                                                                                                                                                                ; FF_X30_Y61_N17                        ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|always12~0                                                                                                                                                                                                                                     ; LABCELL_X31_Y62_N3                    ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|always16~0                                                                                                                                                                                                                                     ; LABCELL_X36_Y64_N36                   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|always17~1                                                                                                                                                                                                                                     ; LABCELL_X31_Y61_N12                   ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|always7~2                                                                                                                                                                                                                                      ; LABCELL_X30_Y62_N30                   ; 44      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|burst_size_unload_buffered[4]~1                                                                                                                                                                                                                ; LABCELL_X33_Y63_N27                   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|context_addr_buffered[12]~0                                                                                                                                                                                                                    ; LABCELL_X31_Y65_N27                   ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|context_addr_nxt[7]~0                                                                                                                                                                                                                          ; LABCELL_X30_Y60_N12                   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_addr[0][2]~0                                                                                                                                                                                                                              ; LABCELL_X31_Y63_N48                   ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_addr[0][2]~1                                                                                                                                                                                                                              ; LABCELL_X29_Y65_N54                   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][4]~0                                                                                                                                                                                                                       ; LABCELL_X30_Y62_N48                   ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|data_packed_valid_reg                                                                                                                                                                                                                          ; FF_X30_Y62_N56                        ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|din_pack_enable~0                                                                                                                                                                                                                              ; LABCELL_X30_Y62_N54                   ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_burst_size_ctr[5]~1                                                                                                                                                                                                                        ; MLABCELL_X34_Y64_N54                  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|state[1]                                                                                                                                                                                                                                       ; FF_X30_Y62_N41                        ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|unloading_buffer_ctr~0                                                                                                                                                                                                                         ; LABCELL_X31_Y62_N54                   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|Selector43~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X29_Y56_N57                   ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|always5~0                                                                                                                                                                                                                                                                ; LABCELL_X23_Y56_N45                   ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|always5~1                                                                                                                                                                                                                                                                ; LABCELL_X23_Y56_N51                   ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|internal_ready                                                                                                                                                                                                                                                           ; LABCELL_X29_Y56_N51                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|task_reg[1]                                                                                                                                                                                                                                                              ; FF_X29_Y56_N11                        ; 39      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:dout_encoder|dout_ready_reg~0                                                                                                                                                                                                                                                           ; MLABCELL_X39_Y53_N21                  ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|dout_ready_sig                                                                                                                                                                                                                                                           ; LABCELL_X29_Y54_N6                    ; 72      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][16]~0                                                                                                                                                                                   ; LABCELL_X29_Y54_N3                    ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.first_arg_done                                                                                                                                                                                             ; FF_X29_Y54_N11                        ; 67      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder|dout_ready_sig                                                                                                                                                                                                                                                          ; LABCELL_X30_Y53_N6                    ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.second_arg                                                                                                                                                                                                                       ; FF_X30_Y53_N35                        ; 28      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|anc_pkt_len[4]~0                                                                                                                                                                                                                                                                                                           ; LABCELL_X29_Y56_N27                   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|pkt_is_video                                                                                                                                                                                                                                                                                                               ; FF_X29_Y56_N50                        ; 27      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|state.STATE_PRE_PKT_WAIT                                                                                                                                                                                                                                                                                                   ; FF_X27_Y54_N8                         ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|width[0]~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X29_Y56_N24                   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input|always5~0                                                                                                                                                                                                                                       ; MLABCELL_X28_Y55_N57                  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input|always5~1                                                                                                                                                                                                                                       ; MLABCELL_X28_Y55_N33                  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input|internal_ready                                                                                                                                                                                                                                  ; MLABCELL_X28_Y55_N21                  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder|av_st_dout_data[12]~4                                                                                                                                                                                                                           ; LABCELL_X23_Y55_N0                    ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder|av_st_dout_data[28]~5                                                                                                                                                                                                                           ; LABCELL_X22_Y55_N9                    ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder|dout_ready_sig                                                                                                                                                                                                                                  ; LABCELL_X23_Y56_N15                   ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:WRITE_SIDE_INTERFACES.wr_cmd_encoder|dout_ready_sig                                                                                                                                                                                                                                 ; LABCELL_X31_Y55_N21                   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|always2~0                                                                                                                                                                                                                                                                                                              ; MLABCELL_X28_Y55_N18                  ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|end_frame_info_wr_f0[0]                                                                                                                                                                                                                                                                                                ; FF_X24_Y55_N41                        ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|end_frame_info_wr_f0[1]                                                                                                                                                                                                                                                                                                ; FF_X24_Y55_N38                        ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|end_frame_info_wr_f0[2]                                                                                                                                                                                                                                                                                                ; FF_X24_Y55_N44                        ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|end_pkt_info_wr[0][0]                                                                                                                                                                                                                                                                                                  ; FF_X25_Y55_N50                        ; 18      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|end_pkt_info_wr[1][0]                                                                                                                                                                                                                                                                                                  ; FF_X25_Y55_N53                        ; 17      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|end_pkt_info_wr[2][0]                                                                                                                                                                                                                                                                                                  ; FF_X25_Y55_N20                        ; 17      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|next_rd_frame_repeat~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X30_Y55_N54                   ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[31]~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y55_N57                   ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|start_pkt_info_wr[0][0]                                                                                                                                                                                                                                                                                                ; FF_X27_Y55_N32                        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|start_pkt_info_wr[1][0]                                                                                                                                                                                                                                                                                                ; FF_X27_Y55_N25                        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|start_pkt_info_wr[2][0]                                                                                                                                                                                                                                                                                                ; FF_X23_Y55_N55                        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|start_video_info_wr[0]                                                                                                                                                                                                                                                                                                 ; FF_X27_Y55_N53                        ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|start_video_info_wr[1]                                                                                                                                                                                                                                                                                                 ; FF_X27_Y55_N55                        ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|start_video_info_wr[2]                                                                                                                                                                                                                                                                                                 ; FF_X27_Y55_N59                        ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|vib_resp_new_ctrl_pkt_arg0.vib_width[0]~1                                                                                                                                                                                                                                                                              ; MLABCELL_X28_Y55_N42                  ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_send                                                                                                                                                                                                                                                                                                            ; FF_X30_Y54_N17                        ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_current_buffer[1]~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X27_Y55_N9                    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[17]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y55_N0                    ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[31]~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X24_Y55_N27                   ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_state.STATE_WR_END_PKT                                                                                                                                                                                                                                                                                              ; FF_X28_Y55_N11                        ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_state.STATE_WR_NEW_PKT                                                                                                                                                                                                                                                                                              ; FF_X28_Y55_N53                        ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|Selector36~1                                                                                                                                                                                                                                                                                                               ; MLABCELL_X28_Y58_N57                  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|always5~0                                                                                                                                                                                                                                                                ; LABCELL_X30_Y59_N0                    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|always5~1                                                                                                                                                                                                                                                                ; LABCELL_X30_Y59_N45                   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|internal_ready                                                                                                                                                                                                                                                           ; MLABCELL_X28_Y58_N54                  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:vib_resp_input|always5~0                                                                                                                                                                                                                                                                ; LABCELL_X27_Y60_N27                   ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:vib_resp_input|always5~1                                                                                                                                                                                                                                                                ; LABCELL_X27_Y60_N45                   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:vib_resp_input|internal_ready                                                                                                                                                                                                                                                           ; LABCELL_X27_Y60_N21                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:prioritze_bwdth.dout_encoder|dout_ready_reg~0                                                                                                                                                                                                                                           ; LABCELL_X30_Y60_N9                    ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[12]~0                                                                                                                                                                                                                                                    ; LABCELL_X33_Y61_N33                   ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|dout_ready_sig                                                                                                                                                                                                                                                           ; MLABCELL_X28_Y59_N6                   ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder|dout_ready_sig                                                                                                                                                                                                                                                        ; LABCELL_X27_Y57_N3                    ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder|gen_command_encoder.gen_arg_cycles_two.second_arg                                                                                                                                                                                                                     ; FF_X27_Y57_N2                         ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:vib_cmd_encoder|arguments_ready                                                                                                                                                                                                                                                         ; LABCELL_X29_Y59_N48                   ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|always3~0                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X28_Y58_N33                  ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|always6~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X29_Y59_N51                   ; 39      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|anc_write_addr[9]~0                                                                                                                                                                                                                                                                                                        ; MLABCELL_X28_Y58_N27                  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|discard_frame~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X27_Y58_N12                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[2]~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y60_N57                   ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state.STATE_SEND_SYNC_RESP_FOR_PREVIOUS_PKT                                                                                                                                                                                                                                                                                ; FF_X28_Y59_N5                         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state.STATE_VIB_DECIDE_ON_CURRENT_VIB_RESPONSE                                                                                                                                                                                                                                                                             ; FF_X27_Y60_N8                         ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|sync_resp_select.SYNC_RESP_SELECT_PASSTHRU                                                                                                                                                                                                                                                                                 ; FF_X28_Y58_N11                        ; 50      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|sync_resp_send_pipe[1]                                                                                                                                                                                                                                                                                                     ; FF_X28_Y59_N23                        ; 55      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|vib_width[0]~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X29_Y58_N54                   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|Selector2~0                                                                                                                                                                                                                                                                                                      ; LABCELL_X40_Y53_N15                   ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|Selector2~2                                                                                                                                                                                                                                                                                                      ; LABCELL_X40_Y53_N48                   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|always5~0                                                                                                                                                                                                                                                           ; LABCELL_X30_Y53_N57                   ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|always5~1                                                                                                                                                                                                                                                           ; LABCELL_X30_Y53_N9                    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|internal_ready                                                                                                                                                                                                                                                      ; LABCELL_X30_Y53_N36                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|WideOr0                                                                                                                                                                                                                                                          ; LABCELL_X40_Y53_N33                   ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[3]~0                                                                                                                                                                                   ; LABCELL_X37_Y53_N51                   ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[3]~1                                                                                                                                                                                   ; LABCELL_X37_Y53_N54                   ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_ready_0                                                                                                                                                                                       ; FF_X36_Y50_N14                        ; 116     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][0]~6                                                                                                                                                                                                                               ; LABCELL_X36_Y53_N57                   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|control_packet_beat[3]~0                                                                                                                                                                                                                                         ; LABCELL_X40_Y53_N6                    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state.IDLE                                                                                                                                                                                                                                                       ; FF_X40_Y53_N56                        ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state~22                                                                                                                                                                                                                                                         ; LABCELL_X40_Y53_N21                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_encode:data_output|din_ready                                                                                                                                                                                                         ; LABCELL_X30_Y60_N39                   ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|Selector1~3                                                                                                                                                                                                                                                    ; MLABCELL_X28_Y61_N0                   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:data_output|din_ready                                                                                                                                                                                                       ; MLABCELL_X28_Y64_N51                  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output|arguments_ready~0                                                                                                                                                                                                ; LABCELL_X30_Y59_N27                   ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output|dout_ready_sig                                                                                                                                                                                                   ; LABCELL_X27_Y60_N18                   ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|alt_vip_common_latency_1_to_latency_0:latency_converter|av_st_din_ready_0_r                                                                                                                                     ; FF_X27_Y61_N35                        ; 60      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|always2~0                                                                                                                                                                                                       ; MLABCELL_X25_Y61_N3                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|always5~0                                                                                                                                                                                                       ; LABCELL_X24_Y63_N48                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|always9~0                                                                                                                                                                                                       ; MLABCELL_X25_Y61_N0                   ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[2]~1                                                                                                                                                                                        ; MLABCELL_X25_Y61_N6                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|packet_type[3]~0                                                                                                                                                                                                ; MLABCELL_X25_Y61_N33                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                  ; FF_X48_Y66_N29                        ; 529     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_cold_reset|reset_qual_n                                                                                                                                                                                                                                                                                   ; LABCELL_X7_Y6_N15                     ; 6       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_warm_reset|reset_qual_n                                                                                                                                                                                                                                                                                   ; MLABCELL_X8_Y6_N54                    ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]~2                                                                                                    ; LABCELL_X1_Y3_N3                      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]~1                                                                                               ; LABCELL_X2_Y5_N0                      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                               ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 13      ; Async. clear               ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7             ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7             ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8             ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4             ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9             ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8             ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4             ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9             ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8             ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4             ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9             ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8             ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4             ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9             ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111              ; 98      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111              ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y67_N27                  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always10~0                                                                                                                                                                                                                                                  ; MLABCELL_X39_Y67_N9                   ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always11~0                                                                                                                                                                                                                                                  ; MLABCELL_X39_Y67_N39                  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always12~0                                                                                                                                                                                                                                                  ; MLABCELL_X39_Y67_N42                  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always13~0                                                                                                                                                                                                                                                  ; LABCELL_X40_Y66_N9                    ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y67_N54                  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y67_N57                  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y67_N15                  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y67_N30                  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y67_N12                  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y67_N51                  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always7~0                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y67_N48                  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always8~0                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y67_N33                  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always9~0                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y67_N6                   ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[10]                                                                                                                                                                                                                                                ; FF_X40_Y66_N23                        ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[11]                                                                                                                                                                                                                                                ; FF_X40_Y66_N50                        ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[12]                                                                                                                                                                                                                                                ; FF_X40_Y66_N53                        ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[13]                                                                                                                                                                                                                                                ; FF_X40_Y66_N14                        ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[13]~2                                                                                                                                                                                                                                              ; LABCELL_X40_Y66_N0                    ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                 ; FF_X40_Y66_N44                        ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                 ; FF_X40_Y66_N56                        ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                 ; FF_X40_Y66_N38                        ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                 ; FF_X40_Y66_N26                        ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                 ; FF_X40_Y66_N29                        ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                 ; FF_X40_Y66_N41                        ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                 ; FF_X40_Y66_N59                        ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                 ; FF_X40_Y66_N47                        ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[9]                                                                                                                                                                                                                                                 ; FF_X40_Y66_N20                        ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|write~0                                                                                                                                                                                                                                                     ; LABCELL_X43_Y64_N24                   ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                     ; LABCELL_X42_Y65_N36                   ; 142     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                      ; LABCELL_X40_Y64_N39                   ; 102     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                          ; FF_X39_Y62_N50                        ; 96      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                  ; FF_X40_Y64_N44                        ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator|address_register[16]~55                                                                                                                                                                                                           ; LABCELL_X37_Y64_N24                   ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~7                                                                                                                                                                                                 ; MLABCELL_X39_Y67_N0                   ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|comb~0                                                                                                                                                                                                                                                           ; MLABCELL_X39_Y67_N18                  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_0_hps_f2h_sdram0_data_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                            ; LABCELL_X48_Y61_N54                   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_rd_translator|address_register[16]~0                                                                                                                                                                                                                                                     ; MLABCELL_X39_Y59_N57                  ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_rd_translator|always4~0                                                                                                                                                                                                                                                                  ; LABCELL_X42_Y61_N51                   ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_wr_translator|address_register[8]~0                                                                                                                                                                                                                                                      ; LABCELL_X35_Y63_N27                   ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_wr_translator|burstcount_register_lint[4]~1                                                                                                                                                                                                                                              ; LABCELL_X35_Y63_N0                    ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr3_0_hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~5                                                                                                                                                                                                                          ; LABCELL_X48_Y61_N0                    ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr3_0_hps_f2h_sdram0_data_agent|comb~0                                                                                                                                                                                                                                                                                    ; LABCELL_X48_Y61_N42                   ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                      ; LABCELL_X36_Y61_N0                    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                                                                                                                                                                                                                                                          ; FF_X36_Y61_N26                        ; 208     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~3                                                                                                                                                                                                                                                                                          ; LABCELL_X36_Y61_N30                   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux|src0_valid~0                                                                                                                                                                                                                                                                                        ; LABCELL_X37_Y59_N51                   ; 20      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                                                       ; PLLOUTPUTCOUNTER_X0_Y20_N1            ; 3723    ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                                                                                                                       ; PLLOUTPUTCOUNTER_X0_Y21_N1            ; 350     ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50                                                                                                                        ; PIN_V11                               ; 19      ; Global Clock         ; GCLK5            ; --                        ;
; FPGA_CLK2_50                                                                                                                        ; PIN_Y13                               ; 17      ; Global Clock         ; GCLK4            ; --                        ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0] ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 13      ; Global Clock         ; GCLK10           ; --                        ;
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                         ; PLLOUTPUTCOUNTER_X0_Y20_N1            ; 3723    ; Global Clock         ; GCLK0            ; --                        ;
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]                                                         ; PLLOUTPUTCOUNTER_X0_Y21_N1            ; 350     ; Global Clock         ; GCLK7            ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                             ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; 1031    ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|r01038uv1mgcqkxzh2i4cwr9q8h49tn~0                                     ; 886     ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 529     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------------+
; Name                                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF  ; Location                                                                                                                                                                                                                    ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------------+
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|altsyncram_s8d1:fifo_ram|ALTSYNCRAM                                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 25           ; 4096         ; 25           ; yes                    ; no                      ; yes                    ; yes                     ; 102400 ; 4096                        ; 25                          ; 4096                        ; 25                          ; 102400              ; 13          ; 0     ; None ; M10K_X26_Y44_N0, M10K_X26_Y46_N0, M10K_X38_Y50_N0, M10K_X26_Y47_N0, M10K_X38_Y46_N0, M10K_X38_Y45_N0, M10K_X26_Y48_N0, M10K_X38_Y48_N0, M10K_X38_Y51_N0, M10K_X38_Y47_N0, M10K_X38_Y43_N0, M10K_X38_Y49_N0, M10K_X38_Y44_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|altsyncram_e2d1:fifo_ram|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 1            ; 4            ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 4      ; 4                           ; 1                           ; 4                           ; 1                           ; 4                   ; 1           ; 0     ; None ; M10K_X38_Y55_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated|a_dpfifo_f471:dpfifo|altsyncram_0ns1:FIFOram|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 10           ; 4            ; 10           ; yes                    ; no                      ; yes                    ; no                      ; 40     ; 4                           ; 10                          ; 4                           ; 10                          ; 40                  ; 1           ; 0     ; None ; M10K_X38_Y57_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour   ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_scd1:auto_generated|a_dpfifo_e471:dpfifo|altsyncram_ums1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 2            ; 21           ; 2            ; 21           ; yes                    ; no                      ; yes                    ; no                      ; 42     ; 2                           ; 20                          ; 2                           ; 20                          ; 40                  ; 1           ; 0     ; None ; M10K_X38_Y54_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour   ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:ram_inst0|altsyncram_uqq1:auto_generated|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 64           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 32768  ; 512                         ; 64                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; None ; M10K_X49_Y60_N0, M10K_X41_Y60_N0, M10K_X49_Y57_N0, M10K_X41_Y58_N0                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Mixed Width            ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:ram_inst1|altsyncram_uqq1:auto_generated|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 64           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 32768  ; 512                         ; 64                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; None ; M10K_X49_Y59_N0, M10K_X49_Y58_N0, M10K_X41_Y59_N0, M10K_X41_Y57_N0                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Mixed Width            ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 512          ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 32768  ; 1024                        ; 32                          ; 512                         ; 64                          ; 32768               ; 4           ; 0     ; None ; M10K_X41_Y65_N0, M10K_X41_Y63_N0, M10K_X38_Y63_N0, M10K_X38_Y65_N0                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Mixed Width            ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 512          ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 32768  ; 1024                        ; 32                          ; 512                         ; 64                          ; 32768               ; 4           ; 0     ; None ; M10K_X38_Y64_N0, M10K_X38_Y62_N0, M10K_X38_Y61_N0, M10K_X41_Y64_N0                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Mixed Width            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 2           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                           ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y57_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|Mult0~8 ; Two Independent 18x18 ; DSP_X20_Y53_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-----------------------------------------------------------------------+
; Routing Usage Summary                                                 ;
+---------------------------------------------+-------------------------+
; Routing Resource Type                       ; Usage                   ;
+---------------------------------------------+-------------------------+
; Block interconnects                         ; 8,767 / 289,320 ( 3 % ) ;
; C12 interconnects                           ; 60 / 13,420 ( < 1 % )   ;
; C2 interconnects                            ; 2,804 / 119,108 ( 2 % ) ;
; C4 interconnects                            ; 1,692 / 56,300 ( 3 % )  ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )         ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )          ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )         ;
; Direct links                                ; 922 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 5 / 16 ( 31 % )         ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )           ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 2 / 7 ( 29 % )          ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )          ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )          ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 188 / 852 ( 22 % )      ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 130 / 408 ( 32 % )      ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )         ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )          ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )         ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )          ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )         ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )         ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )          ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )          ;
; Local interconnects                         ; 2,102 / 84,580 ( 2 % )  ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )          ;
; R14 interconnects                           ; 108 / 12,676 ( < 1 % )  ;
; R14/C12 interconnect drivers                ; 149 / 20,720 ( < 1 % )  ;
; R3 interconnects                            ; 3,882 / 130,992 ( 3 % ) ;
; R6 interconnects                            ; 5,325 / 266,960 ( 2 % ) ;
; Spine clocks                                ; 12 / 360 ( 3 % )        ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )      ;
+---------------------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 73           ; 0            ; 73           ; 0            ; 32           ; 149       ; 73           ; 0            ; 149       ; 149       ; 25           ; 46           ; 0            ; 0            ; 0            ; 25           ; 46           ; 0            ; 0            ; 0            ; 22           ; 46           ; 71           ; 0            ; 0            ; 0            ; 0            ; 73           ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 76           ; 149          ; 76           ; 149          ; 117          ; 0         ; 76           ; 149          ; 0         ; 0         ; 124          ; 103          ; 149          ; 149          ; 149          ; 124          ; 103          ; 149          ; 149          ; 149          ; 127          ; 103          ; 78           ; 149          ; 149          ; 149          ; 149          ; 76           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; ADC_CONVST          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_SCK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_SDI             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_SDO             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK3_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_CLK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_DE          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[13]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[14]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[15]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[16]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[17]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[18]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[19]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[20]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[21]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[22]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[23]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_HS          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_VS          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_ADDR[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CKE        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CK_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CK_P       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CS_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ODT        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RESET_N    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_WE_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[13]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[14]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[15]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_RESET_N     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_I2S            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_LRCLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_MCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_SCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_I2C_SCL        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_I2C_SDA        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQS_N[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_RZQ        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK1_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK2_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_INT         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                         ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
; Source Clock(s)                                                 ; Destination Clock(s)                                            ; Delay Added in ns ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 668.8             ;
; altera_reserved_tck                                             ; altera_reserved_tck                                             ; 194.2             ;
; u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ; u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ; 29.6              ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                  ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[8]                                                                                                                                                                                                                                                                                                        ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                       ; 1.544             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[6]                                                                                                                                                                                                                                                                                                        ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                       ; 1.506             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[5]                                                                                                                                                                                                                                                                                                        ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                       ; 1.480             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[2]                                                                                                                                                                                                                                                                                                        ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                       ; 1.480             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[3]                                                                                                                                                                                                                                                                                                        ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                       ; 1.478             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[4]                                                                                                                                                                                                                                                                                                        ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                       ; 1.450             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[10]                                                                                                                                                                                                                                                                                                       ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                       ; 1.399             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[7]                                                                                                                                                                                                                                                                                                        ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                       ; 1.371             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[15]                                                                                                                                                                                                                                                                                                       ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                       ; 1.354             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[14]                                                                                                                                                                                                                                                                                                       ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                       ; 1.354             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[13]                                                                                                                                                                                                                                                                                                       ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                       ; 1.354             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[11]                                                                                                                                                                                                                                                                                                       ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                       ; 1.354             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[9]                                                                                                                                                                                                                                                                                                        ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                       ; 1.354             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[12]                                                                                                                                                                                                                                                                                                       ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                       ; 1.354             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                          ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                       ; 1.354             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; 1.232             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; 1.230             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; 1.224             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                              ; 1.219             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                              ; 1.219             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                              ; 1.219             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                              ; 1.211             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; 1.211             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; 1.199             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; 1.190             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; 1.184             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                        ; 1.167             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; 1.167             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; 1.149             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; 1.149             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; 1.145             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; 1.144             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; 1.144             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; 1.141             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; 1.135             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; 1.131             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; 1.130             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; 1.129             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; 1.123             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                        ; 1.123             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; 1.120             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                 ; 1.118             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                        ; 1.115             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                 ; 1.108             ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1]                                             ; soc_system:u0|soc_system_ddr3_0:ddr3_0|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                          ; 1.104             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                              ; 1.104             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                 ; 1.103             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; 1.101             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; 1.101             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; 1.101             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; 1.100             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                        ; 1.100             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; 1.089             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; 1.088             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; 1.070             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; 1.069             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; 1.066             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; 1.060             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; 1.050             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; 1.036             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; 1.021             ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[3]                                             ; soc_system:u0|soc_system_ddr3_0:ddr3_0|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[2]                                          ; 1.019             ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[2]                                             ; soc_system:u0|soc_system_ddr3_0:ddr3_0|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1]                                          ; 1.004             ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1841                                                                                                                                                                                                                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:ram_inst1|altsyncram_uqq1:auto_generated|ram_block1a3~porta_datain_reg0                                        ; 0.980             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; 0.967             ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1869                                                                                                                                                                                                                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:ram_inst0|altsyncram_uqq1:auto_generated|ram_block1a7~porta_datain_reg0                                        ; 0.954             ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_burst_ctr[1]                                                                                                                                                                        ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_burst_ctr[4]                                                                                                                                                                     ; 0.953             ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_burst_ctr[0]                                                                                                                                                                        ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_burst_ctr[4]                                                                                                                                                                     ; 0.946             ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_burst_ctr[3]                                                                                                                                                                        ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_burst_ctr[4]                                                                                                                                                                     ; 0.944             ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_burst_ctr[4]                                                                                                                                                                        ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_burst_ctr[4]                                                                                                                                                                     ; 0.942             ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1818                                                                                                                                                                                                                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:ram_inst1|altsyncram_uqq1:auto_generated|ram_block1a26~porta_datain_reg0                                       ; 0.941             ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1817                                                                                                                                                                                                                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:ram_inst1|altsyncram_uqq1:auto_generated|ram_block1a27~porta_datain_reg0                                       ; 0.939             ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1836                                                                                                                                                                                                                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:ram_inst1|altsyncram_uqq1:auto_generated|ram_block1a8~porta_datain_reg0                                        ; 0.937             ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1833                                                                                                                                                                                                                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:ram_inst1|altsyncram_uqq1:auto_generated|ram_block1a11~porta_datain_reg0                                       ; 0.936             ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[3]                                                                                                                                 ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state.SEND_PACKET                                                                                                                                   ; 0.929             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; 0.925             ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_4506                                                                                                                                                                                                                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:ram_inst0|altsyncram_uqq1:auto_generated|ram_block1a5~porta_datain_reg0                                        ; 0.920             ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1791                                                                                                                                                                                                                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:ram_inst0|altsyncram_uqq1:auto_generated|ram_block1a5~porta_datain_reg0                                        ; 0.920             ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state.CONTROL_PACKET                                                                                                                                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state.SEND_PACKET                                                                                                                                   ; 0.919             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; 0.904             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; 0.904             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; 0.901             ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[0]                                                                                                                                 ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state.SEND_PACKET                                                                                                                                   ; 0.896             ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1824                                                                                                                                                                                                                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:ram_inst1|altsyncram_uqq1:auto_generated|ram_block1a20~porta_datain_reg0                                       ; 0.895             ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[1]                                                                                                                                 ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state.SEND_PACKET                                                                                                                                   ; 0.889             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; 0.888             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; 0.883             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; 0.880             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; 0.875             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; 0.871             ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[2]                                                                                                                                 ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state.SEND_PACKET                                                                                                                                   ; 0.867             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; 0.866             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; 0.858             ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_burst_ctr[2]                                                                                                                                                                        ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_burst_ctr[4]                                                                                                                                                                     ; 0.849             ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1832                                                                                                                                                                                                                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:ram_inst1|altsyncram_uqq1:auto_generated|ram_block1a12~porta_datain_reg0                                       ; 0.848             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; 0.844             ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_burst_ctr[5]                                                                                                                                                                        ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_burst_ctr[4]                                                                                                                                                                     ; 0.837             ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1863                                                                                                                                                                                                                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:ram_inst0|altsyncram_uqq1:auto_generated|ram_block1a13~porta_datain_reg0                                       ; 0.834             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; 0.831             ;
; soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1825                                                                                                                                                                                                                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:ram_inst1|altsyncram_uqq1:auto_generated|ram_block1a19~porta_datain_reg0                                       ; 0.827             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "DDR3_VIP"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 72 pins of 145 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 52
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 3 clocks (3 global)
    Info (11162): soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 13 fanout uses global clock CLKCTRL_G10
    Info (11162): soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 3945 fanout uses global clock CLKCTRL_G0
    Info (11162): soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 335 fanout uses global clock CLKCTRL_G7
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 19 fanout uses global clock CLKCTRL_G5
    Info (11162): FPGA_CLK2_50~inputCLKENA0 with 16 fanout uses global clock CLKCTRL_G4
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:26
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_vip_common_sync
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
    Info (332165): Entity dcfifo_qpq1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe18|dffe19a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe15|dffe16a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:u0|*:ddr3_0|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:u0|*:ddr3_0|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc'
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(5): *fpga_interfaces|f2sdram~FF_3770 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 5
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(5): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 5
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3770}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 5
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(6): *fpga_interfaces|f2sdram~FF_3771 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 6
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(6): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 6
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3771}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 6
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(9): *fpga_interfaces|f2sdram~FF_3775 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 9
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(9): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 9
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3775}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 9
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(10): *fpga_interfaces|f2sdram~FF_3776 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 10
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(10): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 10
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3776}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 10
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(13): *fpga_interfaces|f2sdram~FF_3780 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 13
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(13): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 13
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3780}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 13
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(14): *fpga_interfaces|f2sdram~FF_3781 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 14
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(14): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 14
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3781}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 14
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(20): *fpga_interfaces|f2sdram~FF_3792 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(20): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 20
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3792}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 20
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(21): *fpga_interfaces|f2sdram~FF_3793 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 21
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(21): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 21
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3793}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 21
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(23): *fpga_interfaces|f2sdram~FF_3796 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 23
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(23): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 23
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3796}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 23
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(24): *fpga_interfaces|f2sdram~FF_3797 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 24
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(24): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 24
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3797}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 24
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(27): *fpga_interfaces|f2sdram~FF_3800 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 27
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(27): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 27
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3800}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 27
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(30): *fpga_interfaces|f2sdram~FF_3805 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 30
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(30): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 30
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3805}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 30
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(35): *fpga_interfaces|f2sdram~FF_3812 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(35): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 35
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3812}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 35
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(36): *fpga_interfaces|f2sdram~FF_3813 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 36
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(36): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 36
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3813}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 36
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(39): *fpga_interfaces|f2sdram~FF_3817 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(39): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 39
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3817}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 39
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(40): *fpga_interfaces|f2sdram~FF_3818 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 40
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(40): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 40
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3818}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 40
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(43): *fpga_interfaces|f2sdram~FF_3822 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 43
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(43): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 43
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3822}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 43
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(44): *fpga_interfaces|f2sdram~FF_3823 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 44
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(44): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 44
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3823}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 44
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(47): *fpga_interfaces|f2sdram~FF_3832 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 47
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(47): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 47
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3832}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 47
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(50): *fpga_interfaces|f2sdram~FF_3837 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 50
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(50): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 50
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3837}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 50
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(66): *fpga_interfaces|f2sdram~FF_1056 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 66
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(66): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 66
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1056}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 66
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(67): *fpga_interfaces|f2sdram~FF_1057 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(67): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 67
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1057}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 67
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(70): *fpga_interfaces|f2sdram~FF_1120 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 70
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(70): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 70
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1120}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 70
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(71): *fpga_interfaces|f2sdram~FF_1121 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 71
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(71): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 71
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1121}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 71
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(72): *fpga_interfaces|f2sdram~FF_3405 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 72
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(72): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 72
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3405}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 72
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(74): *fpga_interfaces|f2sdram~FF_3409 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 74
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(74): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 74
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3409}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 74
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(75): *fpga_interfaces|f2sdram~FF_3410 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 75
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(75): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 75
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3410}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 75
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(76): *fpga_interfaces|f2sdram~FF_3414 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 76
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(76): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 76
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3414}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 76
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(78): *fpga_interfaces|f2sdram~FF_3418 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 78
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(78): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 78
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3418}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 78
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(79): *fpga_interfaces|f2sdram~FF_3419 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 79
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(79): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 79
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3419}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 79
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(86): *fpga_interfaces|f2sdram~FF_864 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 86
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(86): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 86
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_864}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 86
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(87): *fpga_interfaces|f2sdram~FF_865 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 87
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(87): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 87
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_865}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 87
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(90): *fpga_interfaces|f2sdram~FF_928 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 90
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(90): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 90
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_928}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 90
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(91): *fpga_interfaces|f2sdram~FF_929 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 91
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(91): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 91
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_929}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 91
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(94): *fpga_interfaces|f2sdram~FF_992 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 94
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(94): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 94
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_992}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 94
Warning (332174): Ignored filter at soc_system_ddr3_0_hps_fpga_interfaces.sdc(95): *fpga_interfaces|f2sdram~FF_993 could not be matched with a register File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 95
Warning (332049): Ignored set_false_path at soc_system_ddr3_0_hps_fpga_interfaces.sdc(95): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 95
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_993}] File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sdc Line: 95
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc'
Warning (332174): Ignored filter at alt_vip_common_dc_mixed_widths_fifo.sdc(105): u0|alt_vip_cl_vfb_0|pkt_trans_rd|READ_BLOCK.read_proc_instance|load_msg_queue|*ws_dgrp|dffpipe* could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc Line: 105
Warning (332049): Ignored set_net_delay at alt_vip_common_dc_mixed_widths_fifo.sdc(105): argument -to with value [get_keepers {u0|alt_vip_cl_vfb_0|pkt_trans_rd|READ_BLOCK.read_proc_instance|load_msg_queue|*ws_dgrp|dffpipe*}] contains zero elements File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc Line: 105
    Info (332050): set_net_delay -from [get_pins -compatibility_mode "${fifo_name}rdptr_g[*]*"] -to [get_keepers "${fifo_name}ws_dgrp|dffpipe*"] -max 2 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc Line: 105
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc'
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance|*context_expecting_valid_ptr* could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 178
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance|*csel_expecting_valid_ptr* could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 178
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance|*current_ctxt_id* could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 178
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance|*period_expecting_valid_ptr* could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 178
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(184): *packet_transfer*read_proc_instance|*mm_msg_din* could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 184
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance|*context_expecting_valid_ptr* could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 201
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance|*csel_expecting_valid_ptr* could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 201
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance|*current_ctxt_id* could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 201
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance|*period_expecting_valid_ptr* could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 201
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(207): *packet_transfer*read_proc_instance|*mm_msg_din* could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 207
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance|*context_target_addr* could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 223
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance|*csel_target_addr* could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 223
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance|*current_ctxt_id* could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 223
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance|*period_targer_addr_start* could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 223
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance|*context_target_addr* could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 237
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance|*csel_target_addr* could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 237
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance|*current_ctxt_id* could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 237
Warning (332174): Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance|*period_targer_addr_start* could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc Line: 237
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/alt_vip_cvo_core.sdc'
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(25): *|cvo_core*|mode_banks|u_calculate_mode_dynamic|* could not be matched with a net File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 25
Warning (332049): Ignored set_multicycle_path at alt_vip_cvo_core.sdc(25): Argument <through> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 25
    Info (332050): set_multicycle_path -setup -start -through [get_nets "*|${corename}*|mode_banks|u_calculate_mode_dynamic|*"] 2 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 25
Warning (332049): Ignored set_multicycle_path at alt_vip_cvo_core.sdc(26): Argument <through> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 26
    Info (332050): set_multicycle_path -hold -start -through [get_nets "*|${corename}*|mode_banks|u_calculate_mode_dynamic|*"] 1 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 26
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(29): *|cvo_core*|mode_banks|interlaced_reg could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 29
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(29): *|cvo_core*|mode_banks|vid_interlaced could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 29
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(29): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 29
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|interlaced_reg"]              -to [get_keepers "*|${corename}*|mode_banks|vid_interlaced"]           100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 29
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(29): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 29
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(30): *|cvo_core*|mode_banks|h_total_minus_one_reg[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 30
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(30): *|cvo_core*|mode_banks|vid_h_total_minus_one[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 30
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(30): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 30
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_minus_one_reg[*]"]    -to [get_keepers "*|${corename}*|mode_banks|vid_h_total_minus_one[*]"] 100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 30
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(30): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 30
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(31): *|cvo_core*|mode_banks|v_total_minus_one_reg[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 31
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(31): *|cvo_core*|mode_banks|vid_v_total_minus_one[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 31
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(31): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 31
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|v_total_minus_one_reg[*]"]    -to [get_keepers "*|${corename}*|mode_banks|vid_v_total_minus_one[*]"] 100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 31
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(31): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 31
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(32): *|cvo_core*|mode_banks|h_total_minus_two_reg[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 32
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(32): *|cvo_core*|mode_banks|vid_h_total_minus_two[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 32
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(32): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 32
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_minus_two_reg[*]"]    -to [get_keepers "*|${corename}*|mode_banks|vid_h_total_minus_two[*]"] 100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 32
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(32): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 32
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(33): *|cvo_core*|mode_banks|h_total_reg[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 33
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(33): *|cvo_core*|mode_banks|vid_h_total[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 33
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(33): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 33
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_h_total[*]"]           100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 33
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(33): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 33
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(34): *|cvo_core*|mode_banks|v_total_reg[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 34
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(34): *|cvo_core*|mode_banks|vid_v_total[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 34
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(34): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 34
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|v_total_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_v_total[*]"]           100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 34
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(34): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 34
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(35): *|cvo_core*|mode_banks|h_blank_reg[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 35
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(35): *|cvo_core*|mode_banks|vid_h_blank[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 35
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(35): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 35
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|h_blank_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_h_blank[*]"]           100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 35
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(35): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 35
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(36): *|cvo_core*|mode_banks|h_sync_start_reg[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 36
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(36): *|cvo_core*|mode_banks|vid_h_sync_start[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 36
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(36): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 36
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|h_sync_start_reg[*]"]         -to [get_keepers "*|${corename}*|mode_banks|vid_h_sync_start[*]"]      100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 36
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(36): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 36
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(37): *|cvo_core*|mode_banks|h_sync_end_reg[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 37
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(37): *|cvo_core*|mode_banks|vid_h_sync_end[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 37
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(37): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 37
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|h_sync_end_reg[*]"]           -to [get_keepers "*|${corename}*|mode_banks|vid_h_sync_end[*]"]        100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 37
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(37): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 37
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(38): *|cvo_core*|mode_banks|f2_v_start_reg[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 38
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(38): *|cvo_core*|mode_banks|vid_f2_v_start[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 38
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(38): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 38
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f2_v_start_reg[*]"]           -to [get_keepers "*|${corename}*|mode_banks|vid_f2_v_start[*]"]        100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 38
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(38): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 38
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(39): *|cvo_core*|mode_banks|f1_v_start_reg[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 39
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(39): *|cvo_core*|mode_banks|vid_f1_v_start[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 39
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(39): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 39
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_start_reg[*]"]           -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_start[*]"]        100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 39
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(39): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 39
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(40): *|cvo_core*|mode_banks|f1_v_end_reg[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 40
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(40): *|cvo_core*|mode_banks|vid_f1_v_end[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 40
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(40): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 40
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_end_reg[*]"]             -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_end[*]"]          100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 40
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(40): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 40
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(41): *|cvo_core*|mode_banks|f2_v_sync_start_reg[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 41
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(41): *|cvo_core*|mode_banks|vid_f2_v_sync_start[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 41
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(41): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 41
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f2_v_sync_start_reg[*]"]      -to [get_keepers "*|${corename}*|mode_banks|vid_f2_v_sync_start[*]"]   100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 41
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(41): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 41
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(42): *|cvo_core*|mode_banks|f2_v_sync_end_reg[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 42
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(42): *|cvo_core*|mode_banks|vid_f2_v_sync_end[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 42
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(42): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 42
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f2_v_sync_end_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_f2_v_sync_end[*]"]     100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 42
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(42): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 42
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(43): *|cvo_core*|mode_banks|f1_v_sync_start_reg[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 43
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(43): *|cvo_core*|mode_banks|vid_f1_v_sync_start[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 43
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(43): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 43
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_sync_start_reg[*]"]      -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_sync_start[*]"]   100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 43
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(43): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 43
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(44): *|cvo_core*|mode_banks|f1_v_sync_end_reg[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 44
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(44): *|cvo_core*|mode_banks|vid_f1_v_sync_end[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 44
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(44): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 44
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_sync_end_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_sync_end[*]"]     100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 44
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(44): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 44
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(45): *|cvo_core*|mode_banks|f_rising_edge_reg[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 45
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(45): *|cvo_core*|mode_banks|vid_f_rising_edge[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 45
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(45): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 45
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f_rising_edge_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_f_rising_edge[*]"]     100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 45
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(45): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 45
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(46): *|cvo_core*|mode_banks|f_falling_edge_reg[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 46
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(46): *|cvo_core*|mode_banks|vid_f_falling_edge[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 46
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(46): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 46
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f_falling_edge_reg[*]"]       -to [get_keepers "*|${corename}*|mode_banks|vid_f_falling_edge[*]"]    100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 46
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(46): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 46
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(47): *|cvo_core*|mode_banks|f1_v_end_nxt_reg[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 47
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(47): *|cvo_core*|mode_banks|vid_f1_v_end_nxt[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 47
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(47): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 47
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_end_nxt_reg[*]"]         -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_end_nxt[*]"]      100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 47
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(47): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 47
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(48): *|cvo_core*|mode_banks|f2_anc_v_start_reg[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 48
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(48): *|cvo_core*|mode_banks|vid_f2_anc_v_start[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 48
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(48): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 48
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f2_anc_v_start_reg[*]"]       -to [get_keepers "*|${corename}*|mode_banks|vid_f2_anc_v_start[*]"]    100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 48
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(48): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 48
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(49): *|cvo_core*|mode_banks|f1_anc_v_start_reg[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 49
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(49): *|cvo_core*|mode_banks|vid_f1_anc_v_start[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 49
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(49): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 49
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f1_anc_v_start_reg[*]"]       -to [get_keepers "*|${corename}*|mode_banks|vid_f1_anc_v_start[*]"]    100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 49
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(49): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 49
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(50): *|cvo_core*|mode_banks|h_sync_polarity_reg could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 50
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(50): *|cvo_core*|mode_banks|vid_h_sync_polarity could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 50
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(50): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 50
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|h_sync_polarity_reg"]         -to [get_keepers "*|${corename}*|mode_banks|vid_h_sync_polarity"]      100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 50
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(50): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 50
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(51): *|cvo_core*|mode_banks|v_sync_polarity_reg could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 51
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(51): *|cvo_core*|mode_banks|vid_v_sync_polarity could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 51
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(51): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 51
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|v_sync_polarity_reg"]         -to [get_keepers "*|${corename}*|mode_banks|vid_v_sync_polarity"]      100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 51
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(51): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 51
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(52): *|cvo_core*|mode_banks|h_total_check_reg[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 52
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(52): *|cvo_core*|mode_banks|vid_h_total_check[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 52
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(52): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 52
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_check_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_h_total_check[*]"]     100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 52
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(52): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 52
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(53): *|cvo_core*|mode_banks|ap_start_reg[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 53
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(53): *|cvo_core*|mode_banks|vid_ap_start[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 53
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(53): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 53
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|ap_start_reg[*]"]             -to [get_keepers "*|${corename}*|mode_banks|vid_ap_start[*]"]          100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 53
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(53): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 53
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(54): *|cvo_core*|mode_banks|h_frame_complete_point_reg[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 54
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(54): *|cvo_core*|mode_banks|vid_h_frame_complete_point[*] could not be matched with a keeper File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 54
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(54): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 54
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|h_frame_complete_point_reg[*]"]  -to [get_keepers "*|${corename}*|mode_banks|vid_h_frame_complete_point[*]"] 100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 54
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(54): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 54
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(57): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 57
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|interlaced_reg"]              -to [get_keepers "*|${corename}*|mode_banks|vid_interlaced"]           -100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 57
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(57): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 57
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(58): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 58
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_minus_one_reg[*]"]    -to [get_keepers "*|${corename}*|mode_banks|vid_h_total_minus_one[*]"] -100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 58
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(58): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 58
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(59): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 59
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|v_total_minus_one_reg[*]"]    -to [get_keepers "*|${corename}*|mode_banks|vid_v_total_minus_one[*]"] -100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 59
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(59): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 59
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(60): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 60
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_minus_two_reg[*]"]    -to [get_keepers "*|${corename}*|mode_banks|vid_h_total_minus_two[*]"] -100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 60
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(60): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 60
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(61): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 61
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_h_total[*]"]           -100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 61
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(61): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 61
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(62): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 62
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|v_total_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_v_total[*]"]           -100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 62
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(62): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 62
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(63): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 63
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|h_blank_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_h_blank[*]"]           -100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 63
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(63): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 63
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(64): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 64
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|h_sync_start_reg[*]"]         -to [get_keepers "*|${corename}*|mode_banks|vid_h_sync_start[*]"]      -100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 64
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(64): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 64
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(65): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 65
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|h_sync_end_reg[*]"]           -to [get_keepers "*|${corename}*|mode_banks|vid_h_sync_end[*]"]        -100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 65
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(65): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 65
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(66): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 66
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f2_v_start_reg[*]"]           -to [get_keepers "*|${corename}*|mode_banks|vid_f2_v_start[*]"]        -100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 66
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(66): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 66
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(67): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 67
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_start_reg[*]"]           -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_start[*]"]        -100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 67
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(67): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 67
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(68): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 68
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_end_reg[*]"]             -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_end[*]"]          -100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 68
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(68): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 68
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(69): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 69
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f2_v_sync_start_reg[*]"]      -to [get_keepers "*|${corename}*|mode_banks|vid_f2_v_sync_start[*]"]   -100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 69
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(69): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 69
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(70): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 70
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f2_v_sync_end_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_f2_v_sync_end[*]"]     -100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 70
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(70): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 70
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(71): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 71
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_sync_start_reg[*]"]      -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_sync_start[*]"]   -100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 71
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(71): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 71
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(72): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 72
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_sync_end_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_sync_end[*]"]     -100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 72
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(72): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 72
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(73): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 73
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f_rising_edge_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_f_rising_edge[*]"]     -100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 73
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(73): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 73
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(74): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 74
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f_falling_edge_reg[*]"]       -to [get_keepers "*|${corename}*|mode_banks|vid_f_falling_edge[*]"]    -100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 74
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(74): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 74
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(75): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 75
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_end_nxt_reg[*]"]         -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_end_nxt[*]"]      -100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 75
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(75): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 75
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(76): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 76
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f2_anc_v_start_reg[*]"]       -to [get_keepers "*|${corename}*|mode_banks|vid_f2_anc_v_start[*]"]    -100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 76
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(76): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 76
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(77): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 77
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f1_anc_v_start_reg[*]"]       -to [get_keepers "*|${corename}*|mode_banks|vid_f1_anc_v_start[*]"]    -100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 77
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(77): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 77
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(78): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 78
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|h_sync_polarity_reg"]         -to [get_keepers "*|${corename}*|mode_banks|vid_h_sync_polarity"]      -100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 78
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(78): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 78
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(79): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 79
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|v_sync_polarity_reg"]         -to [get_keepers "*|${corename}*|mode_banks|vid_v_sync_polarity"]      -100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 79
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(79): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 79
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(80): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 80
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_check_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_h_total_check[*]"]     -100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 80
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(80): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 80
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(81): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 81
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|ap_start_reg[*]"]             -to [get_keepers "*|${corename}*|mode_banks|vid_ap_start[*]"]          -100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 81
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(81): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 81
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(82): Argument <from> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 82
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|h_frame_complete_point_reg[*]"] -to [get_keepers "*|${corename}*|mode_banks|vid_h_frame_complete_point[*]"] -100 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 82
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(82): Argument <to> is an empty collection File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 82
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(86): argument -from with value [get_keepers {*|cvo_core*|mode_banks|interlaced_reg}] contains zero elements File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 86
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|interlaced_reg"]              -to [get_keepers "*|${corename}*|mode_banks|vid_interlaced"]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 86
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(87): argument -from with value [get_keepers {*|cvo_core*|mode_banks|h_total_minus_one_reg[*]}] contains zero elements File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 87
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_minus_one_reg[*]"]    -to [get_keepers "*|${corename}*|mode_banks|vid_h_total_minus_one[*]"] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 87
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(88): argument -from with value [get_keepers {*|cvo_core*|mode_banks|v_total_minus_one_reg[*]}] contains zero elements File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 88
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|v_total_minus_one_reg[*]"]    -to [get_keepers "*|${corename}*|mode_banks|vid_v_total_minus_one[*]"] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 88
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(89): argument -from with value [get_keepers {*|cvo_core*|mode_banks|h_total_minus_two_reg[*]}] contains zero elements File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 89
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_minus_two_reg[*]"]    -to [get_keepers "*|${corename}*|mode_banks|vid_h_total_minus_two[*]"] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 89
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(90): argument -from with value [get_keepers {*|cvo_core*|mode_banks|h_total_reg[*]}] contains zero elements File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 90
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_h_total[*]"]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 90
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(91): argument -from with value [get_keepers {*|cvo_core*|mode_banks|v_total_reg[*]}] contains zero elements File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 91
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|v_total_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_v_total[*]"]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 91
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(92): argument -from with value [get_keepers {*|cvo_core*|mode_banks|h_blank_reg[*]}] contains zero elements File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 92
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|h_blank_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_h_blank[*]"]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 92
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(93): argument -from with value [get_keepers {*|cvo_core*|mode_banks|h_sync_start_reg[*]}] contains zero elements File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 93
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|h_sync_start_reg[*]"]         -to [get_keepers "*|${corename}*|mode_banks|vid_h_sync_start[*]"]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 93
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(94): argument -from with value [get_keepers {*|cvo_core*|mode_banks|h_sync_end_reg[*]}] contains zero elements File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 94
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|h_sync_end_reg[*]"]           -to [get_keepers "*|${corename}*|mode_banks|vid_h_sync_end[*]"]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 94
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(95): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f2_v_start_reg[*]}] contains zero elements File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 95
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f2_v_start_reg[*]"]           -to [get_keepers "*|${corename}*|mode_banks|vid_f2_v_start[*]"]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 95
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(96): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f1_v_start_reg[*]}] contains zero elements File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 96
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_start_reg[*]"]           -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_start[*]"]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 96
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(97): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f1_v_end_reg[*]}] contains zero elements File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 97
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_end_reg[*]"]             -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_end[*]"]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 97
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(98): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f2_v_sync_start_reg[*]}] contains zero elements File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 98
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f2_v_sync_start_reg[*]"]      -to [get_keepers "*|${corename}*|mode_banks|vid_f2_v_sync_start[*]"]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 98
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(99): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f2_v_sync_end_reg[*]}] contains zero elements File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 99
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f2_v_sync_end_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_f2_v_sync_end[*]"]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 99
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(100): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f1_v_sync_start_reg[*]}] contains zero elements File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 100
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_sync_start_reg[*]"]      -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_sync_start[*]"]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 100
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(101): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f1_v_sync_end_reg[*]}] contains zero elements File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 101
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_sync_end_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_sync_end[*]"]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 101
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(102): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f_rising_edge_reg[*]}] contains zero elements File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 102
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f_rising_edge_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_f_rising_edge[*]"]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 102
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(103): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f_falling_edge_reg[*]}] contains zero elements File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 103
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f_falling_edge_reg[*]"]       -to [get_keepers "*|${corename}*|mode_banks|vid_f_falling_edge[*]"]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 103
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(104): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f1_v_end_nxt_reg[*]}] contains zero elements File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 104
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_end_nxt_reg[*]"]         -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_end_nxt[*]"]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 104
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(105): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f2_anc_v_start_reg[*]}] contains zero elements File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 105
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f2_anc_v_start_reg[*]"]       -to [get_keepers "*|${corename}*|mode_banks|vid_f2_anc_v_start[*]"]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 105
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(106): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f1_anc_v_start_reg[*]}] contains zero elements File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 106
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f1_anc_v_start_reg[*]"]       -to [get_keepers "*|${corename}*|mode_banks|vid_f1_anc_v_start[*]"]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 106
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(107): argument -from with value [get_keepers {*|cvo_core*|mode_banks|h_sync_polarity_reg}] contains zero elements File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 107
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|h_sync_polarity_reg"]         -to [get_keepers "*|${corename}*|mode_banks|vid_h_sync_polarity"]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 107
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(108): argument -from with value [get_keepers {*|cvo_core*|mode_banks|v_sync_polarity_reg}] contains zero elements File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 108
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|v_sync_polarity_reg"]         -to [get_keepers "*|${corename}*|mode_banks|vid_v_sync_polarity"]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 108
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(109): argument -from with value [get_keepers {*|cvo_core*|mode_banks|h_total_check_reg[*]}] contains zero elements File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 109
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_check_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_h_total_check[*]"]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 109
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(110): argument -from with value [get_keepers {*|cvo_core*|mode_banks|ap_start_reg[*]}] contains zero elements File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 110
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|ap_start_reg[*]"]             -to [get_keepers "*|${corename}*|mode_banks|vid_ap_start[*]"]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 110
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(111): argument -from with value [get_keepers {*|cvo_core*|mode_banks|h_frame_complete_point_reg[*]}] contains zero elements File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 111
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|h_frame_complete_point_reg[*]"] -to [get_keepers "*|${corename}*|mode_banks|vid_h_frame_complete_point[*]"] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 111
Info (332104): Reading SDC File: 'DDR3_VIP.SDC'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 26 -duty_cycle 50.00 -name {u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 13 -duty_cycle 50.00 -name {u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 20 -duty_cycle 50.00 -name {u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|SDAO is being clocked by I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: u0|ddr3_0|hps|fpga_interfaces|f2sdram|cmd_port_clk_0  to: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_4498
    Info (332098): From: u0|ddr3_0|hps|fpga_interfaces|f2sdram|rd_clk_0  to: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: u0|ddr3_0|hps|fpga_interfaces|f2sdram|rd_clk_1  to: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1875
    Info (332098): From: u0|ddr3_0|hps|fpga_interfaces|f2sdram|wr_clk_0  to: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: u0|ddr3_0|hps|fpga_interfaces|f2sdram|wr_clk_1  to: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): Cell: u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 24 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   40.000 altera_reserved_tck
    Info (332111):   20.000 FPGA_CLK1_50
    Info (332111):   20.000 FPGA_CLK2_50
    Info (332111):   20.000 FPGA_CLK3_50
    Info (332111):    2.500 HPS_DDR3_CK_N
    Info (332111):    2.500 HPS_DDR3_CK_P
    Info (332111):    2.500 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_OUT
    Info (332111):    2.500 soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 u0|ddr3_0|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):    0.769 u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   10.000 u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   15.384 u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 128 registers into blocks of type Block RAM
    Extra Info (176218): Packed 101 registers into blocks of type DSP block
    Extra Info (176220): Created 28 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:02:34
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:54
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:20
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X33_Y58 to location X44_Y69
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:31
Info (11888): Total time spent on timing analysis during the Fitter is 36.51 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:23
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 22 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin ARDUINO_IO[0] has a permanently disabled output enable File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 15
    Info (169065): Pin ARDUINO_IO[1] has a permanently disabled output enable File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 15
    Info (169065): Pin ARDUINO_IO[2] has a permanently disabled output enable File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 15
    Info (169065): Pin ARDUINO_IO[3] has a permanently disabled output enable File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 15
    Info (169065): Pin ARDUINO_IO[4] has a permanently disabled output enable File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 15
    Info (169065): Pin ARDUINO_IO[5] has a permanently disabled output enable File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 15
    Info (169065): Pin ARDUINO_IO[6] has a permanently disabled output enable File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 15
    Info (169065): Pin ARDUINO_IO[7] has a permanently disabled output enable File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 15
    Info (169065): Pin ARDUINO_IO[8] has a permanently disabled output enable File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 15
    Info (169065): Pin ARDUINO_IO[9] has a permanently disabled output enable File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 15
    Info (169065): Pin ARDUINO_IO[10] has a permanently disabled output enable File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 15
    Info (169065): Pin ARDUINO_IO[11] has a permanently disabled output enable File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 15
    Info (169065): Pin ARDUINO_IO[12] has a permanently disabled output enable File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 15
    Info (169065): Pin ARDUINO_IO[13] has a permanently disabled output enable File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 15
    Info (169065): Pin ARDUINO_IO[14] has a permanently disabled output enable File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 15
    Info (169065): Pin ARDUINO_IO[15] has a permanently disabled output enable File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 15
    Info (169065): Pin ARDUINO_RESET_N has a permanently disabled output enable File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 16
    Info (169065): Pin HDMI_I2S has a permanently disabled output enable File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 26
    Info (169065): Pin HDMI_LRCLK has a permanently disabled output enable File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 27
    Info (169065): Pin HDMI_MCLK has a permanently disabled output enable File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 28
    Info (169065): Pin HDMI_SCLK has a permanently disabled output enable File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 29
    Info (169065): Pin HDMI_I2C_SCL has a permanently enabled output enable File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 24
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 47
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 48
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 48
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 48
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v Line: 48
Info (144001): Generated suppressed messages file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 291 warnings
    Info: Peak virtual memory: 7122 megabytes
    Info: Processing ended: Thu Aug 01 16:05:40 2019
    Info: Elapsed time: 00:08:15
    Info: Total CPU time (on all processors): 00:11:23


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.fit.smsg.


