Analysis & Synthesis report for Components
Fri Jan  1 18:17:32 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Fri Jan  1 18:17:32 2021           ;
; Quartus Prime Version       ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name               ; Components                                  ;
; Top-level Entity Name       ; Components                                  ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; Components         ; Components         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+
; Altera ; altera_pll   ; 19.1    ; N/A          ; N/A          ; |Components|Clock:inst6 ; Clock.v         ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Fri Jan  1 18:17:24 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Components -c Components
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ROM.v
    Info (12023): Found entity 1: ROM File: /home/tsapiv/POC/PureFPGA/Verilog_Components/ROM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file RAM_1.v
    Info (12023): Found entity 1: RAM_1 File: /home/tsapiv/POC/PureFPGA/Verilog_Components/RAM_1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file Instruction_Processor.v
    Info (12023): Found entity 1: InstructionProcessor File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file RAM.v
    Info (12023): Found entity 1: RAM File: /home/tsapiv/POC/PureFPGA/Verilog_Components/RAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file SM.v
    Info (12023): Found entity 1: SM File: /home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core.v
    Info (12023): Found entity 1: core File: /home/tsapiv/POC/PureFPGA/Verilog_Components/core.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file Buffer.v
    Info (12023): Found entity 1: Buffer File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Buffer.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file Components.bdf
    Info (12023): Found entity 1: Components
Info (12021): Found 1 design units, including 1 entities, in source file ALU.v
    Info (12023): Found entity 1: alu File: /home/tsapiv/POC/PureFPGA/Verilog_Components/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file MemoryManager.v
    Info (12023): Found entity 1: memory_manager File: /home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file BufferManager.v
    Info (12023): Found entity 1: buffer_manager File: /home/tsapiv/POC/PureFPGA/Verilog_Components/BufferManager.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file SVGA.v
    Info (12023): Found entity 1: vga File: /home/tsapiv/POC/PureFPGA/Verilog_Components/SVGA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Clock.v
    Info (12023): Found entity 1: Clock File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Clock.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file Clock/Clock_0002.v
    Info (12023): Found entity 1: Clock_0002 File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Clock/Clock_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file Decoder64.v
    Info (12023): Found entity 1: decoder64 File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Decoder64.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Decoder8.v
    Info (12023): Found entity 1: decoder8 File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Decoder8.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at Instruction_Processor.v(43): created implicit net for "cin" File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 43
Info (12127): Elaborating entity "Components" for the top level hierarchy
Info (12128): Elaborating entity "vga" for hierarchy "vga:inst5"
Warning (10230): Verilog HDL assignment warning at SVGA.v(64): truncated value with size 32 to match size of target (10) File: /home/tsapiv/POC/PureFPGA/Verilog_Components/SVGA.v Line: 64
Warning (10230): Verilog HDL assignment warning at SVGA.v(68): truncated value with size 32 to match size of target (10) File: /home/tsapiv/POC/PureFPGA/Verilog_Components/SVGA.v Line: 68
Info (12128): Elaborating entity "Clock" for hierarchy "Clock:inst6"
Info (12128): Elaborating entity "Clock_0002" for hierarchy "Clock:inst6|Clock_0002:clock_inst" File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Clock.v Line: 21
Info (12128): Elaborating entity "altera_pll" for hierarchy "Clock:inst6|Clock_0002:clock_inst|altera_pll:altera_pll_i" File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Clock/Clock_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Clock:inst6|Clock_0002:clock_inst|altera_pll:altera_pll_i" File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Clock/Clock_0002.v Line: 88
Info (12133): Instantiated megafunction "Clock:inst6|Clock_0002:clock_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Clock/Clock_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "100.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "5.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "40.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "buffer_manager" for hierarchy "buffer_manager:inst1"
Warning (10230): Verilog HDL assignment warning at BufferManager.v(21): truncated value with size 32 to match size of target (19) File: /home/tsapiv/POC/PureFPGA/Verilog_Components/BufferManager.v Line: 21
Warning (10230): Verilog HDL assignment warning at BufferManager.v(24): truncated value with size 32 to match size of target (6) File: /home/tsapiv/POC/PureFPGA/Verilog_Components/BufferManager.v Line: 24
Warning (10230): Verilog HDL assignment warning at BufferManager.v(25): truncated value with size 32 to match size of target (5) File: /home/tsapiv/POC/PureFPGA/Verilog_Components/BufferManager.v Line: 25
Warning (10230): Verilog HDL assignment warning at BufferManager.v(26): truncated value with size 32 to match size of target (5) File: /home/tsapiv/POC/PureFPGA/Verilog_Components/BufferManager.v Line: 26
Info (12128): Elaborating entity "SM" for hierarchy "SM:inst3"
Info (12128): Elaborating entity "core" for hierarchy "SM:inst3|core:core0" File: /home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v Line: 102
Info (12128): Elaborating entity "RAM" for hierarchy "SM:inst3|core:core0|RAM:raam" File: /home/tsapiv/POC/PureFPGA/Verilog_Components/core.v Line: 72
Info (12128): Elaborating entity "altsyncram" for hierarchy "SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component" File: /home/tsapiv/POC/PureFPGA/Verilog_Components/RAM.v Line: 98
Info (12130): Elaborated megafunction instantiation "SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component" File: /home/tsapiv/POC/PureFPGA/Verilog_Components/RAM.v Line: 98
Info (12133): Instantiated megafunction "SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component" with the following parameter: File: /home/tsapiv/POC/PureFPGA/Verilog_Components/RAM.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0im2.tdf
    Info (12023): Found entity 1: altsyncram_0im2 File: /home/tsapiv/POC/PureFPGA/Verilog_Components/db/altsyncram_0im2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_0im2" for hierarchy "SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated" File: /opt/intel_fpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: /home/tsapiv/POC/PureFPGA/Verilog_Components/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_dla:decode2" File: /home/tsapiv/POC/PureFPGA/Verilog_Components/db/altsyncram_0im2.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: /home/tsapiv/POC/PureFPGA/Verilog_Components/db/decode_61a.tdf Line: 23
Info (12128): Elaborating entity "decode_61a" for hierarchy "SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|decode_61a:rden_decode_a" File: /home/tsapiv/POC/PureFPGA/Verilog_Components/db/altsyncram_0im2.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: /home/tsapiv/POC/PureFPGA/Verilog_Components/db/mux_chb.tdf Line: 23
Info (12128): Elaborating entity "mux_chb" for hierarchy "SM:inst3|core:core0|RAM:raam|altsyncram:altsyncram_component|altsyncram_0im2:auto_generated|mux_chb:mux4" File: /home/tsapiv/POC/PureFPGA/Verilog_Components/db/altsyncram_0im2.tdf Line: 55
Info (12128): Elaborating entity "Buffer" for hierarchy "SM:inst3|core:core0|Buffer:buffer1" File: /home/tsapiv/POC/PureFPGA/Verilog_Components/core.v Line: 85
Info (12128): Elaborating entity "altsyncram" for hierarchy "SM:inst3|core:core0|Buffer:buffer1|altsyncram:altsyncram_component" File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Buffer.v Line: 100
Info (12130): Elaborated megafunction instantiation "SM:inst3|core:core0|Buffer:buffer1|altsyncram:altsyncram_component" File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Buffer.v Line: 100
Info (12133): Instantiated megafunction "SM:inst3|core:core0|Buffer:buffer1|altsyncram:altsyncram_component" with the following parameter: File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Buffer.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m4j2.tdf
    Info (12023): Found entity 1: altsyncram_m4j2 File: /home/tsapiv/POC/PureFPGA/Verilog_Components/db/altsyncram_m4j2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_m4j2" for hierarchy "SM:inst3|core:core0|Buffer:buffer1|altsyncram:altsyncram_component|altsyncram_m4j2:auto_generated" File: /opt/intel_fpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "alu" for hierarchy "SM:inst3|core:core0|alu:allu" File: /home/tsapiv/POC/PureFPGA/Verilog_Components/core.v Line: 112
Info (12128): Elaborating entity "memory_manager" for hierarchy "memory_manager:inst"
Info (12128): Elaborating entity "decoder64" for hierarchy "memory_manager:inst|decoder64:d1" File: /home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v Line: 40
Info (12128): Elaborating entity "decoder8" for hierarchy "memory_manager:inst|decoder8:d2" File: /home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v Line: 41
Info (12128): Elaborating entity "InstructionProcessor" for hierarchy "InstructionProcessor:inst8"
Warning (10036): Verilog HDL or VHDL warning at Instruction_Processor.v(31): object "cinReg" assigned a value but never read File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 31
Info (10264): Verilog HDL Case Statement information at Instruction_Processor.v(63): all case item expressions in this case statement are onehot File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 63
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(203): case item expression never matches the case expression File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 203
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(204): case item expression never matches the case expression File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 204
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(205): case item expression never matches the case expression File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 205
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(206): case item expression never matches the case expression File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 206
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(207): case item expression never matches the case expression File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 207
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(208): case item expression never matches the case expression File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 208
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(209): case item expression never matches the case expression File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 209
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(210): case item expression never matches the case expression File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 210
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(211): case item expression never matches the case expression File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 211
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(212): case item expression never matches the case expression File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 212
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(213): case item expression never matches the case expression File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 213
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(214): case item expression never matches the case expression File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 214
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(215): case item expression never matches the case expression File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 215
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(216): case item expression never matches the case expression File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 216
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(217): case item expression never matches the case expression File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 217
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(218): case item expression never matches the case expression File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 218
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(219): case item expression never matches the case expression File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 219
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(220): case item expression never matches the case expression File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 220
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(221): case item expression never matches the case expression File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 221
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(222): case item expression never matches the case expression File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 222
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(223): case item expression never matches the case expression File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 223
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(224): case item expression never matches the case expression File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 224
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(225): case item expression never matches the case expression File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 225
Warning (10199): Verilog HDL Case Statement warning at Instruction_Processor.v(226): case item expression never matches the case expression File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 226
Error (10110): Verilog HDL error at Instruction_Processor.v(31): variable "saveRes" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments File: /home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v Line: 31
Error (12152): Can't elaborate user hierarchy "InstructionProcessor:inst8"
Info (144001): Generated suppressed messages file /home/tsapiv/POC/PureFPGA/Verilog_Components/output_files/Components.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 33 warnings
    Error: Peak virtual memory: 1122 megabytes
    Error: Processing ended: Fri Jan  1 18:17:32 2021
    Error: Elapsed time: 00:00:08
    Error: Total CPU time (on all processors): 00:00:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/tsapiv/POC/PureFPGA/Verilog_Components/output_files/Components.map.smsg.


