Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Jun 10 13:07:19 2023
| Host         : DESKTOP-K0IDMNB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RV32I_SoC_control_sets_placed.rpt
| Design       : RV32I_SoC
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    45 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      8 |            1 |
|     14 |            6 |
|    16+ |           36 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             138 |           20 |
| No           | No                    | Yes                    |              92 |           19 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |            2000 |          573 |
| Yes          | No                    | Yes                    |              24 |            2 |
| Yes          | Yes                   | No                     |              84 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+------------------------------------+--------------------------------+------------------+----------------+
|           Clock Signal          |            Enable Signal           |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+---------------------------------+------------------------------------+--------------------------------+------------------+----------------+
|  clk_100mhz_IBUF                |                                    |                                |                1 |              2 |
|  iCPU/regfile_inst/x31_reg[0]_0 |                                    | iCPU/regfile_inst/x31_reg[0]_1 |                1 |              4 |
|  iCPU/branch_reg_i_2_n_2        |                                    |                                |                1 |              8 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/E[0]             | rst                            |                1 |             14 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/HEX0_reg[6][0]   | rst                            |                3 |             14 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/HEX3_reg[6][0]   | rst                            |                2 |             14 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/HEX2_reg[6][0]   | rst                            |                2 |             14 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/HEX4_reg[6][0]   | rst                            |                1 |             14 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/HEX1_reg[6]_4[0] | rst                            |                1 |             14 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/LEDS_reg[7][0]   |                                |                3 |             16 |
|  iPLL/inst/clk0                 | p_0_in                             | rst                            |                2 |             24 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/x18              |                                |               15 |             64 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/x21              |                                |               20 |             64 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/x20              |                                |               19 |             64 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/x22              |                                |               19 |             64 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/x23              |                                |               17 |             64 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/x24              |                                |               16 |             64 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/x25              |                                |               20 |             64 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/x26              |                                |               17 |             64 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/x27              |                                |               23 |             64 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/x28              |                                |               22 |             64 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/x2[31]_i_1_n_2   |                                |               18 |             64 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/x19              |                                |               24 |             64 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/x30              |                                |               17 |             64 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/x31              |                                |               18 |             64 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/x4               |                                |               15 |             64 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/x3[31]_i_1_n_2   |                                |               18 |             64 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/x5               |                                |               21 |             64 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/x6               |                                |               17 |             64 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/x8[31]_i_1_n_2   |                                |               20 |             64 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/x7               |                                |               26 |             64 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/x9               |                                |               17 |             64 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/x12              |                                |               16 |             64 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/x10              |                                |               15 |             64 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/x1               |                                |               15 |             64 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/x11              |                                |               16 |             64 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/x13              |                                |               20 |             64 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/x14              |                                |               17 |             64 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/x29              |                                |               22 |             64 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/x15              |                                |               18 |             64 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/x17              |                                |               19 |             64 |
|  iPLL/inst/clk0                 | iCPU/regfile_inst/x16              |                                |               13 |             64 |
|  n_1_1779_BUFG                  |                                    |                                |                9 |             64 |
|  n_0_1760_BUFG                  |                                    |                                |                9 |             64 |
|  iPLL/inst/clk0                 |                                    | rst                            |               19 |             92 |
+---------------------------------+------------------------------------+--------------------------------+------------------+----------------+


