# Benchmark "mux" written by ABC on Sat Oct 19 01:02:11 2024
.model mux
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins_valid[0] ins_valid[1] index index_valid outs_ready
.outputs ins_ready[0] ins_ready[1] index_ready outs[0] outs[1] outs[2] \
 outs[3] outs_valid

.latch        n48 tehb_inst.dataReg[0]  0
.latch        n53 tehb_inst.dataReg[1]  0
.latch        n58 tehb_inst.dataReg[2]  0
.latch        n63 tehb_inst.dataReg[3]  0
.latch        n68 tehb_inst.control.fullReg  0

.names ins_valid[0] index new_n39
10 1
.names index_valid new_n39 new_n40
11 1
.names tehb_inst.control.fullReg new_n40 new_n41
01 1
.names ins_valid[0] new_n41 new_n42
10 1
.names rst new_n42 ins_ready[0]
00 1
.names ins_valid[1] index new_n44
11 1
.names index_valid new_n44 new_n45
11 1
.names tehb_inst.control.fullReg new_n45 new_n46
01 1
.names ins_valid[1] new_n46 new_n47
10 1
.names rst new_n47 ins_ready[1]
00 1
.names new_n40 new_n45 new_n49
00 1
.names rst new_n49 new_n50
00 1
.names tehb_inst.control.fullReg new_n50 new_n51
01 1
.names index_valid new_n51 index_ready
10 0
.names tehb_inst.dataReg[0] tehb_inst.control.fullReg new_n53_1
11 1
.names ins[0] new_n45 new_n54
10 1
.names ins[4] new_n45 new_n55
11 1
.names new_n54 new_n55 new_n56
00 1
.names rst new_n56 new_n57
00 1
.names tehb_inst.control.fullReg new_n57 new_n58_1
01 1
.names new_n53_1 new_n58_1 outs[0]
00 0
.names tehb_inst.dataReg[1] tehb_inst.control.fullReg new_n60
11 1
.names ins[1] new_n45 new_n61
10 1
.names ins[5] new_n45 new_n62
11 1
.names new_n61 new_n62 new_n63_1
00 1
.names rst new_n63_1 new_n64
00 1
.names tehb_inst.control.fullReg new_n64 new_n65
01 1
.names new_n60 new_n65 outs[1]
00 0
.names tehb_inst.dataReg[2] tehb_inst.control.fullReg new_n67
11 1
.names ins[2] new_n45 new_n68_1
10 1
.names ins[6] new_n45 new_n69
11 1
.names new_n68_1 new_n69 new_n70
00 1
.names rst new_n70 new_n71
00 1
.names tehb_inst.control.fullReg new_n71 new_n72
01 1
.names new_n67 new_n72 outs[2]
00 0
.names tehb_inst.dataReg[3] tehb_inst.control.fullReg new_n74
11 1
.names ins[3] new_n45 new_n75
10 1
.names ins[7] new_n45 new_n76
11 1
.names new_n75 new_n76 new_n77
00 1
.names rst new_n77 new_n78
00 1
.names tehb_inst.control.fullReg new_n78 new_n79
01 1
.names new_n74 new_n79 outs[3]
00 0
.names tehb_inst.control.fullReg new_n50 outs_valid
00 0
.names outs_ready new_n51 new_n82
01 1
.names tehb_inst.dataReg[0] new_n82 new_n83
10 1
.names new_n57 new_n82 new_n84
11 1
.names new_n83 new_n84 new_n85
00 1
.names rst new_n85 n48
00 1
.names tehb_inst.dataReg[1] new_n82 new_n87
10 1
.names new_n64 new_n82 new_n88
11 1
.names new_n87 new_n88 new_n89
00 1
.names rst new_n89 n53
00 1
.names tehb_inst.dataReg[2] new_n82 new_n91
10 1
.names new_n71 new_n82 new_n92
11 1
.names new_n91 new_n92 new_n93
00 1
.names rst new_n93 n58
00 1
.names tehb_inst.dataReg[3] new_n82 new_n95
10 1
.names new_n78 new_n82 new_n96
11 1
.names new_n95 new_n96 new_n97
00 1
.names rst new_n97 n63
00 1
.names rst outs_ready new_n99
00 1
.names outs_valid new_n99 n68
11 1
.end
