/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 192 240 360 256)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "SW[15..0]" (rect 5 0 55 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 144 240 216 264))
)
(pin
	(output)
	(rect 608 248 784 264)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "LEDR[0]" (rect 90 0 128 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 784 264 848 288))
)
(pin
	(output)
	(rect 608 232 784 248)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "LEDG[3..0]" (rect 90 0 139 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 784 248 848 272))
)
(symbol
	(rect 384 208 608 288)
	(text "PEnc4_2" (rect 5 0 48 12)(font "Arial" ))
	(text "inst" (rect 8 64 25 76)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "decodeln[15..0]" (rect 0 0 75 12)(font "Arial" ))
		(text "decodeln[15..0]" (rect 21 27 96 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 224 32)
		(output)
		(text "encodedOut[3..0]" (rect 0 0 84 12)(font "Arial" ))
		(text "encodedOut[3..0]" (rect 132 27 216 39)(font "Arial" ))
		(line (pt 224 32)(pt 208 32)(line_width 3))
	)
	(port
		(pt 224 48)
		(output)
		(text "validOut" (rect 0 0 41 12)(font "Arial" ))
		(text "validOut" (rect 169 43 210 55)(font "Arial" ))
		(line (pt 224 48)(pt 208 48))
	)
	(drawing
		(rectangle (rect 16 16 208 64))
	)
)
(connector
	(pt 384 240)
	(pt 376 240)
	(bus)
)
(connector
	(pt 376 240)
	(pt 376 248)
	(bus)
)
(connector
	(pt 376 248)
	(pt 360 248)
	(bus)
)
