vhdtdtfi -lib work {E:/Study Material/MyGitHub/riscv-processor-dsd-project/RISCV_SingleCycle/PC.v} -lang verilog -prj RISCV_SingleCycle -o PC.spl -module PC -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 PC.spl {E:/Study Material/MyGitHub/riscv-processor-dsd-project/RISCV_SingleCycle/PC.sym} 
vhdtdtfi -lang verilog -prj RISCV_SingleCycle -o "E:/Study Material/MyGitHub/riscv-processor-dsd-project/RISCV_SingleCycle/PC.tfi" -lib work "E:/Study Material/MyGitHub/riscv-processor-dsd-project/RISCV_SingleCycle//PC.v" -module PC -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
