
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 125275                       # Simulator instruction rate (inst/s)
host_mem_usage                              134383584                       # Number of bytes of host memory used
host_op_rate                                   145556                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 47252.10                       # Real time elapsed on the host
host_tick_rate                               43019317                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5919487338                       # Number of instructions simulated
sim_ops                                    6877804848                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.032753                       # Number of seconds simulated
sim_ticks                                2032753086429                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   294                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     15465166                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      30930038                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     43.985744                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       328016935                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    745734651                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       608769                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    672983183                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     19719763                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     19723288                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3525                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       843425209                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        62933405                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           48                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        1506365994                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1406207790                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       608051                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          835398486                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     273567242                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     43331370                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     18040117                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   3919487337                       # Number of instructions committed
system.switch_cpus.commit.committedOps     4560368448                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   4872041202                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.936028                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.123969                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3679169165     75.52%     75.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    316453660      6.50%     82.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    258559132      5.31%     87.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     64686240      1.33%     88.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    165742055      3.40%     92.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     40411405      0.83%     92.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     34991498      0.72%     93.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     38460805      0.79%     94.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    273567242      5.62%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   4872041202                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     62747857                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        4063080121                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             886078112                       # Number of loads committed
system.switch_cpus.commit.membars            48145150                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2825205300     61.95%     61.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    178133549      3.91%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    886078112     19.43%     85.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    670951487     14.71%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   4560368448                       # Class of committed instruction
system.switch_cpus.commit.refs             1557029599                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts          74032149                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          3919487337                       # Number of Instructions Simulated
system.switch_cpus.committedOps            4560368448                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.243711                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.243711                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    3879874552                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           722                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    326946546                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     4588037611                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        275273962                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         554975999                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         650697                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          1123                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     163931082                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           843425209                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         540188738                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            4333385089                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         16501                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3954323611                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         1302830                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.173021                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    540669755                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    410670103                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.811192                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   4874706299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.943501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.251303                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3942151860     80.87%     80.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        128380849      2.63%     83.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         82218019      1.69%     85.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        133681072      2.74%     87.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        101015595      2.07%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         54402805      1.12%     91.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6        104572171      2.15%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         24350245      0.50%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        303933683      6.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4874706299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1342                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       909659                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        836524634                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.944389                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1594476369                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          671819743                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles      1112112817                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     889208221                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     43482709                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        14829                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    673159271                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   4578408599                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     922656626                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       675169                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    4603620805                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        6761419                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     831100694                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         650697                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     838943483                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          433                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads    169737260                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          126                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        63990                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     34661925                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3130093                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2207761                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        63990                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         5025                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       904634                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        4411654041                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            4567986074                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.574658                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2535194217                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.937079                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             4568218342                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       5629421789                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      3268327756                       # number of integer regfile writes
system.switch_cpus.ipc                       0.804046                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.804046                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2831244804     61.49%     61.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    178173064      3.87%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    922823745     20.04%     85.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    672054358     14.60%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     4604295974                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            72063531                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015651                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         8817171     12.24%     12.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        9628740     13.36%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     25.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       20271176     28.13%     53.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      33346444     46.27%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     4567517389                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  13942646621                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   4493942286                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   4522375968                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         4534925889                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        4604295974                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     43482710                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     18040045                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        11073                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       151340                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     17040941                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4874706299                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.944528                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.746871                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3312397344     67.95%     67.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    496502844     10.19%     78.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    295884191      6.07%     84.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    215840990      4.43%     88.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    186639588      3.83%     92.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    198741530      4.08%     96.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     85301234      1.75%     98.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     50760252      1.04%     99.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     32638326      0.67%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4874706299                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.944528                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      108842116                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    212726230                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     74043788                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     74136325                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     50952550                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     44175987                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    889208221                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    673159271                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      4848534835                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      173324304                       # number of misc regfile writes
system.switch_cpus.numCycles               4874707641                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles      2040124417                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    4776843015                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      171193970                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        344990280                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      280363282                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents       8199059                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    7351592032                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     4582908224                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   4801744060                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         644322067                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       63351621                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         650697                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     606733356                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         24900937                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   5611893065                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1237885472                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     53264248                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         973822187                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     43483294                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups     49392980                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           9176878703                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          9159483441                       # The number of ROB writes
system.switch_cpus.timesIdled                      12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         49363311                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        24680477                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          295                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          295                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     15465167                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     15464871                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     30930335                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       15465166                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           15464578                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3560201                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11904671                       # Transaction distribution
system.membus.trans_dist::ReadExReq               588                       # Transaction distribution
system.membus.trans_dist::ReadExResp              588                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      15464578                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     23853897                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     22541307                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     46395204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               46395204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port   1247211904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port   1188035072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   2435246976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2435246976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15465166                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15465166    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15465166                       # Request fanout histogram
system.membus.reqLayer0.occupancy         37300522494                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.8                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         35883028258                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy       145987651362                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          15464579                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7120402                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           39                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        27370132                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              588                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             588                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            39                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15464541                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     46395385                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              46395502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2435242112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2435252096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        19025406                       # Total snoops (count)
system.tol2bus.snoopTraffic                 455705728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         34490574                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.448405                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.497348                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               19025113     55.16%     55.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1               15465166     44.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    295      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           34490574                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        18836430015                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32244791880                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             81315                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data   1017777280                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total        1017779456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    229432448                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      229432448                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      7951385                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            7951402                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1792441                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1792441                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         1070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    500689084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            500690154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         1070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            1070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     112867839                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           112867839                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     112867839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         1070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    500689084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           613557993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   3584882.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples  15902770.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000220730070                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       205536                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       205536                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           25536210                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           3386834                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    7951402                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1792441                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 15902804                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 3584882                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           677836                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           820136                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           686538                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3          1063980                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          1205176                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5          1749192                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6          1750652                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7          1204140                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           743430                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9          1128554                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10         1279120                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          846564                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          592638                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          592614                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          941306                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          620928                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            18804                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           245628                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           601728                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           601744                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           611820                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           357352                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           545432                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          601763                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14             588                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.27                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.30                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                395800559204                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               79514020000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           693978134204                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    24888.73                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               43638.73                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 9918393                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                3262053                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                62.37                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               90.99                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             15902804                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             3584882                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                7013247                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                7013439                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 937998                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 937831                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    147                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    130                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     10                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                137556                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                147728                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                200480                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                205537                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                205548                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                205553                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                205551                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                205621                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                205762                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                205689                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                205628                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                205638                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                205605                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                205592                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                205540                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                205538                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                205537                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                205536                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                 15227                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      6307213                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   197.743408                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   161.239495                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   189.851989                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        25288      0.40%      0.40% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      5018585     79.57%     79.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       578990      9.18%     89.15% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       278996      4.42%     93.57% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        75825      1.20%     94.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        49661      0.79%     95.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        35691      0.57%     96.13% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        38783      0.61%     96.74% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       205394      3.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      6307213                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       205536                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     77.372100                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    74.391140                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    21.197184                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31          595      0.29%      0.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         5124      2.49%      2.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         9456      4.60%      7.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55        14206      6.91%     14.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63        27418     13.34%     27.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71        28068     13.66%     41.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79        32175     15.65%     56.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87        25074     12.20%     69.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95        24896     12.11%     81.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103        12139      5.91%     87.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111         9252      4.50%     91.66% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119         8526      4.15%     95.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127         8221      4.00%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135          379      0.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::208-215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       205536                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       205536                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.441514                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.413756                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.973912                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           58693     28.56%     28.56% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            9001      4.38%     32.94% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          128081     62.32%     95.25% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            7931      3.86%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1823      0.89%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       205536                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM            1017779456                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              229430976                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys             1017779456                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           229432448                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      500.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      112.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   500.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   112.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.79                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    3.91                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2032752923250                       # Total gap between requests
system.mem_ctrls0.avgGap                    208619.22                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2176                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data   1017777280                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    229430976                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 1070.469411424014                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 500689083.585631489754                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 112867114.816708251834                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           34                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data     15902770                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      3584882                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1367792                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 693976766412                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 47583811456807                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     40229.18                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     43638.74                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  13273466.59                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   67.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         19979712060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy         10619461215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        48160399560                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        5991427260                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    160463450160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    785577960930                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    119037557760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1149829968945                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       565.651567                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 302252717777                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  67877940000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1662622428652                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         25053817320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy         13316412120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        65385621000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       12721536720                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    160463450160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    887660141010                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     33073901280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1197674879610                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       589.188568                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  78486353647                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  67877940000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1886388792782                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    961759104                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         961761792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    226273280                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      226273280                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      7513743                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            7513764                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1767760                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1767760                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         1322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    473131297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            473132619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         1322                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            1322                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     111313706                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           111313706                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     111313706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         1322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    473131297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           584446325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   3535520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples  15027486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000144736504                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       202357                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       202357                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           24332988                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           3339589                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    7513764                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1767760                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 15027528                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 3535520                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           705518                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           632642                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           668012                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           978036                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          1073046                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5          1815520                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6          1562534                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7          1081548                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           593434                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9          1373946                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10         1109830                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          743042                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          649452                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          677114                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          752386                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          611468                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           235050                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           601728                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           601744                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           601828                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           347948                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           554836                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          592369                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.21                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.23                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                359364296486                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               75137640000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           641130446486                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    23913.73                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               42663.73                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 9380431                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                3222172                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                62.42                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               91.14                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             15027528                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             3535520                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                6698306                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                6698351                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 815109                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 815067                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    346                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    344                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                145021                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                147585                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                201457                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                202336                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                202357                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                202360                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                202369                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                202376                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                202391                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                202658                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                202667                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                202399                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                202367                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                202454                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                202473                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                203224                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                203202                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                202357                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  3449                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      5960421                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   199.320267                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   160.649117                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   197.197483                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        22120      0.37%      0.37% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      4827491     80.99%     81.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       451941      7.58%     88.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       235100      3.94%     92.89% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        77323      1.30%     94.19% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        52607      0.88%     95.07% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        40081      0.67%     95.74% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        49130      0.82%     96.57% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       204628      3.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      5960421                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       202357                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     74.262338                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    70.831235                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    22.851956                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31          246      0.12%      0.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         4711      2.33%      2.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47        13969      6.90%      9.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55        26925     13.31%     22.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63        24937     12.32%     34.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71        30717     15.18%     50.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79        21727     10.74%     60.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87        22785     11.26%     72.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95        17868      8.83%     80.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         8152      4.03%     85.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111        13289      6.57%     91.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119        10025      4.95%     96.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127         5395      2.67%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135         1240      0.61%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143           49      0.02%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151          170      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159          151      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::200-207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       202357                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       202357                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.471612                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.446453                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.923881                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           54759     27.06%     27.06% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            2512      1.24%     28.30% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          141260     69.81%     98.11% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            2546      1.26%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1279      0.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       202357                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             961761792                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              226272192                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              961761792                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           226273280                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      473.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      111.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   473.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   111.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.57                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    3.70                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2032752886554                       # Total gap between requests
system.mem_ctrls1.avgGap                    219010.68                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    961759104                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    226272192                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 1322.344567053194                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 473131296.870665132999                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 111313171.044054016471                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data     15027486                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      3535520                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1708376                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 641128738110                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 46862243533317                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     40675.62                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     42663.74                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  13254696.21                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   67.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         19525643760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy         10378114395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        46486198080                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        5988410100                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    160463450160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    784692861510                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    119783177280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1147317855285                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       564.415749                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 304308989695                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  67877940000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1660566156734                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         23031812160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy         12241683300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        60810351840                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       12466915560                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    160463450160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    879999584970                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     39524799840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1188538597830                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       584.694032                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  95134082911                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  67877940000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1869741063518                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data     15465129                       # number of demand (read+write) misses
system.l2.demand_misses::total               15465167                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           38                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data     15465129                       # number of overall misses
system.l2.overall_misses::total              15465167                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3536577                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 1471107965616                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1471111502193                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3536577                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 1471107965616                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1471111502193                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     15465129                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             15465168                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     15465129                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            15465168                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            1.000000                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           1.000000                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 93067.815789                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 95124.196223                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95124.191171                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 93067.815789                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 95124.196223                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95124.191171                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3560201                       # number of writebacks
system.l2.writebacks::total                   3560201                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data     15465129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          15465167                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data     15465129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         15465167                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3211373                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 1338925154255                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1338928365628                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3211373                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 1338925154255                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1338928365628                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       1.000000                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.000000                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 84509.815789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 86577.044023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86577.038944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 84509.815789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 86577.044023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86577.038944                       # average overall mshr miss latency
system.l2.replacements                       19025406                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3560201                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3560201                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3560201                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3560201                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           39                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               39                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           39                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           39                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks     11904632                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total      11904632                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          588                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 588                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     49774371                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      49774371                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84650.290816                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84650.290816                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          588                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            588                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     44733360                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     44733360                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 76077.142857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76077.142857                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3536577                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3536577                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.974359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 93067.815789                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93067.815789                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3211373                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3211373                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.974359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 84509.815789                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84509.815789                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data     15464541                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        15464541                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 1471058191245                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1471058191245                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     15464541                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15464541                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 95124.594467                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95124.594467                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data     15464541                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     15464541                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 1338880420895                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1338880420895                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 86577.443255                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86577.443255                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           32                       # Cycle average of tags in use
system.l2.tags.total_refs                    19025439                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19025438                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000000                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.988332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    26.011603                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.187135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.812863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 513906046                       # Number of tag accesses
system.l2.tags.data_accesses                513906046                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    967246913571                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2032753086429                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099731                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    540188682                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2542288413                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099731                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    540188682                       # number of overall hits
system.cpu.icache.overall_hits::total      2542288413                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          834                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           56                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            890                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          834                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           56                       # number of overall misses
system.cpu.icache.overall_misses::total           890                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4769646                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4769646                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4769646                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4769646                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100565                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    540188738                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2542289303                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100565                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    540188738                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2542289303                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 85172.250000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5359.152809                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 85172.250000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5359.152809                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          151                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          249                       # number of writebacks
system.cpu.icache.writebacks::total               249                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           17                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           39                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3595791                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3595791                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3595791                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3595791                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 92199.769231                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92199.769231                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 92199.769231                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92199.769231                       # average overall mshr miss latency
system.cpu.icache.replacements                    249                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099731                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    540188682                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2542288413                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          834                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           56                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           890                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4769646                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4769646                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    540188738                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2542289303                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 85172.250000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5359.152809                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3595791                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3595791                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 92199.769231                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92199.769231                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.926985                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2542289286                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               873                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2912129.766323                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   597.534583                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    26.392402                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.957587                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.042296                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       99149283690                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      99149283690                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    713784230                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1245761446                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1959545676                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    713784230                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1245761446                       # number of overall hits
system.cpu.dcache.overall_hits::total      1959545676                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9763153                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     62469695                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       72232848                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9763153                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     62469695                       # number of overall misses
system.cpu.dcache.overall_misses::total      72232848                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 5775505717036                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 5775505717036                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 5775505717036                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 5775505717036                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    723547383                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1308231141                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2031778524                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    723547383                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1308231141                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2031778524                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013493                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.047751                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035552                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013493                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.047751                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035552                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 92452.920044                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79956.776964                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 92452.920044                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79956.776964                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        74512                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           89                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               725                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   102.775172                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           89                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8485299                       # number of writebacks
system.cpu.dcache.writebacks::total           8485299                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     47004860                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     47004860                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     47004860                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     47004860                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     15464835                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     15464835                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     15464835                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     15464835                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 1490518898199                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1490518898199                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 1490518898199                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1490518898199                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011821                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007611                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011821                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007611                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 96381.170455                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 96381.170455                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 96381.170455                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 96381.170455                       # average overall mshr miss latency
system.cpu.dcache.replacements               25228184                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    395638914                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    618143387                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1013782301                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6219262                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     62467343                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      68686605                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 5775286821228                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 5775286821228                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    401858176                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    680610730                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1082468906                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015476                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.091781                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.063454                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 92452.896888                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 84081.704449                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     47003096                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     47003096                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     15464247                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     15464247                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 1490468388240                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1490468388240                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022721                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014286                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 96381.568934                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 96381.568934                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    318145316                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    627618059                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      945763375                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3543891                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         2352                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3546243                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    218895808                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    218895808                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    321689207                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    627620411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    949309618                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003736                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 93067.945578                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    61.726116                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1764                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1764                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          588                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          588                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     50509959                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     50509959                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 85901.290816                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85901.290816                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18839368                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     43330793                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     62170161                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          159                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          587                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          746                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     63212196                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63212196                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18839527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     43331380                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     62170907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 107686.875639                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 84734.847185                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          293                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          293                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          294                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          294                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     32166129                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     32166129                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 109408.602041                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 109408.602041                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18839527                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     43331076                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     62170603                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18839527                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     43331076                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     62170603                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999542                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2109114880                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          25228440                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.600686                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   117.773145                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   138.226397                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.460051                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.539947                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       69021069528                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      69021069528                       # Number of data accesses

---------- End Simulation Statistics   ----------
