---
layout: page
title:  Project Reti Logiche 2021
description: VHDL description of a circuit to perform simplified equalization algorithm to a scaled gray image
img: assets/img/project-reti-logiche.png
redirect: https://github.com/pablogiaccaglia/Project-Reti-Logiche-2021
importance: 5
category: university
---
