$date
	Wed Oct 23 22:32:42 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! z $end
$var reg 2 " x [0:1] $end
$scope module myconf $end
$var wire 2 # x [0:1] $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
b0 "
1!
$end
#5
0!
b10 "
b10 #
#10
1!
b11 "
b11 #
#15
