<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Frames src\hotspot\cpu\aarch64\vm_version_aarch64.hpp</title>
    <link rel="stylesheet" href="..\..\..\..\style.css" />
    <script type="text/javascript" src="..\..\..\..\navigation.js"></script>
  </head>
<body onkeypress="keypress(event);">
<a name="0"></a>
<hr />
<pre>  1 /*
  2  * Copyright (c) 1997, 2019, Oracle and/or its affiliates. All rights reserved.
  3  * Copyright (c) 2014, 2019, Red Hat Inc. All rights reserved.
  4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  5  *
  6  * This code is free software; you can redistribute it and/or modify it
  7  * under the terms of the GNU General Public License version 2 only, as
  8  * published by the Free Software Foundation.
  9  *
 10  * This code is distributed in the hope that it will be useful, but WITHOUT
 11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 13  * version 2 for more details (a copy is included in the LICENSE file that
 14  * accompanied this code).
 15  *
 16  * You should have received a copy of the GNU General Public License version
 17  * 2 along with this work; if not, write to the Free Software Foundation,
 18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 19  *
 20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 21  * or visit www.oracle.com if you need additional information or have any
 22  * questions.
 23  *
 24  */
 25 
 26 #ifndef CPU_AARCH64_VM_VERSION_AARCH64_HPP
 27 #define CPU_AARCH64_VM_VERSION_AARCH64_HPP
 28 
 29 #include &quot;runtime/abstract_vm_version.hpp&quot;
 30 #include &quot;runtime/globals_extension.hpp&quot;
 31 #include &quot;utilities/sizes.hpp&quot;
<a name="1" id="anc1"></a>
 32 
 33 class VM_Version : public Abstract_VM_Version {
 34   friend class JVMCIVMStructs;
 35 
 36 protected:
 37   static int _cpu;
 38   static int _model;
 39   static int _model2;
 40   static int _variant;
 41   static int _revision;
 42   static int _stepping;
 43   static bool _dcpop;
 44   struct PsrInfo {
 45     uint32_t dczid_el0;
<a name="2" id="anc2"></a>
 46     uint32_t ctr_el0;
<a name="3" id="anc3"></a>
 47   };
 48   static PsrInfo _psr_info;
 49   static void get_processor_features();
 50 
 51 public:
 52   // Initialization
 53   static void initialize();
 54 
 55   // Asserts
 56   static void assert_is_initialized() {
 57   }
 58 
 59   static bool expensive_load(int ld_size, int scale) {
 60     if (cpu_family() == CPU_ARM) {
 61       // Half-word load with index shift by 1 (aka scale is 2) has
 62       // extra cycle latency, e.g. ldrsh w0, [x1,w2,sxtw #1].
 63       if (ld_size == 2 &amp;&amp; scale == 2) {
 64         return true;
 65       }
 66     }
 67     return false;
 68   }
 69 
 70   // The CPU implementer codes can be found in
 71   // ARM Architecture Reference Manual ARMv8, for ARMv8-A architecture profile
 72   // https://developer.arm.com/docs/ddi0487/latest
 73   enum Family {
 74     CPU_AMPERE    = 0xC0,
 75     CPU_ARM       = &#39;A&#39;,
 76     CPU_BROADCOM  = &#39;B&#39;,
 77     CPU_CAVIUM    = &#39;C&#39;,
 78     CPU_DEC       = &#39;D&#39;,
 79     CPU_HISILICON = &#39;H&#39;,
 80     CPU_INFINEON  = &#39;I&#39;,
 81     CPU_MOTOROLA  = &#39;M&#39;,
 82     CPU_NVIDIA    = &#39;N&#39;,
 83     CPU_AMCC      = &#39;P&#39;,
 84     CPU_QUALCOM   = &#39;Q&#39;,
 85     CPU_MARVELL   = &#39;V&#39;,
 86     CPU_INTEL     = &#39;i&#39;,
 87   };
 88 
 89   enum Feature_Flag {
 90     CPU_FP           = (1&lt;&lt;0),
 91     CPU_ASIMD        = (1&lt;&lt;1),
 92     CPU_EVTSTRM      = (1&lt;&lt;2),
 93     CPU_AES          = (1&lt;&lt;3),
 94     CPU_PMULL        = (1&lt;&lt;4),
 95     CPU_SHA1         = (1&lt;&lt;5),
 96     CPU_SHA2         = (1&lt;&lt;6),
 97     CPU_CRC32        = (1&lt;&lt;7),
 98     CPU_LSE          = (1&lt;&lt;8),
 99     CPU_STXR_PREFETCH= (1 &lt;&lt; 29),
100     CPU_A53MAC       = (1 &lt;&lt; 30),
101     CPU_DMB_ATOMICS  = (1 &lt;&lt; 31),
102   };
103 
104   static int cpu_family()                     { return _cpu; }
105   static int cpu_model()                      { return _model; }
106   static int cpu_model2()                     { return _model2; }
107   static int cpu_variant()                    { return _variant; }
108   static int cpu_revision()                   { return _revision; }
109   static bool supports_dcpop()                { return _dcpop; }
<a name="4" id="anc4"></a>
110   static ByteSize dczid_el0_offset() { return byte_offset_of(PsrInfo, dczid_el0); }
<a name="5" id="anc5"></a>
111   static ByteSize ctr_el0_offset()   { return byte_offset_of(PsrInfo, ctr_el0); }
<a name="6" id="anc6"></a>
112   static bool is_zva_enabled() {
113     // Check the DZP bit (bit 4) of dczid_el0 is zero
114     // and block size (bit 0~3) is not zero.
115     return ((_psr_info.dczid_el0 &amp; 0x10) == 0 &amp;&amp;
116             (_psr_info.dczid_el0 &amp; 0xf) != 0);
117   }
118   static int zva_length() {
119     assert(is_zva_enabled(), &quot;ZVA not available&quot;);
120     return 4 &lt;&lt; (_psr_info.dczid_el0 &amp; 0xf);
121   }
122   static int icache_line_size() {
<a name="7" id="anc7"></a>
123     return (1 &lt;&lt; (_psr_info.ctr_el0 &amp; 0x0f)) * 4;
<a name="8" id="anc8"></a>


124   }
125   static int dcache_line_size() {
<a name="9" id="anc9"></a>
126     return (1 &lt;&lt; ((_psr_info.ctr_el0 &gt;&gt; 16) &amp; 0x0f)) * 4;
<a name="10" id="anc10"></a>


127   }
128   static bool supports_fast_class_init_checks() { return true; }
129 };
130 
131 #endif // CPU_AARCH64_VM_VERSION_AARCH64_HPP
<a name="11" id="anc11"></a><b style="font-size: large; color: red">--- EOF ---</b>
















































































</pre>
<input id="eof" value="11" type="hidden" />
</body>
</html>