# ERROR: No extended dataflow license exists
# do alu_8_bit_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /media/hari-the-geth/HARI_VIVADO/modelsim_ase_hp/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/media/hari-the-geth/HPCORE/vlsi_design_lab_exp/Quartus/EXP_1 {/media/hari-the-geth/HPCORE/vlsi_design_lab_exp/Quartus/EXP_1/alu_4_bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:42:36 on Mar 18,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/media/hari-the-geth/HPCORE/vlsi_design_lab_exp/Quartus/EXP_1" /media/hari-the-geth/HPCORE/vlsi_design_lab_exp/Quartus/EXP_1/alu_4_bit.v 
# -- Compiling module alu_4_bit
# 
# Top level modules:
# 	alu_4_bit
# End time: 23:42:36 on Mar 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/media/hari-the-geth/HPCORE/vlsi_design_lab_exp/Quartus/EXP_1 {/media/hari-the-geth/HPCORE/vlsi_design_lab_exp/Quartus/EXP_1/tb_alu_4_bitv.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:42:36 on Mar 18,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/media/hari-the-geth/HPCORE/vlsi_design_lab_exp/Quartus/EXP_1" /media/hari-the-geth/HPCORE/vlsi_design_lab_exp/Quartus/EXP_1/tb_alu_4_bitv.v 
# -- Compiling module tb_alu_4_bit
# 
# Top level modules:
# 	tb_alu_4_bit
# End time: 23:42:36 on Mar 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_alu_4_bit
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_alu_4_bit 
# Start time: 23:42:36 on Mar 18,2025
# Loading work.tb_alu_4_bit
# Loading work.alu_4_bit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Time=0 | A=00001111 | B=00000001 | Opcode=0000 | Result=00010000 | Carry=0 | Zero=0
# Time=10 | A=00001111 | B=00000001 | Opcode=0001 | Result=00001110 | Carry=0 | Zero=0
# Time=20 | A=10101010 | B=11001100 | Opcode=0010 | Result=10001000 | Carry=0 | Zero=0
# Time=30 | A=10101010 | B=11001100 | Opcode=0011 | Result=11101110 | Carry=0 | Zero=0
# Time=40 | A=10101010 | B=11001100 | Opcode=0100 | Result=01100110 | Carry=0 | Zero=0
# Time=50 | A=00001111 | B=11001100 | Opcode=1000 | Result=00011110 | Carry=0 | Zero=0
# Time=60 | A=10001111 | B=11001100 | Opcode=1001 | Result=01000111 | Carry=0 | Zero=0
# Time=70 | A=10001111 | B=11001100 | Opcode=1010 | Result=00011111 | Carry=0 | Zero=0
# Time=80 | A=10001111 | B=11001100 | Opcode=1011 | Result=11000111 | Carry=0 | Zero=0
# Time=90 | A=00000011 | B=00000010 | Opcode=1110 | Result=00000110 | Carry=0 | Zero=0
# Time=100 | A=00001000 | B=00000010 | Opcode=1111 | Result=00000100 | Carry=0 | Zero=0
# ** Note: $finish    : /media/hari-the-geth/HPCORE/vlsi_design_lab_exp/Quartus/EXP_1/tb_alu_4_bitv.v(31)
#    Time: 110 ps  Iteration: 0  Instance: /tb_alu_4_bit
# 1
# Break in Module tb_alu_4_bit at /media/hari-the-geth/HPCORE/vlsi_design_lab_exp/Quartus/EXP_1/tb_alu_4_bitv.v line 31
# End time: 23:47:00 on Mar 18,2025, Elapsed time: 0:04:24
# Errors: 0, Warnings: 0
