// Copyright (C) 1991-2009 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP2S130F1020C3 Package FBGA1020
// 

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "MotherBoard")
  (DATE "11/26/2009 00:22:23")
  (VENDOR "Altera")
  (PROGRAM "Quartus II")
  (VERSION "Version 9.0 Build 132 02/25/2009 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a383\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1976:1976:1976) (1976:1976:1976))
        (PORT ena (3330:3330:3330) (3330:3330:3330))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a383\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4697:4697:4697) (4697:4697:4697))
        (PORT d[1] (4633:4633:4633) (4633:4633:4633))
        (PORT d[2] (3681:3681:3681) (3681:3681:3681))
        (PORT d[3] (4099:4099:4099) (4099:4099:4099))
        (PORT d[4] (3662:3662:3662) (3662:3662:3662))
        (PORT d[5] (3656:3656:3656) (3656:3656:3656))
        (PORT d[6] (4071:4071:4071) (4071:4071:4071))
        (PORT d[7] (3831:3831:3831) (3831:3831:3831))
        (PORT d[8] (3549:3549:3549) (3549:3549:3549))
        (PORT d[9] (4011:4011:4011) (4011:4011:4011))
        (PORT d[10] (3420:3420:3420) (3420:3420:3420))
        (PORT d[11] (3587:3587:3587) (3587:3587:3587))
        (PORT clk (1976:1976:1976) (1976:1976:1976))
        (PORT ena (3330:3330:3330) (3330:3330:3330))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a383\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1976:1976:1976) (1976:1976:1976))
        (PORT d[0] (3330:3330:3330) (3330:3330:3330))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a383\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2118:2118:2118))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a383\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (1966:1966:1966))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a255\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2000:2000:2000))
        (PORT ena (3298:3298:3298) (3298:3298:3298))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a255\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4655:4655:4655) (4655:4655:4655))
        (PORT d[1] (4298:4298:4298) (4298:4298:4298))
        (PORT d[2] (3381:3381:3381) (3381:3381:3381))
        (PORT d[3] (4139:4139:4139) (4139:4139:4139))
        (PORT d[4] (3725:3725:3725) (3725:3725:3725))
        (PORT d[5] (4154:4154:4154) (4154:4154:4154))
        (PORT d[6] (4034:4034:4034) (4034:4034:4034))
        (PORT d[7] (3875:3875:3875) (3875:3875:3875))
        (PORT d[8] (3874:3874:3874) (3874:3874:3874))
        (PORT d[9] (3711:3711:3711) (3711:3711:3711))
        (PORT d[10] (3398:3398:3398) (3398:3398:3398))
        (PORT d[11] (3593:3593:3593) (3593:3593:3593))
        (PORT clk (2000:2000:2000) (2000:2000:2000))
        (PORT ena (3298:3298:3298) (3298:3298:3298))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a255\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2000:2000:2000))
        (PORT d[0] (3298:3298:3298) (3298:3298:3298))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a255\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a255\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1990:1990:1990))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a415\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (1995:1995:1995) (1995:1995:1995))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a415\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2590:2590:2590) (2590:2590:2590))
        (PORT d[1] (2117:2117:2117) (2117:2117:2117))
        (PORT d[2] (2161:2161:2161) (2161:2161:2161))
        (PORT d[3] (2097:2097:2097) (2097:2097:2097))
        (PORT d[4] (2398:2398:2398) (2398:2398:2398))
        (PORT d[5] (1638:1638:1638) (1638:1638:1638))
        (PORT d[6] (1531:1531:1531) (1531:1531:1531))
        (PORT d[7] (1923:1923:1923) (1923:1923:1923))
        (PORT d[8] (2120:2120:2120) (2120:2120:2120))
        (PORT d[9] (2076:2076:2076) (2076:2076:2076))
        (PORT d[10] (2040:2040:2040) (2040:2040:2040))
        (PORT d[11] (1932:1932:1932) (1932:1932:1932))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (1995:1995:1995) (1995:1995:1995))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a415\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT d[0] (1995:1995:1995) (1995:1995:1995))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a415\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a415\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2030:2030:2030))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a479\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT ena (2201:2201:2201) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a479\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1666:1666:1666) (1666:1666:1666))
        (PORT d[1] (1823:1823:1823) (1823:1823:1823))
        (PORT d[2] (1975:1975:1975) (1975:1975:1975))
        (PORT d[3] (2363:2363:2363) (2363:2363:2363))
        (PORT d[4] (2421:2421:2421) (2421:2421:2421))
        (PORT d[5] (1910:1910:1910) (1910:1910:1910))
        (PORT d[6] (1834:1834:1834) (1834:1834:1834))
        (PORT d[7] (1769:1769:1769) (1769:1769:1769))
        (PORT d[8] (2322:2322:2322) (2322:2322:2322))
        (PORT d[9] (2091:2091:2091) (2091:2091:2091))
        (PORT d[10] (2012:2012:2012) (2012:2012:2012))
        (PORT d[11] (1657:1657:1657) (1657:1657:1657))
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT ena (2201:2201:2201) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a479\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT d[0] (2201:2201:2201) (2201:2201:2201))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a479\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a479\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a447\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (3497:3497:3497) (3497:3497:3497))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a447\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3024:3024:3024) (3024:3024:3024))
        (PORT d[1] (2549:2549:2549) (2549:2549:2549))
        (PORT d[2] (3062:3062:3062) (3062:3062:3062))
        (PORT d[3] (3228:3228:3228) (3228:3228:3228))
        (PORT d[4] (3033:3033:3033) (3033:3033:3033))
        (PORT d[5] (3541:3541:3541) (3541:3541:3541))
        (PORT d[6] (3329:3329:3329) (3329:3329:3329))
        (PORT d[7] (3709:3709:3709) (3709:3709:3709))
        (PORT d[8] (3486:3486:3486) (3486:3486:3486))
        (PORT d[9] (2742:2742:2742) (2742:2742:2742))
        (PORT d[10] (2782:2782:2782) (2782:2782:2782))
        (PORT d[11] (2340:2340:2340) (2340:2340:2340))
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (3497:3497:3497) (3497:3497:3497))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a447\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT d[0] (3497:3497:3497) (3497:3497:3497))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a447\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a447\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a511\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (PORT ena (2401:2401:2401) (2401:2401:2401))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a511\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2556:2556:2556) (2556:2556:2556))
        (PORT d[1] (2144:2144:2144) (2144:2144:2144))
        (PORT d[2] (2162:2162:2162) (2162:2162:2162))
        (PORT d[3] (2166:2166:2166) (2166:2166:2166))
        (PORT d[4] (2376:2376:2376) (2376:2376:2376))
        (PORT d[5] (2138:2138:2138) (2138:2138:2138))
        (PORT d[6] (3301:3301:3301) (3301:3301:3301))
        (PORT d[7] (2751:2751:2751) (2751:2751:2751))
        (PORT d[8] (2131:2131:2131) (2131:2131:2131))
        (PORT d[9] (1623:1623:1623) (1623:1623:1623))
        (PORT d[10] (2000:2000:2000) (2000:2000:2000))
        (PORT d[11] (1967:1967:1967) (1967:1967:1967))
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (PORT ena (2401:2401:2401) (2401:2401:2401))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a511\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (PORT d[0] (2401:2401:2401) (2401:2401:2401))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a511\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a511\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w31_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (796:796:796))
        (PORT datab (2188:2188:2188) (2188:2188:2188))
        (PORT datac (2440:2440:2440) (2440:2440:2440))
        (PORT datad (740:740:740) (740:740:740))
        (PORT datae (298:298:298) (298:298:298))
        (PORT dataf (2357:2357:2357) (2357:2357:2357))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a158\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (PORT ena (2601:2601:2601) (2601:2601:2601))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a158\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3270:3270:3270) (3270:3270:3270))
        (PORT d[1] (3054:3054:3054) (3054:3054:3054))
        (PORT d[2] (1785:1785:1785) (1785:1785:1785))
        (PORT d[3] (2796:2796:2796) (2796:2796:2796))
        (PORT d[4] (2741:2741:2741) (2741:2741:2741))
        (PORT d[5] (2397:2397:2397) (2397:2397:2397))
        (PORT d[6] (2984:2984:2984) (2984:2984:2984))
        (PORT d[7] (3039:3039:3039) (3039:3039:3039))
        (PORT d[8] (2633:2633:2633) (2633:2633:2633))
        (PORT d[9] (2658:2658:2658) (2658:2658:2658))
        (PORT d[10] (2644:2644:2644) (2644:2644:2644))
        (PORT d[11] (2242:2242:2242) (2242:2242:2242))
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (PORT ena (2601:2601:2601) (2601:2601:2601))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a158\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (PORT d[0] (2601:2601:2601) (2601:2601:2601))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a158\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a158\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1998:1998:1998))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a510\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT ena (2439:2439:2439) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a510\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3482:3482:3482) (3482:3482:3482))
        (PORT d[1] (2237:2237:2237) (2237:2237:2237))
        (PORT d[2] (2477:2477:2477) (2477:2477:2477))
        (PORT d[3] (4469:4469:4469) (4469:4469:4469))
        (PORT d[4] (2711:2711:2711) (2711:2711:2711))
        (PORT d[5] (2648:2648:2648) (2648:2648:2648))
        (PORT d[6] (3312:3312:3312) (3312:3312:3312))
        (PORT d[7] (3072:3072:3072) (3072:3072:3072))
        (PORT d[8] (2748:2748:2748) (2748:2748:2748))
        (PORT d[9] (2710:2710:2710) (2710:2710:2710))
        (PORT d[10] (2673:2673:2673) (2673:2673:2673))
        (PORT d[11] (2511:2511:2511) (2511:2511:2511))
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT ena (2439:2439:2439) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a510\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT d[0] (2439:2439:2439) (2439:2439:2439))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a510\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a510\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a125\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2015:2015:2015))
        (PORT ena (2980:2980:2980) (2980:2980:2980))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a125\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2801:2801:2801) (2801:2801:2801))
        (PORT d[1] (2368:2368:2368) (2368:2368:2368))
        (PORT d[2] (3055:3055:3055) (3055:3055:3055))
        (PORT d[3] (3141:3141:3141) (3141:3141:3141))
        (PORT d[4] (3142:3142:3142) (3142:3142:3142))
        (PORT d[5] (2334:2334:2334) (2334:2334:2334))
        (PORT d[6] (3039:3039:3039) (3039:3039:3039))
        (PORT d[7] (2847:2847:2847) (2847:2847:2847))
        (PORT d[8] (2469:2469:2469) (2469:2469:2469))
        (PORT d[9] (2961:2961:2961) (2961:2961:2961))
        (PORT d[10] (3827:3827:3827) (3827:3827:3827))
        (PORT d[11] (3837:3837:3837) (3837:3837:3837))
        (PORT clk (2015:2015:2015) (2015:2015:2015))
        (PORT ena (2980:2980:2980) (2980:2980:2980))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a125\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2015:2015:2015))
        (PORT d[0] (2980:2980:2980) (2980:2980:2980))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a125\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a125\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2005:2005:2005))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a285\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT ena (2020:2020:2020) (2020:2020:2020))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a285\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2291:2291:2291) (2291:2291:2291))
        (PORT d[1] (1790:1790:1790) (1790:1790:1790))
        (PORT d[2] (2887:2887:2887) (2887:2887:2887))
        (PORT d[3] (2071:2071:2071) (2071:2071:2071))
        (PORT d[4] (2727:2727:2727) (2727:2727:2727))
        (PORT d[5] (2635:2635:2635) (2635:2635:2635))
        (PORT d[6] (2634:2634:2634) (2634:2634:2634))
        (PORT d[7] (2775:2775:2775) (2775:2775:2775))
        (PORT d[8] (1972:1972:1972) (1972:1972:1972))
        (PORT d[9] (2634:2634:2634) (2634:2634:2634))
        (PORT d[10] (2376:2376:2376) (2376:2376:2376))
        (PORT d[11] (2331:2331:2331) (2331:2331:2331))
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT ena (2020:2020:2020) (2020:2020:2020))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a285\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT d[0] (2020:2020:2020) (2020:2020:2020))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a285\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a285\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2009:2009:2009))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a349\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (2916:2916:2916) (2916:2916:2916))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a349\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2762:2762:2762) (2762:2762:2762))
        (PORT d[1] (2215:2215:2215) (2215:2215:2215))
        (PORT d[2] (2930:2930:2930) (2930:2930:2930))
        (PORT d[3] (2653:2653:2653) (2653:2653:2653))
        (PORT d[4] (2963:2963:2963) (2963:2963:2963))
        (PORT d[5] (2806:2806:2806) (2806:2806:2806))
        (PORT d[6] (2651:2651:2651) (2651:2651:2651))
        (PORT d[7] (2522:2522:2522) (2522:2522:2522))
        (PORT d[8] (2465:2465:2465) (2465:2465:2465))
        (PORT d[9] (2906:2906:2906) (2906:2906:2906))
        (PORT d[10] (4271:4271:4271) (4271:4271:4271))
        (PORT d[11] (3172:3172:3172) (3172:3172:3172))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (2916:2916:2916) (2916:2916:2916))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a349\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d[0] (2916:2916:2916) (2916:2916:2916))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a349\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a349\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a317\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT ena (2557:2557:2557) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a317\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2306:2306:2306) (2306:2306:2306))
        (PORT d[1] (1483:1483:1483) (1483:1483:1483))
        (PORT d[2] (2849:2849:2849) (2849:2849:2849))
        (PORT d[3] (2087:2087:2087) (2087:2087:2087))
        (PORT d[4] (2391:2391:2391) (2391:2391:2391))
        (PORT d[5] (2627:2627:2627) (2627:2627:2627))
        (PORT d[6] (2646:2646:2646) (2646:2646:2646))
        (PORT d[7] (2879:2879:2879) (2879:2879:2879))
        (PORT d[8] (1948:1948:1948) (1948:1948:1948))
        (PORT d[9] (2605:2605:2605) (2605:2605:2605))
        (PORT d[10] (2395:2395:2395) (2395:2395:2395))
        (PORT d[11] (2606:2606:2606) (2606:2606:2606))
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT ena (2557:2557:2557) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a317\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT d[0] (2557:2557:2557) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a317\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a317\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a381\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (1972:1972:1972))
        (PORT ena (2957:2957:2957) (2957:2957:2957))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a381\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4749:4749:4749) (4749:4749:4749))
        (PORT d[1] (2395:2395:2395) (2395:2395:2395))
        (PORT d[2] (3101:3101:3101) (3101:3101:3101))
        (PORT d[3] (3678:3678:3678) (3678:3678:3678))
        (PORT d[4] (3500:3500:3500) (3500:3500:3500))
        (PORT d[5] (2894:2894:2894) (2894:2894:2894))
        (PORT d[6] (3394:3394:3394) (3394:3394:3394))
        (PORT d[7] (2531:2531:2531) (2531:2531:2531))
        (PORT d[8] (2539:2539:2539) (2539:2539:2539))
        (PORT d[9] (3167:3167:3167) (3167:3167:3167))
        (PORT d[10] (4077:4077:4077) (4077:4077:4077))
        (PORT d[11] (3717:3717:3717) (3717:3717:3717))
        (PORT clk (1972:1972:1972) (1972:1972:1972))
        (PORT ena (2957:2957:2957) (2957:2957:2957))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a381\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (1972:1972:1972))
        (PORT d[0] (2957:2957:2957) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a381\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2114:2114:2114))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a381\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1962:1962:1962) (1962:1962:1962))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w29_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (806:806:806))
        (PORT datab (661:661:661) (661:661:661))
        (PORT datac (1117:1117:1117) (1117:1117:1117))
        (PORT datad (2145:2145:2145) (2145:2145:2145))
        (PORT datae (2611:2611:2611) (2611:2611:2611))
        (PORT dataf (1942:1942:1942) (1942:1942:1942))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a221\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT ena (3360:3360:3360) (3360:3360:3360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a221\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3551:3551:3551) (3551:3551:3551))
        (PORT d[1] (3852:3852:3852) (3852:3852:3852))
        (PORT d[2] (2924:2924:2924) (2924:2924:2924))
        (PORT d[3] (3419:3419:3419) (3419:3419:3419))
        (PORT d[4] (4533:4533:4533) (4533:4533:4533))
        (PORT d[5] (3581:3581:3581) (3581:3581:3581))
        (PORT d[6] (3705:3705:3705) (3705:3705:3705))
        (PORT d[7] (3055:3055:3055) (3055:3055:3055))
        (PORT d[8] (3905:3905:3905) (3905:3905:3905))
        (PORT d[9] (3411:3411:3411) (3411:3411:3411))
        (PORT d[10] (4003:4003:4003) (4003:4003:4003))
        (PORT d[11] (3549:3549:3549) (3549:3549:3549))
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT ena (3360:3360:3360) (3360:3360:3360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a221\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT d[0] (3360:3360:3360) (3360:3360:3360))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a221\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a221\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a477\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT ena (3224:3224:3224) (3224:3224:3224))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a477\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3493:3493:3493) (3493:3493:3493))
        (PORT d[1] (3339:3339:3339) (3339:3339:3339))
        (PORT d[2] (2801:2801:2801) (2801:2801:2801))
        (PORT d[3] (3240:3240:3240) (3240:3240:3240))
        (PORT d[4] (3920:3920:3920) (3920:3920:3920))
        (PORT d[5] (3493:3493:3493) (3493:3493:3493))
        (PORT d[6] (3199:3199:3199) (3199:3199:3199))
        (PORT d[7] (2989:2989:2989) (2989:2989:2989))
        (PORT d[8] (3389:3389:3389) (3389:3389:3389))
        (PORT d[9] (3012:3012:3012) (3012:3012:3012))
        (PORT d[10] (3320:3320:3320) (3320:3320:3320))
        (PORT d[11] (3340:3340:3340) (3340:3340:3340))
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT ena (3224:3224:3224) (3224:3224:3224))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a477\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT d[0] (3224:3224:3224) (3224:3224:3224))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a477\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a477\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (PORT ena (3484:3484:3484) (3484:3484:3484))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2747:2747:2747) (2747:2747:2747))
        (PORT d[1] (2251:2251:2251) (2251:2251:2251))
        (PORT d[2] (2383:2383:2383) (2383:2383:2383))
        (PORT d[3] (2242:2242:2242) (2242:2242:2242))
        (PORT d[4] (2455:2455:2455) (2455:2455:2455))
        (PORT d[5] (3040:3040:3040) (3040:3040:3040))
        (PORT d[6] (2348:2348:2348) (2348:2348:2348))
        (PORT d[7] (2041:2041:2041) (2041:2041:2041))
        (PORT d[8] (2621:2621:2621) (2621:2621:2621))
        (PORT d[9] (2139:2139:2139) (2139:2139:2139))
        (PORT d[10] (2076:2076:2076) (2076:2076:2076))
        (PORT d[11] (2645:2645:2645) (2645:2645:2645))
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (PORT ena (3484:3484:3484) (3484:3484:3484))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (PORT d[0] (3484:3484:3484) (3484:3484:3484))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a28\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a220\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (3051:3051:3051) (3051:3051:3051))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a220\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3155:3155:3155) (3155:3155:3155))
        (PORT d[1] (2873:2873:2873) (2873:2873:2873))
        (PORT d[2] (3025:3025:3025) (3025:3025:3025))
        (PORT d[3] (3358:3358:3358) (3358:3358:3358))
        (PORT d[4] (2937:2937:2937) (2937:2937:2937))
        (PORT d[5] (3123:3123:3123) (3123:3123:3123))
        (PORT d[6] (2754:2754:2754) (2754:2754:2754))
        (PORT d[7] (2774:2774:2774) (2774:2774:2774))
        (PORT d[8] (3008:3008:3008) (3008:3008:3008))
        (PORT d[9] (3122:3122:3122) (3122:3122:3122))
        (PORT d[10] (2715:2715:2715) (2715:2715:2715))
        (PORT d[11] (2635:2635:2635) (2635:2635:2635))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (3051:3051:3051) (3051:3051:3051))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a220\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT d[0] (3051:3051:3051) (3051:3051:3051))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a220\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a220\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2030:2030:2030))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a444\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (3459:3459:3459) (3459:3459:3459))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a444\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3645:3645:3645) (3645:3645:3645))
        (PORT d[1] (2903:2903:2903) (2903:2903:2903))
        (PORT d[2] (3396:3396:3396) (3396:3396:3396))
        (PORT d[3] (3203:3203:3203) (3203:3203:3203))
        (PORT d[4] (3372:3372:3372) (3372:3372:3372))
        (PORT d[5] (3509:3509:3509) (3509:3509:3509))
        (PORT d[6] (3536:3536:3536) (3536:3536:3536))
        (PORT d[7] (3391:3391:3391) (3391:3391:3391))
        (PORT d[8] (3529:3529:3529) (3529:3529:3529))
        (PORT d[9] (2710:2710:2710) (2710:2710:2710))
        (PORT d[10] (2783:2783:2783) (2783:2783:2783))
        (PORT d[11] (2656:2656:2656) (2656:2656:2656))
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (3459:3459:3459) (3459:3459:3459))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a444\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT d[0] (3459:3459:3459) (3459:3459:3459))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a444\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a444\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a315\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1999:1999:1999))
        (PORT ena (2411:2411:2411) (2411:2411:2411))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a315\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3323:3323:3323) (3323:3323:3323))
        (PORT d[1] (2798:2798:2798) (2798:2798:2798))
        (PORT d[2] (2351:2351:2351) (2351:2351:2351))
        (PORT d[3] (2727:2727:2727) (2727:2727:2727))
        (PORT d[4] (2640:2640:2640) (2640:2640:2640))
        (PORT d[5] (2010:2010:2010) (2010:2010:2010))
        (PORT d[6] (2403:2403:2403) (2403:2403:2403))
        (PORT d[7] (2693:2693:2693) (2693:2693:2693))
        (PORT d[8] (2360:2360:2360) (2360:2360:2360))
        (PORT d[9] (3194:3194:3194) (3194:3194:3194))
        (PORT d[10] (2706:2706:2706) (2706:2706:2706))
        (PORT d[11] (2772:2772:2772) (2772:2772:2772))
        (PORT clk (1999:1999:1999) (1999:1999:1999))
        (PORT ena (2411:2411:2411) (2411:2411:2411))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a315\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1999:1999:1999))
        (PORT d[0] (2411:2411:2411) (2411:2411:2411))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a315\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a315\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1989:1989:1989))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a187\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT ena (3449:3449:3449) (3449:3449:3449))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a187\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4178:4178:4178) (4178:4178:4178))
        (PORT d[1] (3932:3932:3932) (3932:3932:3932))
        (PORT d[2] (2820:2820:2820) (2820:2820:2820))
        (PORT d[3] (4387:4387:4387) (4387:4387:4387))
        (PORT d[4] (3317:3317:3317) (3317:3317:3317))
        (PORT d[5] (3225:3225:3225) (3225:3225:3225))
        (PORT d[6] (3697:3697:3697) (3697:3697:3697))
        (PORT d[7] (3556:3556:3556) (3556:3556:3556))
        (PORT d[8] (3278:3278:3278) (3278:3278:3278))
        (PORT d[9] (3862:3862:3862) (3862:3862:3862))
        (PORT d[10] (3311:3311:3311) (3311:3311:3311))
        (PORT d[11] (3868:3868:3868) (3868:3868:3868))
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT ena (3449:3449:3449) (3449:3449:3449))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a187\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT d[0] (3449:3449:3449) (3449:3449:3449))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a187\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a187\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a410\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (2741:2741:2741) (2741:2741:2741))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a410\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2723:2723:2723) (2723:2723:2723))
        (PORT d[1] (2228:2228:2228) (2228:2228:2228))
        (PORT d[2] (2643:2643:2643) (2643:2643:2643))
        (PORT d[3] (2751:2751:2751) (2751:2751:2751))
        (PORT d[4] (2357:2357:2357) (2357:2357:2357))
        (PORT d[5] (3056:3056:3056) (3056:3056:3056))
        (PORT d[6] (2652:2652:2652) (2652:2652:2652))
        (PORT d[7] (2007:2007:2007) (2007:2007:2007))
        (PORT d[8] (2590:2590:2590) (2590:2590:2590))
        (PORT d[9] (2168:2168:2168) (2168:2168:2168))
        (PORT d[10] (2169:2169:2169) (2169:2169:2169))
        (PORT d[11] (2387:2387:2387) (2387:2387:2387))
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (2741:2741:2741) (2741:2741:2741))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a410\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT d[0] (2741:2741:2741) (2741:2741:2741))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a410\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a410\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT ena (3299:3299:3299) (3299:3299:3299))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3993:3993:3993) (3993:3993:3993))
        (PORT d[1] (2208:2208:2208) (2208:2208:2208))
        (PORT d[2] (2758:2758:2758) (2758:2758:2758))
        (PORT d[3] (2725:2725:2725) (2725:2725:2725))
        (PORT d[4] (2171:2171:2171) (2171:2171:2171))
        (PORT d[5] (2389:2389:2389) (2389:2389:2389))
        (PORT d[6] (2911:2911:2911) (2911:2911:2911))
        (PORT d[7] (2229:2229:2229) (2229:2229:2229))
        (PORT d[8] (3389:3389:3389) (3389:3389:3389))
        (PORT d[9] (3053:3053:3053) (3053:3053:3053))
        (PORT d[10] (2416:2416:2416) (2416:2416:2416))
        (PORT d[11] (2344:2344:2344) (2344:2344:2344))
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT ena (3299:3299:3299) (3299:3299:3299))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a90\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT d[0] (3299:3299:3299) (3299:3299:3299))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a90\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a346\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2088:2088:2088))
        (PORT ena (3406:3406:3406) (3406:3406:3406))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a346\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3396:3396:3396) (3396:3396:3396))
        (PORT d[1] (3269:3269:3269) (3269:3269:3269))
        (PORT d[2] (3017:3017:3017) (3017:3017:3017))
        (PORT d[3] (3410:3410:3410) (3410:3410:3410))
        (PORT d[4] (3733:3733:3733) (3733:3733:3733))
        (PORT d[5] (4244:4244:4244) (4244:4244:4244))
        (PORT d[6] (4336:4336:4336) (4336:4336:4336))
        (PORT d[7] (3021:3021:3021) (3021:3021:3021))
        (PORT d[8] (3949:3949:3949) (3949:3949:3949))
        (PORT d[9] (4046:4046:4046) (4046:4046:4046))
        (PORT d[10] (3256:3256:3256) (3256:3256:3256))
        (PORT d[11] (3335:3335:3335) (3335:3335:3335))
        (PORT clk (2088:2088:2088) (2088:2088:2088))
        (PORT ena (3406:3406:3406) (3406:3406:3406))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a346\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2088:2088:2088))
        (PORT d[0] (3406:3406:3406) (3406:3406:3406))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a346\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a346\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2078:2078:2078))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a218\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (3052:3052:3052) (3052:3052:3052))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a218\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3315:3315:3315) (3315:3315:3315))
        (PORT d[1] (2606:2606:2606) (2606:2606:2606))
        (PORT d[2] (3542:3542:3542) (3542:3542:3542))
        (PORT d[3] (3396:3396:3396) (3396:3396:3396))
        (PORT d[4] (2662:2662:2662) (2662:2662:2662))
        (PORT d[5] (3156:3156:3156) (3156:3156:3156))
        (PORT d[6] (3460:3460:3460) (3460:3460:3460))
        (PORT d[7] (3129:3129:3129) (3129:3129:3129))
        (PORT d[8] (3351:3351:3351) (3351:3351:3351))
        (PORT d[9] (3351:3351:3351) (3351:3351:3351))
        (PORT d[10] (3310:3310:3310) (3310:3310:3310))
        (PORT d[11] (2872:2872:2872) (2872:2872:2872))
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (3052:3052:3052) (3052:3052:3052))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a218\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT d[0] (3052:3052:3052) (3052:3052:3052))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a218\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a218\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a474\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT ena (2710:2710:2710) (2710:2710:2710))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a474\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3416:3416:3416) (3416:3416:3416))
        (PORT d[1] (2088:2088:2088) (2088:2088:2088))
        (PORT d[2] (3041:3041:3041) (3041:3041:3041))
        (PORT d[3] (3025:3025:3025) (3025:3025:3025))
        (PORT d[4] (2528:2528:2528) (2528:2528:2528))
        (PORT d[5] (3230:3230:3230) (3230:3230:3230))
        (PORT d[6] (3187:3187:3187) (3187:3187:3187))
        (PORT d[7] (2885:2885:2885) (2885:2885:2885))
        (PORT d[8] (4267:4267:4267) (4267:4267:4267))
        (PORT d[9] (2418:2418:2418) (2418:2418:2418))
        (PORT d[10] (2416:2416:2416) (2416:2416:2416))
        (PORT d[11] (2687:2687:2687) (2687:2687:2687))
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT ena (2710:2710:2710) (2710:2710:2710))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a474\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT d[0] (2710:2710:2710) (2710:2710:2710))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a474\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a474\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2074:2074:2074))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w26_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2922:2922:2922) (2922:2922:2922))
        (PORT datab (1748:1748:1748) (1748:1748:1748))
        (PORT datac (1078:1078:1078) (1078:1078:1078))
        (PORT datad (2555:2555:2555) (2555:2555:2555))
        (PORT datae (2111:2111:2111) (2111:2111:2111))
        (PORT dataf (752:752:752) (752:752:752))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a314\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT ena (3326:3326:3326) (3326:3326:3326))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a314\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3106:3106:3106) (3106:3106:3106))
        (PORT d[1] (4410:4410:4410) (4410:4410:4410))
        (PORT d[2] (2956:2956:2956) (2956:2956:2956))
        (PORT d[3] (2747:2747:2747) (2747:2747:2747))
        (PORT d[4] (3734:3734:3734) (3734:3734:3734))
        (PORT d[5] (4297:4297:4297) (4297:4297:4297))
        (PORT d[6] (2702:2702:2702) (2702:2702:2702))
        (PORT d[7] (2897:2897:2897) (2897:2897:2897))
        (PORT d[8] (2975:2975:2975) (2975:2975:2975))
        (PORT d[9] (3270:3270:3270) (3270:3270:3270))
        (PORT d[10] (4261:4261:4261) (4261:4261:4261))
        (PORT d[11] (3509:3509:3509) (3509:3509:3509))
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT ena (3326:3326:3326) (3326:3326:3326))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a314\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT d[0] (3326:3326:3326) (3326:3326:3326))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a314\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a314\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a122\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (3429:3429:3429) (3429:3429:3429))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a122\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3548:3548:3548) (3548:3548:3548))
        (PORT d[1] (3848:3848:3848) (3848:3848:3848))
        (PORT d[2] (3055:3055:3055) (3055:3055:3055))
        (PORT d[3] (3249:3249:3249) (3249:3249:3249))
        (PORT d[4] (4560:4560:4560) (4560:4560:4560))
        (PORT d[5] (4228:4228:4228) (4228:4228:4228))
        (PORT d[6] (3237:3237:3237) (3237:3237:3237))
        (PORT d[7] (3496:3496:3496) (3496:3496:3496))
        (PORT d[8] (3765:3765:3765) (3765:3765:3765))
        (PORT d[9] (3791:3791:3791) (3791:3791:3791))
        (PORT d[10] (3985:3985:3985) (3985:3985:3985))
        (PORT d[11] (4137:4137:4137) (4137:4137:4137))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (3429:3429:3429) (3429:3429:3429))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a122\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT d[0] (3429:3429:3429) (3429:3429:3429))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a122\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a122\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2015:2015:2015))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT ena (3032:3032:3032) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4412:4412:4412) (4412:4412:4412))
        (PORT d[1] (4737:4737:4737) (4737:4737:4737))
        (PORT d[2] (3107:3107:3107) (3107:3107:3107))
        (PORT d[3] (3565:3565:3565) (3565:3565:3565))
        (PORT d[4] (3474:3474:3474) (3474:3474:3474))
        (PORT d[5] (3555:3555:3555) (3555:3555:3555))
        (PORT d[6] (4306:4306:4306) (4306:4306:4306))
        (PORT d[7] (4287:4287:4287) (4287:4287:4287))
        (PORT d[8] (4243:4243:4243) (4243:4243:4243))
        (PORT d[9] (3765:3765:3765) (3765:3765:3765))
        (PORT d[10] (3302:3302:3302) (3302:3302:3302))
        (PORT d[11] (3975:3975:3975) (3975:3975:3975))
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT ena (3032:3032:3032) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a89\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT d[0] (3032:3032:3032) (3032:3032:3032))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a89\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a377\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (PORT ena (3333:3333:3333) (3333:3333:3333))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a377\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4728:4728:4728) (4728:4728:4728))
        (PORT d[1] (4639:4639:4639) (4639:4639:4639))
        (PORT d[2] (3152:3152:3152) (3152:3152:3152))
        (PORT d[3] (3892:3892:3892) (3892:3892:3892))
        (PORT d[4] (3165:3165:3165) (3165:3165:3165))
        (PORT d[5] (3616:3616:3616) (3616:3616:3616))
        (PORT d[6] (4007:4007:4007) (4007:4007:4007))
        (PORT d[7] (3938:3938:3938) (3938:3938:3938))
        (PORT d[8] (4152:4152:4152) (4152:4152:4152))
        (PORT d[9] (3429:3429:3429) (3429:3429:3429))
        (PORT d[10] (3634:3634:3634) (3634:3634:3634))
        (PORT d[11] (3839:3839:3839) (3839:3839:3839))
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (PORT ena (3333:3333:3333) (3333:3333:3333))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a377\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (PORT d[0] (3333:3333:3333) (3333:3333:3333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a377\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a377\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a152\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (1326:1326:1326) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a152\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2380:2380:2380) (2380:2380:2380))
        (PORT d[1] (1326:1326:1326) (1326:1326:1326))
        (PORT d[2] (1521:1521:1521) (1521:1521:1521))
        (PORT d[3] (1031:1031:1031) (1031:1031:1031))
        (PORT d[4] (1298:1298:1298) (1298:1298:1298))
        (PORT d[5] (2329:2329:2329) (2329:2329:2329))
        (PORT d[6] (997:997:997) (997:997:997))
        (PORT d[7] (2438:2438:2438) (2438:2438:2438))
        (PORT d[8] (1054:1054:1054) (1054:1054:1054))
        (PORT d[9] (2087:2087:2087) (2087:2087:2087))
        (PORT d[10] (1290:1290:1290) (1290:1290:1290))
        (PORT d[11] (753:753:753) (753:753:753))
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (1326:1326:1326) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a152\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT d[0] (1326:1326:1326) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a152\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a152\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a216\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (1365:1365:1365) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a216\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1912:1912:1912) (1912:1912:1912))
        (PORT d[1] (1328:1328:1328) (1328:1328:1328))
        (PORT d[2] (1261:1261:1261) (1261:1261:1261))
        (PORT d[3] (1043:1043:1043) (1043:1043:1043))
        (PORT d[4] (1309:1309:1309) (1309:1309:1309))
        (PORT d[5] (2258:2258:2258) (2258:2258:2258))
        (PORT d[6] (1036:1036:1036) (1036:1036:1036))
        (PORT d[7] (2432:2432:2432) (2432:2432:2432))
        (PORT d[8] (1308:1308:1308) (1308:1308:1308))
        (PORT d[9] (2102:2102:2102) (2102:2102:2102))
        (PORT d[10] (1321:1321:1321) (1321:1321:1321))
        (PORT d[11] (1555:1555:1555) (1555:1555:1555))
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (1365:1365:1365) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a216\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT d[0] (1365:1365:1365) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a216\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a216\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT ena (1398:1398:1398) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2533:2533:2533))
        (PORT d[1] (1647:1647:1647) (1647:1647:1647))
        (PORT d[2] (1558:1558:1558) (1558:1558:1558))
        (PORT d[3] (1697:1697:1697) (1697:1697:1697))
        (PORT d[4] (1641:1641:1641) (1641:1641:1641))
        (PORT d[5] (2267:2267:2267) (2267:2267:2267))
        (PORT d[6] (1373:1373:1373) (1373:1373:1373))
        (PORT d[7] (2386:2386:2386) (2386:2386:2386))
        (PORT d[8] (1874:1874:1874) (1874:1874:1874))
        (PORT d[9] (2411:2411:2411) (2411:2411:2411))
        (PORT d[10] (1349:1349:1349) (1349:1349:1349))
        (PORT d[11] (1818:1818:1818) (1818:1818:1818))
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT ena (1398:1398:1398) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT d[0] (1398:1398:1398) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a56\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a312\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT ena (2571:2571:2571) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a312\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3217:3217:3217) (3217:3217:3217))
        (PORT d[1] (3435:3435:3435) (3435:3435:3435))
        (PORT d[2] (2339:2339:2339) (2339:2339:2339))
        (PORT d[3] (3076:3076:3076) (3076:3076:3076))
        (PORT d[4] (3632:3632:3632) (3632:3632:3632))
        (PORT d[5] (3197:3197:3197) (3197:3197:3197))
        (PORT d[6] (3491:3491:3491) (3491:3491:3491))
        (PORT d[7] (2504:2504:2504) (2504:2504:2504))
        (PORT d[8] (4417:4417:4417) (4417:4417:4417))
        (PORT d[9] (3188:3188:3188) (3188:3188:3188))
        (PORT d[10] (3299:3299:3299) (3299:3299:3299))
        (PORT d[11] (3508:3508:3508) (3508:3508:3508))
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT ena (2571:2571:2571) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a312\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT d[0] (2571:2571:2571) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a312\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a312\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a184\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (1751:1751:1751) (1751:1751:1751))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a184\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2655:2655:2655) (2655:2655:2655))
        (PORT d[1] (1653:1653:1653) (1653:1653:1653))
        (PORT d[2] (1752:1752:1752) (1752:1752:1752))
        (PORT d[3] (2017:2017:2017) (2017:2017:2017))
        (PORT d[4] (1294:1294:1294) (1294:1294:1294))
        (PORT d[5] (1257:1257:1257) (1257:1257:1257))
        (PORT d[6] (2473:2473:2473) (2473:2473:2473))
        (PORT d[7] (2178:2178:2178) (2178:2178:2178))
        (PORT d[8] (1767:1767:1767) (1767:1767:1767))
        (PORT d[9] (3834:3834:3834) (3834:3834:3834))
        (PORT d[10] (1769:1769:1769) (1769:1769:1769))
        (PORT d[11] (3018:3018:3018) (3018:3018:3018))
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (1751:1751:1751) (1751:1751:1751))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a184\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT d[0] (1751:1751:1751) (1751:1751:1751))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a184\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a184\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a440\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (1343:1343:1343) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a440\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1569:1569:1569) (1569:1569:1569))
        (PORT d[1] (1277:1277:1277) (1277:1277:1277))
        (PORT d[2] (1487:1487:1487) (1487:1487:1487))
        (PORT d[3] (1014:1014:1014) (1014:1014:1014))
        (PORT d[4] (1246:1246:1246) (1246:1246:1246))
        (PORT d[5] (2368:2368:2368) (2368:2368:2368))
        (PORT d[6] (953:953:953) (953:953:953))
        (PORT d[7] (992:992:992) (992:992:992))
        (PORT d[8] (1212:1212:1212) (1212:1212:1212))
        (PORT d[9] (1787:1787:1787) (1787:1787:1787))
        (PORT d[10] (1207:1207:1207) (1207:1207:1207))
        (PORT d[11] (712:712:712) (712:712:712))
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (1343:1343:1343) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a440\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT d[0] (1343:1343:1343) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a440\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a440\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w24_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (970:970:970))
        (PORT datab (863:863:863) (863:863:863))
        (PORT datac (1968:1968:1968) (1968:1968:1968))
        (PORT datad (1791:1791:1791) (1791:1791:1791))
        (PORT datae (1506:1506:1506) (1506:1506:1506))
        (PORT dataf (837:837:837) (837:837:837))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a376\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT ena (1388:1388:1388) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a376\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1014:1014:1014) (1014:1014:1014))
        (PORT d[1] (993:993:993) (993:993:993))
        (PORT d[2] (970:970:970) (970:970:970))
        (PORT d[3] (968:968:968) (968:968:968))
        (PORT d[4] (1226:1226:1226) (1226:1226:1226))
        (PORT d[5] (1570:1570:1570) (1570:1570:1570))
        (PORT d[6] (940:940:940) (940:940:940))
        (PORT d[7] (962:962:962) (962:962:962))
        (PORT d[8] (997:997:997) (997:997:997))
        (PORT d[9] (1647:1647:1647) (1647:1647:1647))
        (PORT d[10] (1010:1010:1010) (1010:1010:1010))
        (PORT d[11] (1255:1255:1255) (1255:1255:1255))
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT ena (1388:1388:1388) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a376\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT d[0] (1388:1388:1388) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a376\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a376\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (2703:2703:2703) (2703:2703:2703))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2843:2843:2843) (2843:2843:2843))
        (PORT d[1] (2444:2444:2444) (2444:2444:2444))
        (PORT d[2] (2689:2689:2689) (2689:2689:2689))
        (PORT d[3] (2821:2821:2821) (2821:2821:2821))
        (PORT d[4] (4253:4253:4253) (4253:4253:4253))
        (PORT d[5] (3677:3677:3677) (3677:3677:3677))
        (PORT d[6] (3789:3789:3789) (3789:3789:3789))
        (PORT d[7] (2405:2405:2405) (2405:2405:2405))
        (PORT d[8] (3421:3421:3421) (3421:3421:3421))
        (PORT d[9] (3426:3426:3426) (3426:3426:3426))
        (PORT d[10] (2753:2753:2753) (2753:2753:2753))
        (PORT d[11] (3309:3309:3309) (3309:3309:3309))
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (2703:2703:2703) (2703:2703:2703))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT d[0] (2703:2703:2703) (2703:2703:2703))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a55\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a343\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (3067:3067:3067) (3067:3067:3067))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a343\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2866:2866:2866) (2866:2866:2866))
        (PORT d[1] (2155:2155:2155) (2155:2155:2155))
        (PORT d[2] (2443:2443:2443) (2443:2443:2443))
        (PORT d[3] (2787:2787:2787) (2787:2787:2787))
        (PORT d[4] (4259:4259:4259) (4259:4259:4259))
        (PORT d[5] (3697:3697:3697) (3697:3697:3697))
        (PORT d[6] (3763:3763:3763) (3763:3763:3763))
        (PORT d[7] (2422:2422:2422) (2422:2422:2422))
        (PORT d[8] (3457:3457:3457) (3457:3457:3457))
        (PORT d[9] (3457:3457:3457) (3457:3457:3457))
        (PORT d[10] (2777:2777:2777) (2777:2777:2777))
        (PORT d[11] (3223:3223:3223) (3223:3223:3223))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (3067:3067:3067) (3067:3067:3067))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a343\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d[0] (3067:3067:3067) (3067:3067:3067))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a343\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a343\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a247\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT ena (2997:2997:2997) (2997:2997:2997))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a247\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4480:4480:4480) (4480:4480:4480))
        (PORT d[1] (2743:2743:2743) (2743:2743:2743))
        (PORT d[2] (2968:2968:2968) (2968:2968:2968))
        (PORT d[3] (2850:2850:2850) (2850:2850:2850))
        (PORT d[4] (4265:4265:4265) (4265:4265:4265))
        (PORT d[5] (3110:3110:3110) (3110:3110:3110))
        (PORT d[6] (3413:3413:3413) (3413:3413:3413))
        (PORT d[7] (4053:4053:4053) (4053:4053:4053))
        (PORT d[8] (3092:3092:3092) (3092:3092:3092))
        (PORT d[9] (2791:2791:2791) (2791:2791:2791))
        (PORT d[10] (2771:2771:2771) (2771:2771:2771))
        (PORT d[11] (3180:3180:3180) (3180:3180:3180))
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT ena (2997:2997:2997) (2997:2997:2997))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a247\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT d[0] (2997:2997:2997) (2997:2997:2997))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a247\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a247\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a407\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (2750:2750:2750) (2750:2750:2750))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a407\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3226:3226:3226) (3226:3226:3226))
        (PORT d[1] (1939:1939:1939) (1939:1939:1939))
        (PORT d[2] (2724:2724:2724) (2724:2724:2724))
        (PORT d[3] (2359:2359:2359) (2359:2359:2359))
        (PORT d[4] (4229:4229:4229) (4229:4229:4229))
        (PORT d[5] (3865:3865:3865) (3865:3865:3865))
        (PORT d[6] (4137:4137:4137) (4137:4137:4137))
        (PORT d[7] (2774:2774:2774) (2774:2774:2774))
        (PORT d[8] (3829:3829:3829) (3829:3829:3829))
        (PORT d[9] (3498:3498:3498) (3498:3498:3498))
        (PORT d[10] (2337:2337:2337) (2337:2337:2337))
        (PORT d[11] (3802:3802:3802) (3802:3802:3802))
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (2750:2750:2750) (2750:2750:2750))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a407\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT d[0] (2750:2750:2750) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a407\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a407\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT ena (3692:3692:3692) (3692:3692:3692))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2207:2207:2207) (2207:2207:2207))
        (PORT d[1] (3045:3045:3045) (3045:3045:3045))
        (PORT d[2] (2203:2203:2203) (2203:2203:2203))
        (PORT d[3] (2188:2188:2188) (2188:2188:2188))
        (PORT d[4] (2938:2938:2938) (2938:2938:2938))
        (PORT d[5] (3468:3468:3468) (3468:3468:3468))
        (PORT d[6] (2370:2370:2370) (2370:2370:2370))
        (PORT d[7] (1494:1494:1494) (1494:1494:1494))
        (PORT d[8] (2044:2044:2044) (2044:2044:2044))
        (PORT d[9] (2621:2621:2621) (2621:2621:2621))
        (PORT d[10] (2798:2798:2798) (2798:2798:2798))
        (PORT d[11] (3125:3125:3125) (3125:3125:3125))
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT ena (3692:3692:3692) (3692:3692:3692))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT d[0] (3692:3692:3692) (3692:3692:3692))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a22\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a214\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT ena (3022:3022:3022) (3022:3022:3022))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a214\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2990:2990:2990) (2990:2990:2990))
        (PORT d[1] (2471:2471:2471) (2471:2471:2471))
        (PORT d[2] (2960:2960:2960) (2960:2960:2960))
        (PORT d[3] (3428:3428:3428) (3428:3428:3428))
        (PORT d[4] (2272:2272:2272) (2272:2272:2272))
        (PORT d[5] (3150:3150:3150) (3150:3150:3150))
        (PORT d[6] (3485:3485:3485) (3485:3485:3485))
        (PORT d[7] (3153:3153:3153) (3153:3153:3153))
        (PORT d[8] (3399:3399:3399) (3399:3399:3399))
        (PORT d[9] (2461:2461:2461) (2461:2461:2461))
        (PORT d[10] (3019:3019:3019) (3019:3019:3019))
        (PORT d[11] (2521:2521:2521) (2521:2521:2521))
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT ena (3022:3022:3022) (3022:3022:3022))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a214\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT d[0] (3022:3022:3022) (3022:3022:3022))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a214\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a214\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (2240:2240:2240) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (2151:2151:2151))
        (PORT d[1] (3101:3101:3101) (3101:3101:3101))
        (PORT d[2] (2291:2291:2291) (2291:2291:2291))
        (PORT d[3] (2397:2397:2397) (2397:2397:2397))
        (PORT d[4] (2514:2514:2514) (2514:2514:2514))
        (PORT d[5] (3537:3537:3537) (3537:3537:3537))
        (PORT d[6] (2318:2318:2318) (2318:2318:2318))
        (PORT d[7] (1465:1465:1465) (1465:1465:1465))
        (PORT d[8] (2408:2408:2408) (2408:2408:2408))
        (PORT d[9] (2668:2668:2668) (2668:2668:2668))
        (PORT d[10] (2640:2640:2640) (2640:2640:2640))
        (PORT d[11] (3417:3417:3417) (3417:3417:3417))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (2240:2240:2240) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d[0] (2240:2240:2240) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a54\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a310\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2083:2083:2083))
        (PORT ena (2533:2533:2533) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a310\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3846:3846:3846) (3846:3846:3846))
        (PORT d[1] (3156:3156:3156) (3156:3156:3156))
        (PORT d[2] (3227:3227:3227) (3227:3227:3227))
        (PORT d[3] (2197:2197:2197) (2197:2197:2197))
        (PORT d[4] (2865:2865:2865) (2865:2865:2865))
        (PORT d[5] (4041:4041:4041) (4041:4041:4041))
        (PORT d[6] (2448:2448:2448) (2448:2448:2448))
        (PORT d[7] (2281:2281:2281) (2281:2281:2281))
        (PORT d[8] (2576:2576:2576) (2576:2576:2576))
        (PORT d[9] (2866:2866:2866) (2866:2866:2866))
        (PORT d[10] (3110:3110:3110) (3110:3110:3110))
        (PORT d[11] (3051:3051:3051) (3051:3051:3051))
        (PORT clk (2083:2083:2083) (2083:2083:2083))
        (PORT ena (2533:2533:2533) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a310\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2083:2083:2083))
        (PORT d[0] (2533:2533:2533) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a310\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a310\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2073:2073:2073))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a182\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (2330:2330:2330) (2330:2330:2330))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a182\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1848:1848:1848) (1848:1848:1848))
        (PORT d[1] (2725:2725:2725) (2725:2725:2725))
        (PORT d[2] (1817:1817:1817) (1817:1817:1817))
        (PORT d[3] (1791:1791:1791) (1791:1791:1791))
        (PORT d[4] (3283:3283:3283) (3283:3283:3283))
        (PORT d[5] (3833:3833:3833) (3833:3833:3833))
        (PORT d[6] (2058:2058:2058) (2058:2058:2058))
        (PORT d[7] (1769:1769:1769) (1769:1769:1769))
        (PORT d[8] (2638:2638:2638) (2638:2638:2638))
        (PORT d[9] (1770:1770:1770) (1770:1770:1770))
        (PORT d[10] (2882:2882:2882) (2882:2882:2882))
        (PORT d[11] (2455:2455:2455) (2455:2455:2455))
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (2330:2330:2330) (2330:2330:2330))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a182\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT d[0] (2330:2330:2330) (2330:2330:2330))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a182\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a182\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a438\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (3399:3399:3399) (3399:3399:3399))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a438\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3845:3845:3845) (3845:3845:3845))
        (PORT d[1] (3321:3321:3321) (3321:3321:3321))
        (PORT d[2] (3542:3542:3542) (3542:3542:3542))
        (PORT d[3] (2913:2913:2913) (2913:2913:2913))
        (PORT d[4] (3662:3662:3662) (3662:3662:3662))
        (PORT d[5] (3983:3983:3983) (3983:3983:3983))
        (PORT d[6] (2962:2962:2962) (2962:2962:2962))
        (PORT d[7] (2809:2809:2809) (2809:2809:2809))
        (PORT d[8] (3022:3022:3022) (3022:3022:3022))
        (PORT d[9] (2950:2950:2950) (2950:2950:2950))
        (PORT d[10] (3488:3488:3488) (3488:3488:3488))
        (PORT d[11] (3150:3150:3150) (3150:3150:3150))
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (3399:3399:3399) (3399:3399:3399))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a438\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT d[0] (3399:3399:3399) (3399:3399:3399))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a438\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a438\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w22_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1704:1704:1704) (1704:1704:1704))
        (PORT datab (1081:1081:1081) (1081:1081:1081))
        (PORT datac (891:891:891) (891:891:891))
        (PORT datad (2389:2389:2389) (2389:2389:2389))
        (PORT datae (1151:1151:1151) (1151:1151:1151))
        (PORT dataf (2554:2554:2554) (2554:2554:2554))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a502\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (3224:3224:3224) (3224:3224:3224))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a502\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3256:3256:3256) (3256:3256:3256))
        (PORT d[1] (3010:3010:3010) (3010:3010:3010))
        (PORT d[2] (4159:4159:4159) (4159:4159:4159))
        (PORT d[3] (2695:2695:2695) (2695:2695:2695))
        (PORT d[4] (3731:3731:3731) (3731:3731:3731))
        (PORT d[5] (3671:3671:3671) (3671:3671:3671))
        (PORT d[6] (3195:3195:3195) (3195:3195:3195))
        (PORT d[7] (2519:2519:2519) (2519:2519:2519))
        (PORT d[8] (3335:3335:3335) (3335:3335:3335))
        (PORT d[9] (3251:3251:3251) (3251:3251:3251))
        (PORT d[10] (3834:3834:3834) (3834:3834:3834))
        (PORT d[11] (3183:3183:3183) (3183:3183:3183))
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (3224:3224:3224) (3224:3224:3224))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a502\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT d[0] (3224:3224:3224) (3224:3224:3224))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a502\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a502\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a117\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (1380:1380:1380) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a117\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1062:1062:1062) (1062:1062:1062))
        (PORT d[1] (1043:1043:1043) (1043:1043:1043))
        (PORT d[2] (1028:1028:1028) (1028:1028:1028))
        (PORT d[3] (1199:1199:1199) (1199:1199:1199))
        (PORT d[4] (999:999:999) (999:999:999))
        (PORT d[5] (1876:1876:1876) (1876:1876:1876))
        (PORT d[6] (2004:2004:2004) (2004:2004:2004))
        (PORT d[7] (1010:1010:1010) (1010:1010:1010))
        (PORT d[8] (1498:1498:1498) (1498:1498:1498))
        (PORT d[9] (1004:1004:1004) (1004:1004:1004))
        (PORT d[10] (1053:1053:1053) (1053:1053:1053))
        (PORT d[11] (1279:1279:1279) (1279:1279:1279))
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (1380:1380:1380) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a117\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT d[0] (1380:1380:1380) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a117\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a117\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a373\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (PORT ena (3012:3012:3012) (3012:3012:3012))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a373\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3094:3094:3094) (3094:3094:3094))
        (PORT d[1] (2345:2345:2345) (2345:2345:2345))
        (PORT d[2] (3435:3435:3435) (3435:3435:3435))
        (PORT d[3] (3052:3052:3052) (3052:3052:3052))
        (PORT d[4] (3260:3260:3260) (3260:3260:3260))
        (PORT d[5] (2946:2946:2946) (2946:2946:2946))
        (PORT d[6] (3150:3150:3150) (3150:3150:3150))
        (PORT d[7] (2513:2513:2513) (2513:2513:2513))
        (PORT d[8] (2565:2565:2565) (2565:2565:2565))
        (PORT d[9] (2797:2797:2797) (2797:2797:2797))
        (PORT d[10] (3976:3976:3976) (3976:3976:3976))
        (PORT d[11] (3365:3365:3365) (3365:3365:3365))
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (PORT ena (3012:3012:3012) (3012:3012:3012))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a373\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (PORT d[0] (3012:3012:3012) (3012:3012:3012))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a373\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2138:2138:2138))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a373\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1986:1986:1986))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a149\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT ena (2581:2581:2581) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a149\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2861:2861:2861) (2861:2861:2861))
        (PORT d[1] (2907:2907:2907) (2907:2907:2907))
        (PORT d[2] (2004:2004:2004) (2004:2004:2004))
        (PORT d[3] (2967:2967:2967) (2967:2967:2967))
        (PORT d[4] (3143:3143:3143) (3143:3143:3143))
        (PORT d[5] (3029:3029:3029) (3029:3029:3029))
        (PORT d[6] (2929:2929:2929) (2929:2929:2929))
        (PORT d[7] (2244:2244:2244) (2244:2244:2244))
        (PORT d[8] (4207:4207:4207) (4207:4207:4207))
        (PORT d[9] (2470:2470:2470) (2470:2470:2470))
        (PORT d[10] (2935:2935:2935) (2935:2935:2935))
        (PORT d[11] (3367:3367:3367) (3367:3367:3367))
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT ena (2581:2581:2581) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a149\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT d[0] (2581:2581:2581) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a149\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a149\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a213\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (3399:3399:3399) (3399:3399:3399))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a213\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3375:3375:3375) (3375:3375:3375))
        (PORT d[1] (3712:3712:3712) (3712:3712:3712))
        (PORT d[2] (2909:2909:2909) (2909:2909:2909))
        (PORT d[3] (3434:3434:3434) (3434:3434:3434))
        (PORT d[4] (3739:3739:3739) (3739:3739:3739))
        (PORT d[5] (3595:3595:3595) (3595:3595:3595))
        (PORT d[6] (4381:4381:4381) (4381:4381:4381))
        (PORT d[7] (3079:3079:3079) (3079:3079:3079))
        (PORT d[8] (4272:4272:4272) (4272:4272:4272))
        (PORT d[9] (3245:3245:3245) (3245:3245:3245))
        (PORT d[10] (3729:3729:3729) (3729:3729:3729))
        (PORT d[11] (3658:3658:3658) (3658:3658:3658))
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (3399:3399:3399) (3399:3399:3399))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a213\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT d[0] (3399:3399:3399) (3399:3399:3399))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a213\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a213\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a181\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1977:1977:1977) (1977:1977:1977))
        (PORT ena (3422:3422:3422) (3422:3422:3422))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a181\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3855:3855:3855) (3855:3855:3855))
        (PORT d[1] (4129:4129:4129) (4129:4129:4129))
        (PORT d[2] (3220:3220:3220) (3220:3220:3220))
        (PORT d[3] (3422:3422:3422) (3422:3422:3422))
        (PORT d[4] (3882:3882:3882) (3882:3882:3882))
        (PORT d[5] (3990:3990:3990) (3990:3990:3990))
        (PORT d[6] (3759:3759:3759) (3759:3759:3759))
        (PORT d[7] (2894:2894:2894) (2894:2894:2894))
        (PORT d[8] (3562:3562:3562) (3562:3562:3562))
        (PORT d[9] (3924:3924:3924) (3924:3924:3924))
        (PORT d[10] (3556:3556:3556) (3556:3556:3556))
        (PORT d[11] (4253:4253:4253) (4253:4253:4253))
        (PORT clk (1977:1977:1977) (1977:1977:1977))
        (PORT ena (3422:3422:3422) (3422:3422:3422))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a181\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1977:1977:1977) (1977:1977:1977))
        (PORT d[0] (3422:3422:3422) (3422:3422:3422))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a181\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a181\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1967:1967:1967) (1967:1967:1967))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a245\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (3374:3374:3374) (3374:3374:3374))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a245\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3401:3401:3401) (3401:3401:3401))
        (PORT d[1] (3466:3466:3466) (3466:3466:3466))
        (PORT d[2] (2590:2590:2590) (2590:2590:2590))
        (PORT d[3] (3336:3336:3336) (3336:3336:3336))
        (PORT d[4] (3764:3764:3764) (3764:3764:3764))
        (PORT d[5] (3596:3596:3596) (3596:3596:3596))
        (PORT d[6] (3513:3513:3513) (3513:3513:3513))
        (PORT d[7] (2748:2748:2748) (2748:2748:2748))
        (PORT d[8] (4226:4226:4226) (4226:4226:4226))
        (PORT d[9] (3536:3536:3536) (3536:3536:3536))
        (PORT d[10] (3774:3774:3774) (3774:3774:3774))
        (PORT d[11] (3757:3757:3757) (3757:3757:3757))
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (3374:3374:3374) (3374:3374:3374))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a245\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT d[0] (3374:3374:3374) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a245\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a245\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w21_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (820:820:820))
        (PORT datab (1359:1359:1359) (1359:1359:1359))
        (PORT datac (1919:1919:1919) (1919:1919:1919))
        (PORT datad (2191:2191:2191) (2191:2191:2191))
        (PORT datae (2145:2145:2145) (2145:2145:2145))
        (PORT dataf (1529:1529:1529) (1529:1529:1529))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a437\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT ena (2737:2737:2737) (2737:2737:2737))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a437\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2833:2833:2833) (2833:2833:2833))
        (PORT d[1] (2470:2470:2470) (2470:2470:2470))
        (PORT d[2] (2218:2218:2218) (2218:2218:2218))
        (PORT d[3] (2972:2972:2972) (2972:2972:2972))
        (PORT d[4] (3144:3144:3144) (3144:3144:3144))
        (PORT d[5] (2693:2693:2693) (2693:2693:2693))
        (PORT d[6] (2364:2364:2364) (2364:2364:2364))
        (PORT d[7] (2189:2189:2189) (2189:2189:2189))
        (PORT d[8] (3586:3586:3586) (3586:3586:3586))
        (PORT d[9] (3452:3452:3452) (3452:3452:3452))
        (PORT d[10] (2787:2787:2787) (2787:2787:2787))
        (PORT d[11] (2544:2544:2544) (2544:2544:2544))
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT ena (2737:2737:2737) (2737:2737:2737))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a437\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT d[0] (2737:2737:2737) (2737:2737:2737))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a437\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a437\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a404\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2074:2074:2074))
        (PORT ena (3189:3189:3189) (3189:3189:3189))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a404\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2710:2710:2710) (2710:2710:2710))
        (PORT d[1] (4154:4154:4154) (4154:4154:4154))
        (PORT d[2] (2477:2477:2477) (2477:2477:2477))
        (PORT d[3] (2761:2761:2761) (2761:2761:2761))
        (PORT d[4] (2953:2953:2953) (2953:2953:2953))
        (PORT d[5] (3882:3882:3882) (3882:3882:3882))
        (PORT d[6] (3071:3071:3071) (3071:3071:3071))
        (PORT d[7] (3463:3463:3463) (3463:3463:3463))
        (PORT d[8] (2953:2953:2953) (2953:2953:2953))
        (PORT d[9] (2671:2671:2671) (2671:2671:2671))
        (PORT d[10] (3779:3779:3779) (3779:3779:3779))
        (PORT d[11] (4069:4069:4069) (4069:4069:4069))
        (PORT clk (2074:2074:2074) (2074:2074:2074))
        (PORT ena (3189:3189:3189) (3189:3189:3189))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a404\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2074:2074:2074))
        (PORT d[0] (3189:3189:3189) (3189:3189:3189))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a404\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a404\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a212\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (3507:3507:3507) (3507:3507:3507))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a212\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3112:3112:3112) (3112:3112:3112))
        (PORT d[1] (4187:4187:4187) (4187:4187:4187))
        (PORT d[2] (2911:2911:2911) (2911:2911:2911))
        (PORT d[3] (2780:2780:2780) (2780:2780:2780))
        (PORT d[4] (3532:3532:3532) (3532:3532:3532))
        (PORT d[5] (4284:4284:4284) (4284:4284:4284))
        (PORT d[6] (3338:3338:3338) (3338:3338:3338))
        (PORT d[7] (2851:2851:2851) (2851:2851:2851))
        (PORT d[8] (3302:3302:3302) (3302:3302:3302))
        (PORT d[9] (3028:3028:3028) (3028:3028:3028))
        (PORT d[10] (3625:3625:3625) (3625:3625:3625))
        (PORT d[11] (3205:3205:3205) (3205:3205:3205))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (3507:3507:3507) (3507:3507:3507))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a212\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT d[0] (3507:3507:3507) (3507:3507:3507))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a212\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a212\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a436\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT ena (3665:3665:3665) (3665:3665:3665))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a436\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3630:3630:3630) (3630:3630:3630))
        (PORT d[1] (3883:3883:3883) (3883:3883:3883))
        (PORT d[2] (3070:3070:3070) (3070:3070:3070))
        (PORT d[3] (3289:3289:3289) (3289:3289:3289))
        (PORT d[4] (4111:4111:4111) (4111:4111:4111))
        (PORT d[5] (4223:4223:4223) (4223:4223:4223))
        (PORT d[6] (3304:3304:3304) (3304:3304:3304))
        (PORT d[7] (3868:3868:3868) (3868:3868:3868))
        (PORT d[8] (3654:3654:3654) (3654:3654:3654))
        (PORT d[9] (3417:3417:3417) (3417:3417:3417))
        (PORT d[10] (4121:4121:4121) (4121:4121:4121))
        (PORT d[11] (3830:3830:3830) (3830:3830:3830))
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT ena (3665:3665:3665) (3665:3665:3665))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a436\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT d[0] (3665:3665:3665) (3665:3665:3665))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a436\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a436\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2071:2071:2071))
        (PORT ena (3200:3200:3200) (3200:3200:3200))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2821:2821:2821) (2821:2821:2821))
        (PORT d[1] (3495:3495:3495) (3495:3495:3495))
        (PORT d[2] (1972:1972:1972) (1972:1972:1972))
        (PORT d[3] (2735:2735:2735) (2735:2735:2735))
        (PORT d[4] (3234:3234:3234) (3234:3234:3234))
        (PORT d[5] (3761:3761:3761) (3761:3761:3761))
        (PORT d[6] (3830:3830:3830) (3830:3830:3830))
        (PORT d[7] (2245:2245:2245) (2245:2245:2245))
        (PORT d[8] (4286:4286:4286) (4286:4286:4286))
        (PORT d[9] (2847:2847:2847) (2847:2847:2847))
        (PORT d[10] (3611:3611:3611) (3611:3611:3611))
        (PORT d[11] (3622:3622:3622) (3622:3622:3622))
        (PORT clk (2071:2071:2071) (2071:2071:2071))
        (PORT ena (3200:3200:3200) (3200:3200:3200))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2071:2071:2071))
        (PORT d[0] (3200:3200:3200) (3200:3200:3200))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a51\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a147\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (2590:2590:2590) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a147\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2890:2890:2890) (2890:2890:2890))
        (PORT d[1] (3461:3461:3461) (3461:3461:3461))
        (PORT d[2] (2610:2610:2610) (2610:2610:2610))
        (PORT d[3] (2966:2966:2966) (2966:2966:2966))
        (PORT d[4] (3157:3157:3157) (3157:3157:3157))
        (PORT d[5] (3046:3046:3046) (3046:3046:3046))
        (PORT d[6] (3097:3097:3097) (3097:3097:3097))
        (PORT d[7] (2504:2504:2504) (2504:2504:2504))
        (PORT d[8] (3740:3740:3740) (3740:3740:3740))
        (PORT d[9] (2501:2501:2501) (2501:2501:2501))
        (PORT d[10] (3231:3231:3231) (3231:3231:3231))
        (PORT d[11] (3492:3492:3492) (3492:3492:3492))
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (2590:2590:2590) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a147\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT d[0] (2590:2590:2590) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a147\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a147\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a435\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (3286:3286:3286) (3286:3286:3286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a435\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2466:2466:2466) (2466:2466:2466))
        (PORT d[1] (3889:3889:3889) (3889:3889:3889))
        (PORT d[2] (2325:2325:2325) (2325:2325:2325))
        (PORT d[3] (2332:2332:2332) (2332:2332:2332))
        (PORT d[4] (2852:2852:2852) (2852:2852:2852))
        (PORT d[5] (3987:3987:3987) (3987:3987:3987))
        (PORT d[6] (3200:3200:3200) (3200:3200:3200))
        (PORT d[7] (2521:2521:2521) (2521:2521:2521))
        (PORT d[8] (3952:3952:3952) (3952:3952:3952))
        (PORT d[9] (2672:2672:2672) (2672:2672:2672))
        (PORT d[10] (4143:4143:4143) (4143:4143:4143))
        (PORT d[11] (3900:3900:3900) (3900:3900:3900))
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (3286:3286:3286) (3286:3286:3286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a435\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT d[0] (3286:3286:3286) (3286:3286:3286))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a435\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a435\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (PORT ena (2815:2815:2815) (2815:2815:2815))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2338:2338:2338) (2338:2338:2338))
        (PORT d[1] (3052:3052:3052) (3052:3052:3052))
        (PORT d[2] (2053:2053:2053) (2053:2053:2053))
        (PORT d[3] (2453:2453:2453) (2453:2453:2453))
        (PORT d[4] (2764:2764:2764) (2764:2764:2764))
        (PORT d[5] (4346:4346:4346) (4346:4346:4346))
        (PORT d[6] (2801:2801:2801) (2801:2801:2801))
        (PORT d[7] (2453:2453:2453) (2453:2453:2453))
        (PORT d[8] (3980:3980:3980) (3980:3980:3980))
        (PORT d[9] (2625:2625:2625) (2625:2625:2625))
        (PORT d[10] (3030:3030:3030) (3030:3030:3030))
        (PORT d[11] (2666:2666:2666) (2666:2666:2666))
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (PORT ena (2815:2815:2815) (2815:2815:2815))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (PORT d[0] (2815:2815:2815) (2815:2815:2815))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a18\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2012:2012:2012))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a274\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (3530:3530:3530) (3530:3530:3530))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a274\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3195:3195:3195) (3195:3195:3195))
        (PORT d[1] (4202:4202:4202) (4202:4202:4202))
        (PORT d[2] (3085:3085:3085) (3085:3085:3085))
        (PORT d[3] (2887:2887:2887) (2887:2887:2887))
        (PORT d[4] (3385:3385:3385) (3385:3385:3385))
        (PORT d[5] (4080:4080:4080) (4080:4080:4080))
        (PORT d[6] (3270:3270:3270) (3270:3270:3270))
        (PORT d[7] (3139:3139:3139) (3139:3139:3139))
        (PORT d[8] (3419:3419:3419) (3419:3419:3419))
        (PORT d[9] (3328:3328:3328) (3328:3328:3328))
        (PORT d[10] (3716:3716:3716) (3716:3716:3716))
        (PORT d[11] (3506:3506:3506) (3506:3506:3506))
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (3530:3530:3530) (3530:3530:3530))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a274\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT d[0] (3530:3530:3530) (3530:3530:3530))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a274\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a274\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a146\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (3508:3508:3508) (3508:3508:3508))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a146\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3284:3284:3284) (3284:3284:3284))
        (PORT d[1] (4062:4062:4062) (4062:4062:4062))
        (PORT d[2] (3086:3086:3086) (3086:3086:3086))
        (PORT d[3] (2993:2993:2993) (2993:2993:2993))
        (PORT d[4] (3462:3462:3462) (3462:3462:3462))
        (PORT d[5] (4512:4512:4512) (4512:4512:4512))
        (PORT d[6] (3483:3483:3483) (3483:3483:3483))
        (PORT d[7] (3624:3624:3624) (3624:3624:3624))
        (PORT d[8] (3501:3501:3501) (3501:3501:3501))
        (PORT d[9] (3396:3396:3396) (3396:3396:3396))
        (PORT d[10] (4158:4158:4158) (4158:4158:4158))
        (PORT d[11] (4333:4333:4333) (4333:4333:4333))
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (3508:3508:3508) (3508:3508:3508))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a146\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT d[0] (3508:3508:3508) (3508:3508:3508))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a146\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a146\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a402\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT ena (2631:2631:2631) (2631:2631:2631))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a402\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2255:2255:2255))
        (PORT d[1] (3365:3365:3365) (3365:3365:3365))
        (PORT d[2] (2370:2370:2370) (2370:2370:2370))
        (PORT d[3] (2153:2153:2153) (2153:2153:2153))
        (PORT d[4] (2661:2661:2661) (2661:2661:2661))
        (PORT d[5] (3115:3115:3115) (3115:3115:3115))
        (PORT d[6] (2503:2503:2503) (2503:2503:2503))
        (PORT d[7] (2093:2093:2093) (2093:2093:2093))
        (PORT d[8] (3450:3450:3450) (3450:3450:3450))
        (PORT d[9] (2897:2897:2897) (2897:2897:2897))
        (PORT d[10] (3024:3024:3024) (3024:3024:3024))
        (PORT d[11] (3304:3304:3304) (3304:3304:3304))
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT ena (2631:2631:2631) (2631:2631:2631))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a402\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT d[0] (2631:2631:2631) (2631:2631:2631))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a402\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a402\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w18_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (872:872:872))
        (PORT datab (881:881:881) (881:881:881))
        (PORT datac (3597:3597:3597) (3597:3597:3597))
        (PORT datad (2302:2302:2302) (2302:2302:2302))
        (PORT datae (2411:2411:2411) (2411:2411:2411))
        (PORT dataf (3247:3247:3247) (3247:3247:3247))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a466\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (PORT ena (3243:3243:3243) (3243:3243:3243))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a466\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3069:3069:3069) (3069:3069:3069))
        (PORT d[1] (3853:3853:3853) (3853:3853:3853))
        (PORT d[2] (2863:2863:2863) (2863:2863:2863))
        (PORT d[3] (2770:2770:2770) (2770:2770:2770))
        (PORT d[4] (3664:3664:3664) (3664:3664:3664))
        (PORT d[5] (3559:3559:3559) (3559:3559:3559))
        (PORT d[6] (4571:4571:4571) (4571:4571:4571))
        (PORT d[7] (3025:3025:3025) (3025:3025:3025))
        (PORT d[8] (4202:4202:4202) (4202:4202:4202))
        (PORT d[9] (3958:3958:3958) (3958:3958:3958))
        (PORT d[10] (3826:3826:3826) (3826:3826:3826))
        (PORT d[11] (3588:3588:3588) (3588:3588:3588))
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (PORT ena (3243:3243:3243) (3243:3243:3243))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a466\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (PORT d[0] (3243:3243:3243) (3243:3243:3243))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a466\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a466\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a306\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (PORT ena (2002:2002:2002) (2002:2002:2002))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a306\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1478:1478:1478) (1478:1478:1478))
        (PORT d[1] (1669:1669:1669) (1669:1669:1669))
        (PORT d[2] (1431:1431:1431) (1431:1431:1431))
        (PORT d[3] (2385:2385:2385) (2385:2385:2385))
        (PORT d[4] (1669:1669:1669) (1669:1669:1669))
        (PORT d[5] (4172:4172:4172) (4172:4172:4172))
        (PORT d[6] (1889:1889:1889) (1889:1889:1889))
        (PORT d[7] (1442:1442:1442) (1442:1442:1442))
        (PORT d[8] (1407:1407:1407) (1407:1407:1407))
        (PORT d[9] (1456:1456:1456) (1456:1456:1456))
        (PORT d[10] (3253:3253:3253) (3253:3253:3253))
        (PORT d[11] (2139:2139:2139) (2139:2139:2139))
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (PORT ena (2002:2002:2002) (2002:2002:2002))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a306\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (PORT d[0] (2002:2002:2002) (2002:2002:2002))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a306\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a306\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a114\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (3665:3665:3665) (3665:3665:3665))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a114\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3988:3988:3988) (3988:3988:3988))
        (PORT d[1] (4390:4390:4390) (4390:4390:4390))
        (PORT d[2] (3053:3053:3053) (3053:3053:3053))
        (PORT d[3] (3107:3107:3107) (3107:3107:3107))
        (PORT d[4] (3705:3705:3705) (3705:3705:3705))
        (PORT d[5] (4406:4406:4406) (4406:4406:4406))
        (PORT d[6] (3298:3298:3298) (3298:3298:3298))
        (PORT d[7] (3180:3180:3180) (3180:3180:3180))
        (PORT d[8] (3462:3462:3462) (3462:3462:3462))
        (PORT d[9] (3378:3378:3378) (3378:3378:3378))
        (PORT d[10] (3758:3758:3758) (3758:3758:3758))
        (PORT d[11] (3564:3564:3564) (3564:3564:3564))
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (3665:3665:3665) (3665:3665:3665))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a114\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT d[0] (3665:3665:3665) (3665:3665:3665))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a114\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a114\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a401\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2079:2079:2079))
        (PORT ena (2687:2687:2687) (2687:2687:2687))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a401\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3263:3263:3263) (3263:3263:3263))
        (PORT d[1] (2804:2804:2804) (2804:2804:2804))
        (PORT d[2] (2528:2528:2528) (2528:2528:2528))
        (PORT d[3] (2131:2131:2131) (2131:2131:2131))
        (PORT d[4] (2870:2870:2870) (2870:2870:2870))
        (PORT d[5] (3987:3987:3987) (3987:3987:3987))
        (PORT d[6] (2425:2425:2425) (2425:2425:2425))
        (PORT d[7] (2513:2513:2513) (2513:2513:2513))
        (PORT d[8] (2259:2259:2259) (2259:2259:2259))
        (PORT d[9] (2390:2390:2390) (2390:2390:2390))
        (PORT d[10] (2853:2853:2853) (2853:2853:2853))
        (PORT d[11] (2782:2782:2782) (2782:2782:2782))
        (PORT clk (2079:2079:2079) (2079:2079:2079))
        (PORT ena (2687:2687:2687) (2687:2687:2687))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a401\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2079:2079:2079))
        (PORT d[0] (2687:2687:2687) (2687:2687:2687))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a401\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a401\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT ena (3237:3237:3237) (3237:3237:3237))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2482:2482:2482) (2482:2482:2482))
        (PORT d[1] (1941:1941:1941) (1941:1941:1941))
        (PORT d[2] (2489:2489:2489) (2489:2489:2489))
        (PORT d[3] (2766:2766:2766) (2766:2766:2766))
        (PORT d[4] (2747:2747:2747) (2747:2747:2747))
        (PORT d[5] (3010:3010:3010) (3010:3010:3010))
        (PORT d[6] (2620:2620:2620) (2620:2620:2620))
        (PORT d[7] (2013:2013:2013) (2013:2013:2013))
        (PORT d[8] (2905:2905:2905) (2905:2905:2905))
        (PORT d[9] (2465:2465:2465) (2465:2465:2465))
        (PORT d[10] (2189:2189:2189) (2189:2189:2189))
        (PORT d[11] (2668:2668:2668) (2668:2668:2668))
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT ena (3237:3237:3237) (3237:3237:3237))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT d[0] (3237:3237:3237) (3237:3237:3237))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a16\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT ena (2705:2705:2705) (2705:2705:2705))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2743:2743:2743) (2743:2743:2743))
        (PORT d[1] (2917:2917:2917) (2917:2917:2917))
        (PORT d[2] (1835:1835:1835) (1835:1835:1835))
        (PORT d[3] (2546:2546:2546) (2546:2546:2546))
        (PORT d[4] (3558:3558:3558) (3558:3558:3558))
        (PORT d[5] (2703:2703:2703) (2703:2703:2703))
        (PORT d[6] (3030:3030:3030) (3030:3030:3030))
        (PORT d[7] (2046:2046:2046) (2046:2046:2046))
        (PORT d[8] (4635:4635:4635) (4635:4635:4635))
        (PORT d[9] (2342:2342:2342) (2342:2342:2342))
        (PORT d[10] (2754:2754:2754) (2754:2754:2754))
        (PORT d[11] (2843:2843:2843) (2843:2843:2843))
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT ena (2705:2705:2705) (2705:2705:2705))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a80\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT d[0] (2705:2705:2705) (2705:2705:2705))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a80\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a336\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT ena (2910:2910:2910) (2910:2910:2910))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a336\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2716:2716:2716) (2716:2716:2716))
        (PORT d[1] (3236:3236:3236) (3236:3236:3236))
        (PORT d[2] (2064:2064:2064) (2064:2064:2064))
        (PORT d[3] (2567:2567:2567) (2567:2567:2567))
        (PORT d[4] (3564:3564:3564) (3564:3564:3564))
        (PORT d[5] (3022:3022:3022) (3022:3022:3022))
        (PORT d[6] (2782:2782:2782) (2782:2782:2782))
        (PORT d[7] (1777:1777:1777) (1777:1777:1777))
        (PORT d[8] (4159:4159:4159) (4159:4159:4159))
        (PORT d[9] (2921:2921:2921) (2921:2921:2921))
        (PORT d[10] (2784:2784:2784) (2784:2784:2784))
        (PORT d[11] (3676:3676:3676) (3676:3676:3676))
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT ena (2910:2910:2910) (2910:2910:2910))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a336\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT d[0] (2910:2910:2910) (2910:2910:2910))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a336\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a336\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a208\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (3003:3003:3003) (3003:3003:3003))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a208\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (1961:1961:1961))
        (PORT d[1] (3396:3396:3396) (3396:3396:3396))
        (PORT d[2] (1897:1897:1897) (1897:1897:1897))
        (PORT d[3] (1841:1841:1841) (1841:1841:1841))
        (PORT d[4] (2359:2359:2359) (2359:2359:2359))
        (PORT d[5] (3354:3354:3354) (3354:3354:3354))
        (PORT d[6] (2487:2487:2487) (2487:2487:2487))
        (PORT d[7] (1870:1870:1870) (1870:1870:1870))
        (PORT d[8] (4172:4172:4172) (4172:4172:4172))
        (PORT d[9] (2246:2246:2246) (2246:2246:2246))
        (PORT d[10] (3060:3060:3060) (3060:3060:3060))
        (PORT d[11] (3202:3202:3202) (3202:3202:3202))
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (3003:3003:3003) (3003:3003:3003))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a208\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT d[0] (3003:3003:3003) (3003:3003:3003))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a208\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a208\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a464\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT ena (3039:3039:3039) (3039:3039:3039))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a464\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2325:2325:2325) (2325:2325:2325))
        (PORT d[1] (3294:3294:3294) (3294:3294:3294))
        (PORT d[2] (2340:2340:2340) (2340:2340:2340))
        (PORT d[3] (2215:2215:2215) (2215:2215:2215))
        (PORT d[4] (2719:2719:2719) (2719:2719:2719))
        (PORT d[5] (2962:2962:2962) (2962:2962:2962))
        (PORT d[6] (2856:2856:2856) (2856:2856:2856))
        (PORT d[7] (1795:1795:1795) (1795:1795:1795))
        (PORT d[8] (3825:3825:3825) (3825:3825:3825))
        (PORT d[9] (2934:2934:2934) (2934:2934:2934))
        (PORT d[10] (2978:2978:2978) (2978:2978:2978))
        (PORT d[11] (3367:3367:3367) (3367:3367:3367))
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT ena (3039:3039:3039) (3039:3039:3039))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a464\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT d[0] (3039:3039:3039) (3039:3039:3039))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a464\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a464\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w16_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1175:1175:1175) (1175:1175:1175))
        (PORT datab (813:813:813) (813:813:813))
        (PORT datac (3606:3606:3606) (3606:3606:3606))
        (PORT datad (2726:2726:2726) (2726:2726:2726))
        (PORT datae (1386:1386:1386) (1386:1386:1386))
        (PORT dataf (1084:1084:1084) (1084:1084:1084))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a304\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2072:2072:2072))
        (PORT ena (2625:2625:2625) (2625:2625:2625))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a304\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2815:2815:2815) (2815:2815:2815))
        (PORT d[1] (3741:3741:3741) (3741:3741:3741))
        (PORT d[2] (2265:2265:2265) (2265:2265:2265))
        (PORT d[3] (2713:2713:2713) (2713:2713:2713))
        (PORT d[4] (3209:3209:3209) (3209:3209:3209))
        (PORT d[5] (3551:3551:3551) (3551:3551:3551))
        (PORT d[6] (3274:3274:3274) (3274:3274:3274))
        (PORT d[7] (2511:2511:2511) (2511:2511:2511))
        (PORT d[8] (4043:4043:4043) (4043:4043:4043))
        (PORT d[9] (2829:2829:2829) (2829:2829:2829))
        (PORT d[10] (3715:3715:3715) (3715:3715:3715))
        (PORT d[11] (3752:3752:3752) (3752:3752:3752))
        (PORT clk (2072:2072:2072) (2072:2072:2072))
        (PORT ena (2625:2625:2625) (2625:2625:2625))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a304\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2072:2072:2072))
        (PORT d[0] (2625:2625:2625) (2625:2625:2625))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a304\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a304\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a112\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (2755:2755:2755) (2755:2755:2755))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a112\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1917:1917:1917) (1917:1917:1917))
        (PORT d[1] (3321:3321:3321) (3321:3321:3321))
        (PORT d[2] (1897:1897:1897) (1897:1897:1897))
        (PORT d[3] (1836:1836:1836) (1836:1836:1836))
        (PORT d[4] (2338:2338:2338) (2338:2338:2338))
        (PORT d[5] (3372:3372:3372) (3372:3372:3372))
        (PORT d[6] (2231:2231:2231) (2231:2231:2231))
        (PORT d[7] (2102:2102:2102) (2102:2102:2102))
        (PORT d[8] (3946:3946:3946) (3946:3946:3946))
        (PORT d[9] (1866:1866:1866) (1866:1866:1866))
        (PORT d[10] (3406:3406:3406) (3406:3406:3406))
        (PORT d[11] (3173:3173:3173) (3173:3173:3173))
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (2755:2755:2755) (2755:2755:2755))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a112\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT d[0] (2755:2755:2755) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a112\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a112\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a143\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2071:2071:2071))
        (PORT ena (3511:3511:3511) (3511:3511:3511))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a143\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3372:3372:3372) (3372:3372:3372))
        (PORT d[1] (3180:3180:3180) (3180:3180:3180))
        (PORT d[2] (3661:3661:3661) (3661:3661:3661))
        (PORT d[3] (2952:2952:2952) (2952:2952:2952))
        (PORT d[4] (3014:3014:3014) (3014:3014:3014))
        (PORT d[5] (3580:3580:3580) (3580:3580:3580))
        (PORT d[6] (3224:3224:3224) (3224:3224:3224))
        (PORT d[7] (3038:3038:3038) (3038:3038:3038))
        (PORT d[8] (4102:4102:4102) (4102:4102:4102))
        (PORT d[9] (2723:2723:2723) (2723:2723:2723))
        (PORT d[10] (3113:3113:3113) (3113:3113:3113))
        (PORT d[11] (3027:3027:3027) (3027:3027:3027))
        (PORT clk (2071:2071:2071) (2071:2071:2071))
        (PORT ena (3511:3511:3511) (3511:3511:3511))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a143\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2071:2071:2071))
        (PORT d[0] (3511:3511:3511) (3511:3511:3511))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a143\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a143\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a207\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (2777:2777:2777) (2777:2777:2777))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a207\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2870:2870:2870) (2870:2870:2870))
        (PORT d[1] (2751:2751:2751) (2751:2751:2751))
        (PORT d[2] (3808:3808:3808) (3808:3808:3808))
        (PORT d[3] (2795:2795:2795) (2795:2795:2795))
        (PORT d[4] (2604:2604:2604) (2604:2604:2604))
        (PORT d[5] (2853:2853:2853) (2853:2853:2853))
        (PORT d[6] (2730:2730:2730) (2730:2730:2730))
        (PORT d[7] (2724:2724:2724) (2724:2724:2724))
        (PORT d[8] (3148:3148:3148) (3148:3148:3148))
        (PORT d[9] (3155:3155:3155) (3155:3155:3155))
        (PORT d[10] (2777:2777:2777) (2777:2777:2777))
        (PORT d[11] (2589:2589:2589) (2589:2589:2589))
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (2777:2777:2777) (2777:2777:2777))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a207\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT d[0] (2777:2777:2777) (2777:2777:2777))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a207\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a207\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a175\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (1254:1254:1254) (1254:1254:1254))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a175\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3405:3405:3405) (3405:3405:3405))
        (PORT d[1] (1861:1861:1861) (1861:1861:1861))
        (PORT d[2] (1761:1761:1761) (1761:1761:1761))
        (PORT d[3] (2220:2220:2220) (2220:2220:2220))
        (PORT d[4] (1245:1245:1245) (1245:1245:1245))
        (PORT d[5] (1010:1010:1010) (1010:1010:1010))
        (PORT d[6] (1215:1215:1215) (1215:1215:1215))
        (PORT d[7] (1244:1244:1244) (1244:1244:1244))
        (PORT d[8] (1772:1772:1772) (1772:1772:1772))
        (PORT d[9] (3591:3591:3591) (3591:3591:3591))
        (PORT d[10] (1490:1490:1490) (1490:1490:1490))
        (PORT d[11] (1527:1527:1527) (1527:1527:1527))
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (1254:1254:1254) (1254:1254:1254))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a175\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT d[0] (1254:1254:1254) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a175\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a175\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a239\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (1715:1715:1715) (1715:1715:1715))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a239\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1127:1127:1127) (1127:1127:1127))
        (PORT d[1] (1321:1321:1321) (1321:1321:1321))
        (PORT d[2] (1057:1057:1057) (1057:1057:1057))
        (PORT d[3] (1075:1075:1075) (1075:1075:1075))
        (PORT d[4] (1338:1338:1338) (1338:1338:1338))
        (PORT d[5] (1930:1930:1930) (1930:1930:1930))
        (PORT d[6] (1706:1706:1706) (1706:1706:1706))
        (PORT d[7] (1035:1035:1035) (1035:1035:1035))
        (PORT d[8] (1047:1047:1047) (1047:1047:1047))
        (PORT d[9] (1095:1095:1095) (1095:1095:1095))
        (PORT d[10] (2406:2406:2406) (2406:2406:2406))
        (PORT d[11] (1302:1302:1302) (1302:1302:1302))
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (1715:1715:1715) (1715:1715:1715))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a239\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT d[0] (1715:1715:1715) (1715:1715:1715))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a239\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a239\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w15_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (953:953:953))
        (PORT datab (791:791:791) (791:791:791))
        (PORT datac (2473:2473:2473) (2473:2473:2473))
        (PORT datad (2435:2435:2435) (2435:2435:2435))
        (PORT datae (2379:2379:2379) (2379:2379:2379))
        (PORT dataf (2349:2349:2349) (2349:2349:2349))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a399\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT ena (2856:2856:2856) (2856:2856:2856))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a399\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2874:2874:2874) (2874:2874:2874))
        (PORT d[1] (3445:3445:3445) (3445:3445:3445))
        (PORT d[2] (2613:2613:2613) (2613:2613:2613))
        (PORT d[3] (2981:2981:2981) (2981:2981:2981))
        (PORT d[4] (3161:3161:3161) (3161:3161:3161))
        (PORT d[5] (3122:3122:3122) (3122:3122:3122))
        (PORT d[6] (2855:2855:2855) (2855:2855:2855))
        (PORT d[7] (2303:2303:2303) (2303:2303:2303))
        (PORT d[8] (3581:3581:3581) (3581:3581:3581))
        (PORT d[9] (3207:3207:3207) (3207:3207:3207))
        (PORT d[10] (3676:3676:3676) (3676:3676:3676))
        (PORT d[11] (2916:2916:2916) (2916:2916:2916))
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT ena (2856:2856:2856) (2856:2856:2856))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a399\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT d[0] (2856:2856:2856) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a399\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a399\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a398\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2083:2083:2083))
        (PORT ena (3196:3196:3196) (3196:3196:3196))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a398\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3238:3238:3238) (3238:3238:3238))
        (PORT d[1] (4356:4356:4356) (4356:4356:4356))
        (PORT d[2] (2459:2459:2459) (2459:2459:2459))
        (PORT d[3] (2728:2728:2728) (2728:2728:2728))
        (PORT d[4] (3452:3452:3452) (3452:3452:3452))
        (PORT d[5] (3613:3613:3613) (3613:3613:3613))
        (PORT d[6] (2734:2734:2734) (2734:2734:2734))
        (PORT d[7] (3238:3238:3238) (3238:3238:3238))
        (PORT d[8] (2848:2848:2848) (2848:2848:2848))
        (PORT d[9] (3133:3133:3133) (3133:3133:3133))
        (PORT d[10] (3593:3593:3593) (3593:3593:3593))
        (PORT d[11] (3874:3874:3874) (3874:3874:3874))
        (PORT clk (2083:2083:2083) (2083:2083:2083))
        (PORT ena (3196:3196:3196) (3196:3196:3196))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a398\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2083:2083:2083))
        (PORT d[0] (3196:3196:3196) (3196:3196:3196))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a398\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a398\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2073:2073:2073))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a462\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (PORT ena (3249:3249:3249) (3249:3249:3249))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a462\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2764:2764:2764) (2764:2764:2764))
        (PORT d[1] (3851:3851:3851) (3851:3851:3851))
        (PORT d[2] (2312:2312:2312) (2312:2312:2312))
        (PORT d[3] (2650:2650:2650) (2650:2650:2650))
        (PORT d[4] (3152:3152:3152) (3152:3152:3152))
        (PORT d[5] (4015:4015:4015) (4015:4015:4015))
        (PORT d[6] (2976:2976:2976) (2976:2976:2976))
        (PORT d[7] (2568:2568:2568) (2568:2568:2568))
        (PORT d[8] (3917:3917:3917) (3917:3917:3917))
        (PORT d[9] (2760:2760:2760) (2760:2760:2760))
        (PORT d[10] (3767:3767:3767) (3767:3767:3767))
        (PORT d[11] (3920:3920:3920) (3920:3920:3920))
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (PORT ena (3249:3249:3249) (3249:3249:3249))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a462\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (PORT d[0] (3249:3249:3249) (3249:3249:3249))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a462\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a462\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a174\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (2388:2388:2388) (2388:2388:2388))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a174\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2406:2406:2406) (2406:2406:2406))
        (PORT d[1] (3260:3260:3260) (3260:3260:3260))
        (PORT d[2] (2032:2032:2032) (2032:2032:2032))
        (PORT d[3] (2528:2528:2528) (2528:2528:2528))
        (PORT d[4] (3485:3485:3485) (3485:3485:3485))
        (PORT d[5] (3042:3042:3042) (3042:3042:3042))
        (PORT d[6] (2880:2880:2880) (2880:2880:2880))
        (PORT d[7] (1765:1765:1765) (1765:1765:1765))
        (PORT d[8] (3859:3859:3859) (3859:3859:3859))
        (PORT d[9] (3252:3252:3252) (3252:3252:3252))
        (PORT d[10] (2565:2565:2565) (2565:2565:2565))
        (PORT d[11] (3660:3660:3660) (3660:3660:3660))
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (2388:2388:2388) (2388:2388:2388))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a174\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT d[0] (2388:2388:2388) (2388:2388:2388))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a174\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a174\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a110\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (3468:3468:3468) (3468:3468:3468))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a110\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2312:2312:2312) (2312:2312:2312))
        (PORT d[1] (3347:3347:3347) (3347:3347:3347))
        (PORT d[2] (2306:2306:2306) (2306:2306:2306))
        (PORT d[3] (2174:2174:2174) (2174:2174:2174))
        (PORT d[4] (2750:2750:2750) (2750:2750:2750))
        (PORT d[5] (4373:4373:4373) (4373:4373:4373))
        (PORT d[6] (2580:2580:2580) (2580:2580:2580))
        (PORT d[7] (2452:2452:2452) (2452:2452:2452))
        (PORT d[8] (4226:4226:4226) (4226:4226:4226))
        (PORT d[9] (2626:2626:2626) (2626:2626:2626))
        (PORT d[10] (3119:3119:3119) (3119:3119:3119))
        (PORT d[11] (3313:3313:3313) (3313:3313:3313))
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (3468:3468:3468) (3468:3468:3468))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a110\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT d[0] (3468:3468:3468) (3468:3468:3468))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a110\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a110\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (PORT ena (2900:2900:2900) (2900:2900:2900))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3104:3104:3104) (3104:3104:3104))
        (PORT d[1] (3778:3778:3778) (3778:3778:3778))
        (PORT d[2] (2125:2125:2125) (2125:2125:2125))
        (PORT d[3] (2747:2747:2747) (2747:2747:2747))
        (PORT d[4] (3452:3452:3452) (3452:3452:3452))
        (PORT d[5] (3600:3600:3600) (3600:3600:3600))
        (PORT d[6] (3427:3427:3427) (3427:3427:3427))
        (PORT d[7] (3000:3000:3000) (3000:3000:3000))
        (PORT d[8] (3206:3206:3206) (3206:3206:3206))
        (PORT d[9] (3326:3326:3326) (3326:3326:3326))
        (PORT d[10] (3646:3646:3646) (3646:3646:3646))
        (PORT d[11] (3390:3390:3390) (3390:3390:3390))
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (PORT ena (2900:2900:2900) (2900:2900:2900))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (PORT d[0] (2900:2900:2900) (2900:2900:2900))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a13\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (3230:3230:3230) (3230:3230:3230))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2685:2685:2685) (2685:2685:2685))
        (PORT d[1] (3434:3434:3434) (3434:3434:3434))
        (PORT d[2] (2419:2419:2419) (2419:2419:2419))
        (PORT d[3] (2350:2350:2350) (2350:2350:2350))
        (PORT d[4] (3143:3143:3143) (3143:3143:3143))
        (PORT d[5] (4228:4228:4228) (4228:4228:4228))
        (PORT d[6] (2561:2561:2561) (2561:2561:2561))
        (PORT d[7] (3522:3522:3522) (3522:3522:3522))
        (PORT d[8] (3630:3630:3630) (3630:3630:3630))
        (PORT d[9] (2329:2329:2329) (2329:2329:2329))
        (PORT d[10] (3353:3353:3353) (3353:3353:3353))
        (PORT d[11] (3293:3293:3293) (3293:3293:3293))
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (3230:3230:3230) (3230:3230:3230))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a77\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT d[0] (3230:3230:3230) (3230:3230:3230))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a77\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (2962:2962:2962) (2962:2962:2962))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2699:2699:2699) (2699:2699:2699))
        (PORT d[1] (3401:3401:3401) (3401:3401:3401))
        (PORT d[2] (2405:2405:2405) (2405:2405:2405))
        (PORT d[3] (2895:2895:2895) (2895:2895:2895))
        (PORT d[4] (3463:3463:3463) (3463:3463:3463))
        (PORT d[5] (4045:4045:4045) (4045:4045:4045))
        (PORT d[6] (2713:2713:2713) (2713:2713:2713))
        (PORT d[7] (2571:2571:2571) (2571:2571:2571))
        (PORT d[8] (3717:3717:3717) (3717:3717:3717))
        (PORT d[9] (2937:2937:2937) (2937:2937:2937))
        (PORT d[10] (3125:3125:3125) (3125:3125:3125))
        (PORT d[11] (3033:3033:3033) (3033:3033:3033))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (2962:2962:2962) (2962:2962:2962))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT d[0] (2962:2962:2962) (2962:2962:2962))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a45\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2015:2015:2015))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a109\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT ena (3450:3450:3450) (3450:3450:3450))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a109\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3563:3563:3563) (3563:3563:3563))
        (PORT d[1] (3823:3823:3823) (3823:3823:3823))
        (PORT d[2] (3018:3018:3018) (3018:3018:3018))
        (PORT d[3] (3277:3277:3277) (3277:3277:3277))
        (PORT d[4] (4069:4069:4069) (4069:4069:4069))
        (PORT d[5] (4216:4216:4216) (4216:4216:4216))
        (PORT d[6] (3175:3175:3175) (3175:3175:3175))
        (PORT d[7] (3510:3510:3510) (3510:3510:3510))
        (PORT d[8] (3761:3761:3761) (3761:3761:3761))
        (PORT d[9] (3951:3951:3951) (3951:3951:3951))
        (PORT d[10] (3993:3993:3993) (3993:3993:3993))
        (PORT d[11] (4156:4156:4156) (4156:4156:4156))
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT ena (3450:3450:3450) (3450:3450:3450))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a109\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT d[0] (3450:3450:3450) (3450:3450:3450))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a109\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a109\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w13_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (592:592:592))
        (PORT datab (1561:1561:1561) (1561:1561:1561))
        (PORT datac (2228:2228:2228) (2228:2228:2228))
        (PORT datad (2452:2452:2452) (2452:2452:2452))
        (PORT datae (1327:1327:1327) (1327:1327:1327))
        (PORT dataf (800:800:800) (800:800:800))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a269\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2085:2085:2085))
        (PORT ena (3221:3221:3221) (3221:3221:3221))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a269\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2725:2725:2725) (2725:2725:2725))
        (PORT d[1] (4582:4582:4582) (4582:4582:4582))
        (PORT d[2] (2452:2452:2452) (2452:2452:2452))
        (PORT d[3] (2409:2409:2409) (2409:2409:2409))
        (PORT d[4] (3195:3195:3195) (3195:3195:3195))
        (PORT d[5] (3854:3854:3854) (3854:3854:3854))
        (PORT d[6] (2783:2783:2783) (2783:2783:2783))
        (PORT d[7] (2956:2956:2956) (2956:2956:2956))
        (PORT d[8] (2923:2923:2923) (2923:2923:2923))
        (PORT d[9] (2661:2661:2661) (2661:2661:2661))
        (PORT d[10] (4006:4006:4006) (4006:4006:4006))
        (PORT d[11] (3568:3568:3568) (3568:3568:3568))
        (PORT clk (2085:2085:2085) (2085:2085:2085))
        (PORT ena (3221:3221:3221) (3221:3221:3221))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a269\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2085:2085:2085))
        (PORT d[0] (3221:3221:3221) (3221:3221:3221))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a269\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a269\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2075:2075:2075))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a141\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (3198:3198:3198) (3198:3198:3198))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a141\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3592:3592:3592) (3592:3592:3592))
        (PORT d[1] (3812:3812:3812) (3812:3812:3812))
        (PORT d[2] (3046:3046:3046) (3046:3046:3046))
        (PORT d[3] (3259:3259:3259) (3259:3259:3259))
        (PORT d[4] (4058:4058:4058) (4058:4058:4058))
        (PORT d[5] (4194:4194:4194) (4194:4194:4194))
        (PORT d[6] (3294:3294:3294) (3294:3294:3294))
        (PORT d[7] (3852:3852:3852) (3852:3852:3852))
        (PORT d[8] (3776:3776:3776) (3776:3776:3776))
        (PORT d[9] (3452:3452:3452) (3452:3452:3452))
        (PORT d[10] (4398:4398:4398) (4398:4398:4398))
        (PORT d[11] (3572:3572:3572) (3572:3572:3572))
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (3198:3198:3198) (3198:3198:3198))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a141\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT d[0] (3198:3198:3198) (3198:3198:3198))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a141\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a141\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a140\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2009:2009:2009))
        (PORT ena (2916:2916:2916) (2916:2916:2916))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a140\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3922:3922:3922) (3922:3922:3922))
        (PORT d[1] (3808:3808:3808) (3808:3808:3808))
        (PORT d[2] (2622:2622:2622) (2622:2622:2622))
        (PORT d[3] (3677:3677:3677) (3677:3677:3677))
        (PORT d[4] (3268:3268:3268) (3268:3268:3268))
        (PORT d[5] (3213:3213:3213) (3213:3213:3213))
        (PORT d[6] (3520:3520:3520) (3520:3520:3520))
        (PORT d[7] (3185:3185:3185) (3185:3185:3185))
        (PORT d[8] (3209:3209:3209) (3209:3209:3209))
        (PORT d[9] (3338:3338:3338) (3338:3338:3338))
        (PORT d[10] (3233:3233:3233) (3233:3233:3233))
        (PORT d[11] (3079:3079:3079) (3079:3079:3079))
        (PORT clk (2009:2009:2009) (2009:2009:2009))
        (PORT ena (2916:2916:2916) (2916:2916:2916))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a140\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2009:2009:2009))
        (PORT d[0] (2916:2916:2916) (2916:2916:2916))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a140\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a140\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1999:1999:1999))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a460\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT ena (2762:2762:2762) (2762:2762:2762))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a460\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3681:3681:3681) (3681:3681:3681))
        (PORT d[1] (3051:3051:3051) (3051:3051:3051))
        (PORT d[2] (2473:2473:2473) (2473:2473:2473))
        (PORT d[3] (3316:3316:3316) (3316:3316:3316))
        (PORT d[4] (2530:2530:2530) (2530:2530:2530))
        (PORT d[5] (2671:2671:2671) (2671:2671:2671))
        (PORT d[6] (3149:3149:3149) (3149:3149:3149))
        (PORT d[7] (4047:4047:4047) (4047:4047:4047))
        (PORT d[8] (2460:2460:2460) (2460:2460:2460))
        (PORT d[9] (3008:3008:3008) (3008:3008:3008))
        (PORT d[10] (2998:2998:2998) (2998:2998:2998))
        (PORT d[11] (3206:3206:3206) (3206:3206:3206))
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT ena (2762:2762:2762) (2762:2762:2762))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a460\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT d[0] (2762:2762:2762) (2762:2762:2762))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a460\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a460\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (2577:2577:2577) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3522:3522:3522) (3522:3522:3522))
        (PORT d[1] (1920:1920:1920) (1920:1920:1920))
        (PORT d[2] (1707:1707:1707) (1707:1707:1707))
        (PORT d[3] (2929:2929:2929) (2929:2929:2929))
        (PORT d[4] (2702:2702:2702) (2702:2702:2702))
        (PORT d[5] (2923:2923:2923) (2923:2923:2923))
        (PORT d[6] (3097:3097:3097) (3097:3097:3097))
        (PORT d[7] (3482:3482:3482) (3482:3482:3482))
        (PORT d[8] (2469:2469:2469) (2469:2469:2469))
        (PORT d[9] (2437:2437:2437) (2437:2437:2437))
        (PORT d[10] (2579:2579:2579) (2579:2579:2579))
        (PORT d[11] (2479:2479:2479) (2479:2479:2479))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (2577:2577:2577) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT d[0] (2577:2577:2577) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a44\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2015:2015:2015))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a236\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT ena (3421:3421:3421) (3421:3421:3421))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a236\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4580:4580:4580) (4580:4580:4580))
        (PORT d[1] (4366:4366:4366) (4366:4366:4366))
        (PORT d[2] (3177:3177:3177) (3177:3177:3177))
        (PORT d[3] (4007:4007:4007) (4007:4007:4007))
        (PORT d[4] (3701:3701:3701) (3701:3701:3701))
        (PORT d[5] (3925:3925:3925) (3925:3925:3925))
        (PORT d[6] (4007:4007:4007) (4007:4007:4007))
        (PORT d[7] (3915:3915:3915) (3915:3915:3915))
        (PORT d[8] (3513:3513:3513) (3513:3513:3513))
        (PORT d[9] (3691:3691:3691) (3691:3691:3691))
        (PORT d[10] (3430:3430:3430) (3430:3430:3430))
        (PORT d[11] (3614:3614:3614) (3614:3614:3614))
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT ena (3421:3421:3421) (3421:3421:3421))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a236\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT d[0] (3421:3421:3421) (3421:3421:3421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a236\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a236\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT ena (3257:3257:3257) (3257:3257:3257))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3431:3431:3431) (3431:3431:3431))
        (PORT d[1] (3259:3259:3259) (3259:3259:3259))
        (PORT d[2] (2808:2808:2808) (2808:2808:2808))
        (PORT d[3] (3598:3598:3598) (3598:3598:3598))
        (PORT d[4] (3754:3754:3754) (3754:3754:3754))
        (PORT d[5] (3692:3692:3692) (3692:3692:3692))
        (PORT d[6] (2891:2891:2891) (2891:2891:2891))
        (PORT d[7] (2748:2748:2748) (2748:2748:2748))
        (PORT d[8] (3421:3421:3421) (3421:3421:3421))
        (PORT d[9] (3544:3544:3544) (3544:3544:3544))
        (PORT d[10] (3363:3363:3363) (3363:3363:3363))
        (PORT d[11] (3363:3363:3363) (3363:3363:3363))
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT ena (3257:3257:3257) (3257:3257:3257))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a75\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT d[0] (3257:3257:3257) (3257:3257:3257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a75\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a331\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT ena (3494:3494:3494) (3494:3494:3494))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a331\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3449:3449:3449) (3449:3449:3449))
        (PORT d[1] (3662:3662:3662) (3662:3662:3662))
        (PORT d[2] (3187:3187:3187) (3187:3187:3187))
        (PORT d[3] (3614:3614:3614) (3614:3614:3614))
        (PORT d[4] (3401:3401:3401) (3401:3401:3401))
        (PORT d[5] (3765:3765:3765) (3765:3765:3765))
        (PORT d[6] (3448:3448:3448) (3448:3448:3448))
        (PORT d[7] (3065:3065:3065) (3065:3065:3065))
        (PORT d[8] (3714:3714:3714) (3714:3714:3714))
        (PORT d[9] (3029:3029:3029) (3029:3029:3029))
        (PORT d[10] (3458:3458:3458) (3458:3458:3458))
        (PORT d[11] (3416:3416:3416) (3416:3416:3416))
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT ena (3494:3494:3494) (3494:3494:3494))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a331\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT d[0] (3494:3494:3494) (3494:3494:3494))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a331\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a331\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a139\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (1982:1982:1982))
        (PORT ena (3414:3414:3414) (3414:3414:3414))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a139\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4734:4734:4734) (4734:4734:4734))
        (PORT d[1] (2412:2412:2412) (2412:2412:2412))
        (PORT d[2] (3112:3112:3112) (3112:3112:3112))
        (PORT d[3] (3099:3099:3099) (3099:3099:3099))
        (PORT d[4] (3465:3465:3465) (3465:3465:3465))
        (PORT d[5] (2395:2395:2395) (2395:2395:2395))
        (PORT d[6] (3472:3472:3472) (3472:3472:3472))
        (PORT d[7] (2935:2935:2935) (2935:2935:2935))
        (PORT d[8] (2562:2562:2562) (2562:2562:2562))
        (PORT d[9] (3202:3202:3202) (3202:3202:3202))
        (PORT d[10] (4068:4068:4068) (4068:4068:4068))
        (PORT d[11] (3696:3696:3696) (3696:3696:3696))
        (PORT clk (1982:1982:1982) (1982:1982:1982))
        (PORT ena (3414:3414:3414) (3414:3414:3414))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a139\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (1982:1982:1982))
        (PORT d[0] (3414:3414:3414) (3414:3414:3414))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a139\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2124:2124:2124))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a139\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (1972:1972:1972))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a203\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (3073:3073:3073) (3073:3073:3073))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a203\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3343:3343:3343) (3343:3343:3343))
        (PORT d[1] (3204:3204:3204) (3204:3204:3204))
        (PORT d[2] (4543:4543:4543) (4543:4543:4543))
        (PORT d[3] (2305:2305:2305) (2305:2305:2305))
        (PORT d[4] (3080:3080:3080) (3080:3080:3080))
        (PORT d[5] (3607:3607:3607) (3607:3607:3607))
        (PORT d[6] (2713:2713:2713) (2713:2713:2713))
        (PORT d[7] (2308:2308:2308) (2308:2308:2308))
        (PORT d[8] (2708:2708:2708) (2708:2708:2708))
        (PORT d[9] (3188:3188:3188) (3188:3188:3188))
        (PORT d[10] (3586:3586:3586) (3586:3586:3586))
        (PORT d[11] (2812:2812:2812) (2812:2812:2812))
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (3073:3073:3073) (3073:3073:3073))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a203\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT d[0] (3073:3073:3073) (3073:3073:3073))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a203\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a203\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a171\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1990:1990:1990))
        (PORT ena (2656:2656:2656) (2656:2656:2656))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a171\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4726:4726:4726) (4726:4726:4726))
        (PORT d[1] (2423:2423:2423) (2423:2423:2423))
        (PORT d[2] (3135:3135:3135) (3135:3135:3135))
        (PORT d[3] (3636:3636:3636) (3636:3636:3636))
        (PORT d[4] (3160:3160:3160) (3160:3160:3160))
        (PORT d[5] (2672:2672:2672) (2672:2672:2672))
        (PORT d[6] (3360:3360:3360) (3360:3360:3360))
        (PORT d[7] (2913:2913:2913) (2913:2913:2913))
        (PORT d[8] (2580:2580:2580) (2580:2580:2580))
        (PORT d[9] (2922:2922:2922) (2922:2922:2922))
        (PORT d[10] (4058:4058:4058) (4058:4058:4058))
        (PORT d[11] (3406:3406:3406) (3406:3406:3406))
        (PORT clk (1990:1990:1990) (1990:1990:1990))
        (PORT ena (2656:2656:2656) (2656:2656:2656))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a171\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1990:1990:1990))
        (PORT d[0] (2656:2656:2656) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a171\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a171\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (1980:1980:1980))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a235\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (PORT ena (2115:2115:2115) (2115:2115:2115))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a235\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2654:2654:2654) (2654:2654:2654))
        (PORT d[1] (1850:1850:1850) (1850:1850:1850))
        (PORT d[2] (3258:3258:3258) (3258:3258:3258))
        (PORT d[3] (2148:2148:2148) (2148:2148:2148))
        (PORT d[4] (3089:3089:3089) (3089:3089:3089))
        (PORT d[5] (2826:2826:2826) (2826:2826:2826))
        (PORT d[6] (2805:2805:2805) (2805:2805:2805))
        (PORT d[7] (2548:2548:2548) (2548:2548:2548))
        (PORT d[8] (1892:1892:1892) (1892:1892:1892))
        (PORT d[9] (2398:2398:2398) (2398:2398:2398))
        (PORT d[10] (3684:3684:3684) (3684:3684:3684))
        (PORT d[11] (3222:3222:3222) (3222:3222:3222))
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (PORT ena (2115:2115:2115) (2115:2115:2115))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a235\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (PORT d[0] (2115:2115:2115) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a235\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a235\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w11_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2652:2652:2652) (2652:2652:2652))
        (PORT datab (2167:2167:2167) (2167:2167:2167))
        (PORT datac (1960:1960:1960) (1960:1960:1960))
        (PORT datad (1832:1832:1832) (1832:1832:1832))
        (PORT datae (291:291:291) (291:291:291))
        (PORT dataf (2542:2542:2542) (2542:2542:2542))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a395\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (2363:2363:2363) (2363:2363:2363))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a395\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2692:2692:2692) (2692:2692:2692))
        (PORT d[1] (1840:1840:1840) (1840:1840:1840))
        (PORT d[2] (3278:3278:3278) (3278:3278:3278))
        (PORT d[3] (2101:2101:2101) (2101:2101:2101))
        (PORT d[4] (3067:3067:3067) (3067:3067:3067))
        (PORT d[5] (1811:1811:1811) (1811:1811:1811))
        (PORT d[6] (2959:2959:2959) (2959:2959:2959))
        (PORT d[7] (2443:2443:2443) (2443:2443:2443))
        (PORT d[8] (1999:1999:1999) (1999:1999:1999))
        (PORT d[9] (2651:2651:2651) (2651:2651:2651))
        (PORT d[10] (4373:4373:4373) (4373:4373:4373))
        (PORT d[11] (3230:3230:3230) (3230:3230:3230))
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (2363:2363:2363) (2363:2363:2363))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a395\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT d[0] (2363:2363:2363) (2363:2363:2363))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a395\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a395\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a266\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (PORT ena (3169:3169:3169) (3169:3169:3169))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a266\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4017:4017:4017) (4017:4017:4017))
        (PORT d[1] (3866:3866:3866) (3866:3866:3866))
        (PORT d[2] (3220:3220:3220) (3220:3220:3220))
        (PORT d[3] (3825:3825:3825) (3825:3825:3825))
        (PORT d[4] (4250:4250:4250) (4250:4250:4250))
        (PORT d[5] (4079:4079:4079) (4079:4079:4079))
        (PORT d[6] (3721:3721:3721) (3721:3721:3721))
        (PORT d[7] (3740:3740:3740) (3740:3740:3740))
        (PORT d[8] (3564:3564:3564) (3564:3564:3564))
        (PORT d[9] (3609:3609:3609) (3609:3609:3609))
        (PORT d[10] (4086:4086:4086) (4086:4086:4086))
        (PORT d[11] (3907:3907:3907) (3907:3907:3907))
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (PORT ena (3169:3169:3169) (3169:3169:3169))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a266\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (PORT d[0] (3169:3169:3169) (3169:3169:3169))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a266\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a266\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2012:2012:2012))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT ena (3453:3453:3453) (3453:3453:3453))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3420:3420:3420) (3420:3420:3420))
        (PORT d[1] (3687:3687:3687) (3687:3687:3687))
        (PORT d[2] (3204:3204:3204) (3204:3204:3204))
        (PORT d[3] (3644:3644:3644) (3644:3644:3644))
        (PORT d[4] (3722:3722:3722) (3722:3722:3722))
        (PORT d[5] (4055:4055:4055) (4055:4055:4055))
        (PORT d[6] (3212:3212:3212) (3212:3212:3212))
        (PORT d[7] (3085:3085:3085) (3085:3085:3085))
        (PORT d[8] (3953:3953:3953) (3953:3953:3953))
        (PORT d[9] (3056:3056:3056) (3056:3056:3056))
        (PORT d[10] (3778:3778:3778) (3778:3778:3778))
        (PORT d[11] (3428:3428:3428) (3428:3428:3428))
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT ena (3453:3453:3453) (3453:3453:3453))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT d[0] (3453:3453:3453) (3453:3453:3453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a74\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a330\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (3485:3485:3485) (3485:3485:3485))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a330\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3125:3125:3125) (3125:3125:3125))
        (PORT d[1] (3630:3630:3630) (3630:3630:3630))
        (PORT d[2] (3158:3158:3158) (3158:3158:3158))
        (PORT d[3] (3334:3334:3334) (3334:3334:3334))
        (PORT d[4] (3874:3874:3874) (3874:3874:3874))
        (PORT d[5] (3738:3738:3738) (3738:3738:3738))
        (PORT d[6] (3184:3184:3184) (3184:3184:3184))
        (PORT d[7] (3167:3167:3167) (3167:3167:3167))
        (PORT d[8] (3429:3429:3429) (3429:3429:3429))
        (PORT d[9] (2983:2983:2983) (2983:2983:2983))
        (PORT d[10] (3373:3373:3373) (3373:3373:3373))
        (PORT d[11] (3399:3399:3399) (3399:3399:3399))
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (3485:3485:3485) (3485:3485:3485))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a330\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT d[0] (3485:3485:3485) (3485:3485:3485))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a330\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a330\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a202\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT ena (3455:3455:3455) (3455:3455:3455))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a202\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3857:3857:3857) (3857:3857:3857))
        (PORT d[1] (3532:3532:3532) (3532:3532:3532))
        (PORT d[2] (3060:3060:3060) (3060:3060:3060))
        (PORT d[3] (3827:3827:3827) (3827:3827:3827))
        (PORT d[4] (4184:4184:4184) (4184:4184:4184))
        (PORT d[5] (3690:3690:3690) (3690:3690:3690))
        (PORT d[6] (3364:3364:3364) (3364:3364:3364))
        (PORT d[7] (3218:3218:3218) (3218:3218:3218))
        (PORT d[8] (4217:4217:4217) (4217:4217:4217))
        (PORT d[9] (3750:3750:3750) (3750:3750:3750))
        (PORT d[10] (4043:4043:4043) (4043:4043:4043))
        (PORT d[11] (3820:3820:3820) (3820:3820:3820))
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT ena (3455:3455:3455) (3455:3455:3455))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a202\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT d[0] (3455:3455:3455) (3455:3455:3455))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a202\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a202\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a458\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2072:2072:2072))
        (PORT ena (3484:3484:3484) (3484:3484:3484))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a458\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3871:3871:3871) (3871:3871:3871))
        (PORT d[1] (3807:3807:3807) (3807:3807:3807))
        (PORT d[2] (3320:3320:3320) (3320:3320:3320))
        (PORT d[3] (3796:3796:3796) (3796:3796:3796))
        (PORT d[4] (4188:4188:4188) (4188:4188:4188))
        (PORT d[5] (3586:3586:3586) (3586:3586:3586))
        (PORT d[6] (3651:3651:3651) (3651:3651:3651))
        (PORT d[7] (3461:3461:3461) (3461:3461:3461))
        (PORT d[8] (3906:3906:3906) (3906:3906:3906))
        (PORT d[9] (3791:3791:3791) (3791:3791:3791))
        (PORT d[10] (3806:3806:3806) (3806:3806:3806))
        (PORT d[11] (3563:3563:3563) (3563:3563:3563))
        (PORT clk (2072:2072:2072) (2072:2072:2072))
        (PORT ena (3484:3484:3484) (3484:3484:3484))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a458\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2072:2072:2072))
        (PORT d[0] (3484:3484:3484) (3484:3484:3484))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a458\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a458\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w10_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2193:2193:2193) (2193:2193:2193))
        (PORT datab (855:855:855) (855:855:855))
        (PORT datac (1678:1678:1678) (1678:1678:1678))
        (PORT datad (585:585:585) (585:585:585))
        (PORT datae (1542:1542:1542) (1542:1542:1542))
        (PORT dataf (2561:2561:2561) (2561:2561:2561))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (2883:2883:2883) (2883:2883:2883))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3013:3013:3013) (3013:3013:3013))
        (PORT d[1] (3519:3519:3519) (3519:3519:3519))
        (PORT d[2] (2294:2294:2294) (2294:2294:2294))
        (PORT d[3] (2546:2546:2546) (2546:2546:2546))
        (PORT d[4] (3510:3510:3510) (3510:3510:3510))
        (PORT d[5] (3376:3376:3376) (3376:3376:3376))
        (PORT d[6] (3136:3136:3136) (3136:3136:3136))
        (PORT d[7] (2470:2470:2470) (2470:2470:2470))
        (PORT d[8] (3632:3632:3632) (3632:3632:3632))
        (PORT d[9] (2875:2875:2875) (2875:2875:2875))
        (PORT d[10] (3281:3281:3281) (3281:3281:3281))
        (PORT d[11] (3963:3963:3963) (3963:3963:3963))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (2883:2883:2883) (2883:2883:2883))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d[0] (2883:2883:2883) (2883:2883:2883))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a42\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a234\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1989:1989:1989))
        (PORT ena (2677:2677:2677) (2677:2677:2677))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a234\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3108:3108:3108) (3108:3108:3108))
        (PORT d[1] (2049:2049:2049) (2049:2049:2049))
        (PORT d[2] (3455:3455:3455) (3455:3455:3455))
        (PORT d[3] (3088:3088:3088) (3088:3088:3088))
        (PORT d[4] (3516:3516:3516) (3516:3516:3516))
        (PORT d[5] (2360:2360:2360) (2360:2360:2360))
        (PORT d[6] (3170:3170:3170) (3170:3170:3170))
        (PORT d[7] (2245:2245:2245) (2245:2245:2245))
        (PORT d[8] (2543:2543:2543) (2543:2543:2543))
        (PORT d[9] (2798:2798:2798) (2798:2798:2798))
        (PORT d[10] (4257:4257:4257) (4257:4257:4257))
        (PORT d[11] (3685:3685:3685) (3685:3685:3685))
        (PORT clk (1989:1989:1989) (1989:1989:1989))
        (PORT ena (2677:2677:2677) (2677:2677:2677))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a234\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1989:1989:1989))
        (PORT d[0] (2677:2677:2677) (2677:2677:2677))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a234\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2131:2131:2131))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a234\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (1979:1979:1979))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT ena (3227:3227:3227) (3227:3227:3227))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3473:3473:3473) (3473:3473:3473))
        (PORT d[1] (3579:3579:3579) (3579:3579:3579))
        (PORT d[2] (3114:3114:3114) (3114:3114:3114))
        (PORT d[3] (3634:3634:3634) (3634:3634:3634))
        (PORT d[4] (3766:3766:3766) (3766:3766:3766))
        (PORT d[5] (3182:3182:3182) (3182:3182:3182))
        (PORT d[6] (2947:2947:2947) (2947:2947:2947))
        (PORT d[7] (2749:2749:2749) (2749:2749:2749))
        (PORT d[8] (3179:3179:3179) (3179:3179:3179))
        (PORT d[9] (3473:3473:3473) (3473:3473:3473))
        (PORT d[10] (3356:3356:3356) (3356:3356:3356))
        (PORT d[11] (3064:3064:3064) (3064:3064:3064))
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT ena (3227:3227:3227) (3227:3227:3227))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a73\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT d[0] (3227:3227:3227) (3227:3227:3227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a73\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a392\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2081:2081:2081))
        (PORT ena (2951:2951:2951) (2951:2951:2951))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a392\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3313:3313:3313) (3313:3313:3313))
        (PORT d[1] (2801:2801:2801) (2801:2801:2801))
        (PORT d[2] (3186:3186:3186) (3186:3186:3186))
        (PORT d[3] (1846:1846:1846) (1846:1846:1846))
        (PORT d[4] (2554:2554:2554) (2554:2554:2554))
        (PORT d[5] (3761:3761:3761) (3761:3761:3761))
        (PORT d[6] (2490:2490:2490) (2490:2490:2490))
        (PORT d[7] (2264:2264:2264) (2264:2264:2264))
        (PORT d[8] (2565:2565:2565) (2565:2565:2565))
        (PORT d[9] (2271:2271:2271) (2271:2271:2271))
        (PORT d[10] (3160:3160:3160) (3160:3160:3160))
        (PORT d[11] (2749:2749:2749) (2749:2749:2749))
        (PORT clk (2081:2081:2081) (2081:2081:2081))
        (PORT ena (2951:2951:2951) (2951:2951:2951))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a392\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2081:2081:2081))
        (PORT d[0] (2951:2951:2951) (2951:2951:2951))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a392\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a392\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2071:2071:2071))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a328\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT ena (2630:2630:2630) (2630:2630:2630))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a328\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2576:2576:2576) (2576:2576:2576))
        (PORT d[1] (2501:2501:2501) (2501:2501:2501))
        (PORT d[2] (2974:2974:2974) (2974:2974:2974))
        (PORT d[3] (2773:2773:2773) (2773:2773:2773))
        (PORT d[4] (2500:2500:2500) (2500:2500:2500))
        (PORT d[5] (3119:3119:3119) (3119:3119:3119))
        (PORT d[6] (2707:2707:2707) (2707:2707:2707))
        (PORT d[7] (2428:2428:2428) (2428:2428:2428))
        (PORT d[8] (3177:3177:3177) (3177:3177:3177))
        (PORT d[9] (2200:2200:2200) (2200:2200:2200))
        (PORT d[10] (2779:2779:2779) (2779:2779:2779))
        (PORT d[11] (2300:2300:2300) (2300:2300:2300))
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT ena (2630:2630:2630) (2630:2630:2630))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a328\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT d[0] (2630:2630:2630) (2630:2630:2630))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a328\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a328\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a232\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2081:2081:2081))
        (PORT ena (3448:3448:3448) (3448:3448:3448))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a232\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3184:3184:3184) (3184:3184:3184))
        (PORT d[1] (4348:4348:4348) (4348:4348:4348))
        (PORT d[2] (2886:2886:2886) (2886:2886:2886))
        (PORT d[3] (2852:2852:2852) (2852:2852:2852))
        (PORT d[4] (3721:3721:3721) (3721:3721:3721))
        (PORT d[5] (4540:4540:4540) (4540:4540:4540))
        (PORT d[6] (3861:3861:3861) (3861:3861:3861))
        (PORT d[7] (3087:3087:3087) (3087:3087:3087))
        (PORT d[8] (3457:3457:3457) (3457:3457:3457))
        (PORT d[9] (3313:3313:3313) (3313:3313:3313))
        (PORT d[10] (4275:4275:4275) (4275:4275:4275))
        (PORT d[11] (4311:4311:4311) (4311:4311:4311))
        (PORT clk (2081:2081:2081) (2081:2081:2081))
        (PORT ena (3448:3448:3448) (3448:3448:3448))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a232\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2081:2081:2081))
        (PORT d[0] (3448:3448:3448) (3448:3448:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a232\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a232\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2071:2071:2071))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a263\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (2290:2290:2290) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a263\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3860:3860:3860) (3860:3860:3860))
        (PORT d[1] (1930:1930:1930) (1930:1930:1930))
        (PORT d[2] (3008:3008:3008) (3008:3008:3008))
        (PORT d[3] (2012:2012:2012) (2012:2012:2012))
        (PORT d[4] (4254:4254:4254) (4254:4254:4254))
        (PORT d[5] (4171:4171:4171) (4171:4171:4171))
        (PORT d[6] (4443:4443:4443) (4443:4443:4443))
        (PORT d[7] (3076:3076:3076) (3076:3076:3076))
        (PORT d[8] (3853:3853:3853) (3853:3853:3853))
        (PORT d[9] (3850:3850:3850) (3850:3850:3850))
        (PORT d[10] (2009:2009:2009) (2009:2009:2009))
        (PORT d[11] (3765:3765:3765) (3765:3765:3765))
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (2290:2290:2290) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a263\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT d[0] (2290:2290:2290) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a263\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a263\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a135\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT ena (3477:3477:3477) (3477:3477:3477))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a135\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3096:3096:3096) (3096:3096:3096))
        (PORT d[1] (2964:2964:2964) (2964:2964:2964))
        (PORT d[2] (3654:3654:3654) (3654:3654:3654))
        (PORT d[3] (3390:3390:3390) (3390:3390:3390))
        (PORT d[4] (2968:2968:2968) (2968:2968:2968))
        (PORT d[5] (3556:3556:3556) (3556:3556:3556))
        (PORT d[6] (3202:3202:3202) (3202:3202:3202))
        (PORT d[7] (2745:2745:2745) (2745:2745:2745))
        (PORT d[8] (3835:3835:3835) (3835:3835:3835))
        (PORT d[9] (2753:2753:2753) (2753:2753:2753))
        (PORT d[10] (3819:3819:3819) (3819:3819:3819))
        (PORT d[11] (3231:3231:3231) (3231:3231:3231))
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT ena (3477:3477:3477) (3477:3477:3477))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a135\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT d[0] (3477:3477:3477) (3477:3477:3477))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a135\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a135\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a199\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2090:2090:2090))
        (PORT ena (2917:2917:2917) (2917:2917:2917))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a199\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3293:3293:3293) (3293:3293:3293))
        (PORT d[1] (2467:2467:2467) (2467:2467:2467))
        (PORT d[2] (2837:2837:2837) (2837:2837:2837))
        (PORT d[3] (2936:2936:2936) (2936:2936:2936))
        (PORT d[4] (2247:2247:2247) (2247:2247:2247))
        (PORT d[5] (3189:3189:3189) (3189:3189:3189))
        (PORT d[6] (3766:3766:3766) (3766:3766:3766))
        (PORT d[7] (3482:3482:3482) (3482:3482:3482))
        (PORT d[8] (3536:3536:3536) (3536:3536:3536))
        (PORT d[9] (2441:2441:2441) (2441:2441:2441))
        (PORT d[10] (3657:3657:3657) (3657:3657:3657))
        (PORT d[11] (2867:2867:2867) (2867:2867:2867))
        (PORT clk (2090:2090:2090) (2090:2090:2090))
        (PORT ena (2917:2917:2917) (2917:2917:2917))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a199\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2090:2090:2090))
        (PORT d[0] (2917:2917:2917) (2917:2917:2917))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a199\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a199\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a167\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (2399:2399:2399) (2399:2399:2399))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a167\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2592:2592:2592) (2592:2592:2592))
        (PORT d[1] (2184:2184:2184) (2184:2184:2184))
        (PORT d[2] (2110:2110:2110) (2110:2110:2110))
        (PORT d[3] (2068:2068:2068) (2068:2068:2068))
        (PORT d[4] (2180:2180:2180) (2180:2180:2180))
        (PORT d[5] (1595:1595:1595) (1595:1595:1595))
        (PORT d[6] (2718:2718:2718) (2718:2718:2718))
        (PORT d[7] (1893:1893:1893) (1893:1893:1893))
        (PORT d[8] (3175:3175:3175) (3175:3175:3175))
        (PORT d[9] (2779:2779:2779) (2779:2779:2779))
        (PORT d[10] (2333:2333:2333) (2333:2333:2333))
        (PORT d[11] (2768:2768:2768) (2768:2768:2768))
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (2399:2399:2399) (2399:2399:2399))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a167\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT d[0] (2399:2399:2399) (2399:2399:2399))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a167\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a167\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a231\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT ena (2143:2143:2143) (2143:2143:2143))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a231\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2299:2299:2299) (2299:2299:2299))
        (PORT d[1] (1989:1989:1989) (1989:1989:1989))
        (PORT d[2] (1508:1508:1508) (1508:1508:1508))
        (PORT d[3] (1992:1992:1992) (1992:1992:1992))
        (PORT d[4] (1280:1280:1280) (1280:1280:1280))
        (PORT d[5] (1214:1214:1214) (1214:1214:1214))
        (PORT d[6] (2452:2452:2452) (2452:2452:2452))
        (PORT d[7] (1488:1488:1488) (1488:1488:1488))
        (PORT d[8] (2616:2616:2616) (2616:2616:2616))
        (PORT d[9] (1916:1916:1916) (1916:1916:1916))
        (PORT d[10] (1826:1826:1826) (1826:1826:1826))
        (PORT d[11] (1994:1994:1994) (1994:1994:1994))
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT ena (2143:2143:2143) (2143:2143:2143))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a231\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT d[0] (2143:2143:2143) (2143:2143:2143))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a231\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a231\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w7_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (740:740:740))
        (PORT datab (853:853:853) (853:853:853))
        (PORT datac (2112:2112:2112) (2112:2112:2112))
        (PORT datad (2436:2436:2436) (2436:2436:2436))
        (PORT datae (1992:1992:1992) (1992:1992:1992))
        (PORT dataf (2133:2133:2133) (2133:2133:2133))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a390\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (3207:3207:3207) (3207:3207:3207))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a390\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3079:3079:3079) (3079:3079:3079))
        (PORT d[1] (3753:3753:3753) (3753:3753:3753))
        (PORT d[2] (2410:2410:2410) (2410:2410:2410))
        (PORT d[3] (2704:2704:2704) (2704:2704:2704))
        (PORT d[4] (3899:3899:3899) (3899:3899:3899))
        (PORT d[5] (3653:3653:3653) (3653:3653:3653))
        (PORT d[6] (3740:3740:3740) (3740:3740:3740))
        (PORT d[7] (2960:2960:2960) (2960:2960:2960))
        (PORT d[8] (3337:3337:3337) (3337:3337:3337))
        (PORT d[9] (3300:3300:3300) (3300:3300:3300))
        (PORT d[10] (3178:3178:3178) (3178:3178:3178))
        (PORT d[11] (3379:3379:3379) (3379:3379:3379))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (3207:3207:3207) (3207:3207:3207))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a390\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d[0] (3207:3207:3207) (3207:3207:3207))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a390\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a390\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a198\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT ena (3774:3774:3774) (3774:3774:3774))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a198\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3756:3756:3756) (3756:3756:3756))
        (PORT d[1] (4379:4379:4379) (4379:4379:4379))
        (PORT d[2] (3042:3042:3042) (3042:3042:3042))
        (PORT d[3] (3424:3424:3424) (3424:3424:3424))
        (PORT d[4] (3929:3929:3929) (3929:3929:3929))
        (PORT d[5] (4215:4215:4215) (4215:4215:4215))
        (PORT d[6] (2816:2816:2816) (2816:2816:2816))
        (PORT d[7] (2937:2937:2937) (2937:2937:2937))
        (PORT d[8] (3424:3424:3424) (3424:3424:3424))
        (PORT d[9] (3627:3627:3627) (3627:3627:3627))
        (PORT d[10] (3857:3857:3857) (3857:3857:3857))
        (PORT d[11] (3549:3549:3549) (3549:3549:3549))
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT ena (3774:3774:3774) (3774:3774:3774))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a198\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT d[0] (3774:3774:3774) (3774:3774:3774))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a198\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a198\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a422\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (3889:3889:3889) (3889:3889:3889))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a422\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3612:3612:3612) (3612:3612:3612))
        (PORT d[1] (3890:3890:3890) (3890:3890:3890))
        (PORT d[2] (3047:3047:3047) (3047:3047:3047))
        (PORT d[3] (3305:3305:3305) (3305:3305:3305))
        (PORT d[4] (4100:4100:4100) (4100:4100:4100))
        (PORT d[5] (4287:4287:4287) (4287:4287:4287))
        (PORT d[6] (3591:3591:3591) (3591:3591:3591))
        (PORT d[7] (3657:3657:3657) (3657:3657:3657))
        (PORT d[8] (3429:3429:3429) (3429:3429:3429))
        (PORT d[9] (3469:3469:3469) (3469:3469:3469))
        (PORT d[10] (4093:4093:4093) (4093:4093:4093))
        (PORT d[11] (4139:4139:4139) (4139:4139:4139))
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (3889:3889:3889) (3889:3889:3889))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a422\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT d[0] (3889:3889:3889) (3889:3889:3889))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a422\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a422\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a358\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT ena (2745:2745:2745) (2745:2745:2745))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a358\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2706:2706:2706) (2706:2706:2706))
        (PORT d[1] (4151:4151:4151) (4151:4151:4151))
        (PORT d[2] (2410:2410:2410) (2410:2410:2410))
        (PORT d[3] (2393:2393:2393) (2393:2393:2393))
        (PORT d[4] (3193:3193:3193) (3193:3193:3193))
        (PORT d[5] (3505:3505:3505) (3505:3505:3505))
        (PORT d[6] (2704:2704:2704) (2704:2704:2704))
        (PORT d[7] (3528:3528:3528) (3528:3528:3528))
        (PORT d[8] (2920:2920:2920) (2920:2920:2920))
        (PORT d[9] (2990:2990:2990) (2990:2990:2990))
        (PORT d[10] (3692:3692:3692) (3692:3692:3692))
        (PORT d[11] (3595:3595:3595) (3595:3595:3595))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT ena (2745:2745:2745) (2745:2745:2745))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a358\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT d[0] (2745:2745:2745) (2745:2745:2745))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a358\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a358\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a101\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (3377:3377:3377) (3377:3377:3377))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a101\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3504:3504:3504) (3504:3504:3504))
        (PORT d[1] (3631:3631:3631) (3631:3631:3631))
        (PORT d[2] (3166:3166:3166) (3166:3166:3166))
        (PORT d[3] (2933:2933:2933) (2933:2933:2933))
        (PORT d[4] (3837:3837:3837) (3837:3837:3837))
        (PORT d[5] (3465:3465:3465) (3465:3465:3465))
        (PORT d[6] (3196:3196:3196) (3196:3196:3196))
        (PORT d[7] (2658:2658:2658) (2658:2658:2658))
        (PORT d[8] (3077:3077:3077) (3077:3077:3077))
        (PORT d[9] (3211:3211:3211) (3211:3211:3211))
        (PORT d[10] (3021:3021:3021) (3021:3021:3021))
        (PORT d[11] (3667:3667:3667) (3667:3667:3667))
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (3377:3377:3377) (3377:3377:3377))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a101\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT d[0] (3377:3377:3377) (3377:3377:3377))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a101\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a101\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (2819:2819:2819) (2819:2819:2819))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4468:4468:4468) (4468:4468:4468))
        (PORT d[1] (2545:2545:2545) (2545:2545:2545))
        (PORT d[2] (3184:3184:3184) (3184:3184:3184))
        (PORT d[3] (2874:2874:2874) (2874:2874:2874))
        (PORT d[4] (4250:4250:4250) (4250:4250:4250))
        (PORT d[5] (3053:3053:3053) (3053:3053:3053))
        (PORT d[6] (3433:3433:3433) (3433:3433:3433))
        (PORT d[7] (4035:4035:4035) (4035:4035:4035))
        (PORT d[8] (3062:3062:3062) (3062:3062:3062))
        (PORT d[9] (3321:3321:3321) (3321:3321:3321))
        (PORT d[10] (3160:3160:3160) (3160:3160:3160))
        (PORT d[11] (2946:2946:2946) (2946:2946:2946))
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (2819:2819:2819) (2819:2819:2819))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT d[0] (2819:2819:2819) (2819:2819:2819))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a36\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a292\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT ena (3246:3246:3246) (3246:3246:3246))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a292\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3284:3284:3284) (3284:3284:3284))
        (PORT d[1] (2491:2491:2491) (2491:2491:2491))
        (PORT d[2] (3586:3586:3586) (3586:3586:3586))
        (PORT d[3] (3204:3204:3204) (3204:3204:3204))
        (PORT d[4] (2264:2264:2264) (2264:2264:2264))
        (PORT d[5] (3175:3175:3175) (3175:3175:3175))
        (PORT d[6] (3751:3751:3751) (3751:3751:3751))
        (PORT d[7] (3456:3456:3456) (3456:3456:3456))
        (PORT d[8] (3402:3402:3402) (3402:3402:3402))
        (PORT d[9] (2452:2452:2452) (2452:2452:2452))
        (PORT d[10] (2612:2612:2612) (2612:2612:2612))
        (PORT d[11] (2832:2832:2832) (2832:2832:2832))
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT ena (3246:3246:3246) (3246:3246:3246))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a292\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT d[0] (3246:3246:3246) (3246:3246:3246))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a292\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a292\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a164\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (2790:2790:2790) (2790:2790:2790))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a164\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2768:2768:2768) (2768:2768:2768))
        (PORT d[1] (2031:2031:2031) (2031:2031:2031))
        (PORT d[2] (2718:2718:2718) (2718:2718:2718))
        (PORT d[3] (2229:2229:2229) (2229:2229:2229))
        (PORT d[4] (2044:2044:2044) (2044:2044:2044))
        (PORT d[5] (2004:2004:2004) (2004:2004:2004))
        (PORT d[6] (2951:2951:2951) (2951:2951:2951))
        (PORT d[7] (2560:2560:2560) (2560:2560:2560))
        (PORT d[8] (2801:2801:2801) (2801:2801:2801))
        (PORT d[9] (2565:2565:2565) (2565:2565:2565))
        (PORT d[10] (2081:2081:2081) (2081:2081:2081))
        (PORT d[11] (2329:2329:2329) (2329:2329:2329))
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (2790:2790:2790) (2790:2790:2790))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a164\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT d[0] (2790:2790:2790) (2790:2790:2790))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a164\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a164\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a420\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (3691:3691:3691) (3691:3691:3691))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a420\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3686:3686:3686) (3686:3686:3686))
        (PORT d[1] (2669:2669:2669) (2669:2669:2669))
        (PORT d[2] (3395:3395:3395) (3395:3395:3395))
        (PORT d[3] (3669:3669:3669) (3669:3669:3669))
        (PORT d[4] (3118:3118:3118) (3118:3118:3118))
        (PORT d[5] (3508:3508:3508) (3508:3508:3508))
        (PORT d[6] (3825:3825:3825) (3825:3825:3825))
        (PORT d[7] (3351:3351:3351) (3351:3351:3351))
        (PORT d[8] (3770:3770:3770) (3770:3770:3770))
        (PORT d[9] (3342:3342:3342) (3342:3342:3342))
        (PORT d[10] (3037:3037:3037) (3037:3037:3037))
        (PORT d[11] (2888:2888:2888) (2888:2888:2888))
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (3691:3691:3691) (3691:3691:3691))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a420\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT d[0] (3691:3691:3691) (3691:3691:3691))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a420\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a420\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w4_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2665:2665:2665) (2665:2665:2665))
        (PORT datab (2332:2332:2332) (2332:2332:2332))
        (PORT datac (1055:1055:1055) (1055:1055:1055))
        (PORT datad (1964:1964:1964) (1964:1964:1964))
        (PORT datae (2187:2187:2187) (2187:2187:2187))
        (PORT dataf (1350:1350:1350) (1350:1350:1350))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a99\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT ena (1905:1905:1905) (1905:1905:1905))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a99\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3600:3600:3600) (3600:3600:3600))
        (PORT d[1] (2192:2192:2192) (2192:2192:2192))
        (PORT d[2] (2122:2122:2122) (2122:2122:2122))
        (PORT d[3] (2622:2622:2622) (2622:2622:2622))
        (PORT d[4] (2151:2151:2151) (2151:2151:2151))
        (PORT d[5] (1684:1684:1684) (1684:1684:1684))
        (PORT d[6] (1864:1864:1864) (1864:1864:1864))
        (PORT d[7] (2409:2409:2409) (2409:2409:2409))
        (PORT d[8] (1793:1793:1793) (1793:1793:1793))
        (PORT d[9] (3277:3277:3277) (3277:3277:3277))
        (PORT d[10] (1853:1853:1853) (1853:1853:1853))
        (PORT d[11] (2635:2635:2635) (2635:2635:2635))
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT ena (1905:1905:1905) (1905:1905:1905))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a99\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT d[0] (1905:1905:1905) (1905:1905:1905))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a99\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a99\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a163\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (1792:1792:1792) (1792:1792:1792))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a163\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3087:3087:3087) (3087:3087:3087))
        (PORT d[1] (2782:2782:2782) (2782:2782:2782))
        (PORT d[2] (1623:1623:1623) (1623:1623:1623))
        (PORT d[3] (2055:2055:2055) (2055:2055:2055))
        (PORT d[4] (1879:1879:1879) (1879:1879:1879))
        (PORT d[5] (1571:1571:1571) (1571:1571:1571))
        (PORT d[6] (3450:3450:3450) (3450:3450:3450))
        (PORT d[7] (2955:2955:2955) (2955:2955:2955))
        (PORT d[8] (1774:1774:1774) (1774:1774:1774))
        (PORT d[9] (3313:3313:3313) (3313:3313:3313))
        (PORT d[10] (1761:1761:1761) (1761:1761:1761))
        (PORT d[11] (2120:2120:2120) (2120:2120:2120))
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (1792:1792:1792) (1792:1792:1792))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a163\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT d[0] (1792:1792:1792) (1792:1792:1792))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a163\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a163\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a258\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2015:2015:2015))
        (PORT ena (3154:3154:3154) (3154:3154:3154))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a258\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4019:4019:4019) (4019:4019:4019))
        (PORT d[1] (3544:3544:3544) (3544:3544:3544))
        (PORT d[2] (3014:3014:3014) (3014:3014:3014))
        (PORT d[3] (3828:3828:3828) (3828:3828:3828))
        (PORT d[4] (4234:4234:4234) (4234:4234:4234))
        (PORT d[5] (4044:4044:4044) (4044:4044:4044))
        (PORT d[6] (3426:3426:3426) (3426:3426:3426))
        (PORT d[7] (3186:3186:3186) (3186:3186:3186))
        (PORT d[8] (3532:3532:3532) (3532:3532:3532))
        (PORT d[9] (3517:3517:3517) (3517:3517:3517))
        (PORT d[10] (3581:3581:3581) (3581:3581:3581))
        (PORT d[11] (3880:3880:3880) (3880:3880:3880))
        (PORT clk (2015:2015:2015) (2015:2015:2015))
        (PORT ena (3154:3154:3154) (3154:3154:3154))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a258\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2015:2015:2015))
        (PORT d[0] (3154:3154:3154) (3154:3154:3154))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a258\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a258\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2005:2005:2005))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a450\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (3045:3045:3045) (3045:3045:3045))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a450\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3709:3709:3709) (3709:3709:3709))
        (PORT d[1] (2162:2162:2162) (2162:2162:2162))
        (PORT d[2] (2427:2427:2427) (2427:2427:2427))
        (PORT d[3] (3342:3342:3342) (3342:3342:3342))
        (PORT d[4] (2457:2457:2457) (2457:2457:2457))
        (PORT d[5] (2647:2647:2647) (2647:2647:2647))
        (PORT d[6] (3498:3498:3498) (3498:3498:3498))
        (PORT d[7] (3834:3834:3834) (3834:3834:3834))
        (PORT d[8] (2410:2410:2410) (2410:2410:2410))
        (PORT d[9] (3051:3051:3051) (3051:3051:3051))
        (PORT d[10] (3205:3205:3205) (3205:3205:3205))
        (PORT d[11] (2914:2914:2914) (2914:2914:2914))
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (3045:3045:3045) (3045:3045:3045))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a450\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT d[0] (3045:3045:3045) (3045:3045:3045))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a450\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a450\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a482\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (3002:3002:3002) (3002:3002:3002))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a482\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4454:4454:4454) (4454:4454:4454))
        (PORT d[1] (4084:4084:4084) (4084:4084:4084))
        (PORT d[2] (3099:3099:3099) (3099:3099:3099))
        (PORT d[3] (4211:4211:4211) (4211:4211:4211))
        (PORT d[4] (2963:2963:2963) (2963:2963:2963))
        (PORT d[5] (2842:2842:2842) (2842:2842:2842))
        (PORT d[6] (3970:3970:3970) (3970:3970:3970))
        (PORT d[7] (4333:4333:4333) (4333:4333:4333))
        (PORT d[8] (2850:2850:2850) (2850:2850:2850))
        (PORT d[9] (4201:4201:4201) (4201:4201:4201))
        (PORT d[10] (3332:3332:3332) (3332:3332:3332))
        (PORT d[11] (4066:4066:4066) (4066:4066:4066))
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (3002:3002:3002) (3002:3002:3002))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a482\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT d[0] (3002:3002:3002) (3002:3002:3002))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a482\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a482\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (PORT ena (3041:3041:3041) (3041:3041:3041))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3419:3419:3419) (3419:3419:3419))
        (PORT d[1] (3276:3276:3276) (3276:3276:3276))
        (PORT d[2] (3236:3236:3236) (3236:3236:3236))
        (PORT d[3] (3782:3782:3782) (3782:3782:3782))
        (PORT d[4] (3410:3410:3410) (3410:3410:3410))
        (PORT d[5] (3141:3141:3141) (3141:3141:3141))
        (PORT d[6] (3136:3136:3136) (3136:3136:3136))
        (PORT d[7] (3152:3152:3152) (3152:3152:3152))
        (PORT d[8] (4436:4436:4436) (4436:4436:4436))
        (PORT d[9] (3313:3313:3313) (3313:3313:3313))
        (PORT d[10] (3277:3277:3277) (3277:3277:3277))
        (PORT d[11] (3268:3268:3268) (3268:3268:3268))
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (PORT ena (3041:3041:3041) (3041:3041:3041))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (PORT d[0] (3041:3041:3041) (3041:3041:3041))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a33\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2012:2012:2012))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a353\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (2521:2521:2521) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a353\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2876:2876:2876) (2876:2876:2876))
        (PORT d[1] (2460:2460:2460) (2460:2460:2460))
        (PORT d[2] (1990:1990:1990) (1990:1990:1990))
        (PORT d[3] (2889:2889:2889) (2889:2889:2889))
        (PORT d[4] (3119:3119:3119) (3119:3119:3119))
        (PORT d[5] (2628:2628:2628) (2628:2628:2628))
        (PORT d[6] (2362:2362:2362) (2362:2362:2362))
        (PORT d[7] (2224:2224:2224) (2224:2224:2224))
        (PORT d[8] (3607:3607:3607) (3607:3607:3607))
        (PORT d[9] (2547:2547:2547) (2547:2547:2547))
        (PORT d[10] (2752:2752:2752) (2752:2752:2752))
        (PORT d[11] (2759:2759:2759) (2759:2759:2759))
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (2521:2521:2521) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a353\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT d[0] (2521:2521:2521) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a353\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a353\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a129\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT ena (2081:2081:2081) (2081:2081:2081))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a129\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2904:2904:2904) (2904:2904:2904))
        (PORT d[1] (3361:3361:3361) (3361:3361:3361))
        (PORT d[2] (2442:2442:2442) (2442:2442:2442))
        (PORT d[3] (3432:3432:3432) (3432:3432:3432))
        (PORT d[4] (3130:3130:3130) (3130:3130:3130))
        (PORT d[5] (2691:2691:2691) (2691:2691:2691))
        (PORT d[6] (3230:3230:3230) (3230:3230:3230))
        (PORT d[7] (2223:2223:2223) (2223:2223:2223))
        (PORT d[8] (3708:3708:3708) (3708:3708:3708))
        (PORT d[9] (3786:3786:3786) (3786:3786:3786))
        (PORT d[10] (2716:2716:2716) (2716:2716:2716))
        (PORT d[11] (2556:2556:2556) (2556:2556:2556))
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT ena (2081:2081:2081) (2081:2081:2081))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a129\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT d[0] (2081:2081:2081) (2081:2081:2081))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a129\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a129\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a193\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (2903:2903:2903) (2903:2903:2903))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a193\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3951:3951:3951) (3951:3951:3951))
        (PORT d[1] (3319:3319:3319) (3319:3319:3319))
        (PORT d[2] (2646:2646:2646) (2646:2646:2646))
        (PORT d[3] (3383:3383:3383) (3383:3383:3383))
        (PORT d[4] (3657:3657:3657) (3657:3657:3657))
        (PORT d[5] (3159:3159:3159) (3159:3159:3159))
        (PORT d[6] (3184:3184:3184) (3184:3184:3184))
        (PORT d[7] (2805:2805:2805) (2805:2805:2805))
        (PORT d[8] (4390:4390:4390) (4390:4390:4390))
        (PORT d[9] (3900:3900:3900) (3900:3900:3900))
        (PORT d[10] (2986:2986:2986) (2986:2986:2986))
        (PORT d[11] (3260:3260:3260) (3260:3260:3260))
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (2903:2903:2903) (2903:2903:2903))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a193\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT d[0] (2903:2903:2903) (2903:2903:2903))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a193\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a193\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a161\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (2393:2393:2393) (2393:2393:2393))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a161\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2919:2919:2919) (2919:2919:2919))
        (PORT d[1] (3373:3373:3373) (3373:3373:3373))
        (PORT d[2] (1931:1931:1931) (1931:1931:1931))
        (PORT d[3] (2932:2932:2932) (2932:2932:2932))
        (PORT d[4] (3502:3502:3502) (3502:3502:3502))
        (PORT d[5] (2675:2675:2675) (2675:2675:2675))
        (PORT d[6] (2734:2734:2734) (2734:2734:2734))
        (PORT d[7] (2170:2170:2170) (2170:2170:2170))
        (PORT d[8] (3966:3966:3966) (3966:3966:3966))
        (PORT d[9] (2615:2615:2615) (2615:2615:2615))
        (PORT d[10] (2443:2443:2443) (2443:2443:2443))
        (PORT d[11] (2764:2764:2764) (2764:2764:2764))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (2393:2393:2393) (2393:2393:2393))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a161\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d[0] (2393:2393:2393) (2393:2393:2393))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a161\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a161\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a225\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT ena (2798:2798:2798) (2798:2798:2798))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a225\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2921:2921:2921) (2921:2921:2921))
        (PORT d[1] (3369:3369:3369) (3369:3369:3369))
        (PORT d[2] (2159:2159:2159) (2159:2159:2159))
        (PORT d[3] (2934:2934:2934) (2934:2934:2934))
        (PORT d[4] (3489:3489:3489) (3489:3489:3489))
        (PORT d[5] (2715:2715:2715) (2715:2715:2715))
        (PORT d[6] (2668:2668:2668) (2668:2668:2668))
        (PORT d[7] (2268:2268:2268) (2268:2268:2268))
        (PORT d[8] (3725:3725:3725) (3725:3725:3725))
        (PORT d[9] (3790:3790:3790) (3790:3790:3790))
        (PORT d[10] (2440:2440:2440) (2440:2440:2440))
        (PORT d[11] (2588:2588:2588) (2588:2588:2588))
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT ena (2798:2798:2798) (2798:2798:2798))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a225\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT d[0] (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a225\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a225\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w1_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1241:1241:1241) (1241:1241:1241))
        (PORT datab (837:837:837) (837:837:837))
        (PORT datac (555:555:555) (555:555:555))
        (PORT datad (1767:1767:1767) (1767:1767:1767))
        (PORT datae (1224:1224:1224) (1224:1224:1224))
        (PORT dataf (465:465:465) (465:465:465))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a385\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (2443:2443:2443) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a385\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2889:2889:2889) (2889:2889:2889))
        (PORT d[1] (3337:3337:3337) (3337:3337:3337))
        (PORT d[2] (2461:2461:2461) (2461:2461:2461))
        (PORT d[3] (2972:2972:2972) (2972:2972:2972))
        (PORT d[4] (3120:3120:3120) (3120:3120:3120))
        (PORT d[5] (2435:2435:2435) (2435:2435:2435))
        (PORT d[6] (2634:2634:2634) (2634:2634:2634))
        (PORT d[7] (2249:2249:2249) (2249:2249:2249))
        (PORT d[8] (3677:3677:3677) (3677:3677:3677))
        (PORT d[9] (3746:3746:3746) (3746:3746:3746))
        (PORT d[10] (2541:2541:2541) (2541:2541:2541))
        (PORT d[11] (2476:2476:2476) (2476:2476:2476))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (2443:2443:2443) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a385\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT d[0] (2443:2443:2443) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a385\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a385\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2015:2015:2015))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a384\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (2463:2463:2463) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a384\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3454:3454:3454) (3454:3454:3454))
        (PORT d[1] (3340:3340:3340) (3340:3340:3340))
        (PORT d[2] (2181:2181:2181) (2181:2181:2181))
        (PORT d[3] (3838:3838:3838) (3838:3838:3838))
        (PORT d[4] (2492:2492:2492) (2492:2492:2492))
        (PORT d[5] (2658:2658:2658) (2658:2658:2658))
        (PORT d[6] (3898:3898:3898) (3898:3898:3898))
        (PORT d[7] (3865:3865:3865) (3865:3865:3865))
        (PORT d[8] (2446:2446:2446) (2446:2446:2446))
        (PORT d[9] (3253:3253:3253) (3253:3253:3253))
        (PORT d[10] (2742:2742:2742) (2742:2742:2742))
        (PORT d[11] (2685:2685:2685) (2685:2685:2685))
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (2463:2463:2463) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a384\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT d[0] (2463:2463:2463) (2463:2463:2463))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a384\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a384\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a288\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (1992:1992:1992))
        (PORT ena (2213:2213:2213) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a288\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2223:2223:2223) (2223:2223:2223))
        (PORT d[1] (1835:1835:1835) (1835:1835:1835))
        (PORT d[2] (3230:3230:3230) (3230:3230:3230))
        (PORT d[3] (1702:1702:1702) (1702:1702:1702))
        (PORT d[4] (2014:2014:2014) (2014:2014:2014))
        (PORT d[5] (1969:1969:1969) (1969:1969:1969))
        (PORT d[6] (1728:1728:1728) (1728:1728:1728))
        (PORT d[7] (1948:1948:1948) (1948:1948:1948))
        (PORT d[8] (1933:1933:1933) (1933:1933:1933))
        (PORT d[9] (2148:2148:2148) (2148:2148:2148))
        (PORT d[10] (1718:1718:1718) (1718:1718:1718))
        (PORT d[11] (1977:1977:1977) (1977:1977:1977))
        (PORT clk (1992:1992:1992) (1992:1992:1992))
        (PORT ena (2213:2213:2213) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a288\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (1992:1992:1992))
        (PORT d[0] (2213:2213:2213) (2213:2213:2213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a288\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a288\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (1982:1982:1982))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[157\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1318:1318:1318))
        (PORT datab (921:921:921) (921:921:921))
        (PORT datac (886:886:886) (886:886:886))
        (PORT datad (845:845:845) (845:845:845))
        (PORT dataf (862:862:862) (862:862:862))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1485:1485:1485) (1485:1485:1485))
        (PORT datad (615:615:615) (615:615:615))
        (PORT dataf (581:581:581) (581:581:581))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1105:1105:1105) (1105:1105:1105))
        (PORT datad (332:332:332) (332:332:332))
        (PORT dataf (759:759:759) (759:759:759))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (541:541:541) (541:541:541))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst\|FORWARDB\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1846:1846:1846) (1846:1846:1846))
        (PORT datad (1068:1068:1068) (1068:1068:1068))
        (PORT datae (688:688:688) (688:688:688))
        (PORT dataf (661:661:661) (661:661:661))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (1402:1402:1402) (1402:1402:1402))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1954:1954:1954) (1954:1954:1954))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (1356:1356:1356) (1356:1356:1356))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1994:1994:1994) (1994:1994:1994))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1412:1412:1412) (1412:1412:1412))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (1769:1769:1769) (1769:1769:1769))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (1355:1355:1355) (1355:1355:1355))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (2107:2107:2107) (2107:2107:2107))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w27_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2226:2226:2226) (2226:2226:2226))
        (PORT datab (274:274:274) (274:274:274))
        (PORT datac (1946:1946:1946) (1946:1946:1946))
        (PORT datad (271:271:271) (271:271:271))
        (PORT datae (239:239:239) (239:239:239))
        (PORT dataf (316:316:316) (316:316:316))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w27_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1789:1789:1789) (1789:1789:1789))
        (PORT datab (274:274:274) (274:274:274))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (1118:1118:1118) (1118:1118:1118))
        (PORT datae (243:243:243) (243:243:243))
        (PORT dataf (319:319:319) (319:319:319))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[28\]\~303\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1003:1003:1003) (1003:1003:1003))
        (PORT datac (789:789:789) (789:789:789))
        (PORT datad (600:600:600) (600:600:600))
        (PORT dataf (1085:1085:1085) (1085:1085:1085))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w28_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1436:1436:1436) (1436:1436:1436))
        (PORT datab (278:278:278) (278:278:278))
        (PORT datac (362:362:362) (362:362:362))
        (PORT datad (270:270:270) (270:270:270))
        (PORT datae (1089:1089:1089) (1089:1089:1089))
        (PORT dataf (317:317:317) (317:317:317))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1773:1773:1773) (1773:1773:1773))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1326:1326:1326) (1326:1326:1326))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w26_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2229:2229:2229) (2229:2229:2229))
        (PORT datab (1919:1919:1919) (1919:1919:1919))
        (PORT datac (274:274:274) (274:274:274))
        (PORT datad (422:422:422) (422:422:422))
        (PORT datae (236:236:236) (236:236:236))
        (PORT dataf (333:333:333) (333:333:333))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[148\]\~346\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1467:1467:1467) (1467:1467:1467))
        (PORT datab (860:860:860) (860:860:860))
        (PORT datac (283:283:283) (283:283:283))
        (PORT datad (864:864:864) (864:864:864))
        (PORT dataf (810:810:810) (810:810:810))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[23\]\~326\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (872:872:872))
        (PORT datab (1567:1567:1567) (1567:1567:1567))
        (PORT datac (1142:1142:1142) (1142:1142:1142))
        (PORT datad (1075:1075:1075) (1075:1075:1075))
        (PORT datae (557:557:557) (557:557:557))
        (PORT dataf (1588:1588:1588) (1588:1588:1588))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1996:1996:1996) (1996:1996:1996))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (2007:2007:2007) (2007:2007:2007))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[14\]\~346\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (981:981:981))
        (PORT datac (880:880:880) (880:880:880))
        (PORT datad (1105:1105:1105) (1105:1105:1105))
        (PORT dataf (1143:1143:1143) (1143:1143:1143))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[0\]\~349\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (667:667:667))
        (PORT datab (894:894:894) (894:894:894))
        (PORT datac (655:655:655) (655:655:655))
        (PORT datad (270:270:270) (270:270:270))
        (PORT dataf (578:578:578) (578:578:578))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[147\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (311:311:311))
        (PORT datab (1839:1839:1839) (1839:1839:1839))
        (PORT datac (818:818:818) (818:818:818))
        (PORT datad (812:812:812) (812:812:812))
        (PORT dataf (549:549:549) (549:549:549))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w9_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (926:926:926))
        (PORT datab (2135:2135:2135) (2135:2135:2135))
        (PORT datac (273:273:273) (273:273:273))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (243:243:243) (243:243:243))
        (PORT dataf (317:317:317) (317:317:317))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w5_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2014:2014:2014) (2014:2014:2014))
        (PORT datab (1666:1666:1666) (1666:1666:1666))
        (PORT datac (351:351:351) (351:351:351))
        (PORT datad (271:271:271) (271:271:271))
        (PORT datae (232:232:232) (232:232:232))
        (PORT dataf (223:223:223) (223:223:223))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1895:1895:1895) (1895:1895:1895))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w16_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (292:292:292))
        (PORT datab (1908:1908:1908) (1908:1908:1908))
        (PORT datac (2021:2021:2021) (2021:2021:2021))
        (PORT datad (358:358:358) (358:358:358))
        (PORT datae (223:223:223) (223:223:223))
        (PORT dataf (520:520:520) (520:520:520))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w4_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (1006:1006:1006))
        (PORT datab (1022:1022:1022) (1022:1022:1022))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (359:359:359) (359:359:359))
        (PORT datae (324:324:324) (324:324:324))
        (PORT dataf (227:227:227) (227:227:227))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w19_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2334:2334:2334) (2334:2334:2334))
        (PORT datab (1260:1260:1260) (1260:1260:1260))
        (PORT datac (594:594:594) (594:594:594))
        (PORT datad (258:258:258) (258:258:258))
        (PORT dataf (622:622:622) (622:622:622))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1094:1094:1094) (1094:1094:1094))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2297:2297:2297) (2297:2297:2297))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w14_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2292:2292:2292) (2292:2292:2292))
        (PORT datab (1832:1832:1832) (1832:1832:1832))
        (PORT datac (353:353:353) (353:353:353))
        (PORT datad (272:272:272) (272:272:272))
        (PORT dataf (224:224:224) (224:224:224))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (638:638:638) (638:638:638))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (1643:1643:1643) (1643:1643:1643))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (556:556:556) (556:556:556))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1630:1630:1630) (1630:1630:1630))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (253:253:253) (253:253:253))
        (PORT dataf (1169:1169:1169) (1169:1169:1169))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2604:2604:2604) (2604:2604:2604))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH datad sumout (537:537:537) (537:537:537))
        (IOPATH datad cout (482:482:482) (482:482:482))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2997:2997:2997) (2997:2997:2997))
        (PORT dataf (542:542:542) (542:542:542))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2929:2929:2929) (2929:2929:2929))
        (PORT dataf (308:308:308) (308:308:308))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (1893:1893:1893) (1893:1893:1893))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[17\]\~402\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1146:1146:1146))
        (PORT datac (1087:1087:1087) (1087:1087:1087))
        (PORT datad (958:958:958) (958:958:958))
        (PORT dataf (632:632:632) (632:632:632))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[149\]\~442\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (612:612:612) (612:612:612))
        (PORT dataf (346:346:346) (346:346:346))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[23\]\~404\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1405:1405:1405) (1405:1405:1405))
        (PORT datac (616:616:616) (616:616:616))
        (PORT dataf (955:955:955) (955:955:955))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[114\]\~451\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (639:639:639))
        (PORT datad (618:618:618) (618:618:618))
        (PORT dataf (238:238:238) (238:238:238))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[23\]\~417\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (694:694:694))
        (PORT datab (272:272:272) (272:272:272))
        (PORT datad (378:378:378) (378:378:378))
        (PORT dataf (932:932:932) (932:932:932))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[23\]\~418\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (702:702:702) (702:702:702))
        (PORT datad (1112:1112:1112) (1112:1112:1112))
        (PORT dataf (1823:1823:1823) (1823:1823:1823))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[25\]\~323\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (452:452:452))
        (PORT datab (274:274:274) (274:274:274))
        (PORT datac (880:880:880) (880:880:880))
        (PORT datad (895:895:895) (895:895:895))
        (PORT datae (1517:1517:1517) (1517:1517:1517))
        (PORT dataf (1522:1522:1522) (1522:1522:1522))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\CLK\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (894:894:894) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_clkctrl")
    (INSTANCE \\CLK\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (360:360:360) (360:360:360))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ena_reg")
    (INSTANCE \\CLK\~clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0:0:0) (0:0:0))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (89:89:89) (89:89:89))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (51:51:51))
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\RESET\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (894:894:894) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_clkctrl")
    (INSTANCE \\RESET\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (360:360:360) (360:360:360))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ena_reg")
    (INSTANCE \\RESET\~clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0:0:0) (0:0:0))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (89:89:89) (89:89:89))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (51:51:51))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|address_reg_a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1811:1811:1811) (1811:1811:1811))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|out_address_reg_a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2213:2213:2213))
        (PORT adatasdata (808:808:808) (808:808:808))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|address_reg_a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (PORT adatasdata (2705:2705:2705) (2705:2705:2705))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|out_address_reg_a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (PORT adatasdata (856:856:856) (856:856:856))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|address_reg_a\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1737:1737:1737) (1737:1737:1737))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (162:162:162) (162:162:162))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|out_address_reg_a\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (207:207:207) (207:207:207))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|out_address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (162:162:162) (162:162:162))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|deep_decode\|w_anode4373w\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (740:740:740) (740:740:740))
        (PORT datac (1007:1007:1007) (1007:1007:1007))
        (PORT datad (664:664:664) (664:664:664))
        (PORT dataf (730:730:730) (730:730:730))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (639:639:639) (639:639:639))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (1643:1643:1643) (1643:1643:1643))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|deep_decode\|w_anode4303w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (690:690:690) (690:690:690))
        (PORT datac (705:705:705) (705:705:705))
        (PORT datad (965:965:965) (965:965:965))
        (PORT dataf (741:741:741) (741:741:741))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|deep_decode\|w_anode4263w\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (708:708:708) (708:708:708))
        (PORT datac (707:707:707) (707:707:707))
        (PORT datad (970:970:970) (970:970:970))
        (PORT dataf (731:731:731) (731:731:731))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\INT\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (894:894:894) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (644:644:644) (644:644:644))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (1641:1641:1641) (1641:1641:1641))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|deep_decode\|w_anode4293w\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (692:692:692) (692:692:692))
        (PORT datac (704:704:704) (704:704:704))
        (PORT datad (959:959:959) (959:959:959))
        (PORT dataf (748:748:748) (748:748:748))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst1\|inst\|Adder8\-inst\|inst4\|9\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (595:595:595) (595:595:595))
        (PORT datad (568:568:568) (568:568:568))
        (PORT dataf (238:238:238) (238:238:238))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst3\|inst3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (406:406:406))
        (PORT datab (442:442:442) (442:442:442))
        (PORT datac (5184:5184:5184) (5184:5184:5184))
        (PORT dataf (870:870:870) (870:870:870))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|PCBUFFER\|combiner\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5214:5214:5214) (5214:5214:5214))
        (PORT dataf (863:863:863) (863:863:863))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1026:1026:1026) (1026:1026:1026))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst3\|inst9\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (407:407:407))
        (PORT datab (603:603:603) (603:603:603))
        (PORT datac (589:589:589) (589:589:589))
        (PORT datad (4974:4974:4974) (4974:4974:4974))
        (PORT dataf (1046:1046:1046) (1046:1046:1046))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (1365:1365:1365) (1365:1365:1365))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst1\|inst\|Adder8\-inst\|inst7\|9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (585:585:585))
        (PORT datad (820:820:820) (820:820:820))
        (PORT datae (553:553:553) (553:553:553))
        (PORT dataf (721:721:721) (721:721:721))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst2\|inst\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (401:401:401))
        (PORT datab (599:599:599) (599:599:599))
        (PORT datac (4973:4973:4973) (4973:4973:4973))
        (PORT dataf (1051:1051:1051) (1051:1051:1051))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (1365:1365:1365) (1365:1365:1365))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|deep_decode\|w_anode4322w\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (708:708:708) (708:708:708))
        (PORT datac (728:728:728) (728:728:728))
        (PORT datad (973:973:973) (973:973:973))
        (PORT dataf (730:730:730) (730:730:730))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (652:652:652) (652:652:652))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (1643:1643:1643) (1643:1643:1643))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (1641:1641:1641) (1641:1641:1641))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|deep_decode\|w_anode4243w\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (690:690:690) (690:690:690))
        (PORT datac (880:880:880) (880:880:880))
        (PORT datad (672:672:672) (672:672:672))
        (PORT dataf (740:740:740) (740:740:740))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (1641:1641:1641) (1641:1641:1641))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|deep_decode\|w_anode4353w\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (715:715:715) (715:715:715))
        (PORT datac (988:988:988) (988:988:988))
        (PORT datad (667:667:667) (667:667:667))
        (PORT dataf (753:753:753) (753:753:753))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (644:644:644) (644:644:644))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (1643:1643:1643) (1643:1643:1643))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (PORT ena (3675:3675:3675) (3675:3675:3675))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3942:3942:3942) (3942:3942:3942))
        (PORT d[1] (3786:3786:3786) (3786:3786:3786))
        (PORT d[2] (3547:3547:3547) (3547:3547:3547))
        (PORT d[3] (3771:3771:3771) (3771:3771:3771))
        (PORT d[4] (4209:4209:4209) (4209:4209:4209))
        (PORT d[5] (4112:4112:4112) (4112:4112:4112))
        (PORT d[6] (3544:3544:3544) (3544:3544:3544))
        (PORT d[7] (3550:3550:3550) (3550:3550:3550))
        (PORT d[8] (3598:3598:3598) (3598:3598:3598))
        (PORT d[9] (3850:3850:3850) (3850:3850:3850))
        (PORT d[10] (3907:3907:3907) (3907:3907:3907))
        (PORT d[11] (3939:3939:3939) (3939:3939:3939))
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (PORT ena (3675:3675:3675) (3675:3675:3675))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (PORT d[0] (3675:3675:3675) (3675:3675:3675))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a11\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (3089:3089:3089) (3089:3089:3089))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3507:3507:3507) (3507:3507:3507))
        (PORT d[1] (3762:3762:3762) (3762:3762:3762))
        (PORT d[2] (3054:3054:3054) (3054:3054:3054))
        (PORT d[3] (3072:3072:3072) (3072:3072:3072))
        (PORT d[4] (4256:4256:4256) (4256:4256:4256))
        (PORT d[5] (3620:3620:3620) (3620:3620:3620))
        (PORT d[6] (4049:4049:4049) (4049:4049:4049))
        (PORT d[7] (3012:3012:3012) (3012:3012:3012))
        (PORT d[8] (3944:3944:3944) (3944:3944:3944))
        (PORT d[9] (3402:3402:3402) (3402:3402:3402))
        (PORT d[10] (3784:3784:3784) (3784:3784:3784))
        (PORT d[11] (4127:4127:4127) (4127:4127:4127))
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (3089:3089:3089) (3089:3089:3089))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT d[0] (3089:3089:3089) (3089:3089:3089))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a43\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a107\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT ena (3313:3313:3313) (3313:3313:3313))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a107\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3117:3117:3117) (3117:3117:3117))
        (PORT d[1] (3681:3681:3681) (3681:3681:3681))
        (PORT d[2] (3202:3202:3202) (3202:3202:3202))
        (PORT d[3] (3428:3428:3428) (3428:3428:3428))
        (PORT d[4] (3748:3748:3748) (3748:3748:3748))
        (PORT d[5] (3642:3642:3642) (3642:3642:3642))
        (PORT d[6] (3034:3034:3034) (3034:3034:3034))
        (PORT d[7] (2881:2881:2881) (2881:2881:2881))
        (PORT d[8] (3909:3909:3909) (3909:3909:3909))
        (PORT d[9] (3336:3336:3336) (3336:3336:3336))
        (PORT d[10] (3780:3780:3780) (3780:3780:3780))
        (PORT d[11] (3535:3535:3535) (3535:3535:3535))
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT ena (3313:3313:3313) (3313:3313:3313))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a107\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT d[0] (3313:3313:3313) (3313:3313:3313))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a107\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a107\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w11_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (596:596:596))
        (PORT datab (1817:1817:1817) (1817:1817:1817))
        (PORT datac (2240:2240:2240) (2240:2240:2240))
        (PORT datad (823:823:823) (823:823:823))
        (PORT datae (3234:3234:3234) (3234:3234:3234))
        (PORT dataf (2755:2755:2755) (2755:2755:2755))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a427\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT ena (3470:3470:3470) (3470:3470:3470))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a427\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3831:3831:3831) (3831:3831:3831))
        (PORT d[1] (3513:3513:3513) (3513:3513:3513))
        (PORT d[2] (3014:3014:3014) (3014:3014:3014))
        (PORT d[3] (3429:3429:3429) (3429:3429:3429))
        (PORT d[4] (4490:4490:4490) (4490:4490:4490))
        (PORT d[5] (3643:3643:3643) (3643:3643:3643))
        (PORT d[6] (3718:3718:3718) (3718:3718:3718))
        (PORT d[7] (3165:3165:3165) (3165:3165:3165))
        (PORT d[8] (3635:3635:3635) (3635:3635:3635))
        (PORT d[9] (4035:4035:4035) (4035:4035:4035))
        (PORT d[10] (3500:3500:3500) (3500:3500:3500))
        (PORT d[11] (3825:3825:3825) (3825:3825:3825))
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT ena (3470:3470:3470) (3470:3470:3470))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a427\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT d[0] (3470:3470:3470) (3470:3470:3470))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a427\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a427\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|deep_decode\|w_anode4393w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (740:740:740) (740:740:740))
        (PORT datac (675:675:675) (675:675:675))
        (PORT datad (972:972:972) (972:972:972))
        (PORT dataf (729:729:729) (729:729:729))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a491\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (2689:2689:2689) (2689:2689:2689))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a491\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2514:2514:2514))
        (PORT d[1] (2343:2343:2343) (2343:2343:2343))
        (PORT d[2] (3079:3079:3079) (3079:3079:3079))
        (PORT d[3] (3157:3157:3157) (3157:3157:3157))
        (PORT d[4] (3167:3167:3167) (3167:3167:3167))
        (PORT d[5] (2588:2588:2588) (2588:2588:2588))
        (PORT d[6] (3052:3052:3052) (3052:3052:3052))
        (PORT d[7] (2521:2521:2521) (2521:2521:2521))
        (PORT d[8] (2479:2479:2479) (2479:2479:2479))
        (PORT d[9] (2470:2470:2470) (2470:2470:2470))
        (PORT d[10] (3907:3907:3907) (3907:3907:3907))
        (PORT d[11] (3337:3337:3337) (3337:3337:3337))
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (2689:2689:2689) (2689:2689:2689))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a491\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT d[0] (2689:2689:2689) (2689:2689:2689))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a491\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a491\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a459\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (PORT ena (2488:2488:2488) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a459\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2271:2271:2271) (2271:2271:2271))
        (PORT d[1] (1479:1479:1479) (1479:1479:1479))
        (PORT d[2] (2921:2921:2921) (2921:2921:2921))
        (PORT d[3] (2309:2309:2309) (2309:2309:2309))
        (PORT d[4] (2333:2333:2333) (2333:2333:2333))
        (PORT d[5] (2301:2301:2301) (2301:2301:2301))
        (PORT d[6] (2302:2302:2302) (2302:2302:2302))
        (PORT d[7] (2238:2238:2238) (2238:2238:2238))
        (PORT d[8] (1915:1915:1915) (1915:1915:1915))
        (PORT d[9] (2163:2163:2163) (2163:2163:2163))
        (PORT d[10] (2302:2302:2302) (2302:2302:2302))
        (PORT d[11] (2304:2304:2304) (2304:2304:2304))
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (PORT ena (2488:2488:2488) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a459\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (PORT d[0] (2488:2488:2488) (2488:2488:2488))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a459\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2143:2143:2143))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a459\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1991:1991:1991) (1991:1991:1991))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w11_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (759:759:759))
        (PORT datab (2164:2164:2164) (2164:2164:2164))
        (PORT datac (2643:2643:2643) (2643:2643:2643))
        (PORT datad (2130:2130:2130) (2130:2130:2130))
        (PORT datae (1391:1391:1391) (1391:1391:1391))
        (PORT dataf (1308:1308:1308) (1308:1308:1308))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a267\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1999:1999:1999))
        (PORT ena (3111:3111:3111) (3111:3111:3111))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a267\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3887:3887:3887) (3887:3887:3887))
        (PORT d[1] (4115:4115:4115) (4115:4115:4115))
        (PORT d[2] (3253:3253:3253) (3253:3253:3253))
        (PORT d[3] (3449:3449:3449) (3449:3449:3449))
        (PORT d[4] (4179:4179:4179) (4179:4179:4179))
        (PORT d[5] (2870:2870:2870) (2870:2870:2870))
        (PORT d[6] (3745:3745:3745) (3745:3745:3745))
        (PORT d[7] (3174:3174:3174) (3174:3174:3174))
        (PORT d[8] (3532:3532:3532) (3532:3532:3532))
        (PORT d[9] (3530:3530:3530) (3530:3530:3530))
        (PORT d[10] (4129:4129:4129) (4129:4129:4129))
        (PORT d[11] (3917:3917:3917) (3917:3917:3917))
        (PORT clk (1999:1999:1999) (1999:1999:1999))
        (PORT ena (3111:3111:3111) (3111:3111:3111))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a267\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1999:1999:1999))
        (PORT d[0] (3111:3111:3111) (3111:3111:3111))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a267\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a267\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1989:1989:1989))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a363\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1988:1988:1988))
        (PORT ena (3362:3362:3362) (3362:3362:3362))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a363\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3859:3859:3859) (3859:3859:3859))
        (PORT d[1] (4141:4141:4141) (4141:4141:4141))
        (PORT d[2] (3231:3231:3231) (3231:3231:3231))
        (PORT d[3] (3419:3419:3419) (3419:3419:3419))
        (PORT d[4] (3891:3891:3891) (3891:3891:3891))
        (PORT d[5] (4283:4283:4283) (4283:4283:4283))
        (PORT d[6] (3760:3760:3760) (3760:3760:3760))
        (PORT d[7] (3342:3342:3342) (3342:3342:3342))
        (PORT d[8] (3568:3568:3568) (3568:3568:3568))
        (PORT d[9] (3557:3557:3557) (3557:3557:3557))
        (PORT d[10] (3548:3548:3548) (3548:3548:3548))
        (PORT d[11] (4124:4124:4124) (4124:4124:4124))
        (PORT clk (1988:1988:1988) (1988:1988:1988))
        (PORT ena (3362:3362:3362) (3362:3362:3362))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a363\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1988:1988:1988))
        (PORT d[0] (3362:3362:3362) (3362:3362:3362))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a363\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2130:2130:2130))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a363\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1978:1978:1978))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|deep_decode\|w_anode4333w\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (715:715:715) (715:715:715))
        (PORT datac (723:723:723) (723:723:723))
        (PORT datad (950:950:950) (950:950:950))
        (PORT dataf (750:750:750) (750:750:750))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a299\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (PORT ena (2786:2786:2786) (2786:2786:2786))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a299\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2819:2819:2819) (2819:2819:2819))
        (PORT d[1] (2043:2043:2043) (2043:2043:2043))
        (PORT d[2] (3359:3359:3359) (3359:3359:3359))
        (PORT d[3] (3150:3150:3150) (3150:3150:3150))
        (PORT d[4] (3187:3187:3187) (3187:3187:3187))
        (PORT d[5] (2889:2889:2889) (2889:2889:2889))
        (PORT d[6] (2829:2829:2829) (2829:2829:2829))
        (PORT d[7] (2807:2807:2807) (2807:2807:2807))
        (PORT d[8] (2494:2494:2494) (2494:2494:2494))
        (PORT d[9] (2750:2750:2750) (2750:2750:2750))
        (PORT d[10] (3947:3947:3947) (3947:3947:3947))
        (PORT d[11] (3628:3628:3628) (3628:3628:3628))
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (PORT ena (2786:2786:2786) (2786:2786:2786))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a299\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (PORT d[0] (2786:2786:2786) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a299\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a299\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1997:1997:1997))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w11_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1049:1049:1049))
        (PORT datab (1364:1364:1364) (1364:1364:1364))
        (PORT datac (2848:2848:2848) (2848:2848:2848))
        (PORT datad (1585:1585:1585) (1585:1585:1585))
        (PORT datae (1760:1760:1760) (1760:1760:1760))
        (PORT dataf (2549:2549:2549) (2549:2549:2549))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w11_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (281:281:281))
        (PORT datab (1142:1142:1142) (1142:1142:1142))
        (PORT datac (1860:1860:1860) (1860:1860:1860))
        (PORT datad (1955:1955:1955) (1955:1955:1955))
        (PORT datae (213:213:213) (213:213:213))
        (PORT dataf (1810:1810:1810) (1810:1810:1810))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (3412:3412:3412) (3412:3412:3412))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3031:3031:3031) (3031:3031:3031))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datad sumout (537:537:537) (537:537:537))
        (IOPATH datad cout (482:482:482) (482:482:482))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (309:309:309) (309:309:309))
        (PORT dataf (3753:3753:3753) (3753:3753:3753))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (247:247:247) (247:247:247))
        (PORT dataf (2162:2162:2162) (2162:2162:2162))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst2\|inst3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5210:5210:5210) (5210:5210:5210))
        (PORT datab (840:840:840) (840:840:840))
        (PORT datac (578:578:578) (578:578:578))
        (PORT dataf (588:588:588) (588:588:588))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1026:1026:1026) (1026:1026:1026))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a362\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1998:1998:1998))
        (PORT ena (3349:3349:3349) (3349:3349:3349))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a362\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3576:3576:3576) (3576:3576:3576))
        (PORT d[1] (4029:4029:4029) (4029:4029:4029))
        (PORT d[2] (2852:2852:2852) (2852:2852:2852))
        (PORT d[3] (3093:3093:3093) (3093:3093:3093))
        (PORT d[4] (4099:4099:4099) (4099:4099:4099))
        (PORT d[5] (4304:4304:4304) (4304:4304:4304))
        (PORT d[6] (3986:3986:3986) (3986:3986:3986))
        (PORT d[7] (3155:3155:3155) (3155:3155:3155))
        (PORT d[8] (3581:3581:3581) (3581:3581:3581))
        (PORT d[9] (3433:3433:3433) (3433:3433:3433))
        (PORT d[10] (4168:4168:4168) (4168:4168:4168))
        (PORT d[11] (3887:3887:3887) (3887:3887:3887))
        (PORT clk (1998:1998:1998) (1998:1998:1998))
        (PORT ena (3349:3349:3349) (3349:3349:3349))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a362\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1998:1998:1998))
        (PORT d[0] (3349:3349:3349) (3349:3349:3349))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a362\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a362\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1988:1988:1988))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a490\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (2851:2851:2851) (2851:2851:2851))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a490\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3533:3533:3533) (3533:3533:3533))
        (PORT d[1] (4046:4046:4046) (4046:4046:4046))
        (PORT d[2] (2926:2926:2926) (2926:2926:2926))
        (PORT d[3] (3428:3428:3428) (3428:3428:3428))
        (PORT d[4] (3845:3845:3845) (3845:3845:3845))
        (PORT d[5] (3712:3712:3712) (3712:3712:3712))
        (PORT d[6] (3494:3494:3494) (3494:3494:3494))
        (PORT d[7] (3127:3127:3127) (3127:3127:3127))
        (PORT d[8] (3881:3881:3881) (3881:3881:3881))
        (PORT d[9] (3096:3096:3096) (3096:3096:3096))
        (PORT d[10] (4079:4079:4079) (4079:4079:4079))
        (PORT d[11] (3569:3569:3569) (3569:3569:3569))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (2851:2851:2851) (2851:2851:2851))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a490\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT d[0] (2851:2851:2851) (2851:2851:2851))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a490\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a490\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2003:2003:2003))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a106\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (3298:3298:3298) (3298:3298:3298))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a106\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3132:3132:3132) (3132:3132:3132))
        (PORT d[1] (3699:3699:3699) (3699:3699:3699))
        (PORT d[2] (3215:3215:3215) (3215:3215:3215))
        (PORT d[3] (3657:3657:3657) (3657:3657:3657))
        (PORT d[4] (3742:3742:3742) (3742:3742:3742))
        (PORT d[5] (4045:4045:4045) (4045:4045:4045))
        (PORT d[6] (3195:3195:3195) (3195:3195:3195))
        (PORT d[7] (3120:3120:3120) (3120:3120:3120))
        (PORT d[8] (3749:3749:3749) (3749:3749:3749))
        (PORT d[9] (2983:2983:2983) (2983:2983:2983))
        (PORT d[10] (4018:4018:4018) (4018:4018:4018))
        (PORT d[11] (3721:3721:3721) (3721:3721:3721))
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (3298:3298:3298) (3298:3298:3298))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a106\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT d[0] (3298:3298:3298) (3298:3298:3298))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a106\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a106\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w10_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2164:2164:2164) (2164:2164:2164))
        (PORT datab (1687:1687:1687) (1687:1687:1687))
        (PORT datac (1248:1248:1248) (1248:1248:1248))
        (PORT datad (2610:2610:2610) (2610:2610:2610))
        (PORT datae (1092:1092:1092) (1092:1092:1092))
        (PORT dataf (835:835:835) (835:835:835))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|deep_decode\|w_anode4273w\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (715:715:715) (715:715:715))
        (PORT datac (724:724:724) (724:724:724))
        (PORT datad (952:952:952) (952:952:952))
        (PORT dataf (752:752:752) (752:752:752))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a138\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (PORT ena (3169:3169:3169) (3169:3169:3169))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a138\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3617:3617:3617) (3617:3617:3617))
        (PORT d[1] (3875:3875:3875) (3875:3875:3875))
        (PORT d[2] (3267:3267:3267) (3267:3267:3267))
        (PORT d[3] (3464:3464:3464) (3464:3464:3464))
        (PORT d[4] (4217:4217:4217) (4217:4217:4217))
        (PORT d[5] (3736:3736:3736) (3736:3736:3736))
        (PORT d[6] (3714:3714:3714) (3714:3714:3714))
        (PORT d[7] (3185:3185:3185) (3185:3185:3185))
        (PORT d[8] (3442:3442:3442) (3442:3442:3442))
        (PORT d[9] (3471:3471:3471) (3471:3471:3471))
        (PORT d[10] (4051:4051:4051) (4051:4051:4051))
        (PORT d[11] (3610:3610:3610) (3610:3610:3610))
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (PORT ena (3169:3169:3169) (3169:3169:3169))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a138\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (PORT d[0] (3169:3169:3169) (3169:3169:3169))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a138\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a138\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1997:1997:1997))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT ena (3488:3488:3488) (3488:3488:3488))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3664:3664:3664) (3664:3664:3664))
        (PORT d[1] (3812:3812:3812) (3812:3812:3812))
        (PORT d[2] (3233:3233:3233) (3233:3233:3233))
        (PORT d[3] (3472:3472:3472) (3472:3472:3472))
        (PORT d[4] (4244:4244:4244) (4244:4244:4244))
        (PORT d[5] (4033:4033:4033) (4033:4033:4033))
        (PORT d[6] (3796:3796:3796) (3796:3796:3796))
        (PORT d[7] (3859:3859:3859) (3859:3859:3859))
        (PORT d[8] (3884:3884:3884) (3884:3884:3884))
        (PORT d[9] (3499:3499:3499) (3499:3499:3499))
        (PORT d[10] (3911:3911:3911) (3911:3911:3911))
        (PORT d[11] (3910:3910:3910) (3910:3910:3910))
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT ena (3488:3488:3488) (3488:3488:3488))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT d[0] (3488:3488:3488) (3488:3488:3488))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a10\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|deep_decode\|w_anode4363w\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (723:723:723))
        (PORT datab (691:691:691) (691:691:691))
        (PORT datad (955:955:955) (955:955:955))
        (PORT dataf (751:751:751) (751:751:751))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a394\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT ena (2964:2964:2964) (2964:2964:2964))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a394\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3518:3518:3518) (3518:3518:3518))
        (PORT d[1] (2985:2985:2985) (2985:2985:2985))
        (PORT d[2] (2473:2473:2473) (2473:2473:2473))
        (PORT d[3] (2918:2918:2918) (2918:2918:2918))
        (PORT d[4] (3844:3844:3844) (3844:3844:3844))
        (PORT d[5] (3456:3456:3456) (3456:3456:3456))
        (PORT d[6] (3238:3238:3238) (3238:3238:3238))
        (PORT d[7] (2703:2703:2703) (2703:2703:2703))
        (PORT d[8] (3083:3083:3083) (3083:3083:3083))
        (PORT d[9] (2971:2971:2971) (2971:2971:2971))
        (PORT d[10] (3035:3035:3035) (3035:3035:3035))
        (PORT d[11] (3560:3560:3560) (3560:3560:3560))
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT ena (2964:2964:2964) (2964:2964:2964))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a394\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT d[0] (2964:2964:2964) (2964:2964:2964))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a394\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a394\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w10_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1922:1922:1922) (1922:1922:1922))
        (PORT datab (1505:1505:1505) (1505:1505:1505))
        (PORT datac (1673:1673:1673) (1673:1673:1673))
        (PORT datad (1361:1361:1361) (1361:1361:1361))
        (PORT datae (848:848:848) (848:848:848))
        (PORT dataf (2570:2570:2570) (2570:2570:2570))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|deep_decode\|w_anode4283w\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (692:692:692) (692:692:692))
        (PORT datac (724:724:724) (724:724:724))
        (PORT datad (961:961:961) (961:961:961))
        (PORT dataf (747:747:747) (747:747:747))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a170\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (3492:3492:3492) (3492:3492:3492))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a170\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4000:4000:4000) (4000:4000:4000))
        (PORT d[1] (3836:3836:3836) (3836:3836:3836))
        (PORT d[2] (3553:3553:3553) (3553:3553:3553))
        (PORT d[3] (3809:3809:3809) (3809:3809:3809))
        (PORT d[4] (3930:3930:3930) (3930:3930:3930))
        (PORT d[5] (3741:3741:3741) (3741:3741:3741))
        (PORT d[6] (3688:3688:3688) (3688:3688:3688))
        (PORT d[7] (3574:3574:3574) (3574:3574:3574))
        (PORT d[8] (3798:3798:3798) (3798:3798:3798))
        (PORT d[9] (3597:3597:3597) (3597:3597:3597))
        (PORT d[10] (3897:3897:3897) (3897:3897:3897))
        (PORT d[11] (3621:3621:3621) (3621:3621:3621))
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (3492:3492:3492) (3492:3492:3492))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a170\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT d[0] (3492:3492:3492) (3492:3492:3492))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a170\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a170\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a298\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT ena (3378:3378:3378) (3378:3378:3378))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a298\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3472:3472:3472) (3472:3472:3472))
        (PORT d[1] (3466:3466:3466) (3466:3466:3466))
        (PORT d[2] (2567:2567:2567) (2567:2567:2567))
        (PORT d[3] (3423:3423:3423) (3423:3423:3423))
        (PORT d[4] (3492:3492:3492) (3492:3492:3492))
        (PORT d[5] (4025:4025:4025) (4025:4025:4025))
        (PORT d[6] (3493:3493:3493) (3493:3493:3493))
        (PORT d[7] (2802:2802:2802) (2802:2802:2802))
        (PORT d[8] (3922:3922:3922) (3922:3922:3922))
        (PORT d[9] (3057:3057:3057) (3057:3057:3057))
        (PORT d[10] (4062:4062:4062) (4062:4062:4062))
        (PORT d[11] (3748:3748:3748) (3748:3748:3748))
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT ena (3378:3378:3378) (3378:3378:3378))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a298\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT d[0] (3378:3378:3378) (3378:3378:3378))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a298\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a298\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a426\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (3486:3486:3486) (3486:3486:3486))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a426\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3590:3590:3590) (3590:3590:3590))
        (PORT d[1] (3832:3832:3832) (3832:3832:3832))
        (PORT d[2] (3340:3340:3340) (3340:3340:3340))
        (PORT d[3] (3583:3583:3583) (3583:3583:3583))
        (PORT d[4] (4134:4134:4134) (4134:4134:4134))
        (PORT d[5] (3676:3676:3676) (3676:3676:3676))
        (PORT d[6] (3636:3636:3636) (3636:3636:3636))
        (PORT d[7] (3495:3495:3495) (3495:3495:3495))
        (PORT d[8] (3948:3948:3948) (3948:3948:3948))
        (PORT d[9] (3473:3473:3473) (3473:3473:3473))
        (PORT d[10] (3839:3839:3839) (3839:3839:3839))
        (PORT d[11] (3848:3848:3848) (3848:3848:3848))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (3486:3486:3486) (3486:3486:3486))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a426\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT d[0] (3486:3486:3486) (3486:3486:3486))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a426\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a426\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2030:2030:2030))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w10_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1240:1240:1240) (1240:1240:1240))
        (PORT datab (1644:1644:1644) (1644:1644:1644))
        (PORT datac (895:895:895) (895:895:895))
        (PORT datad (1678:1678:1678) (1678:1678:1678))
        (PORT datae (1262:1262:1262) (1262:1262:1262))
        (PORT dataf (2559:2559:2559) (2559:2559:2559))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w10_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (275:275:275))
        (PORT datab (2872:2872:2872) (2872:2872:2872))
        (PORT datac (252:252:252) (252:252:252))
        (PORT datad (2586:2586:2586) (2586:2586:2586))
        (PORT datae (210:210:210) (210:210:210))
        (PORT dataf (213:213:213) (213:213:213))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2211:2211:2211))
        (PORT adatasdata (940:940:940) (940:940:940))
        (PORT aclr (1930:1930:1930) (1930:1930:1930))
        (PORT ena (4329:4329:4329) (4329:4329:4329))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst2\|inst7\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4993:4993:4993) (4993:4993:4993))
        (PORT datab (282:282:282) (282:282:282))
        (PORT datac (381:381:381) (381:381:381))
        (PORT datad (371:371:371) (371:371:371))
        (PORT datae (997:997:997) (997:997:997))
        (PORT dataf (244:244:244) (244:244:244))
        (PORT datag (513:513:513) (513:513:513))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
        (IOPATH datag combout (246:246:246) (246:246:246))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (547:547:547) (547:547:547))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (1365:1365:1365) (1365:1365:1365))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (3156:3156:3156) (3156:3156:3156))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3135:3135:3135) (3135:3135:3135))
        (PORT d[1] (3906:3906:3906) (3906:3906:3906))
        (PORT d[2] (2827:2827:2827) (2827:2827:2827))
        (PORT d[3] (2827:2827:2827) (2827:2827:2827))
        (PORT d[4] (3331:3331:3331) (3331:3331:3331))
        (PORT d[5] (3864:3864:3864) (3864:3864:3864))
        (PORT d[6] (4461:4461:4461) (4461:4461:4461))
        (PORT d[7] (3080:3080:3080) (3080:3080:3080))
        (PORT d[8] (4067:4067:4067) (4067:4067:4067))
        (PORT d[9] (3732:3732:3732) (3732:3732:3732))
        (PORT d[10] (3838:3838:3838) (3838:3838:3838))
        (PORT d[11] (3940:3940:3940) (3940:3940:3940))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (3156:3156:3156) (3156:3156:3156))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d[0] (3156:3156:3156) (3156:3156:3156))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a38\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a294\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2091:2091:2091))
        (PORT ena (3537:3537:3537) (3537:3537:3537))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a294\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3497:3497:3497) (3497:3497:3497))
        (PORT d[1] (4383:4383:4383) (4383:4383:4383))
        (PORT d[2] (3192:3192:3192) (3192:3192:3192))
        (PORT d[3] (3175:3175:3175) (3175:3175:3175))
        (PORT d[4] (3712:3712:3712) (3712:3712:3712))
        (PORT d[5] (4169:4169:4169) (4169:4169:4169))
        (PORT d[6] (3695:3695:3695) (3695:3695:3695))
        (PORT d[7] (3461:3461:3461) (3461:3461:3461))
        (PORT d[8] (3453:3453:3453) (3453:3453:3453))
        (PORT d[9] (3325:3325:3325) (3325:3325:3325))
        (PORT d[10] (4388:4388:4388) (4388:4388:4388))
        (PORT d[11] (4123:4123:4123) (4123:4123:4123))
        (PORT clk (2091:2091:2091) (2091:2091:2091))
        (PORT ena (3537:3537:3537) (3537:3537:3537))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a294\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2091:2091:2091))
        (PORT d[0] (3537:3537:3537) (3537:3537:3537))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a294\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a294\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2081:2081:2081))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a166\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (3168:3168:3168) (3168:3168:3168))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a166\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2705:2705:2705) (2705:2705:2705))
        (PORT d[1] (3423:3423:3423) (3423:3423:3423))
        (PORT d[2] (2408:2408:2408) (2408:2408:2408))
        (PORT d[3] (2868:2868:2868) (2868:2868:2868))
        (PORT d[4] (3431:3431:3431) (3431:3431:3431))
        (PORT d[5] (4023:4023:4023) (4023:4023:4023))
        (PORT d[6] (3792:3792:3792) (3792:3792:3792))
        (PORT d[7] (2821:2821:2821) (2821:2821:2821))
        (PORT d[8] (3410:3410:3410) (3410:3410:3410))
        (PORT d[9] (2954:2954:2954) (2954:2954:2954))
        (PORT d[10] (3051:3051:3051) (3051:3051:3051))
        (PORT d[11] (3046:3046:3046) (3046:3046:3046))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (3168:3168:3168) (3168:3168:3168))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a166\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT d[0] (3168:3168:3168) (3168:3168:3168))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a166\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a166\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2015:2015:2015))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w6_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1864:1864:1864) (1864:1864:1864))
        (PORT datab (1400:1400:1400) (1400:1400:1400))
        (PORT datac (1687:1687:1687) (1687:1687:1687))
        (PORT datad (838:838:838) (838:838:838))
        (PORT datae (3314:3314:3314) (3314:3314:3314))
        (PORT dataf (3273:3273:3273) (3273:3273:3273))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a454\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT ena (3491:3491:3491) (3491:3491:3491))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a454\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3186:3186:3186) (3186:3186:3186))
        (PORT d[1] (3857:3857:3857) (3857:3857:3857))
        (PORT d[2] (2447:2447:2447) (2447:2447:2447))
        (PORT d[3] (2719:2719:2719) (2719:2719:2719))
        (PORT d[4] (3201:3201:3201) (3201:3201:3201))
        (PORT d[5] (3609:3609:3609) (3609:3609:3609))
        (PORT d[6] (3374:3374:3374) (3374:3374:3374))
        (PORT d[7] (3308:3308:3308) (3308:3308:3308))
        (PORT d[8] (2962:2962:2962) (2962:2962:2962))
        (PORT d[9] (2969:2969:2969) (2969:2969:2969))
        (PORT d[10] (3592:3592:3592) (3592:3592:3592))
        (PORT d[11] (3867:3867:3867) (3867:3867:3867))
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT ena (3491:3491:3491) (3491:3491:3491))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a454\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT d[0] (3491:3491:3491) (3491:3491:3491))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a454\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a454\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|deep_decode\|w_anode4343w\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (715:715:715) (715:715:715))
        (PORT datac (700:700:700) (700:700:700))
        (PORT datad (949:949:949) (949:949:949))
        (PORT dataf (752:752:752) (752:752:752))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a326\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT ena (3298:3298:3298) (3298:3298:3298))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a326\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3208:3208:3208) (3208:3208:3208))
        (PORT d[1] (4086:4086:4086) (4086:4086:4086))
        (PORT d[2] (2437:2437:2437) (2437:2437:2437))
        (PORT d[3] (2701:2701:2701) (2701:2701:2701))
        (PORT d[4] (3468:3468:3468) (3468:3468:3468))
        (PORT d[5] (3581:3581:3581) (3581:3581:3581))
        (PORT d[6] (2719:2719:2719) (2719:2719:2719))
        (PORT d[7] (3267:3267:3267) (3267:3267:3267))
        (PORT d[8] (2918:2918:2918) (2918:2918:2918))
        (PORT d[9] (3020:3020:3020) (3020:3020:3020))
        (PORT d[10] (3985:3985:3985) (3985:3985:3985))
        (PORT d[11] (3901:3901:3901) (3901:3901:3901))
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT ena (3298:3298:3298) (3298:3298:3298))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a326\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT d[0] (3298:3298:3298) (3298:3298:3298))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a326\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a326\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2070:2070:2070))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|deep_decode\|w_anode4253w\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (740:740:740) (740:740:740))
        (PORT datac (675:675:675) (675:675:675))
        (PORT datad (970:970:970) (970:970:970))
        (PORT dataf (734:734:734) (734:734:734))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT ena (3250:3250:3250) (3250:3250:3250))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3029:3029:3029) (3029:3029:3029))
        (PORT d[1] (3724:3724:3724) (3724:3724:3724))
        (PORT d[2] (2110:2110:2110) (2110:2110:2110))
        (PORT d[3] (2937:2937:2937) (2937:2937:2937))
        (PORT d[4] (3514:3514:3514) (3514:3514:3514))
        (PORT d[5] (3664:3664:3664) (3664:3664:3664))
        (PORT d[6] (3767:3767:3767) (3767:3767:3767))
        (PORT d[7] (2923:2923:2923) (2923:2923:2923))
        (PORT d[8] (3374:3374:3374) (3374:3374:3374))
        (PORT d[9] (3268:3268:3268) (3268:3268:3268))
        (PORT d[10] (3141:3141:3141) (3141:3141:3141))
        (PORT d[11] (3688:3688:3688) (3688:3688:3688))
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT ena (3250:3250:3250) (3250:3250:3250))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a70\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT d[0] (3250:3250:3250) (3250:3250:3250))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a70\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w6_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1513:1513:1513) (1513:1513:1513))
        (PORT datab (898:898:898) (898:898:898))
        (PORT datac (876:876:876) (876:876:876))
        (PORT datad (848:848:848) (848:848:848))
        (PORT datae (3323:3323:3323) (3323:3323:3323))
        (PORT dataf (3260:3260:3260) (3260:3260:3260))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a230\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT ena (3482:3482:3482) (3482:3482:3482))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a230\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3677:3677:3677) (3677:3677:3677))
        (PORT d[1] (4407:4407:4407) (4407:4407:4407))
        (PORT d[2] (2865:2865:2865) (2865:2865:2865))
        (PORT d[3] (3171:3171:3171) (3171:3171:3171))
        (PORT d[4] (3686:3686:3686) (3686:3686:3686))
        (PORT d[5] (4509:4509:4509) (4509:4509:4509))
        (PORT d[6] (3809:3809:3809) (3809:3809:3809))
        (PORT d[7] (3140:3140:3140) (3140:3140:3140))
        (PORT d[8] (3366:3366:3366) (3366:3366:3366))
        (PORT d[9] (3271:3271:3271) (3271:3271:3271))
        (PORT d[10] (4208:4208:4208) (4208:4208:4208))
        (PORT d[11] (4418:4418:4418) (4418:4418:4418))
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT ena (3482:3482:3482) (3482:3482:3482))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a230\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT d[0] (3482:3482:3482) (3482:3482:3482))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a230\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a230\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a102\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT ena (3703:3703:3703) (3703:3703:3703))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a102\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3578:3578:3578) (3578:3578:3578))
        (PORT d[1] (4056:4056:4056) (4056:4056:4056))
        (PORT d[2] (3032:3032:3032) (3032:3032:3032))
        (PORT d[3] (3301:3301:3301) (3301:3301:3301))
        (PORT d[4] (4029:4029:4029) (4029:4029:4029))
        (PORT d[5] (4280:4280:4280) (4280:4280:4280))
        (PORT d[6] (3931:3931:3931) (3931:3931:3931))
        (PORT d[7] (3525:3525:3525) (3525:3525:3525))
        (PORT d[8] (3527:3527:3527) (3527:3527:3527))
        (PORT d[9] (3815:3815:3815) (3815:3815:3815))
        (PORT d[10] (3770:3770:3770) (3770:3770:3770))
        (PORT d[11] (3918:3918:3918) (3918:3918:3918))
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT ena (3703:3703:3703) (3703:3703:3703))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a102\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT d[0] (3703:3703:3703) (3703:3703:3703))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a102\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a102\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a486\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (3405:3405:3405) (3405:3405:3405))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a486\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3274:3274:3274) (3274:3274:3274))
        (PORT d[1] (3836:3836:3836) (3836:3836:3836))
        (PORT d[2] (3062:3062:3062) (3062:3062:3062))
        (PORT d[3] (2982:2982:2982) (2982:2982:2982))
        (PORT d[4] (3495:3495:3495) (3495:3495:3495))
        (PORT d[5] (4191:4191:4191) (4191:4191:4191))
        (PORT d[6] (3908:3908:3908) (3908:3908:3908))
        (PORT d[7] (3679:3679:3679) (3679:3679:3679))
        (PORT d[8] (3501:3501:3501) (3501:3501:3501))
        (PORT d[9] (3517:3517:3517) (3517:3517:3517))
        (PORT d[10] (4127:4127:4127) (4127:4127:4127))
        (PORT d[11] (4167:4167:4167) (4167:4167:4167))
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (3405:3405:3405) (3405:3405:3405))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a486\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT d[0] (3405:3405:3405) (3405:3405:3405))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a486\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a486\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w6_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (820:820:820))
        (PORT datab (1673:1673:1673) (1673:1673:1673))
        (PORT datac (3344:3344:3344) (3344:3344:3344))
        (PORT datad (2020:2020:2020) (2020:2020:2020))
        (PORT datae (2112:2112:2112) (2112:2112:2112))
        (PORT dataf (3272:3272:3272) (3272:3272:3272))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (3182:3182:3182) (3182:3182:3182))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3082:3082:3082) (3082:3082:3082))
        (PORT d[1] (3784:3784:3784) (3784:3784:3784))
        (PORT d[2] (2430:2430:2430) (2430:2430:2430))
        (PORT d[3] (2902:2902:2902) (2902:2902:2902))
        (PORT d[4] (3922:3922:3922) (3922:3922:3922))
        (PORT d[5] (3641:3641:3641) (3641:3641:3641))
        (PORT d[6] (3444:3444:3444) (3444:3444:3444))
        (PORT d[7] (3215:3215:3215) (3215:3215:3215))
        (PORT d[8] (3021:3021:3021) (3021:3021:3021))
        (PORT d[9] (3311:3311:3311) (3311:3311:3311))
        (PORT d[10] (3189:3189:3189) (3189:3189:3189))
        (PORT d[11] (3877:3877:3877) (3877:3877:3877))
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (3182:3182:3182) (3182:3182:3182))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT d[0] (3182:3182:3182) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a6\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a262\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (PORT ena (3552:3552:3552) (3552:3552:3552))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a262\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3483:3483:3483) (3483:3483:3483))
        (PORT d[1] (4293:4293:4293) (4293:4293:4293))
        (PORT d[2] (3024:3024:3024) (3024:3024:3024))
        (PORT d[3] (3296:3296:3296) (3296:3296:3296))
        (PORT d[4] (3676:3676:3676) (3676:3676:3676))
        (PORT d[5] (4378:4378:4378) (4378:4378:4378))
        (PORT d[6] (3269:3269:3269) (3269:3269:3269))
        (PORT d[7] (3165:3165:3165) (3165:3165:3165))
        (PORT d[8] (3442:3442:3442) (3442:3442:3442))
        (PORT d[9] (3368:3368:3368) (3368:3368:3368))
        (PORT d[10] (3738:3738:3738) (3738:3738:3738))
        (PORT d[11] (3537:3537:3537) (3537:3537:3537))
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (PORT ena (3552:3552:3552) (3552:3552:3552))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a262\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (PORT d[0] (3552:3552:3552) (3552:3552:3552))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a262\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a262\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2027:2027:2027))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a134\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (PORT ena (3519:3519:3519) (3519:3519:3519))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a134\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3636:3636:3636) (3636:3636:3636))
        (PORT d[1] (4388:4388:4388) (4388:4388:4388))
        (PORT d[2] (3088:3088:3088) (3088:3088:3088))
        (PORT d[3] (3260:3260:3260) (3260:3260:3260))
        (PORT d[4] (4107:4107:4107) (4107:4107:4107))
        (PORT d[5] (4313:4313:4313) (4313:4313:4313))
        (PORT d[6] (3560:3560:3560) (3560:3560:3560))
        (PORT d[7] (3350:3350:3350) (3350:3350:3350))
        (PORT d[8] (3525:3525:3525) (3525:3525:3525))
        (PORT d[9] (3455:3455:3455) (3455:3455:3455))
        (PORT d[10] (4179:4179:4179) (4179:4179:4179))
        (PORT d[11] (3816:3816:3816) (3816:3816:3816))
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (PORT ena (3519:3519:3519) (3519:3519:3519))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a134\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (PORT d[0] (3519:3519:3519) (3519:3519:3519))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a134\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a134\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w6_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (857:857:857))
        (PORT datab (588:588:588) (588:588:588))
        (PORT datac (3350:3350:3350) (3350:3350:3350))
        (PORT datad (1406:1406:1406) (1406:1406:1406))
        (PORT datae (2631:2631:2631) (2631:2631:2631))
        (PORT dataf (3266:3266:3266) (3266:3266:3266))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w6_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2118:2118:2118) (2118:2118:2118))
        (PORT datab (2216:2216:2216) (2216:2216:2216))
        (PORT datac (250:250:250) (250:250:250))
        (PORT datad (243:243:243) (243:243:243))
        (PORT datae (218:218:218) (218:218:218))
        (PORT dataf (210:210:210) (210:210:210))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part4\|inst5\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (220:220:220) (220:220:220))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (4241:4241:4241) (4241:4241:4241))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (554:554:554) (554:554:554))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (1641:1641:1641) (1641:1641:1641))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part4\|inst4\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (226:226:226) (226:226:226))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1902:1902:1902) (1902:1902:1902))
        (PORT ena (1847:1847:1847) (1847:1847:1847))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (649:649:649) (649:649:649))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (1643:1643:1643) (1643:1643:1643))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (636:636:636) (636:636:636))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (1643:1643:1643) (1643:1643:1643))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a451\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (1615:1615:1615) (1615:1615:1615))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a451\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3060:3060:3060) (3060:3060:3060))
        (PORT d[1] (2779:2779:2779) (2779:2779:2779))
        (PORT d[2] (1596:1596:1596) (1596:1596:1596))
        (PORT d[3] (2283:2283:2283) (2283:2283:2283))
        (PORT d[4] (1561:1561:1561) (1561:1561:1561))
        (PORT d[5] (1324:1324:1324) (1324:1324:1324))
        (PORT d[6] (2204:2204:2204) (2204:2204:2204))
        (PORT d[7] (2453:2453:2453) (2453:2453:2453))
        (PORT d[8] (1744:1744:1744) (1744:1744:1744))
        (PORT d[9] (3331:3331:3331) (3331:3331:3331))
        (PORT d[10] (1542:1542:1542) (1542:1542:1542))
        (PORT d[11] (1796:1796:1796) (1796:1796:1796))
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (1615:1615:1615) (1615:1615:1615))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a451\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT d[0] (1615:1615:1615) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a451\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a451\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a419\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (1920:1920:1920) (1920:1920:1920))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a419\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2999:2999:2999) (2999:2999:2999))
        (PORT d[1] (2478:2478:2478) (2478:2478:2478))
        (PORT d[2] (1658:1658:1658) (1658:1658:1658))
        (PORT d[3] (2627:2627:2627) (2627:2627:2627))
        (PORT d[4] (2450:2450:2450) (2450:2450:2450))
        (PORT d[5] (1724:1724:1724) (1724:1724:1724))
        (PORT d[6] (1871:1871:1871) (1871:1871:1871))
        (PORT d[7] (2339:2339:2339) (2339:2339:2339))
        (PORT d[8] (2028:2028:2028) (2028:2028:2028))
        (PORT d[9] (2962:2962:2962) (2962:2962:2962))
        (PORT d[10] (1887:1887:1887) (1887:1887:1887))
        (PORT d[11] (2736:2736:2736) (2736:2736:2736))
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (1920:1920:1920) (1920:1920:1920))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a419\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT d[0] (1920:1920:1920) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a419\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a419\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a387\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2030:2030:2030))
        (PORT ena (2708:2708:2708) (2708:2708:2708))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a387\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3495:3495:3495) (3495:3495:3495))
        (PORT d[1] (2326:2326:2326) (2326:2326:2326))
        (PORT d[2] (3019:3019:3019) (3019:3019:3019))
        (PORT d[3] (2436:2436:2436) (2436:2436:2436))
        (PORT d[4] (3444:3444:3444) (3444:3444:3444))
        (PORT d[5] (4211:4211:4211) (4211:4211:4211))
        (PORT d[6] (3925:3925:3925) (3925:3925:3925))
        (PORT d[7] (2920:2920:2920) (2920:2920:2920))
        (PORT d[8] (3908:3908:3908) (3908:3908:3908))
        (PORT d[9] (3856:3856:3856) (3856:3856:3856))
        (PORT d[10] (2676:2676:2676) (2676:2676:2676))
        (PORT d[11] (3445:3445:3445) (3445:3445:3445))
        (PORT clk (2030:2030:2030) (2030:2030:2030))
        (PORT ena (2708:2708:2708) (2708:2708:2708))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a387\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2030:2030:2030))
        (PORT d[0] (2708:2708:2708) (2708:2708:2708))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a387\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a387\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a483\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT ena (2828:2828:2828) (2828:2828:2828))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a483\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3496:3496:3496) (3496:3496:3496))
        (PORT d[1] (2351:2351:2351) (2351:2351:2351))
        (PORT d[2] (2995:2995:2995) (2995:2995:2995))
        (PORT d[3] (2628:2628:2628) (2628:2628:2628))
        (PORT d[4] (3378:3378:3378) (3378:3378:3378))
        (PORT d[5] (3856:3856:3856) (3856:3856:3856))
        (PORT d[6] (3979:3979:3979) (3979:3979:3979))
        (PORT d[7] (2896:2896:2896) (2896:2896:2896))
        (PORT d[8] (3873:3873:3873) (3873:3873:3873))
        (PORT d[9] (3560:3560:3560) (3560:3560:3560))
        (PORT d[10] (2754:2754:2754) (2754:2754:2754))
        (PORT d[11] (3161:3161:3161) (3161:3161:3161))
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT ena (2828:2828:2828) (2828:2828:2828))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a483\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT d[0] (2828:2828:2828) (2828:2828:2828))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a483\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a483\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w3_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2345:2345:2345) (2345:2345:2345))
        (PORT datab (638:638:638) (638:638:638))
        (PORT datac (1670:1670:1670) (1670:1670:1670))
        (PORT datad (791:791:791) (791:791:791))
        (PORT datae (2041:2041:2041) (2041:2041:2041))
        (PORT dataf (1716:1716:1716) (1716:1716:1716))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2000:2000:2000))
        (PORT ena (1891:1891:1891) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2709:2709:2709) (2709:2709:2709))
        (PORT d[1] (2810:2810:2810) (2810:2810:2810))
        (PORT d[2] (2366:2366:2366) (2366:2366:2366))
        (PORT d[3] (2646:2646:2646) (2646:2646:2646))
        (PORT d[4] (2440:2440:2440) (2440:2440:2440))
        (PORT d[5] (1973:1973:1973) (1973:1973:1973))
        (PORT d[6] (3316:3316:3316) (3316:3316:3316))
        (PORT d[7] (2396:2396:2396) (2396:2396:2396))
        (PORT d[8] (2010:2010:2010) (2010:2010:2010))
        (PORT d[9] (2936:2936:2936) (2936:2936:2936))
        (PORT d[10] (1902:1902:1902) (1902:1902:1902))
        (PORT d[11] (2767:2767:2767) (2767:2767:2767))
        (PORT clk (2000:2000:2000) (2000:2000:2000))
        (PORT ena (1891:1891:1891) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2000:2000:2000))
        (PORT d[0] (1891:1891:1891) (1891:1891:1891))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a35\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1990:1990:1990))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT ena (1762:1762:1762) (1762:1762:1762))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3352:3352:3352) (3352:3352:3352))
        (PORT d[1] (1668:1668:1668) (1668:1668:1668))
        (PORT d[2] (1769:1769:1769) (1769:1769:1769))
        (PORT d[3] (2032:2032:2032) (2032:2032:2032))
        (PORT d[4] (1596:1596:1596) (1596:1596:1596))
        (PORT d[5] (1274:1274:1274) (1274:1274:1274))
        (PORT d[6] (2460:2460:2460) (2460:2460:2460))
        (PORT d[7] (2863:2863:2863) (2863:2863:2863))
        (PORT d[8] (1683:1683:1683) (1683:1683:1683))
        (PORT d[9] (3326:3326:3326) (3326:3326:3326))
        (PORT d[10] (1772:1772:1772) (1772:1772:1772))
        (PORT d[11] (2793:2793:2793) (2793:2793:2793))
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT ena (1762:1762:1762) (1762:1762:1762))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT d[0] (1762:1762:1762) (1762:1762:1762))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a3\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (1609:1609:1609) (1609:1609:1609))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3048:3048:3048) (3048:3048:3048))
        (PORT d[1] (2756:2756:2756) (2756:2756:2756))
        (PORT d[2] (2123:2123:2123) (2123:2123:2123))
        (PORT d[3] (2587:2587:2587) (2587:2587:2587))
        (PORT d[4] (2138:2138:2138) (2138:2138:2138))
        (PORT d[5] (1554:1554:1554) (1554:1554:1554))
        (PORT d[6] (2168:2168:2168) (2168:2168:2168))
        (PORT d[7] (2435:2435:2435) (2435:2435:2435))
        (PORT d[8] (2730:2730:2730) (2730:2730:2730))
        (PORT d[9] (3312:3312:3312) (3312:3312:3312))
        (PORT d[10] (1539:1539:1539) (1539:1539:1539))
        (PORT d[11] (2706:2706:2706) (2706:2706:2706))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (1609:1609:1609) (1609:1609:1609))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a67\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT d[0] (1609:1609:1609) (1609:1609:1609))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a67\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2015:2015:2015))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w3_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (353:353:353))
        (PORT datab (637:637:637) (637:637:637))
        (PORT datac (1672:1672:1672) (1672:1672:1672))
        (PORT datad (1075:1075:1075) (1075:1075:1075))
        (PORT datae (2292:2292:2292) (2292:2292:2292))
        (PORT dataf (993:993:993) (993:993:993))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a131\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT ena (2166:2166:2166) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a131\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3034:3034:3034) (3034:3034:3034))
        (PORT d[1] (2754:2754:2754) (2754:2754:2754))
        (PORT d[2] (1669:1669:1669) (1669:1669:1669))
        (PORT d[3] (2406:2406:2406) (2406:2406:2406))
        (PORT d[4] (2666:2666:2666) (2666:2666:2666))
        (PORT d[5] (1876:1876:1876) (1876:1876:1876))
        (PORT d[6] (2113:2113:2113) (2113:2113:2113))
        (PORT d[7] (3012:3012:3012) (3012:3012:3012))
        (PORT d[8] (2060:2060:2060) (2060:2060:2060))
        (PORT d[9] (2590:2590:2590) (2590:2590:2590))
        (PORT d[10] (2147:2147:2147) (2147:2147:2147))
        (PORT d[11] (2739:2739:2739) (2739:2739:2739))
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT ena (2166:2166:2166) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a131\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT d[0] (2166:2166:2166) (2166:2166:2166))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a131\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a131\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2009:2009:2009))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a195\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (2146:2146:2146) (2146:2146:2146))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a195\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3078:3078:3078) (3078:3078:3078))
        (PORT d[1] (2740:2740:2740) (2740:2740:2740))
        (PORT d[2] (2097:2097:2097) (2097:2097:2097))
        (PORT d[3] (2356:2356:2356) (2356:2356:2356))
        (PORT d[4] (1904:1904:1904) (1904:1904:1904))
        (PORT d[5] (1590:1590:1590) (1590:1590:1590))
        (PORT d[6] (3439:3439:3439) (3439:3439:3439))
        (PORT d[7] (2988:2988:2988) (2988:2988:2988))
        (PORT d[8] (1802:1802:1802) (1802:1802:1802))
        (PORT d[9] (3292:3292:3292) (3292:3292:3292))
        (PORT d[10] (1856:1856:1856) (1856:1856:1856))
        (PORT d[11] (2748:2748:2748) (2748:2748:2748))
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (2146:2146:2146) (2146:2146:2146))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a195\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT d[0] (2146:2146:2146) (2146:2146:2146))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a195\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a195\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a227\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (2470:2470:2470) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a227\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3826:3826:3826) (3826:3826:3826))
        (PORT d[1] (1989:1989:1989) (1989:1989:1989))
        (PORT d[2] (3062:3062:3062) (3062:3062:3062))
        (PORT d[3] (2144:2144:2144) (2144:2144:2144))
        (PORT d[4] (3269:3269:3269) (3269:3269:3269))
        (PORT d[5] (4243:4243:4243) (4243:4243:4243))
        (PORT d[6] (4297:4297:4297) (4297:4297:4297))
        (PORT d[7] (3168:3168:3168) (3168:3168:3168))
        (PORT d[8] (3936:3936:3936) (3936:3936:3936))
        (PORT d[9] (3542:3542:3542) (3542:3542:3542))
        (PORT d[10] (2784:2784:2784) (2784:2784:2784))
        (PORT d[11] (3737:3737:3737) (3737:3737:3737))
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (2470:2470:2470) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a227\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT d[0] (2470:2470:2470) (2470:2470:2470))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a227\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a227\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w3_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (863:863:863))
        (PORT datab (791:791:791) (791:791:791))
        (PORT datac (1667:1667:1667) (1667:1667:1667))
        (PORT datad (1035:1035:1035) (1035:1035:1035))
        (PORT datae (2286:2286:2286) (2286:2286:2286))
        (PORT dataf (1517:1517:1517) (1517:1517:1517))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a291\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT ena (2347:2347:2347) (2347:2347:2347))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a291\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3059:3059:3059) (3059:3059:3059))
        (PORT d[1] (2445:2445:2445) (2445:2445:2445))
        (PORT d[2] (2108:2108:2108) (2108:2108:2108))
        (PORT d[3] (2396:2396:2396) (2396:2396:2396))
        (PORT d[4] (1921:1921:1921) (1921:1921:1921))
        (PORT d[5] (1580:1580:1580) (1580:1580:1580))
        (PORT d[6] (3422:3422:3422) (3422:3422:3422))
        (PORT d[7] (2612:2612:2612) (2612:2612:2612))
        (PORT d[8] (1818:1818:1818) (1818:1818:1818))
        (PORT d[9] (3274:3274:3274) (3274:3274:3274))
        (PORT d[10] (2639:2639:2639) (2639:2639:2639))
        (PORT d[11] (2674:2674:2674) (2674:2674:2674))
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT ena (2347:2347:2347) (2347:2347:2347))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a291\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT d[0] (2347:2347:2347) (2347:2347:2347))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a291\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a291\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a355\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1988:1988:1988))
        (PORT ena (3155:3155:3155) (3155:3155:3155))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a355\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4330:4330:4330) (4330:4330:4330))
        (PORT d[1] (3881:3881:3881) (3881:3881:3881))
        (PORT d[2] (2637:2637:2637) (2637:2637:2637))
        (PORT d[3] (3743:3743:3743) (3743:3743:3743))
        (PORT d[4] (2713:2713:2713) (2713:2713:2713))
        (PORT d[5] (3186:3186:3186) (3186:3186:3186))
        (PORT d[6] (3725:3725:3725) (3725:3725:3725))
        (PORT d[7] (3166:3166:3166) (3166:3166:3166))
        (PORT d[8] (3051:3051:3051) (3051:3051:3051))
        (PORT d[9] (3480:3480:3480) (3480:3480:3480))
        (PORT d[10] (3285:3285:3285) (3285:3285:3285))
        (PORT d[11] (3137:3137:3137) (3137:3137:3137))
        (PORT clk (1988:1988:1988) (1988:1988:1988))
        (PORT ena (3155:3155:3155) (3155:3155:3155))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a355\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1988:1988:1988))
        (PORT d[0] (3155:3155:3155) (3155:3155:3155))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a355\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2130:2130:2130))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a355\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1978:1978:1978))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a323\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (PORT ena (2426:2426:2426) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a323\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3465:3465:3465) (3465:3465:3465))
        (PORT d[1] (2363:2363:2363) (2363:2363:2363))
        (PORT d[2] (3379:3379:3379) (3379:3379:3379))
        (PORT d[3] (2472:2472:2472) (2472:2472:2472))
        (PORT d[4] (2930:2930:2930) (2930:2930:2930))
        (PORT d[5] (3895:3895:3895) (3895:3895:3895))
        (PORT d[6] (3942:3942:3942) (3942:3942:3942))
        (PORT d[7] (2831:2831:2831) (2831:2831:2831))
        (PORT d[8] (3570:3570:3570) (3570:3570:3570))
        (PORT d[9] (3874:3874:3874) (3874:3874:3874))
        (PORT d[10] (2786:2786:2786) (2786:2786:2786))
        (PORT d[11] (3405:3405:3405) (3405:3405:3405))
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (PORT ena (2426:2426:2426) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a323\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (PORT d[0] (2426:2426:2426) (2426:2426:2426))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a323\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a323\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a259\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (PORT ena (2323:2323:2323) (2323:2323:2323))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a259\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3507:3507:3507) (3507:3507:3507))
        (PORT d[1] (2294:2294:2294) (2294:2294:2294))
        (PORT d[2] (3240:3240:3240) (3240:3240:3240))
        (PORT d[3] (2156:2156:2156) (2156:2156:2156))
        (PORT d[4] (3255:3255:3255) (3255:3255:3255))
        (PORT d[5] (4456:4456:4456) (4456:4456:4456))
        (PORT d[6] (4231:4231:4231) (4231:4231:4231))
        (PORT d[7] (2941:2941:2941) (2941:2941:2941))
        (PORT d[8] (3920:3920:3920) (3920:3920:3920))
        (PORT d[9] (3824:3824:3824) (3824:3824:3824))
        (PORT d[10] (2755:2755:2755) (2755:2755:2755))
        (PORT d[11] (3456:3456:3456) (3456:3456:3456))
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (PORT ena (2323:2323:2323) (2323:2323:2323))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a259\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (PORT d[0] (2323:2323:2323) (2323:2323:2323))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a259\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a259\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2027:2027:2027))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w3_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2344:2344:2344) (2344:2344:2344))
        (PORT datab (721:721:721) (721:721:721))
        (PORT datac (2335:2335:2335) (2335:2335:2335))
        (PORT datad (2013:2013:2013) (2013:2013:2013))
        (PORT datae (1636:1636:1636) (1636:1636:1636))
        (PORT dataf (2036:2036:2036) (2036:2036:2036))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w3_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1182:1182:1182))
        (PORT datab (1645:1645:1645) (1645:1645:1645))
        (PORT datac (243:243:243) (243:243:243))
        (PORT datad (247:247:247) (247:247:247))
        (PORT datae (215:215:215) (215:215:215))
        (PORT dataf (204:204:204) (204:204:204))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part4\|inst3\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (213:213:213) (213:213:213))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1875:1875:1875) (1875:1875:1875))
        (PORT ena (2148:2148:2148) (2148:2148:2148))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (250:250:250) (250:250:250))
        (PORT datad (2440:2440:2440) (2440:2440:2440))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (375:375:375))
        (PORT datac (2029:2029:2029) (2029:2029:2029))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (541:541:541) (541:541:541))
        (PORT datac (2452:2452:2452) (2452:2452:2452))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (541:541:541) (541:541:541))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2437:2437:2437) (2437:2437:2437))
        (PORT dataf (543:543:543) (543:543:543))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (951:951:951))
        (PORT dataf (311:311:311) (311:311:311))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (612:612:612) (612:612:612))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (368:368:368) (368:368:368))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (101:101:101) (101:101:101))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1650:1650:1650) (1650:1650:1650))
        (PORT dataf (305:305:305) (305:305:305))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (541:541:541) (541:541:541))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst2\|inst5\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4975:4975:4975) (4975:4975:4975))
        (PORT datab (563:563:563) (563:563:563))
        (PORT datac (1381:1381:1381) (1381:1381:1381))
        (PORT datad (369:369:369) (369:369:369))
        (PORT dataf (1062:1062:1062) (1062:1062:1062))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (1365:1365:1365) (1365:1365:1365))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a264\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (2421:2421:2421) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a264\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3365:3365:3365) (3365:3365:3365))
        (PORT d[1] (3502:3502:3502) (3502:3502:3502))
        (PORT d[2] (3483:3483:3483) (3483:3483:3483))
        (PORT d[3] (2525:2525:2525) (2525:2525:2525))
        (PORT d[4] (3374:3374:3374) (3374:3374:3374))
        (PORT d[5] (3570:3570:3570) (3570:3570:3570))
        (PORT d[6] (2495:2495:2495) (2495:2495:2495))
        (PORT d[7] (2344:2344:2344) (2344:2344:2344))
        (PORT d[8] (2770:2770:2770) (2770:2770:2770))
        (PORT d[9] (3171:3171:3171) (3171:3171:3171))
        (PORT d[10] (3253:3253:3253) (3253:3253:3253))
        (PORT d[11] (2846:2846:2846) (2846:2846:2846))
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (2421:2421:2421) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a264\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT d[0] (2421:2421:2421) (2421:2421:2421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a264\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a264\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a136\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2072:2072:2072))
        (PORT ena (2844:2844:2844) (2844:2844:2844))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a136\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3569:3569:3569) (3569:3569:3569))
        (PORT d[1] (3622:3622:3622) (3622:3622:3622))
        (PORT d[2] (3886:3886:3886) (3886:3886:3886))
        (PORT d[3] (2479:2479:2479) (2479:2479:2479))
        (PORT d[4] (3467:3467:3467) (3467:3467:3467))
        (PORT d[5] (4034:4034:4034) (4034:4034:4034))
        (PORT d[6] (2958:2958:2958) (2958:2958:2958))
        (PORT d[7] (2782:2782:2782) (2782:2782:2782))
        (PORT d[8] (3329:3329:3329) (3329:3329:3329))
        (PORT d[9] (3204:3204:3204) (3204:3204:3204))
        (PORT d[10] (3601:3601:3601) (3601:3601:3601))
        (PORT d[11] (3441:3441:3441) (3441:3441:3441))
        (PORT clk (2072:2072:2072) (2072:2072:2072))
        (PORT ena (2844:2844:2844) (2844:2844:2844))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a136\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2072:2072:2072))
        (PORT d[0] (2844:2844:2844) (2844:2844:2844))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a136\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a136\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT ena (3257:3257:3257) (3257:3257:3257))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3740:3740:3740) (3740:3740:3740))
        (PORT d[1] (1921:1921:1921) (1921:1921:1921))
        (PORT d[2] (2482:2482:2482) (2482:2482:2482))
        (PORT d[3] (2999:2999:2999) (2999:2999:2999))
        (PORT d[4] (2211:2211:2211) (2211:2211:2211))
        (PORT d[5] (2420:2420:2420) (2420:2420:2420))
        (PORT d[6] (2905:2905:2905) (2905:2905:2905))
        (PORT d[7] (2924:2924:2924) (2924:2924:2924))
        (PORT d[8] (3130:3130:3130) (3130:3130:3130))
        (PORT d[9] (2894:2894:2894) (2894:2894:2894))
        (PORT d[10] (2377:2377:2377) (2377:2377:2377))
        (PORT d[11] (2391:2391:2391) (2391:2391:2391))
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT ena (3257:3257:3257) (3257:3257:3257))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT d[0] (3257:3257:3257) (3257:3257:3257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a8\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w8_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (917:917:917))
        (PORT datab (2390:2390:2390) (2390:2390:2390))
        (PORT datac (2596:2596:2596) (2596:2596:2596))
        (PORT datad (1504:1504:1504) (1504:1504:1504))
        (PORT datae (1691:1691:1691) (1691:1691:1691))
        (PORT dataf (918:918:918) (918:918:918))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a424\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT ena (3439:3439:3439) (3439:3439:3439))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a424\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3665:3665:3665) (3665:3665:3665))
        (PORT d[1] (2691:2691:2691) (2691:2691:2691))
        (PORT d[2] (3077:3077:3077) (3077:3077:3077))
        (PORT d[3] (3643:3643:3643) (3643:3643:3643))
        (PORT d[4] (3132:3132:3132) (3132:3132:3132))
        (PORT d[5] (3553:3553:3553) (3553:3553:3553))
        (PORT d[6] (3845:3845:3845) (3845:3845:3845))
        (PORT d[7] (3330:3330:3330) (3330:3330:3330))
        (PORT d[8] (3783:3783:3783) (3783:3783:3783))
        (PORT d[9] (3550:3550:3550) (3550:3550:3550))
        (PORT d[10] (3034:3034:3034) (3034:3034:3034))
        (PORT d[11] (3596:3596:3596) (3596:3596:3596))
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT ena (3439:3439:3439) (3439:3439:3439))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a424\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT d[0] (3439:3439:3439) (3439:3439:3439))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a424\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a424\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a168\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (PORT ena (2736:2736:2736) (2736:2736:2736))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a168\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2716:2716:2716) (2716:2716:2716))
        (PORT d[1] (1960:1960:1960) (1960:1960:1960))
        (PORT d[2] (2748:2748:2748) (2748:2748:2748))
        (PORT d[3] (2519:2519:2519) (2519:2519:2519))
        (PORT d[4] (1995:1995:1995) (1995:1995:1995))
        (PORT d[5] (1956:1956:1956) (1956:1956:1956))
        (PORT d[6] (2721:2721:2721) (2721:2721:2721))
        (PORT d[7] (2883:2883:2883) (2883:2883:2883))
        (PORT d[8] (2862:2862:2862) (2862:2862:2862))
        (PORT d[9] (2445:2445:2445) (2445:2445:2445))
        (PORT d[10] (2633:2633:2633) (2633:2633:2633))
        (PORT d[11] (2420:2420:2420) (2420:2420:2420))
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (PORT ena (2736:2736:2736) (2736:2736:2736))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a168\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (PORT d[0] (2736:2736:2736) (2736:2736:2736))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a168\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a168\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a296\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (3022:3022:3022) (3022:3022:3022))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a296\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3519:3519:3519) (3519:3519:3519))
        (PORT d[1] (2721:2721:2721) (2721:2721:2721))
        (PORT d[2] (3095:3095:3095) (3095:3095:3095))
        (PORT d[3] (2738:2738:2738) (2738:2738:2738))
        (PORT d[4] (2506:2506:2506) (2506:2506:2506))
        (PORT d[5] (3150:3150:3150) (3150:3150:3150))
        (PORT d[6] (2409:2409:2409) (2409:2409:2409))
        (PORT d[7] (2532:2532:2532) (2532:2532:2532))
        (PORT d[8] (3391:3391:3391) (3391:3391:3391))
        (PORT d[9] (2481:2481:2481) (2481:2481:2481))
        (PORT d[10] (2596:2596:2596) (2596:2596:2596))
        (PORT d[11] (2563:2563:2563) (2563:2563:2563))
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (3022:3022:3022) (3022:3022:3022))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a296\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT d[0] (3022:3022:3022) (3022:3022:3022))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a296\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a296\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (3123:3123:3123) (3123:3123:3123))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4152:4152:4152) (4152:4152:4152))
        (PORT d[1] (2571:2571:2571) (2571:2571:2571))
        (PORT d[2] (2867:2867:2867) (2867:2867:2867))
        (PORT d[3] (2587:2587:2587) (2587:2587:2587))
        (PORT d[4] (3926:3926:3926) (3926:3926:3926))
        (PORT d[5] (2770:2770:2770) (2770:2770:2770))
        (PORT d[6] (3727:3727:3727) (3727:3727:3727))
        (PORT d[7] (3934:3934:3934) (3934:3934:3934))
        (PORT d[8] (3065:3065:3065) (3065:3065:3065))
        (PORT d[9] (3373:3373:3373) (3373:3373:3373))
        (PORT d[10] (2512:2512:2512) (2512:2512:2512))
        (PORT d[11] (2895:2895:2895) (2895:2895:2895))
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (3123:3123:3123) (3123:3123:3123))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT d[0] (3123:3123:3123) (3123:3123:3123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a40\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w8_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2666:2666:2666) (2666:2666:2666))
        (PORT datab (1589:1589:1589) (1589:1589:1589))
        (PORT datac (1234:1234:1234) (1234:1234:1234))
        (PORT datad (1961:1961:1961) (1961:1961:1961))
        (PORT datae (1062:1062:1062) (1062:1062:1062))
        (PORT dataf (2215:2215:2215) (2215:2215:2215))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a200\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT ena (2994:2994:2994) (2994:2994:2994))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a200\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2785:2785:2785) (2785:2785:2785))
        (PORT d[1] (2944:2944:2944) (2944:2944:2944))
        (PORT d[2] (4001:4001:4001) (4001:4001:4001))
        (PORT d[3] (2200:2200:2200) (2200:2200:2200))
        (PORT d[4] (2890:2890:2890) (2890:2890:2890))
        (PORT d[5] (3872:3872:3872) (3872:3872:3872))
        (PORT d[6] (2480:2480:2480) (2480:2480:2480))
        (PORT d[7] (2055:2055:2055) (2055:2055:2055))
        (PORT d[8] (2542:2542:2542) (2542:2542:2542))
        (PORT d[9] (2588:2588:2588) (2588:2588:2588))
        (PORT d[10] (3821:3821:3821) (3821:3821:3821))
        (PORT d[11] (2744:2744:2744) (2744:2744:2744))
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT ena (2994:2994:2994) (2994:2994:2994))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a200\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT d[0] (2994:2994:2994) (2994:2994:2994))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a200\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a200\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a456\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT ena (2664:2664:2664) (2664:2664:2664))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a456\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3613:3613:3613) (3613:3613:3613))
        (PORT d[1] (2773:2773:2773) (2773:2773:2773))
        (PORT d[2] (2528:2528:2528) (2528:2528:2528))
        (PORT d[3] (2158:2158:2158) (2158:2158:2158))
        (PORT d[4] (2905:2905:2905) (2905:2905:2905))
        (PORT d[5] (3722:3722:3722) (3722:3722:3722))
        (PORT d[6] (2774:2774:2774) (2774:2774:2774))
        (PORT d[7] (2000:2000:2000) (2000:2000:2000))
        (PORT d[8] (2575:2575:2575) (2575:2575:2575))
        (PORT d[9] (2362:2362:2362) (2362:2362:2362))
        (PORT d[10] (3443:3443:3443) (3443:3443:3443))
        (PORT d[11] (2803:2803:2803) (2803:2803:2803))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT ena (2664:2664:2664) (2664:2664:2664))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a456\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT d[0] (2664:2664:2664) (2664:2664:2664))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a456\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a456\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (3018:3018:3018) (3018:3018:3018))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2449:2449:2449) (2449:2449:2449))
        (PORT d[1] (1921:1921:1921) (1921:1921:1921))
        (PORT d[2] (2674:2674:2674) (2674:2674:2674))
        (PORT d[3] (2738:2738:2738) (2738:2738:2738))
        (PORT d[4] (2379:2379:2379) (2379:2379:2379))
        (PORT d[5] (3060:3060:3060) (3060:3060:3060))
        (PORT d[6] (2677:2677:2677) (2677:2677:2677))
        (PORT d[7] (2378:2378:2378) (2378:2378:2378))
        (PORT d[8] (2581:2581:2581) (2581:2581:2581))
        (PORT d[9] (2070:2070:2070) (2070:2070:2070))
        (PORT d[10] (2137:2137:2137) (2137:2137:2137))
        (PORT d[11] (1750:1750:1750) (1750:1750:1750))
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (3018:3018:3018) (3018:3018:3018))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT d[0] (3018:3018:3018) (3018:3018:3018))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a72\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w8_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1399:1399:1399))
        (PORT datab (1408:1408:1408) (1408:1408:1408))
        (PORT datac (1034:1034:1034) (1034:1034:1034))
        (PORT datad (1001:1001:1001) (1001:1001:1001))
        (PORT datae (2360:2360:2360) (2360:2360:2360))
        (PORT dataf (2547:2547:2547) (2547:2547:2547))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a360\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT ena (2732:2732:2732) (2732:2732:2732))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a360\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3001:3001:3001) (3001:3001:3001))
        (PORT d[1] (4330:4330:4330) (4330:4330:4330))
        (PORT d[2] (2415:2415:2415) (2415:2415:2415))
        (PORT d[3] (2722:2722:2722) (2722:2722:2722))
        (PORT d[4] (3677:3677:3677) (3677:3677:3677))
        (PORT d[5] (3610:3610:3610) (3610:3610:3610))
        (PORT d[6] (2598:2598:2598) (2598:2598:2598))
        (PORT d[7] (3224:3224:3224) (3224:3224:3224))
        (PORT d[8] (2973:2973:2973) (2973:2973:2973))
        (PORT d[9] (3560:3560:3560) (3560:3560:3560))
        (PORT d[10] (3402:3402:3402) (3402:3402:3402))
        (PORT d[11] (3635:3635:3635) (3635:3635:3635))
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT ena (2732:2732:2732) (2732:2732:2732))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a360\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT d[0] (2732:2732:2732) (2732:2732:2732))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a360\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a360\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a104\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (3175:3175:3175) (3175:3175:3175))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a104\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3551:3551:3551) (3551:3551:3551))
        (PORT d[1] (3875:3875:3875) (3875:3875:3875))
        (PORT d[2] (2712:2712:2712) (2712:2712:2712))
        (PORT d[3] (3315:3315:3315) (3315:3315:3315))
        (PORT d[4] (3934:3934:3934) (3934:3934:3934))
        (PORT d[5] (4169:4169:4169) (4169:4169:4169))
        (PORT d[6] (3183:3183:3183) (3183:3183:3183))
        (PORT d[7] (3205:3205:3205) (3205:3205:3205))
        (PORT d[8] (3745:3745:3745) (3745:3745:3745))
        (PORT d[9] (3808:3808:3808) (3808:3808:3808))
        (PORT d[10] (4196:4196:4196) (4196:4196:4196))
        (PORT d[11] (3518:3518:3518) (3518:3518:3518))
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (3175:3175:3175) (3175:3175:3175))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a104\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT d[0] (3175:3175:3175) (3175:3175:3175))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a104\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a104\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a488\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (3421:3421:3421) (3421:3421:3421))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a488\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3481:3481:3481) (3481:3481:3481))
        (PORT d[1] (4170:4170:4170) (4170:4170:4170))
        (PORT d[2] (3060:3060:3060) (3060:3060:3060))
        (PORT d[3] (3074:3074:3074) (3074:3074:3074))
        (PORT d[4] (3901:3901:3901) (3901:3901:3901))
        (PORT d[5] (4224:4224:4224) (4224:4224:4224))
        (PORT d[6] (3033:3033:3033) (3033:3033:3033))
        (PORT d[7] (2919:2919:2919) (2919:2919:2919))
        (PORT d[8] (3684:3684:3684) (3684:3684:3684))
        (PORT d[9] (3597:3597:3597) (3597:3597:3597))
        (PORT d[10] (3997:3997:3997) (3997:3997:3997))
        (PORT d[11] (3475:3475:3475) (3475:3475:3475))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (3421:3421:3421) (3421:3421:3421))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a488\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d[0] (3421:3421:3421) (3421:3421:3421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a488\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a488\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w8_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1603:1603:1603) (1603:1603:1603))
        (PORT datab (582:582:582) (582:582:582))
        (PORT datac (1816:1816:1816) (1816:1816:1816))
        (PORT datad (3106:3106:3106) (3106:3106:3106))
        (PORT datae (1369:1369:1369) (1369:1369:1369))
        (PORT dataf (3031:3031:3031) (3031:3031:3031))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w8_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2880:2880:2880) (2880:2880:2880))
        (PORT datab (257:257:257) (257:257:257))
        (PORT datac (730:730:730) (730:730:730))
        (PORT datad (254:254:254) (254:254:254))
        (PORT datae (2472:2472:2472) (2472:2472:2472))
        (PORT dataf (1807:1807:1807) (1807:1807:1807))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (3215:3215:3215) (3215:3215:3215))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst2\|inst8\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (308:308:308))
        (PORT datab (561:561:561) (561:561:561))
        (PORT datac (570:570:570) (570:570:570))
        (PORT datad (4929:4929:4929) (4929:4929:4929))
        (PORT dataf (1061:1061:1061) (1061:1061:1061))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (556:556:556) (556:556:556))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (1365:1365:1365) (1365:1365:1365))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a229\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (3388:3388:3388) (3388:3388:3388))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a229\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3151:3151:3151) (3151:3151:3151))
        (PORT d[1] (3747:3747:3747) (3747:3747:3747))
        (PORT d[2] (2881:2881:2881) (2881:2881:2881))
        (PORT d[3] (3418:3418:3418) (3418:3418:3418))
        (PORT d[4] (3765:3765:3765) (3765:3765:3765))
        (PORT d[5] (3532:3532:3532) (3532:3532:3532))
        (PORT d[6] (4344:4344:4344) (4344:4344:4344))
        (PORT d[7] (3033:3033:3033) (3033:3033:3033))
        (PORT d[8] (4255:4255:4255) (4255:4255:4255))
        (PORT d[9] (3478:3478:3478) (3478:3478:3478))
        (PORT d[10] (3717:3717:3717) (3717:3717:3717))
        (PORT d[11] (3504:3504:3504) (3504:3504:3504))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (3388:3388:3388) (3388:3388:3388))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a229\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT d[0] (3388:3388:3388) (3388:3388:3388))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a229\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a229\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2030:2030:2030))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a197\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (PORT ena (3376:3376:3376) (3376:3376:3376))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a197\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3113:3113:3113) (3113:3113:3113))
        (PORT d[1] (3428:3428:3428) (3428:3428:3428))
        (PORT d[2] (2916:2916:2916) (2916:2916:2916))
        (PORT d[3] (3436:3436:3436) (3436:3436:3436))
        (PORT d[4] (3710:3710:3710) (3710:3710:3710))
        (PORT d[5] (3627:3627:3627) (3627:3627:3627))
        (PORT d[6] (3462:3462:3462) (3462:3462:3462))
        (PORT d[7] (3084:3084:3084) (3084:3084:3084))
        (PORT d[8] (4558:4558:4558) (4558:4558:4558))
        (PORT d[9] (3498:3498:3498) (3498:3498:3498))
        (PORT d[10] (3456:3456:3456) (3456:3456:3456))
        (PORT d[11] (3712:3712:3712) (3712:3712:3712))
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (PORT ena (3376:3376:3376) (3376:3376:3376))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a197\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (PORT d[0] (3376:3376:3376) (3376:3376:3376))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a197\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a197\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2012:2012:2012))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a165\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT ena (3496:3496:3496) (3496:3496:3496))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a165\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3979:3979:3979) (3979:3979:3979))
        (PORT d[1] (4358:4358:4358) (4358:4358:4358))
        (PORT d[2] (3534:3534:3534) (3534:3534:3534))
        (PORT d[3] (3789:3789:3789) (3789:3789:3789))
        (PORT d[4] (3910:3910:3910) (3910:3910:3910))
        (PORT d[5] (3735:3735:3735) (3735:3735:3735))
        (PORT d[6] (3533:3533:3533) (3533:3533:3533))
        (PORT d[7] (3328:3328:3328) (3328:3328:3328))
        (PORT d[8] (3811:3811:3811) (3811:3811:3811))
        (PORT d[9] (4140:4140:4140) (4140:4140:4140))
        (PORT d[10] (3897:3897:3897) (3897:3897:3897))
        (PORT d[11] (3621:3621:3621) (3621:3621:3621))
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT ena (3496:3496:3496) (3496:3496:3496))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a165\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT d[0] (3496:3496:3496) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a165\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a165\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a133\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (2554:2554:2554) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a133\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3455:3455:3455) (3455:3455:3455))
        (PORT d[1] (3591:3591:3591) (3591:3591:3591))
        (PORT d[2] (2324:2324:2324) (2324:2324:2324))
        (PORT d[3] (2871:2871:2871) (2871:2871:2871))
        (PORT d[4] (3515:3515:3515) (3515:3515:3515))
        (PORT d[5] (3740:3740:3740) (3740:3740:3740))
        (PORT d[6] (3166:3166:3166) (3166:3166:3166))
        (PORT d[7] (2507:2507:2507) (2507:2507:2507))
        (PORT d[8] (3403:3403:3403) (3403:3403:3403))
        (PORT d[9] (2980:2980:2980) (2980:2980:2980))
        (PORT d[10] (2999:2999:2999) (2999:2999:2999))
        (PORT d[11] (3947:3947:3947) (3947:3947:3947))
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (2554:2554:2554) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a133\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT d[0] (2554:2554:2554) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a133\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a133\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w5_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2244:2244:2244) (2244:2244:2244))
        (PORT datab (2200:2200:2200) (2200:2200:2200))
        (PORT datac (1286:1286:1286) (1286:1286:1286))
        (PORT datad (1372:1372:1372) (1372:1372:1372))
        (PORT datae (2110:2110:2110) (2110:2110:2110))
        (PORT dataf (1069:1069:1069) (1069:1069:1069))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a293\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1997:1997:1997))
        (PORT ena (2809:2809:2809) (2809:2809:2809))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a293\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2528:2528:2528) (2528:2528:2528))
        (PORT d[1] (2851:2851:2851) (2851:2851:2851))
        (PORT d[2] (2630:2630:2630) (2630:2630:2630))
        (PORT d[3] (3532:3532:3532) (3532:3532:3532))
        (PORT d[4] (3133:3133:3133) (3133:3133:3133))
        (PORT d[5] (3069:3069:3069) (3069:3069:3069))
        (PORT d[6] (2478:2478:2478) (2478:2478:2478))
        (PORT d[7] (2323:2323:2323) (2323:2323:2323))
        (PORT d[8] (3891:3891:3891) (3891:3891:3891))
        (PORT d[9] (2891:2891:2891) (2891:2891:2891))
        (PORT d[10] (3198:3198:3198) (3198:3198:3198))
        (PORT d[11] (2933:2933:2933) (2933:2933:2933))
        (PORT clk (1997:1997:1997) (1997:1997:1997))
        (PORT ena (2809:2809:2809) (2809:2809:2809))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a293\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1997:1997:1997))
        (PORT d[0] (2809:2809:2809) (2809:2809:2809))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a293\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a293\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1987:1987:1987))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a357\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT ena (2774:2774:2774) (2774:2774:2774))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a357\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3347:3347:3347) (3347:3347:3347))
        (PORT d[1] (3550:3550:3550) (3550:3550:3550))
        (PORT d[2] (2662:2662:2662) (2662:2662:2662))
        (PORT d[3] (2904:2904:2904) (2904:2904:2904))
        (PORT d[4] (4141:4141:4141) (4141:4141:4141))
        (PORT d[5] (3399:3399:3399) (3399:3399:3399))
        (PORT d[6] (3184:3184:3184) (3184:3184:3184))
        (PORT d[7] (2520:2520:2520) (2520:2520:2520))
        (PORT d[8] (3375:3375:3375) (3375:3375:3375))
        (PORT d[9] (2846:2846:2846) (2846:2846:2846))
        (PORT d[10] (3273:3273:3273) (3273:3273:3273))
        (PORT d[11] (3590:3590:3590) (3590:3590:3590))
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT ena (2774:2774:2774) (2774:2774:2774))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a357\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT d[0] (2774:2774:2774) (2774:2774:2774))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a357\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a357\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a261\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (2575:2575:2575) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a261\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2926:2926:2926) (2926:2926:2926))
        (PORT d[1] (2930:2930:2930) (2930:2930:2930))
        (PORT d[2] (2045:2045:2045) (2045:2045:2045))
        (PORT d[3] (2903:2903:2903) (2903:2903:2903))
        (PORT d[4] (3490:3490:3490) (3490:3490:3490))
        (PORT d[5] (3344:3344:3344) (3344:3344:3344))
        (PORT d[6] (2844:2844:2844) (2844:2844:2844))
        (PORT d[7] (2199:2199:2199) (2199:2199:2199))
        (PORT d[8] (3703:3703:3703) (3703:3703:3703))
        (PORT d[9] (2536:2536:2536) (2536:2536:2536))
        (PORT d[10] (3277:3277:3277) (3277:3277:3277))
        (PORT d[11] (3451:3451:3451) (3451:3451:3451))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (2575:2575:2575) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a261\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT d[0] (2575:2575:2575) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a261\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a261\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a325\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (PORT ena (3162:3162:3162) (3162:3162:3162))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a325\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2534:2534:2534) (2534:2534:2534))
        (PORT d[1] (2860:2860:2860) (2860:2860:2860))
        (PORT d[2] (2640:2640:2640) (2640:2640:2640))
        (PORT d[3] (3528:3528:3528) (3528:3528:3528))
        (PORT d[4] (2896:2896:2896) (2896:2896:2896))
        (PORT d[5] (2998:2998:2998) (2998:2998:2998))
        (PORT d[6] (2925:2925:2925) (2925:2925:2925))
        (PORT d[7] (2542:2542:2542) (2542:2542:2542))
        (PORT d[8] (4130:4130:4130) (4130:4130:4130))
        (PORT d[9] (2390:2390:2390) (2390:2390:2390))
        (PORT d[10] (3079:3079:3079) (3079:3079:3079))
        (PORT d[11] (3131:3131:3131) (3131:3131:3131))
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (PORT ena (3162:3162:3162) (3162:3162:3162))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a325\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (PORT d[0] (3162:3162:3162) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a325\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a325\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1998:1998:1998))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w5_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2240:2240:2240) (2240:2240:2240))
        (PORT datab (2195:2195:2195) (2195:2195:2195))
        (PORT datac (1085:1085:1085) (1085:1085:1085))
        (PORT datad (805:805:805) (805:805:805))
        (PORT datae (787:787:787) (787:787:787))
        (PORT dataf (829:829:829) (829:829:829))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a421\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (PORT ena (3510:3510:3510) (3510:3510:3510))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a421\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4022:4022:4022) (4022:4022:4022))
        (PORT d[1] (3779:3779:3779) (3779:3779:3779))
        (PORT d[2] (2927:2927:2927) (2927:2927:2927))
        (PORT d[3] (3414:3414:3414) (3414:3414:3414))
        (PORT d[4] (4535:4535:4535) (4535:4535:4535))
        (PORT d[5] (3647:3647:3647) (3647:3647:3647))
        (PORT d[6] (4003:4003:4003) (4003:4003:4003))
        (PORT d[7] (3048:3048:3048) (3048:3048:3048))
        (PORT d[8] (3902:3902:3902) (3902:3902:3902))
        (PORT d[9] (3675:3675:3675) (3675:3675:3675))
        (PORT d[10] (4014:4014:4014) (4014:4014:4014))
        (PORT d[11] (3829:3829:3829) (3829:3829:3829))
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (PORT ena (3510:3510:3510) (3510:3510:3510))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a421\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (PORT d[0] (3510:3510:3510) (3510:3510:3510))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a421\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a421\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a453\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (3155:3155:3155) (3155:3155:3155))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a453\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3327:3327:3327) (3327:3327:3327))
        (PORT d[1] (3568:3568:3568) (3568:3568:3568))
        (PORT d[2] (2655:2655:2655) (2655:2655:2655))
        (PORT d[3] (2927:2927:2927) (2927:2927:2927))
        (PORT d[4] (3751:3751:3751) (3751:3751:3751))
        (PORT d[5] (3506:3506:3506) (3506:3506:3506))
        (PORT d[6] (2947:2947:2947) (2947:2947:2947))
        (PORT d[7] (2311:2311:2311) (2311:2311:2311))
        (PORT d[8] (3180:3180:3180) (3180:3180:3180))
        (PORT d[9] (3198:3198:3198) (3198:3198:3198))
        (PORT d[10] (3326:3326:3326) (3326:3326:3326))
        (PORT d[11] (3389:3389:3389) (3389:3389:3389))
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (3155:3155:3155) (3155:3155:3155))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a453\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT d[0] (3155:3155:3155) (3155:3155:3155))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a453\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a453\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a389\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT ena (3270:3270:3270) (3270:3270:3270))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a389\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3363:3363:3363) (3363:3363:3363))
        (PORT d[1] (3573:3573:3573) (3573:3573:3573))
        (PORT d[2] (2634:2634:2634) (2634:2634:2634))
        (PORT d[3] (2889:2889:2889) (2889:2889:2889))
        (PORT d[4] (3880:3880:3880) (3880:3880:3880))
        (PORT d[5] (3496:3496:3496) (3496:3496:3496))
        (PORT d[6] (2930:2930:2930) (2930:2930:2930))
        (PORT d[7] (2295:2295:2295) (2295:2295:2295))
        (PORT d[8] (3428:3428:3428) (3428:3428:3428))
        (PORT d[9] (3180:3180:3180) (3180:3180:3180))
        (PORT d[10] (3002:3002:3002) (3002:3002:3002))
        (PORT d[11] (3701:3701:3701) (3701:3701:3701))
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT ena (3270:3270:3270) (3270:3270:3270))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a389\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT d[0] (3270:3270:3270) (3270:3270:3270))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a389\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a389\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a485\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (2828:2828:2828) (2828:2828:2828))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a485\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2934:2934:2934) (2934:2934:2934))
        (PORT d[1] (3494:3494:3494) (3494:3494:3494))
        (PORT d[2] (2347:2347:2347) (2347:2347:2347))
        (PORT d[3] (2944:2944:2944) (2944:2944:2944))
        (PORT d[4] (3466:3466:3466) (3466:3466:3466))
        (PORT d[5] (3057:3057:3057) (3057:3057:3057))
        (PORT d[6] (2966:2966:2966) (2966:2966:2966))
        (PORT d[7] (2516:2516:2516) (2516:2516:2516))
        (PORT d[8] (4233:4233:4233) (4233:4233:4233))
        (PORT d[9] (2523:2523:2523) (2523:2523:2523))
        (PORT d[10] (3257:3257:3257) (3257:3257:3257))
        (PORT d[11] (2985:2985:2985) (2985:2985:2985))
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (2828:2828:2828) (2828:2828:2828))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a485\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT d[0] (2828:2828:2828) (2828:2828:2828))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a485\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a485\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w5_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2241:2241:2241) (2241:2241:2241))
        (PORT datab (2199:2199:2199) (2199:2199:2199))
        (PORT datac (1405:1405:1405) (1405:1405:1405))
        (PORT datad (1097:1097:1097) (1097:1097:1097))
        (PORT datae (843:843:843) (843:843:843))
        (PORT dataf (473:473:473) (473:473:473))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (3230:3230:3230) (3230:3230:3230))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3065:3065:3065) (3065:3065:3065))
        (PORT d[1] (3336:3336:3336) (3336:3336:3336))
        (PORT d[2] (2912:2912:2912) (2912:2912:2912))
        (PORT d[3] (3946:3946:3946) (3946:3946:3946))
        (PORT d[4] (3421:3421:3421) (3421:3421:3421))
        (PORT d[5] (3634:3634:3634) (3634:3634:3634))
        (PORT d[6] (4393:4393:4393) (4393:4393:4393))
        (PORT d[7] (3086:3086:3086) (3086:3086:3086))
        (PORT d[8] (4586:4586:4586) (4586:4586:4586))
        (PORT d[9] (2953:2953:2953) (2953:2953:2953))
        (PORT d[10] (3954:3954:3954) (3954:3954:3954))
        (PORT d[11] (3466:3466:3466) (3466:3466:3466))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (3230:3230:3230) (3230:3230:3230))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT d[0] (3230:3230:3230) (3230:3230:3230))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a5\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2003:2003:2003))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (PORT ena (3330:3330:3330) (3330:3330:3330))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3359:3359:3359) (3359:3359:3359))
        (PORT d[1] (3317:3317:3317) (3317:3317:3317))
        (PORT d[2] (3423:3423:3423) (3423:3423:3423))
        (PORT d[3] (3764:3764:3764) (3764:3764:3764))
        (PORT d[4] (3699:3699:3699) (3699:3699:3699))
        (PORT d[5] (3166:3166:3166) (3166:3166:3166))
        (PORT d[6] (3185:3185:3185) (3185:3185:3185))
        (PORT d[7] (3366:3366:3366) (3366:3366:3366))
        (PORT d[8] (4591:4591:4591) (4591:4591:4591))
        (PORT d[9] (3591:3591:3591) (3591:3591:3591))
        (PORT d[10] (4216:4216:4216) (4216:4216:4216))
        (PORT d[11] (3299:3299:3299) (3299:3299:3299))
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (PORT ena (3330:3330:3330) (3330:3330:3330))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (PORT d[0] (3330:3330:3330) (3330:3330:3330))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2143:2143:2143))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a37\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1991:1991:1991) (1991:1991:1991))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1997:1997:1997))
        (PORT ena (2882:2882:2882) (2882:2882:2882))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2834:2834:2834) (2834:2834:2834))
        (PORT d[1] (2860:2860:2860) (2860:2860:2860))
        (PORT d[2] (2625:2625:2625) (2625:2625:2625))
        (PORT d[3] (3555:3555:3555) (3555:3555:3555))
        (PORT d[4] (3110:3110:3110) (3110:3110:3110))
        (PORT d[5] (2698:2698:2698) (2698:2698:2698))
        (PORT d[6] (2696:2696:2696) (2696:2696:2696))
        (PORT d[7] (2530:2530:2530) (2530:2530:2530))
        (PORT d[8] (3900:3900:3900) (3900:3900:3900))
        (PORT d[9] (2483:2483:2483) (2483:2483:2483))
        (PORT d[10] (3179:3179:3179) (3179:3179:3179))
        (PORT d[11] (3119:3119:3119) (3119:3119:3119))
        (PORT clk (1997:1997:1997) (1997:1997:1997))
        (PORT ena (2882:2882:2882) (2882:2882:2882))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1997:1997:1997))
        (PORT d[0] (2882:2882:2882) (2882:2882:2882))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a69\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1987:1987:1987))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w5_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (1137:1137:1137))
        (PORT datab (2207:2207:2207) (2207:2207:2207))
        (PORT datac (2226:2226:2226) (2226:2226:2226))
        (PORT datad (1754:1754:1754) (1754:1754:1754))
        (PORT datae (1364:1364:1364) (1364:1364:1364))
        (PORT dataf (1073:1073:1073) (1073:1073:1073))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w5_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2638:2638:2638) (2638:2638:2638))
        (PORT datab (264:264:264) (264:264:264))
        (PORT datac (2114:2114:2114) (2114:2114:2114))
        (PORT datad (252:252:252) (252:252:252))
        (PORT datae (219:219:219) (219:219:219))
        (PORT dataf (206:206:206) (206:206:206))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (551:551:551) (551:551:551))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (4288:4288:4288) (4288:4288:4288))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst3\|inst6\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (584:584:584))
        (PORT datab (5120:5120:5120) (5120:5120:5120))
        (PORT datac (563:563:563) (563:563:563))
        (PORT datad (816:816:816) (816:816:816))
        (PORT datae (1052:1052:1052) (1052:1052:1052))
        (PORT dataf (551:551:551) (551:551:551))
        (PORT datag (920:920:920) (920:920:920))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
        (IOPATH datag combout (246:246:246) (246:246:246))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1902:1902:1902) (1902:1902:1902))
        (PORT ena (1544:1544:1544) (1544:1544:1544))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a194\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (2637:2637:2637) (2637:2637:2637))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a194\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4028:4028:4028) (4028:4028:4028))
        (PORT d[1] (2515:2515:2515) (2515:2515:2515))
        (PORT d[2] (2123:2123:2123) (2123:2123:2123))
        (PORT d[3] (2873:2873:2873) (2873:2873:2873))
        (PORT d[4] (2695:2695:2695) (2695:2695:2695))
        (PORT d[5] (2058:2058:2058) (2058:2058:2058))
        (PORT d[6] (3534:3534:3534) (3534:3534:3534))
        (PORT d[7] (3415:3415:3415) (3415:3415:3415))
        (PORT d[8] (2404:2404:2404) (2404:2404:2404))
        (PORT d[9] (3356:3356:3356) (3356:3356:3356))
        (PORT d[10] (2658:2658:2658) (2658:2658:2658))
        (PORT d[11] (3087:3087:3087) (3087:3087:3087))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (2637:2637:2637) (2637:2637:2637))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a194\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT d[0] (2637:2637:2637) (2637:2637:2637))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a194\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a194\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2030:2030:2030))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a322\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT ena (2841:2841:2841) (2841:2841:2841))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a322\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4437:4437:4437) (4437:4437:4437))
        (PORT d[1] (3801:3801:3801) (3801:3801:3801))
        (PORT d[2] (3068:3068:3068) (3068:3068:3068))
        (PORT d[3] (4174:4174:4174) (4174:4174:4174))
        (PORT d[4] (2663:2663:2663) (2663:2663:2663))
        (PORT d[5] (3139:3139:3139) (3139:3139:3139))
        (PORT d[6] (3990:3990:3990) (3990:3990:3990))
        (PORT d[7] (4376:4376:4376) (4376:4376:4376))
        (PORT d[8] (2757:2757:2757) (2757:2757:2757))
        (PORT d[9] (4136:4136:4136) (4136:4136:4136))
        (PORT d[10] (2888:2888:2888) (2888:2888:2888))
        (PORT d[11] (4558:4558:4558) (4558:4558:4558))
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT ena (2841:2841:2841) (2841:2841:2841))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a322\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT d[0] (2841:2841:2841) (2841:2841:2841))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a322\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a322\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (3228:3228:3228) (3228:3228:3228))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4465:4465:4465) (4465:4465:4465))
        (PORT d[1] (4109:4109:4109) (4109:4109:4109))
        (PORT d[2] (3114:3114:3114) (3114:3114:3114))
        (PORT d[3] (4210:4210:4210) (4210:4210:4210))
        (PORT d[4] (2978:2978:2978) (2978:2978:2978))
        (PORT d[5] (3139:3139:3139) (3139:3139:3139))
        (PORT d[6] (3939:3939:3939) (3939:3939:3939))
        (PORT d[7] (3602:3602:3602) (3602:3602:3602))
        (PORT d[8] (2881:2881:2881) (2881:2881:2881))
        (PORT d[9] (4231:4231:4231) (4231:4231:4231))
        (PORT d[10] (2846:2846:2846) (2846:2846:2846))
        (PORT d[11] (4313:4313:4313) (4313:4313:4313))
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (3228:3228:3228) (3228:3228:3228))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a66\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT d[0] (3228:3228:3228) (3228:3228:3228))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a66\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w2_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (353:353:353))
        (PORT datab (636:636:636) (636:636:636))
        (PORT datac (1874:1874:1874) (1874:1874:1874))
        (PORT datad (329:329:329) (329:329:329))
        (PORT datae (2248:2248:2248) (2248:2248:2248))
        (PORT dataf (2031:2031:2031) (2031:2031:2031))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a290\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT ena (2720:2720:2720) (2720:2720:2720))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a290\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3800:3800:3800) (3800:3800:3800))
        (PORT d[1] (2284:2284:2284) (2284:2284:2284))
        (PORT d[2] (2137:2137:2137) (2137:2137:2137))
        (PORT d[3] (4167:4167:4167) (4167:4167:4167))
        (PORT d[4] (2492:2492:2492) (2492:2492:2492))
        (PORT d[5] (2922:2922:2922) (2922:2922:2922))
        (PORT d[6] (3431:3431:3431) (3431:3431:3431))
        (PORT d[7] (3682:3682:3682) (3682:3682:3682))
        (PORT d[8] (2494:2494:2494) (2494:2494:2494))
        (PORT d[9] (3265:3265:3265) (3265:3265:3265))
        (PORT d[10] (2704:2704:2704) (2704:2704:2704))
        (PORT d[11] (2545:2545:2545) (2545:2545:2545))
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT ena (2720:2720:2720) (2720:2720:2720))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a290\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT d[0] (2720:2720:2720) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a290\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a290\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (PORT ena (3065:3065:3065) (3065:3065:3065))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4745:4745:4745) (4745:4745:4745))
        (PORT d[1] (4122:4122:4122) (4122:4122:4122))
        (PORT d[2] (3125:3125:3125) (3125:3125:3125))
        (PORT d[3] (4225:4225:4225) (4225:4225:4225))
        (PORT d[4] (3001:3001:3001) (3001:3001:3001))
        (PORT d[5] (3155:3155:3155) (3155:3155:3155))
        (PORT d[6] (3645:3645:3645) (3645:3645:3645))
        (PORT d[7] (4407:4407:4407) (4407:4407:4407))
        (PORT d[8] (2870:2870:2870) (2870:2870:2870))
        (PORT d[9] (4246:4246:4246) (4246:4246:4246))
        (PORT d[10] (2778:2778:2778) (2778:2778:2778))
        (PORT d[11] (4357:4357:4357) (4357:4357:4357))
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (PORT ena (3065:3065:3065) (3065:3065:3065))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (PORT d[0] (3065:3065:3065) (3065:3065:3065))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a34\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2027:2027:2027))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a418\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (2607:2607:2607) (2607:2607:2607))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a418\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3785:3785:3785) (3785:3785:3785))
        (PORT d[1] (2297:2297:2297) (2297:2297:2297))
        (PORT d[2] (2156:2156:2156) (2156:2156:2156))
        (PORT d[3] (4150:4150:4150) (4150:4150:4150))
        (PORT d[4] (2675:2675:2675) (2675:2675:2675))
        (PORT d[5] (2962:2962:2962) (2962:2962:2962))
        (PORT d[6] (3455:3455:3455) (3455:3455:3455))
        (PORT d[7] (3646:3646:3646) (3646:3646:3646))
        (PORT d[8] (2454:2454:2454) (2454:2454:2454))
        (PORT d[9] (3059:3059:3059) (3059:3059:3059))
        (PORT d[10] (2995:2995:2995) (2995:2995:2995))
        (PORT d[11] (2784:2784:2784) (2784:2784:2784))
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (2607:2607:2607) (2607:2607:2607))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a418\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT d[0] (2607:2607:2607) (2607:2607:2607))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a418\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a418\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a162\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (PORT ena (3492:3492:3492) (3492:3492:3492))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a162\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3908:3908:3908) (3908:3908:3908))
        (PORT d[1] (3962:3962:3962) (3962:3962:3962))
        (PORT d[2] (3093:3093:3093) (3093:3093:3093))
        (PORT d[3] (4031:4031:4031) (4031:4031:4031))
        (PORT d[4] (3849:3849:3849) (3849:3849:3849))
        (PORT d[5] (3523:3523:3523) (3523:3523:3523))
        (PORT d[6] (4217:4217:4217) (4217:4217:4217))
        (PORT d[7] (3549:3549:3549) (3549:3549:3549))
        (PORT d[8] (3331:3331:3331) (3331:3331:3331))
        (PORT d[9] (3807:3807:3807) (3807:3807:3807))
        (PORT d[10] (3904:3904:3904) (3904:3904:3904))
        (PORT d[11] (3821:3821:3821) (3821:3821:3821))
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (PORT ena (3492:3492:3492) (3492:3492:3492))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a162\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (PORT d[0] (3492:3492:3492) (3492:3492:3492))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a162\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a162\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2010:2010:2010))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w2_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (337:337:337))
        (PORT datab (1088:1088:1088) (1088:1088:1088))
        (PORT datac (2109:2109:2109) (2109:2109:2109))
        (PORT datad (853:853:853) (853:853:853))
        (PORT datae (2234:2234:2234) (2234:2234:2234))
        (PORT dataf (1777:1777:1777) (1777:1777:1777))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a226\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (PORT ena (3103:3103:3103) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a226\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3883:3883:3883) (3883:3883:3883))
        (PORT d[1] (3852:3852:3852) (3852:3852:3852))
        (PORT d[2] (2508:2508:2508) (2508:2508:2508))
        (PORT d[3] (3795:3795:3795) (3795:3795:3795))
        (PORT d[4] (3062:3062:3062) (3062:3062:3062))
        (PORT d[5] (2890:2890:2890) (2890:2890:2890))
        (PORT d[6] (3556:3556:3556) (3556:3556:3556))
        (PORT d[7] (3086:3086:3086) (3086:3086:3086))
        (PORT d[8] (3086:3086:3086) (3086:3086:3086))
        (PORT d[9] (3363:3363:3363) (3363:3363:3363))
        (PORT d[10] (3241:3241:3241) (3241:3241:3241))
        (PORT d[11] (2776:2776:2776) (2776:2776:2776))
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (PORT ena (3103:3103:3103) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a226\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (PORT d[0] (3103:3103:3103) (3103:3103:3103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a226\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2138:2138:2138))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a226\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1986:1986:1986))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a98\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT ena (3523:3523:3523) (3523:3523:3523))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a98\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3693:3693:3693) (3693:3693:3693))
        (PORT d[1] (3338:3338:3338) (3338:3338:3338))
        (PORT d[2] (2281:2281:2281) (2281:2281:2281))
        (PORT d[3] (3613:3613:3613) (3613:3613:3613))
        (PORT d[4] (2949:2949:2949) (2949:2949:2949))
        (PORT d[5] (3125:3125:3125) (3125:3125:3125))
        (PORT d[6] (3418:3418:3418) (3418:3418:3418))
        (PORT d[7] (3147:3147:3147) (3147:3147:3147))
        (PORT d[8] (3396:3396:3396) (3396:3396:3396))
        (PORT d[9] (3029:3029:3029) (3029:3029:3029))
        (PORT d[10] (3352:3352:3352) (3352:3352:3352))
        (PORT d[11] (3639:3639:3639) (3639:3639:3639))
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT ena (3523:3523:3523) (3523:3523:3523))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a98\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT d[0] (3523:3523:3523) (3523:3523:3523))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a98\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a98\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a354\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1986:1986:1986))
        (PORT ena (3376:3376:3376) (3376:3376:3376))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a354\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4579:4579:4579) (4579:4579:4579))
        (PORT d[1] (4615:4615:4615) (4615:4615:4615))
        (PORT d[2] (3409:3409:3409) (3409:3409:3409))
        (PORT d[3] (4040:4040:4040) (4040:4040:4040))
        (PORT d[4] (3182:3182:3182) (3182:3182:3182))
        (PORT d[5] (3644:3644:3644) (3644:3644:3644))
        (PORT d[6] (4104:4104:4104) (4104:4104:4104))
        (PORT d[7] (3814:3814:3814) (3814:3814:3814))
        (PORT d[8] (3533:3533:3533) (3533:3533:3533))
        (PORT d[9] (3982:3982:3982) (3982:3982:3982))
        (PORT d[10] (3346:3346:3346) (3346:3346:3346))
        (PORT d[11] (3558:3558:3558) (3558:3558:3558))
        (PORT clk (1986:1986:1986) (1986:1986:1986))
        (PORT ena (3376:3376:3376) (3376:3376:3376))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a354\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1986:1986:1986))
        (PORT d[0] (3376:3376:3376) (3376:3376:3376))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a354\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2128:2128:2128))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a354\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1976:1976:1976) (1976:1976:1976))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w2_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2059:2059:2059) (2059:2059:2059))
        (PORT datab (1616:1616:1616) (1616:1616:1616))
        (PORT datac (323:323:323) (323:323:323))
        (PORT datad (966:966:966) (966:966:966))
        (PORT datae (2240:2240:2240) (2240:2240:2240))
        (PORT dataf (2639:2639:2639) (2639:2639:2639))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a130\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (1981:1981:1981))
        (PORT ena (3710:3710:3710) (3710:3710:3710))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a130\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4330:4330:4330) (4330:4330:4330))
        (PORT d[1] (2349:2349:2349) (2349:2349:2349))
        (PORT d[2] (3057:3057:3057) (3057:3057:3057))
        (PORT d[3] (2803:2803:2803) (2803:2803:2803))
        (PORT d[4] (3511:3511:3511) (3511:3511:3511))
        (PORT d[5] (2924:2924:2924) (2924:2924:2924))
        (PORT d[6] (3410:3410:3410) (3410:3410:3410))
        (PORT d[7] (2964:2964:2964) (2964:2964:2964))
        (PORT d[8] (2556:2556:2556) (2556:2556:2556))
        (PORT d[9] (2904:2904:2904) (2904:2904:2904))
        (PORT d[10] (4281:4281:4281) (4281:4281:4281))
        (PORT d[11] (3717:3717:3717) (3717:3717:3717))
        (PORT clk (1981:1981:1981) (1981:1981:1981))
        (PORT ena (3710:3710:3710) (3710:3710:3710))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a130\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (1981:1981:1981))
        (PORT d[0] (3710:3710:3710) (3710:3710:3710))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a130\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2123:2123:2123))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a130\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (1971:1971:1971))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a386\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (2686:2686:2686) (2686:2686:2686))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a386\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3512:3512:3512) (3512:3512:3512))
        (PORT d[1] (3612:3612:3612) (3612:3612:3612))
        (PORT d[2] (3151:3151:3151) (3151:3151:3151))
        (PORT d[3] (3219:3219:3219) (3219:3219:3219))
        (PORT d[4] (3794:3794:3794) (3794:3794:3794))
        (PORT d[5] (3471:3471:3471) (3471:3471:3471))
        (PORT d[6] (3230:3230:3230) (3230:3230:3230))
        (PORT d[7] (2970:2970:2970) (2970:2970:2970))
        (PORT d[8] (3375:3375:3375) (3375:3375:3375))
        (PORT d[9] (2999:2999:2999) (2999:2999:2999))
        (PORT d[10] (3485:3485:3485) (3485:3485:3485))
        (PORT d[11] (3328:3328:3328) (3328:3328:3328))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (2686:2686:2686) (2686:2686:2686))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a386\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT d[0] (2686:2686:2686) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a386\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a386\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (PORT ena (3465:3465:3465) (3465:3465:3465))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3944:3944:3944) (3944:3944:3944))
        (PORT d[1] (3559:3559:3559) (3559:3559:3559))
        (PORT d[2] (3013:3013:3013) (3013:3013:3013))
        (PORT d[3] (3796:3796:3796) (3796:3796:3796))
        (PORT d[4] (4220:4220:4220) (4220:4220:4220))
        (PORT d[5] (4107:4107:4107) (4107:4107:4107))
        (PORT d[6] (3789:3789:3789) (3789:3789:3789))
        (PORT d[7] (3206:3206:3206) (3206:3206:3206))
        (PORT d[8] (3598:3598:3598) (3598:3598:3598))
        (PORT d[9] (3570:3570:3570) (3570:3570:3570))
        (PORT d[10] (4125:4125:4125) (4125:4125:4125))
        (PORT d[11] (3885:3885:3885) (3885:3885:3885))
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (PORT ena (3465:3465:3465) (3465:3465:3465))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (PORT d[0] (3465:3465:3465) (3465:3465:3465))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a2\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w2_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1403:1403:1403) (1403:1403:1403))
        (PORT datab (2108:2108:2108) (2108:2108:2108))
        (PORT datac (898:898:898) (898:898:898))
        (PORT datad (2608:2608:2608) (2608:2608:2608))
        (PORT datae (2029:2029:2029) (2029:2029:2029))
        (PORT dataf (1639:1639:1639) (1639:1639:1639))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w2_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2434:2434:2434) (2434:2434:2434))
        (PORT datab (261:261:261) (261:261:261))
        (PORT datac (3344:3344:3344) (3344:3344:3344))
        (PORT datad (249:249:249) (249:249:249))
        (PORT datae (211:211:211) (211:211:211))
        (PORT dataf (1559:1559:1559) (1559:1559:1559))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1903:1903:1903) (1903:1903:1903))
        (PORT ena (3644:3644:3644) (3644:3644:3644))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst3\|inst7\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (587:587:587))
        (PORT datab (618:618:618) (618:618:618))
        (PORT datac (4974:4974:4974) (4974:4974:4974))
        (PORT datad (381:381:381) (381:381:381))
        (PORT dataf (1042:1042:1042) (1042:1042:1042))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (1365:1365:1365) (1365:1365:1365))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a97\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT ena (3412:3412:3412) (3412:3412:3412))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a97\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2507:2507:2507) (2507:2507:2507))
        (PORT d[1] (2806:2806:2806) (2806:2806:2806))
        (PORT d[2] (2545:2545:2545) (2545:2545:2545))
        (PORT d[3] (3484:3484:3484) (3484:3484:3484))
        (PORT d[4] (3092:3092:3092) (3092:3092:3092))
        (PORT d[5] (2726:2726:2726) (2726:2726:2726))
        (PORT d[6] (2411:2411:2411) (2411:2411:2411))
        (PORT d[7] (2348:2348:2348) (2348:2348:2348))
        (PORT d[8] (3681:3681:3681) (3681:3681:3681))
        (PORT d[9] (3441:3441:3441) (3441:3441:3441))
        (PORT d[10] (2565:2565:2565) (2565:2565:2565))
        (PORT d[11] (2772:2772:2772) (2772:2772:2772))
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT ena (3412:3412:3412) (3412:3412:3412))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a97\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT d[0] (3412:3412:3412) (3412:3412:3412))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a97\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a97\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (2935:2935:2935) (2935:2935:2935))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3393:3393:3393) (3393:3393:3393))
        (PORT d[1] (3316:3316:3316) (3316:3316:3316))
        (PORT d[2] (3414:3414:3414) (3414:3414:3414))
        (PORT d[3] (3772:3772:3772) (3772:3772:3772))
        (PORT d[4] (3727:3727:3727) (3727:3727:3727))
        (PORT d[5] (3156:3156:3156) (3156:3156:3156))
        (PORT d[6] (3164:3164:3164) (3164:3164:3164))
        (PORT d[7] (3617:3617:3617) (3617:3617:3617))
        (PORT d[8] (4610:4610:4610) (4610:4610:4610))
        (PORT d[9] (3262:3262:3262) (3262:3262:3262))
        (PORT d[10] (3399:3399:3399) (3399:3399:3399))
        (PORT d[11] (3277:3277:3277) (3277:3277:3277))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (2935:2935:2935) (2935:2935:2935))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT d[0] (2935:2935:2935) (2935:2935:2935))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a1\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2003:2003:2003))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a65\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT ena (2710:2710:2710) (2710:2710:2710))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2521:2521:2521) (2521:2521:2521))
        (PORT d[1] (2805:2805:2805) (2805:2805:2805))
        (PORT d[2] (2566:2566:2566) (2566:2566:2566))
        (PORT d[3] (3492:3492:3492) (3492:3492:3492))
        (PORT d[4] (3109:3109:3109) (3109:3109:3109))
        (PORT d[5] (2674:2674:2674) (2674:2674:2674))
        (PORT d[6] (2649:2649:2649) (2649:2649:2649))
        (PORT d[7] (2503:2503:2503) (2503:2503:2503))
        (PORT d[8] (3911:3911:3911) (3911:3911:3911))
        (PORT d[9] (2759:2759:2759) (2759:2759:2759))
        (PORT d[10] (2762:2762:2762) (2762:2762:2762))
        (PORT d[11] (2781:2781:2781) (2781:2781:2781))
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT ena (2710:2710:2710) (2710:2710:2710))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a65\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT d[0] (2710:2710:2710) (2710:2710:2710))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a65\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w1_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1295:1295:1295))
        (PORT datab (568:568:568) (568:568:568))
        (PORT datac (1535:1535:1535) (1535:1535:1535))
        (PORT datad (1346:1346:1346) (1346:1346:1346))
        (PORT datae (2062:2062:2062) (2062:2062:2062))
        (PORT dataf (463:463:463) (463:463:463))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a289\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (2915:2915:2915) (2915:2915:2915))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a289\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3412:3412:3412) (3412:3412:3412))
        (PORT d[1] (2970:2970:2970) (2970:2970:2970))
        (PORT d[2] (2688:2688:2688) (2688:2688:2688))
        (PORT d[3] (3453:3453:3453) (3453:3453:3453))
        (PORT d[4] (3750:3750:3750) (3750:3750:3750))
        (PORT d[5] (3105:3105:3105) (3105:3105:3105))
        (PORT d[6] (2853:2853:2853) (2853:2853:2853))
        (PORT d[7] (3138:3138:3138) (3138:3138:3138))
        (PORT d[8] (4135:4135:4135) (4135:4135:4135))
        (PORT d[9] (3296:3296:3296) (3296:3296:3296))
        (PORT d[10] (3293:3293:3293) (3293:3293:3293))
        (PORT d[11] (3302:3302:3302) (3302:3302:3302))
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (2915:2915:2915) (2915:2915:2915))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a289\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT d[0] (2915:2915:2915) (2915:2915:2915))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a289\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a289\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a321\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1997:1997:1997))
        (PORT ena (2668:2668:2668) (2668:2668:2668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a321\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2831:2831:2831) (2831:2831:2831))
        (PORT d[1] (2822:2822:2822) (2822:2822:2822))
        (PORT d[2] (2587:2587:2587) (2587:2587:2587))
        (PORT d[3] (3562:3562:3562) (3562:3562:3562))
        (PORT d[4] (2795:2795:2795) (2795:2795:2795))
        (PORT d[5] (2747:2747:2747) (2747:2747:2747))
        (PORT d[6] (2420:2420:2420) (2420:2420:2420))
        (PORT d[7] (2278:2278:2278) (2278:2278:2278))
        (PORT d[8] (3669:3669:3669) (3669:3669:3669))
        (PORT d[9] (3416:3416:3416) (3416:3416:3416))
        (PORT d[10] (2903:2903:2903) (2903:2903:2903))
        (PORT d[11] (2593:2593:2593) (2593:2593:2593))
        (PORT clk (1997:1997:1997) (1997:1997:1997))
        (PORT ena (2668:2668:2668) (2668:2668:2668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a321\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1997:1997:1997))
        (PORT d[0] (2668:2668:2668) (2668:2668:2668))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a321\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a321\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1987:1987:1987))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a257\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT ena (3184:3184:3184) (3184:3184:3184))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a257\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3053:3053:3053) (3053:3053:3053))
        (PORT d[1] (4103:4103:4103) (4103:4103:4103))
        (PORT d[2] (2586:2586:2586) (2586:2586:2586))
        (PORT d[3] (2707:2707:2707) (2707:2707:2707))
        (PORT d[4] (3486:3486:3486) (3486:3486:3486))
        (PORT d[5] (3652:3652:3652) (3652:3652:3652))
        (PORT d[6] (2770:2770:2770) (2770:2770:2770))
        (PORT d[7] (3153:3153:3153) (3153:3153:3153))
        (PORT d[8] (2953:2953:2953) (2953:2953:2953))
        (PORT d[9] (3206:3206:3206) (3206:3206:3206))
        (PORT d[10] (4286:4286:4286) (4286:4286:4286))
        (PORT d[11] (3236:3236:3236) (3236:3236:3236))
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT ena (3184:3184:3184) (3184:3184:3184))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a257\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT d[0] (3184:3184:3184) (3184:3184:3184))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a257\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a257\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w1_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (348:348:348))
        (PORT datab (1799:1799:1799) (1799:1799:1799))
        (PORT datac (1610:1610:1610) (1610:1610:1610))
        (PORT datad (821:821:821) (821:821:821))
        (PORT datae (1713:1713:1713) (1713:1713:1713))
        (PORT dataf (1288:1288:1288) (1288:1288:1288))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a481\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT ena (3156:3156:3156) (3156:3156:3156))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a481\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2468:2468:2468) (2468:2468:2468))
        (PORT d[1] (2795:2795:2795) (2795:2795:2795))
        (PORT d[2] (2070:2070:2070) (2070:2070:2070))
        (PORT d[3] (2612:2612:2612) (2612:2612:2612))
        (PORT d[4] (3530:3530:3530) (3530:3530:3530))
        (PORT d[5] (2745:2745:2745) (2745:2745:2745))
        (PORT d[6] (2477:2477:2477) (2477:2477:2477))
        (PORT d[7] (1815:1815:1815) (1815:1815:1815))
        (PORT d[8] (4202:4202:4202) (4202:4202:4202))
        (PORT d[9] (3802:3802:3802) (3802:3802:3802))
        (PORT d[10] (2517:2517:2517) (2517:2517:2517))
        (PORT d[11] (2832:2832:2832) (2832:2832:2832))
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT ena (3156:3156:3156) (3156:3156:3156))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a481\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT d[0] (3156:3156:3156) (3156:3156:3156))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a481\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a481\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a449\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT ena (2967:2967:2967) (2967:2967:2967))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a449\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2961:2961:2961) (2961:2961:2961))
        (PORT d[1] (3288:3288:3288) (3288:3288:3288))
        (PORT d[2] (2333:2333:2333) (2333:2333:2333))
        (PORT d[3] (3097:3097:3097) (3097:3097:3097))
        (PORT d[4] (3371:3371:3371) (3371:3371:3371))
        (PORT d[5] (3400:3400:3400) (3400:3400:3400))
        (PORT d[6] (3494:3494:3494) (3494:3494:3494))
        (PORT d[7] (2530:2530:2530) (2530:2530:2530))
        (PORT d[8] (4466:4466:4466) (4466:4466:4466))
        (PORT d[9] (3198:3198:3198) (3198:3198:3198))
        (PORT d[10] (3269:3269:3269) (3269:3269:3269))
        (PORT d[11] (3277:3277:3277) (3277:3277:3277))
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT ena (2967:2967:2967) (2967:2967:2967))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a449\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT d[0] (2967:2967:2967) (2967:2967:2967))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a449\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a449\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a417\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (3736:3736:3736) (3736:3736:3736))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a417\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3578:3578:3578) (3578:3578:3578))
        (PORT d[1] (3867:3867:3867) (3867:3867:3867))
        (PORT d[2] (3025:3025:3025) (3025:3025:3025))
        (PORT d[3] (3288:3288:3288) (3288:3288:3288))
        (PORT d[4] (4057:4057:4057) (4057:4057:4057))
        (PORT d[5] (4254:4254:4254) (4254:4254:4254))
        (PORT d[6] (3879:3879:3879) (3879:3879:3879))
        (PORT d[7] (3673:3673:3673) (3673:3673:3673))
        (PORT d[8] (3524:3524:3524) (3524:3524:3524))
        (PORT d[9] (3505:3505:3505) (3505:3505:3505))
        (PORT d[10] (4147:4147:4147) (4147:4147:4147))
        (PORT d[11] (3807:3807:3807) (3807:3807:3807))
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (3736:3736:3736) (3736:3736:3736))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a417\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT d[0] (3736:3736:3736) (3736:3736:3736))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a417\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a417\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w1_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (889:889:889))
        (PORT datab (578:578:578) (578:578:578))
        (PORT datac (1500:1500:1500) (1500:1500:1500))
        (PORT datad (1264:1264:1264) (1264:1264:1264))
        (PORT datae (1223:1223:1223) (1223:1223:1223))
        (PORT dataf (2253:2253:2253) (2253:2253:2253))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w1_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (272:272:272))
        (PORT datab (2310:2310:2310) (2310:2310:2310))
        (PORT datac (641:641:641) (641:641:641))
        (PORT datad (881:881:881) (881:881:881))
        (PORT datae (2003:2003:2003) (2003:2003:2003))
        (PORT dataf (553:553:553) (553:553:553))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part4\|inst1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (922:922:922) (922:922:922))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2752:2752:2752) (2752:2752:2752))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst3\|inst5\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5215:5215:5215) (5215:5215:5215))
        (PORT datab (848:848:848) (848:848:848))
        (PORT datac (606:606:606) (606:606:606))
        (PORT dataf (857:857:857) (857:857:857))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1026:1026:1026) (1026:1026:1026))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a224\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2012:2012:2012))
        (PORT ena (3507:3507:3507) (3507:3507:3507))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a224\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4677:4677:4677) (4677:4677:4677))
        (PORT d[1] (4625:4625:4625) (4625:4625:4625))
        (PORT d[2] (3167:3167:3167) (3167:3167:3167))
        (PORT d[3] (4162:4162:4162) (4162:4162:4162))
        (PORT d[4] (3670:3670:3670) (3670:3670:3670))
        (PORT d[5] (3898:3898:3898) (3898:3898:3898))
        (PORT d[6] (3945:3945:3945) (3945:3945:3945))
        (PORT d[7] (3932:3932:3932) (3932:3932:3932))
        (PORT d[8] (3919:3919:3919) (3919:3919:3919))
        (PORT d[9] (3665:3665:3665) (3665:3665:3665))
        (PORT d[10] (3428:3428:3428) (3428:3428:3428))
        (PORT d[11] (3634:3634:3634) (3634:3634:3634))
        (PORT clk (2012:2012:2012) (2012:2012:2012))
        (PORT ena (3507:3507:3507) (3507:3507:3507))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a224\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2012:2012:2012))
        (PORT d[0] (3507:3507:3507) (3507:3507:3507))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a224\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a224\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (2002:2002:2002))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a480\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (PORT ena (3262:3262:3262) (3262:3262:3262))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a480\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3838:3838:3838) (3838:3838:3838))
        (PORT d[1] (3780:3780:3780) (3780:3780:3780))
        (PORT d[2] (2301:2301:2301) (2301:2301:2301))
        (PORT d[3] (3631:3631:3631) (3631:3631:3631))
        (PORT d[4] (2964:2964:2964) (2964:2964:2964))
        (PORT d[5] (3187:3187:3187) (3187:3187:3187))
        (PORT d[6] (3425:3425:3425) (3425:3425:3425))
        (PORT d[7] (3213:3213:3213) (3213:3213:3213))
        (PORT d[8] (3172:3172:3172) (3172:3172:3172))
        (PORT d[9] (3312:3312:3312) (3312:3312:3312))
        (PORT d[10] (3214:3214:3214) (3214:3214:3214))
        (PORT d[11] (2770:2770:2770) (2770:2770:2770))
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (PORT ena (3262:3262:3262) (3262:3262:3262))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a480\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (PORT d[0] (3262:3262:3262) (3262:3262:3262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a480\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a480\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2004:2004:2004))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a352\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (1980:1980:1980))
        (PORT ena (3384:3384:3384) (3384:3384:3384))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a352\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3889:3889:3889) (3889:3889:3889))
        (PORT d[1] (2980:2980:2980) (2980:2980:2980))
        (PORT d[2] (2612:2612:2612) (2612:2612:2612))
        (PORT d[3] (3981:3981:3981) (3981:3981:3981))
        (PORT d[4] (2703:2703:2703) (2703:2703:2703))
        (PORT d[5] (3492:3492:3492) (3492:3492:3492))
        (PORT d[6] (3755:3755:3755) (3755:3755:3755))
        (PORT d[7] (3115:3115:3115) (3115:3115:3115))
        (PORT d[8] (3054:3054:3054) (3054:3054:3054))
        (PORT d[9] (3702:3702:3702) (3702:3702:3702))
        (PORT d[10] (3921:3921:3921) (3921:3921:3921))
        (PORT d[11] (3384:3384:3384) (3384:3384:3384))
        (PORT clk (1980:1980:1980) (1980:1980:1980))
        (PORT ena (3384:3384:3384) (3384:3384:3384))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a352\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (1980:1980:1980))
        (PORT d[0] (3384:3384:3384) (3384:3384:3384))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a352\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2122:2122:2122))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a352\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1970:1970:1970) (1970:1970:1970))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a96\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (2602:2602:2602) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a96\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3811:3811:3811) (3811:3811:3811))
        (PORT d[1] (2249:2249:2249) (2249:2249:2249))
        (PORT d[2] (2072:2072:2072) (2072:2072:2072))
        (PORT d[3] (3124:3124:3124) (3124:3124:3124))
        (PORT d[4] (2154:2154:2154) (2154:2154:2154))
        (PORT d[5] (2992:2992:2992) (2992:2992:2992))
        (PORT d[6] (3386:3386:3386) (3386:3386:3386))
        (PORT d[7] (3725:3725:3725) (3725:3725:3725))
        (PORT d[8] (2504:2504:2504) (2504:2504:2504))
        (PORT d[9] (3018:3018:3018) (3018:3018:3018))
        (PORT d[10] (2729:2729:2729) (2729:2729:2729))
        (PORT d[11] (2760:2760:2760) (2760:2760:2760))
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (2602:2602:2602) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a96\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT d[0] (2602:2602:2602) (2602:2602:2602))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a96\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a96\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w0_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (354:354:354))
        (PORT datab (2340:2340:2340) (2340:2340:2340))
        (PORT datac (1368:1368:1368) (1368:1368:1368))
        (PORT datad (1606:1606:1606) (1606:1606:1606))
        (PORT datae (2249:2249:2249) (2249:2249:2249))
        (PORT dataf (1068:1068:1068) (1068:1068:1068))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a320\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (2573:2573:2573) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a320\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4045:4045:4045) (4045:4045:4045))
        (PORT d[1] (2506:2506:2506) (2506:2506:2506))
        (PORT d[2] (2097:2097:2097) (2097:2097:2097))
        (PORT d[3] (2909:2909:2909) (2909:2909:2909))
        (PORT d[4] (2722:2722:2722) (2722:2722:2722))
        (PORT d[5] (2499:2499:2499) (2499:2499:2499))
        (PORT d[6] (3820:3820:3820) (3820:3820:3820))
        (PORT d[7] (3455:3455:3455) (3455:3455:3455))
        (PORT d[8] (2435:2435:2435) (2435:2435:2435))
        (PORT d[9] (3373:3373:3373) (3373:3373:3373))
        (PORT d[10] (3211:3211:3211) (3211:3211:3211))
        (PORT d[11] (3065:3065:3065) (3065:3065:3065))
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (2573:2573:2573) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a320\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT d[0] (2573:2573:2573) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a320\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a320\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a448\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (3503:3503:3503) (3503:3503:3503))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a448\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2732:2732:2732) (2732:2732:2732))
        (PORT d[1] (1934:1934:1934) (1934:1934:1934))
        (PORT d[2] (3231:3231:3231) (3231:3231:3231))
        (PORT d[3] (2124:2124:2124) (2124:2124:2124))
        (PORT d[4] (3107:3107:3107) (3107:3107:3107))
        (PORT d[5] (2598:2598:2598) (2598:2598:2598))
        (PORT d[6] (2351:2351:2351) (2351:2351:2351))
        (PORT d[7] (2135:2135:2135) (2135:2135:2135))
        (PORT d[8] (2027:2027:2027) (2027:2027:2027))
        (PORT d[9] (2659:2659:2659) (2659:2659:2659))
        (PORT d[10] (4062:4062:4062) (4062:4062:4062))
        (PORT d[11] (4199:4199:4199) (4199:4199:4199))
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (3503:3503:3503) (3503:3503:3503))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a448\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT d[0] (3503:3503:3503) (3503:3503:3503))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a448\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a448\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a192\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (2361:2361:2361) (2361:2361:2361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a192\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3754:3754:3754) (3754:3754:3754))
        (PORT d[1] (3060:3060:3060) (3060:3060:3060))
        (PORT d[2] (2169:2169:2169) (2169:2169:2169))
        (PORT d[3] (4325:4325:4325) (4325:4325:4325))
        (PORT d[4] (2156:2156:2156) (2156:2156:2156))
        (PORT d[5] (2640:2640:2640) (2640:2640:2640))
        (PORT d[6] (3778:3778:3778) (3778:3778:3778))
        (PORT d[7] (3347:3347:3347) (3347:3347:3347))
        (PORT d[8] (2373:2373:2373) (2373:2373:2373))
        (PORT d[9] (3991:3991:3991) (3991:3991:3991))
        (PORT d[10] (2717:2717:2717) (2717:2717:2717))
        (PORT d[11] (2566:2566:2566) (2566:2566:2566))
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (2361:2361:2361) (2361:2361:2361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a192\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT d[0] (2361:2361:2361) (2361:2361:2361))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a192\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a192\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (2905:2905:2905) (2905:2905:2905))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4407:4407:4407) (4407:4407:4407))
        (PORT d[1] (4065:4065:4065) (4065:4065:4065))
        (PORT d[2] (2996:2996:2996) (2996:2996:2996))
        (PORT d[3] (3916:3916:3916) (3916:3916:3916))
        (PORT d[4] (2933:2933:2933) (2933:2933:2933))
        (PORT d[5] (3387:3387:3387) (3387:3387:3387))
        (PORT d[6] (4412:4412:4412) (4412:4412:4412))
        (PORT d[7] (4631:4631:4631) (4631:4631:4631))
        (PORT d[8] (2829:2829:2829) (2829:2829:2829))
        (PORT d[9] (4107:4107:4107) (4107:4107:4107))
        (PORT d[10] (3289:3289:3289) (3289:3289:3289))
        (PORT d[11] (4320:4320:4320) (4320:4320:4320))
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (2905:2905:2905) (2905:2905:2905))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT d[0] (2905:2905:2905) (2905:2905:2905))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a64\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w0_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2299:2299:2299) (2299:2299:2299))
        (PORT datab (856:856:856) (856:856:856))
        (PORT datac (325:325:325) (325:325:325))
        (PORT datad (783:783:783) (783:783:783))
        (PORT datae (787:787:787) (787:787:787))
        (PORT dataf (1717:1717:1717) (1717:1717:1717))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (1992:1992:1992))
        (PORT ena (2039:2039:2039) (2039:2039:2039))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (1961:1961:1961))
        (PORT d[1] (1782:1782:1782) (1782:1782:1782))
        (PORT d[2] (3417:3417:3417) (3417:3417:3417))
        (PORT d[3] (2333:2333:2333) (2333:2333:2333))
        (PORT d[4] (2056:2056:2056) (2056:2056:2056))
        (PORT d[5] (2287:2287:2287) (2287:2287:2287))
        (PORT d[6] (1753:1753:1753) (1753:1753:1753))
        (PORT d[7] (1971:1971:1971) (1971:1971:1971))
        (PORT d[8] (1844:1844:1844) (1844:1844:1844))
        (PORT d[9] (1889:1889:1889) (1889:1889:1889))
        (PORT d[10] (2057:2057:2057) (2057:2057:2057))
        (PORT d[11] (2271:2271:2271) (2271:2271:2271))
        (PORT clk (1992:1992:1992) (1992:1992:1992))
        (PORT ena (2039:2039:2039) (2039:2039:2039))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (1992:1992:1992))
        (PORT d[0] (2039:2039:2039) (2039:2039:2039))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a32\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (1982:1982:1982))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a416\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (1980:1980:1980))
        (PORT ena (2299:2299:2299) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a416\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2254:2254:2254) (2254:2254:2254))
        (PORT d[1] (1810:1810:1810) (1810:1810:1810))
        (PORT d[2] (3426:3426:3426) (3426:3426:3426))
        (PORT d[3] (1710:1710:1710) (1710:1710:1710))
        (PORT d[4] (2036:2036:2036) (2036:2036:2036))
        (PORT d[5] (2268:2268:2268) (2268:2268:2268))
        (PORT d[6] (1748:1748:1748) (1748:1748:1748))
        (PORT d[7] (1963:1963:1963) (1963:1963:1963))
        (PORT d[8] (1901:1901:1901) (1901:1901:1901))
        (PORT d[9] (2372:2372:2372) (2372:2372:2372))
        (PORT d[10] (2021:2021:2021) (2021:2021:2021))
        (PORT d[11] (1996:1996:1996) (1996:1996:1996))
        (PORT clk (1980:1980:1980) (1980:1980:1980))
        (PORT ena (2299:2299:2299) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a416\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (1980:1980:1980))
        (PORT d[0] (2299:2299:2299) (2299:2299:2299))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a416\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2122:2122:2122))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a416\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1970:1970:1970) (1970:1970:1970))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a160\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (PORT ena (2023:2023:2023) (2023:2023:2023))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a160\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2022:2022:2022) (2022:2022:2022))
        (PORT d[1] (1836:1836:1836) (1836:1836:1836))
        (PORT d[2] (2120:2120:2120) (2120:2120:2120))
        (PORT d[3] (1733:1733:1733) (1733:1733:1733))
        (PORT d[4] (1986:1986:1986) (1986:1986:1986))
        (PORT d[5] (1971:1971:1971) (1971:1971:1971))
        (PORT d[6] (1697:1697:1697) (1697:1697:1697))
        (PORT d[7] (1907:1907:1907) (1907:1907:1907))
        (PORT d[8] (1794:1794:1794) (1794:1794:1794))
        (PORT d[9] (1887:1887:1887) (1887:1887:1887))
        (PORT d[10] (1931:1931:1931) (1931:1931:1931))
        (PORT d[11] (1915:1915:1915) (1915:1915:1915))
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (PORT ena (2023:2023:2023) (2023:2023:2023))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a160\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (PORT d[0] (2023:2023:2023) (2023:2023:2023))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a160\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2143:2143:2143))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a160\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1991:1991:1991) (1991:1991:1991))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w0_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (875:875:875))
        (PORT datab (573:573:573) (573:573:573))
        (PORT datac (1562:1562:1562) (1562:1562:1562))
        (PORT datad (816:816:816) (816:816:816))
        (PORT datae (1559:1559:1559) (1559:1559:1559))
        (PORT dataf (836:836:836) (836:836:836))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a256\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2005:2005:2005))
        (PORT ena (2891:2891:2891) (2891:2891:2891))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a256\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3934:3934:3934) (3934:3934:3934))
        (PORT d[1] (3951:3951:3951) (3951:3951:3951))
        (PORT d[2] (3114:3114:3114) (3114:3114:3114))
        (PORT d[3] (4040:4040:4040) (4040:4040:4040))
        (PORT d[4] (3035:3035:3035) (3035:3035:3035))
        (PORT d[5] (3202:3202:3202) (3202:3202:3202))
        (PORT d[6] (4292:4292:4292) (4292:4292:4292))
        (PORT d[7] (3486:3486:3486) (3486:3486:3486))
        (PORT d[8] (3303:3303:3303) (3303:3303:3303))
        (PORT d[9] (4157:4157:4157) (4157:4157:4157))
        (PORT d[10] (3960:3960:3960) (3960:3960:3960))
        (PORT d[11] (3832:3832:3832) (3832:3832:3832))
        (PORT clk (2005:2005:2005) (2005:2005:2005))
        (PORT ena (2891:2891:2891) (2891:2891:2891))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a256\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2005:2005:2005))
        (PORT d[0] (2891:2891:2891) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a256\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a256\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1995:1995:1995) (1995:1995:1995))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (3279:3279:3279) (3279:3279:3279))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4238:4238:4238) (4238:4238:4238))
        (PORT d[1] (3651:3651:3651) (3651:3651:3651))
        (PORT d[2] (3099:3099:3099) (3099:3099:3099))
        (PORT d[3] (4330:4330:4330) (4330:4330:4330))
        (PORT d[4] (3044:3044:3044) (3044:3044:3044))
        (PORT d[5] (3577:3577:3577) (3577:3577:3577))
        (PORT d[6] (3660:3660:3660) (3660:3660:3660))
        (PORT d[7] (3516:3516:3516) (3516:3516:3516))
        (PORT d[8] (3037:3037:3037) (3037:3037:3037))
        (PORT d[9] (4380:4380:4380) (4380:4380:4380))
        (PORT d[10] (3781:3781:3781) (3781:3781:3781))
        (PORT d[11] (3726:3726:3726) (3726:3726:3726))
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (3279:3279:3279) (3279:3279:3279))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT d[0] (3279:3279:3279) (3279:3279:3279))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a0\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a128\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1989:1989:1989))
        (PORT ena (3272:3272:3272) (3272:3272:3272))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a128\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4506:4506:4506) (4506:4506:4506))
        (PORT d[1] (3970:3970:3970) (3970:3970:3970))
        (PORT d[2] (2684:2684:2684) (2684:2684:2684))
        (PORT d[3] (3355:3355:3355) (3355:3355:3355))
        (PORT d[4] (2708:2708:2708) (2708:2708:2708))
        (PORT d[5] (3189:3189:3189) (3189:3189:3189))
        (PORT d[6] (3631:3631:3631) (3631:3631:3631))
        (PORT d[7] (3149:3149:3149) (3149:3149:3149))
        (PORT d[8] (2930:2930:2930) (2930:2930:2930))
        (PORT d[9] (3753:3753:3753) (3753:3753:3753))
        (PORT d[10] (3611:3611:3611) (3611:3611:3611))
        (PORT d[11] (3885:3885:3885) (3885:3885:3885))
        (PORT clk (1989:1989:1989) (1989:1989:1989))
        (PORT ena (3272:3272:3272) (3272:3272:3272))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a128\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1989:1989:1989))
        (PORT d[0] (3272:3272:3272) (3272:3272:3272))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a128\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2131:2131:2131))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a128\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (1979:1979:1979))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w0_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (794:794:794))
        (PORT datab (2224:2224:2224) (2224:2224:2224))
        (PORT datac (2182:2182:2182) (2182:2182:2182))
        (PORT datad (333:333:333) (333:333:333))
        (PORT datae (2249:2249:2249) (2249:2249:2249))
        (PORT dataf (1986:1986:1986) (1986:1986:1986))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w0_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2446:2446:2446) (2446:2446:2446))
        (PORT datab (260:260:260) (260:260:260))
        (PORT datac (248:248:248) (248:248:248))
        (PORT datad (3347:3347:3347) (3347:3347:3347))
        (PORT datae (1606:1606:1606) (1606:1606:1606))
        (PORT dataf (206:206:206) (206:206:206))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (PORT adatasdata (551:551:551) (551:551:551))
        (PORT aclr (1903:1903:1903) (1903:1903:1903))
        (PORT ena (3644:3644:3644) (3644:3644:3644))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst3\|inst8\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5215:5215:5215) (5215:5215:5215))
        (PORT datac (390:390:390) (390:390:390))
        (PORT dataf (858:858:858) (858:858:858))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1026:1026:1026) (1026:1026:1026))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a445\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2071:2071:2071))
        (PORT ena (3411:3411:3411) (3411:3411:3411))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a445\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3859:3859:3859) (3859:3859:3859))
        (PORT d[1] (3836:3836:3836) (3836:3836:3836))
        (PORT d[2] (3292:3292:3292) (3292:3292:3292))
        (PORT d[3] (3532:3532:3532) (3532:3532:3532))
        (PORT d[4] (4211:4211:4211) (4211:4211:4211))
        (PORT d[5] (3669:3669:3669) (3669:3669:3669))
        (PORT d[6] (3983:3983:3983) (3983:3983:3983))
        (PORT d[7] (3448:3448:3448) (3448:3448:3448))
        (PORT d[8] (3887:3887:3887) (3887:3887:3887))
        (PORT d[9] (3806:3806:3806) (3806:3806:3806))
        (PORT d[10] (3770:3770:3770) (3770:3770:3770))
        (PORT d[11] (3846:3846:3846) (3846:3846:3846))
        (PORT clk (2071:2071:2071) (2071:2071:2071))
        (PORT ena (3411:3411:3411) (3411:3411:3411))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a445\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2071:2071:2071))
        (PORT d[0] (3411:3411:3411) (3411:3411:3411))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a445\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a445\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a413\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT ena (3245:3245:3245) (3245:3245:3245))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a413\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3051:3051:3051) (3051:3051:3051))
        (PORT d[1] (3643:3643:3643) (3643:3643:3643))
        (PORT d[2] (3168:3168:3168) (3168:3168:3168))
        (PORT d[3] (2921:2921:2921) (2921:2921:2921))
        (PORT d[4] (4109:4109:4109) (4109:4109:4109))
        (PORT d[5] (3167:3167:3167) (3167:3167:3167))
        (PORT d[6] (3207:3207:3207) (3207:3207:3207))
        (PORT d[7] (2317:2317:2317) (2317:2317:2317))
        (PORT d[8] (3149:3149:3149) (3149:3149:3149))
        (PORT d[9] (3145:3145:3145) (3145:3145:3145))
        (PORT d[10] (3299:3299:3299) (3299:3299:3299))
        (PORT d[11] (3382:3382:3382) (3382:3382:3382))
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT ena (3245:3245:3245) (3245:3245:3245))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a413\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT d[0] (3245:3245:3245) (3245:3245:3245))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a413\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a413\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a509\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (PORT ena (3210:3210:3210) (3210:3210:3210))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a509\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3060:3060:3060) (3060:3060:3060))
        (PORT d[1] (3645:3645:3645) (3645:3645:3645))
        (PORT d[2] (2674:2674:2674) (2674:2674:2674))
        (PORT d[3] (2913:2913:2913) (2913:2913:2913))
        (PORT d[4] (4120:4120:4120) (4120:4120:4120))
        (PORT d[5] (3185:3185:3185) (3185:3185:3185))
        (PORT d[6] (3204:3204:3204) (3204:3204:3204))
        (PORT d[7] (2519:2519:2519) (2519:2519:2519))
        (PORT d[8] (3354:3354:3354) (3354:3354:3354))
        (PORT d[9] (2923:2923:2923) (2923:2923:2923))
        (PORT d[10] (3507:3507:3507) (3507:3507:3507))
        (PORT d[11] (3046:3046:3046) (3046:3046:3046))
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (PORT ena (3210:3210:3210) (3210:3210:3210))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a509\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (PORT d[0] (3210:3210:3210) (3210:3210:3210))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a509\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a509\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w29_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (869:869:869))
        (PORT datab (1839:1839:1839) (1839:1839:1839))
        (PORT datac (1931:1931:1931) (1931:1931:1931))
        (PORT datad (555:555:555) (555:555:555))
        (PORT datae (2426:2426:2426) (2426:2426:2426))
        (PORT dataf (465:465:465) (465:465:465))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a253\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (2002:2002:2002))
        (PORT ena (2622:2622:2622) (2622:2622:2622))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a253\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3069:3069:3069) (3069:3069:3069))
        (PORT d[1] (2322:2322:2322) (2322:2322:2322))
        (PORT d[2] (3422:3422:3422) (3422:3422:3422))
        (PORT d[3] (2792:2792:2792) (2792:2792:2792))
        (PORT d[4] (3195:3195:3195) (3195:3195:3195))
        (PORT d[5] (2635:2635:2635) (2635:2635:2635))
        (PORT d[6] (3120:3120:3120) (3120:3120:3120))
        (PORT d[7] (2520:2520:2520) (2520:2520:2520))
        (PORT d[8] (2798:2798:2798) (2798:2798:2798))
        (PORT d[9] (2770:2770:2770) (2770:2770:2770))
        (PORT d[10] (3965:3965:3965) (3965:3965:3965))
        (PORT d[11] (3656:3656:3656) (3656:3656:3656))
        (PORT clk (2002:2002:2002) (2002:2002:2002))
        (PORT ena (2622:2622:2622) (2622:2622:2622))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a253\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (2002:2002:2002))
        (PORT d[0] (2622:2622:2622) (2622:2622:2622))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a253\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a253\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (1992:1992:1992))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a157\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (3069:3069:3069) (3069:3069:3069))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a157\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2674:2674:2674) (2674:2674:2674))
        (PORT d[1] (1824:1824:1824) (1824:1824:1824))
        (PORT d[2] (3283:3283:3283) (3283:3283:3283))
        (PORT d[3] (2105:2105:2105) (2105:2105:2105))
        (PORT d[4] (2781:2781:2781) (2781:2781:2781))
        (PORT d[5] (2315:2315:2315) (2315:2315:2315))
        (PORT d[6] (2936:2936:2936) (2936:2936:2936))
        (PORT d[7] (2850:2850:2850) (2850:2850:2850))
        (PORT d[8] (1967:1967:1967) (1967:1967:1967))
        (PORT d[9] (2671:2671:2671) (2671:2671:2671))
        (PORT d[10] (3711:3711:3711) (3711:3711:3711))
        (PORT d[11] (3511:3511:3511) (3511:3511:3511))
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (3069:3069:3069) (3069:3069:3069))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a157\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT d[0] (3069:3069:3069) (3069:3069:3069))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a157\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a157\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a189\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1998:1998:1998))
        (PORT ena (2680:2680:2680) (2680:2680:2680))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a189\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4728:4728:4728) (4728:4728:4728))
        (PORT d[1] (4402:4402:4402) (4402:4402:4402))
        (PORT d[2] (3216:3216:3216) (3216:3216:3216))
        (PORT d[3] (3137:3137:3137) (3137:3137:3137))
        (PORT d[4] (3442:3442:3442) (3442:3442:3442))
        (PORT d[5] (2703:2703:2703) (2703:2703:2703))
        (PORT d[6] (2859:2859:2859) (2859:2859:2859))
        (PORT d[7] (2622:2622:2622) (2622:2622:2622))
        (PORT d[8] (2591:2591:2591) (2591:2591:2591))
        (PORT d[9] (3221:3221:3221) (3221:3221:3221))
        (PORT d[10] (4021:4021:4021) (4021:4021:4021))
        (PORT d[11] (3974:3974:3974) (3974:3974:3974))
        (PORT clk (1998:1998:1998) (1998:1998:1998))
        (PORT ena (2680:2680:2680) (2680:2680:2680))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a189\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1998:1998:1998))
        (PORT d[0] (2680:2680:2680) (2680:2680:2680))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a189\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a189\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1988:1988:1988))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w29_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2137:2137:2137) (2137:2137:2137))
        (PORT datab (1558:1558:1558) (1558:1558:1558))
        (PORT datac (806:806:806) (806:806:806))
        (PORT datad (1854:1854:1854) (1854:1854:1854))
        (PORT datae (2610:2610:2610) (2610:2610:2610))
        (PORT dataf (2113:2113:2113) (2113:2113:2113))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT ena (2379:2379:2379) (2379:2379:2379))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2394:2394:2394) (2394:2394:2394))
        (PORT d[1] (1780:1780:1780) (1780:1780:1780))
        (PORT d[2] (2532:2532:2532) (2532:2532:2532))
        (PORT d[3] (1781:1781:1781) (1781:1781:1781))
        (PORT d[4] (2572:2572:2572) (2572:2572:2572))
        (PORT d[5] (2602:2602:2602) (2602:2602:2602))
        (PORT d[6] (2653:2653:2653) (2653:2653:2653))
        (PORT d[7] (2483:2483:2483) (2483:2483:2483))
        (PORT d[8] (1895:1895:1895) (1895:1895:1895))
        (PORT d[9] (2345:2345:2345) (2345:2345:2345))
        (PORT d[10] (4394:4394:4394) (4394:4394:4394))
        (PORT d[11] (3755:3755:3755) (3755:3755:3755))
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT ena (2379:2379:2379) (2379:2379:2379))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT d[0] (2379:2379:2379) (2379:2379:2379))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a61\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT ena (2671:2671:2671) (2671:2671:2671))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4407:4407:4407) (4407:4407:4407))
        (PORT d[1] (4392:4392:4392) (4392:4392:4392))
        (PORT d[2] (3543:3543:3543) (3543:3543:3543))
        (PORT d[3] (2919:2919:2919) (2919:2919:2919))
        (PORT d[4] (3481:3481:3481) (3481:3481:3481))
        (PORT d[5] (2716:2716:2716) (2716:2716:2716))
        (PORT d[6] (3131:3131:3131) (3131:3131:3131))
        (PORT d[7] (3076:3076:3076) (3076:3076:3076))
        (PORT d[8] (2559:2559:2559) (2559:2559:2559))
        (PORT d[9] (3208:3208:3208) (3208:3208:3208))
        (PORT d[10] (3936:3936:3936) (3936:3936:3936))
        (PORT d[11] (4230:4230:4230) (4230:4230:4230))
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT ena (2671:2671:2671) (2671:2671:2671))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT d[0] (2671:2671:2671) (2671:2671:2671))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a29\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (PORT ena (2766:2766:2766) (2766:2766:2766))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2787:2787:2787) (2787:2787:2787))
        (PORT d[1] (2017:2017:2017) (2017:2017:2017))
        (PORT d[2] (3224:3224:3224) (3224:3224:3224))
        (PORT d[3] (3084:3084:3084) (3084:3084:3084))
        (PORT d[4] (3082:3082:3082) (3082:3082:3082))
        (PORT d[5] (2269:2269:2269) (2269:2269:2269))
        (PORT d[6] (2706:2706:2706) (2706:2706:2706))
        (PORT d[7] (2210:2210:2210) (2210:2210:2210))
        (PORT d[8] (2426:2426:2426) (2426:2426:2426))
        (PORT d[9] (3013:3013:3013) (3013:3013:3013))
        (PORT d[10] (4220:4220:4220) (4220:4220:4220))
        (PORT d[11] (3898:3898:3898) (3898:3898:3898))
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (PORT ena (2766:2766:2766) (2766:2766:2766))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a93\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (PORT d[0] (2766:2766:2766) (2766:2766:2766))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a93\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w29_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1169:1169:1169))
        (PORT datab (1034:1034:1034) (1034:1034:1034))
        (PORT datac (2152:2152:2152) (2152:2152:2152))
        (PORT datad (1615:1615:1615) (1615:1615:1615))
        (PORT datae (2604:2604:2604) (2604:2604:2604))
        (PORT dataf (611:611:611) (611:611:611))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w29_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (274:274:274))
        (PORT datab (1152:1152:1152) (1152:1152:1152))
        (PORT datac (1269:1269:1269) (1269:1269:1269))
        (PORT datad (1862:1862:1862) (1862:1862:1862))
        (PORT datae (219:219:219) (219:219:219))
        (PORT dataf (202:202:202) (202:202:202))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (3412:3412:3412) (3412:3412:3412))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a252\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2086:2086:2086))
        (PORT ena (2853:2853:2853) (2853:2853:2853))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a252\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3404:3404:3404) (3404:3404:3404))
        (PORT d[1] (2111:2111:2111) (2111:2111:2111))
        (PORT d[2] (2516:2516:2516) (2516:2516:2516))
        (PORT d[3] (3098:3098:3098) (3098:3098:3098))
        (PORT d[4] (2541:2541:2541) (2541:2541:2541))
        (PORT d[5] (3025:3025:3025) (3025:3025:3025))
        (PORT d[6] (2956:2956:2956) (2956:2956:2956))
        (PORT d[7] (2603:2603:2603) (2603:2603:2603))
        (PORT d[8] (3576:3576:3576) (3576:3576:3576))
        (PORT d[9] (2401:2401:2401) (2401:2401:2401))
        (PORT d[10] (3708:3708:3708) (3708:3708:3708))
        (PORT d[11] (2712:2712:2712) (2712:2712:2712))
        (PORT clk (2086:2086:2086) (2086:2086:2086))
        (PORT ena (2853:2853:2853) (2853:2853:2853))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a252\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2086:2086:2086))
        (PORT d[0] (2853:2853:2853) (2853:2853:2853))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a252\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a252\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a380\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT ena (2868:2868:2868) (2868:2868:2868))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a380\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4088:4088:4088) (4088:4088:4088))
        (PORT d[1] (2555:2555:2555) (2555:2555:2555))
        (PORT d[2] (3010:3010:3010) (3010:3010:3010))
        (PORT d[3] (2598:2598:2598) (2598:2598:2598))
        (PORT d[4] (4434:4434:4434) (4434:4434:4434))
        (PORT d[5] (3095:3095:3095) (3095:3095:3095))
        (PORT d[6] (3785:3785:3785) (3785:3785:3785))
        (PORT d[7] (3651:3651:3651) (3651:3651:3651))
        (PORT d[8] (3354:3354:3354) (3354:3354:3354))
        (PORT d[9] (3052:3052:3052) (3052:3052:3052))
        (PORT d[10] (2537:2537:2537) (2537:2537:2537))
        (PORT d[11] (3196:3196:3196) (3196:3196:3196))
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT ena (2868:2868:2868) (2868:2868:2868))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a380\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT d[0] (2868:2868:2868) (2868:2868:2868))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a380\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a380\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a508\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (3079:3079:3079) (3079:3079:3079))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a508\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3610:3610:3610) (3610:3610:3610))
        (PORT d[1] (3086:3086:3086) (3086:3086:3086))
        (PORT d[2] (3475:3475:3475) (3475:3475:3475))
        (PORT d[3] (4335:4335:4335) (4335:4335:4335))
        (PORT d[4] (3674:3674:3674) (3674:3674:3674))
        (PORT d[5] (3628:3628:3628) (3628:3628:3628))
        (PORT d[6] (3938:3938:3938) (3938:3938:3938))
        (PORT d[7] (3170:3170:3170) (3170:3170:3170))
        (PORT d[8] (3550:3550:3550) (3550:3550:3550))
        (PORT d[9] (3651:3651:3651) (3651:3651:3651))
        (PORT d[10] (3334:3334:3334) (3334:3334:3334))
        (PORT d[11] (3395:3395:3395) (3395:3395:3395))
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (3079:3079:3079) (3079:3079:3079))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a508\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT d[0] (3079:3079:3079) (3079:3079:3079))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a508\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a508\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a124\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (3425:3425:3425) (3425:3425:3425))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a124\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3330:3330:3330) (3330:3330:3330))
        (PORT d[1] (2633:2633:2633) (2633:2633:2633))
        (PORT d[2] (3020:3020:3020) (3020:3020:3020))
        (PORT d[3] (3366:3366:3366) (3366:3366:3366))
        (PORT d[4] (2696:2696:2696) (2696:2696:2696))
        (PORT d[5] (3131:3131:3131) (3131:3131:3131))
        (PORT d[6] (3406:3406:3406) (3406:3406:3406))
        (PORT d[7] (3093:3093:3093) (3093:3093:3093))
        (PORT d[8] (3118:3118:3118) (3118:3118:3118))
        (PORT d[9] (3324:3324:3324) (3324:3324:3324))
        (PORT d[10] (3020:3020:3020) (3020:3020:3020))
        (PORT d[11] (2889:2889:2889) (2889:2889:2889))
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (3425:3425:3425) (3425:3425:3425))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a124\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT d[0] (3425:3425:3425) (3425:3425:3425))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a124\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a124\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w28_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2919:2919:2919) (2919:2919:2919))
        (PORT datab (2157:2157:2157) (2157:2157:2157))
        (PORT datac (906:906:906) (906:906:906))
        (PORT datad (1978:1978:1978) (1978:1978:1978))
        (PORT datae (2654:2654:2654) (2654:2654:2654))
        (PORT dataf (1495:1495:1495) (1495:1495:1495))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a316\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2082:2082:2082))
        (PORT ena (3071:3071:3071) (3071:3071:3071))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a316\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3033:3033:3033) (3033:3033:3033))
        (PORT d[1] (2717:2717:2717) (2717:2717:2717))
        (PORT d[2] (2809:2809:2809) (2809:2809:2809))
        (PORT d[3] (2715:2715:2715) (2715:2715:2715))
        (PORT d[4] (2485:2485:2485) (2485:2485:2485))
        (PORT d[5] (3170:3170:3170) (3170:3170:3170))
        (PORT d[6] (2708:2708:2708) (2708:2708:2708))
        (PORT d[7] (2460:2460:2460) (2460:2460:2460))
        (PORT d[8] (3477:3477:3477) (3477:3477:3477))
        (PORT d[9] (2177:2177:2177) (2177:2177:2177))
        (PORT d[10] (2580:2580:2580) (2580:2580:2580))
        (PORT d[11] (2495:2495:2495) (2495:2495:2495))
        (PORT clk (2082:2082:2082) (2082:2082:2082))
        (PORT ena (3071:3071:3071) (3071:3071:3071))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a316\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2082:2082:2082))
        (PORT d[0] (3071:3071:3071) (3071:3071:3071))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a316\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a316\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2072:2072:2072))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (3099:3099:3099) (3099:3099:3099))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4440:4440:4440) (4440:4440:4440))
        (PORT d[1] (2795:2795:2795) (2795:2795:2795))
        (PORT d[2] (2926:2926:2926) (2926:2926:2926))
        (PORT d[3] (2870:2870:2870) (2870:2870:2870))
        (PORT d[4] (4219:4219:4219) (4219:4219:4219))
        (PORT d[5] (3061:3061:3061) (3061:3061:3061))
        (PORT d[6] (3433:3433:3433) (3433:3433:3433))
        (PORT d[7] (4011:4011:4011) (4011:4011:4011))
        (PORT d[8] (2977:2977:2977) (2977:2977:2977))
        (PORT d[9] (3127:3127:3127) (3127:3127:3127))
        (PORT d[10] (2793:2793:2793) (2793:2793:2793))
        (PORT d[11] (2884:2884:2884) (2884:2884:2884))
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (3099:3099:3099) (3099:3099:3099))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT d[0] (3099:3099:3099) (3099:3099:3099))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a60\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a188\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (3029:3029:3029) (3029:3029:3029))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a188\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2184:2184:2184) (2184:2184:2184))
        (PORT d[1] (2286:2286:2286) (2286:2286:2286))
        (PORT d[2] (2689:2689:2689) (2689:2689:2689))
        (PORT d[3] (2249:2249:2249) (2249:2249:2249))
        (PORT d[4] (2071:2071:2071) (2071:2071:2071))
        (PORT d[5] (2016:2016:2016) (2016:2016:2016))
        (PORT d[6] (2281:2281:2281) (2281:2281:2281))
        (PORT d[7] (2399:2399:2399) (2399:2399:2399))
        (PORT d[8] (2547:2547:2547) (2547:2547:2547))
        (PORT d[9] (1783:1783:1783) (1783:1783:1783))
        (PORT d[10] (2049:2049:2049) (2049:2049:2049))
        (PORT d[11] (2020:2020:2020) (2020:2020:2020))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (3029:3029:3029) (3029:3029:3029))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a188\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT d[0] (3029:3029:3029) (3029:3029:3029))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a188\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a188\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2030:2030:2030))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w28_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2320:2320:2320) (2320:2320:2320))
        (PORT datab (1394:1394:1394) (1394:1394:1394))
        (PORT datac (2142:2142:2142) (2142:2142:2142))
        (PORT datad (1929:1929:1929) (1929:1929:1929))
        (PORT datae (2866:2866:2866) (2866:2866:2866))
        (PORT dataf (760:760:760) (760:760:760))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a348\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2078:2078:2078))
        (PORT ena (2333:2333:2333) (2333:2333:2333))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a348\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3096:3096:3096) (3096:3096:3096))
        (PORT d[1] (2362:2362:2362) (2362:2362:2362))
        (PORT d[2] (2493:2493:2493) (2493:2493:2493))
        (PORT d[3] (2782:2782:2782) (2782:2782:2782))
        (PORT d[4] (2804:2804:2804) (2804:2804:2804))
        (PORT d[5] (3054:3054:3054) (3054:3054:3054))
        (PORT d[6] (3172:3172:3172) (3172:3172:3172))
        (PORT d[7] (2581:2581:2581) (2581:2581:2581))
        (PORT d[8] (2962:2962:2962) (2962:2962:2962))
        (PORT d[9] (2777:2777:2777) (2777:2777:2777))
        (PORT d[10] (2563:2563:2563) (2563:2563:2563))
        (PORT d[11] (2795:2795:2795) (2795:2795:2795))
        (PORT clk (2078:2078:2078) (2078:2078:2078))
        (PORT ena (2333:2333:2333) (2333:2333:2333))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a348\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2078:2078:2078))
        (PORT d[0] (2333:2333:2333) (2333:2333:2333))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a348\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a348\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a476\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT ena (3205:3205:3205) (3205:3205:3205))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a476\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3111:3111:3111) (3111:3111:3111))
        (PORT d[1] (2514:2514:2514) (2514:2514:2514))
        (PORT d[2] (3284:3284:3284) (3284:3284:3284))
        (PORT d[3] (2801:2801:2801) (2801:2801:2801))
        (PORT d[4] (2799:2799:2799) (2799:2799:2799))
        (PORT d[5] (3074:3074:3074) (3074:3074:3074))
        (PORT d[6] (2934:2934:2934) (2934:2934:2934))
        (PORT d[7] (2342:2342:2342) (2342:2342:2342))
        (PORT d[8] (2947:2947:2947) (2947:2947:2947))
        (PORT d[9] (2490:2490:2490) (2490:2490:2490))
        (PORT d[10] (2151:2151:2151) (2151:2151:2151))
        (PORT d[11] (2550:2550:2550) (2550:2550:2550))
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT ena (3205:3205:3205) (3205:3205:3205))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a476\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT d[0] (3205:3205:3205) (3205:3205:3205))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a476\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a476\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (PORT ena (3603:3603:3603) (3603:3603:3603))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4124:4124:4124) (4124:4124:4124))
        (PORT d[1] (2522:2522:2522) (2522:2522:2522))
        (PORT d[2] (3030:3030:3030) (3030:3030:3030))
        (PORT d[3] (3079:3079:3079) (3079:3079:3079))
        (PORT d[4] (4455:4455:4455) (4455:4455:4455))
        (PORT d[5] (3075:3075:3075) (3075:3075:3075))
        (PORT d[6] (3771:3771:3771) (3771:3771:3771))
        (PORT d[7] (3686:3686:3686) (3686:3686:3686))
        (PORT d[8] (3122:3122:3122) (3122:3122:3122))
        (PORT d[9] (3668:3668:3668) (3668:3668:3668))
        (PORT d[10] (2836:2836:2836) (2836:2836:2836))
        (PORT d[11] (2858:2858:2858) (2858:2858:2858))
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (PORT ena (3603:3603:3603) (3603:3603:3603))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a92\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (PORT d[0] (3603:3603:3603) (3603:3603:3603))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a92\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w28_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1643:1643:1643) (1643:1643:1643))
        (PORT datab (663:663:663) (663:663:663))
        (PORT datac (2894:2894:2894) (2894:2894:2894))
        (PORT datad (1025:1025:1025) (1025:1025:1025))
        (PORT datae (2116:2116:2116) (2116:2116:2116))
        (PORT dataf (1979:1979:1979) (1979:1979:1979))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a284\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT ena (2827:2827:2827) (2827:2827:2827))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a284\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3135:3135:3135) (3135:3135:3135))
        (PORT d[1] (2842:2842:2842) (2842:2842:2842))
        (PORT d[2] (3784:3784:3784) (3784:3784:3784))
        (PORT d[3] (2801:2801:2801) (2801:2801:2801))
        (PORT d[4] (2902:2902:2902) (2902:2902:2902))
        (PORT d[5] (3104:3104:3104) (3104:3104:3104))
        (PORT d[6] (3213:3213:3213) (3213:3213:3213))
        (PORT d[7] (2762:2762:2762) (2762:2762:2762))
        (PORT d[8] (3119:3119:3119) (3119:3119:3119))
        (PORT d[9] (3355:3355:3355) (3355:3355:3355))
        (PORT d[10] (2750:2750:2750) (2750:2750:2750))
        (PORT d[11] (2620:2620:2620) (2620:2620:2620))
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT ena (2827:2827:2827) (2827:2827:2827))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a284\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT d[0] (2827:2827:2827) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a284\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a284\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a156\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT ena (3495:3495:3495) (3495:3495:3495))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a156\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3633:3633:3633) (3633:3633:3633))
        (PORT d[1] (2705:2705:2705) (2705:2705:2705))
        (PORT d[2] (3343:3343:3343) (3343:3343:3343))
        (PORT d[3] (3134:3134:3134) (3134:3134:3134))
        (PORT d[4] (2665:2665:2665) (2665:2665:2665))
        (PORT d[5] (3279:3279:3279) (3279:3279:3279))
        (PORT d[6] (3859:3859:3859) (3859:3859:3859))
        (PORT d[7] (3293:3293:3293) (3293:3293:3293))
        (PORT d[8] (4055:4055:4055) (4055:4055:4055))
        (PORT d[9] (3307:3307:3307) (3307:3307:3307))
        (PORT d[10] (3344:3344:3344) (3344:3344:3344))
        (PORT d[11] (3583:3583:3583) (3583:3583:3583))
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT ena (3495:3495:3495) (3495:3495:3495))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a156\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT d[0] (3495:3495:3495) (3495:3495:3495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a156\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a156\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a412\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT ena (3301:3301:3301) (3301:3301:3301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a412\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3724:3724:3724) (3724:3724:3724))
        (PORT d[1] (2588:2588:2588) (2588:2588:2588))
        (PORT d[2] (3206:3206:3206) (3206:3206:3206))
        (PORT d[3] (3541:3541:3541) (3541:3541:3541))
        (PORT d[4] (4077:4077:4077) (4077:4077:4077))
        (PORT d[5] (3413:3413:3413) (3413:3413:3413))
        (PORT d[6] (4647:4647:4647) (4647:4647:4647))
        (PORT d[7] (3283:3283:3283) (3283:3283:3283))
        (PORT d[8] (4006:4006:4006) (4006:4006:4006))
        (PORT d[9] (4362:4362:4362) (4362:4362:4362))
        (PORT d[10] (2890:2890:2890) (2890:2890:2890))
        (PORT d[11] (3358:3358:3358) (3358:3358:3358))
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT ena (3301:3301:3301) (3301:3301:3301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a412\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT d[0] (3301:3301:3301) (3301:3301:3301))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a412\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a412\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2074:2074:2074))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w28_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (355:355:355))
        (PORT datab (2162:2162:2162) (2162:2162:2162))
        (PORT datac (2884:2884:2884) (2884:2884:2884))
        (PORT datad (1466:1466:1466) (1466:1466:1466))
        (PORT datae (2401:2401:2401) (2401:2401:2401))
        (PORT dataf (1530:1530:1530) (1530:1530:1530))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w28_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2558:2558:2558) (2558:2558:2558))
        (PORT datab (257:257:257) (257:257:257))
        (PORT datac (249:249:249) (249:249:249))
        (PORT datad (3558:3558:3558) (3558:3558:3558))
        (PORT datae (212:212:212) (212:212:212))
        (PORT dataf (206:206:206) (206:206:206))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (550:550:550) (550:550:550))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (3194:3194:3194) (3194:3194:3194))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a154\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (PORT ena (3469:3469:3469) (3469:3469:3469))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a154\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3601:3601:3601) (3601:3601:3601))
        (PORT d[1] (2929:2929:2929) (2929:2929:2929))
        (PORT d[2] (3417:3417:3417) (3417:3417:3417))
        (PORT d[3] (2886:2886:2886) (2886:2886:2886))
        (PORT d[4] (2699:2699:2699) (2699:2699:2699))
        (PORT d[5] (3300:3300:3300) (3300:3300:3300))
        (PORT d[6] (3491:3491:3491) (3491:3491:3491))
        (PORT d[7] (3354:3354:3354) (3354:3354:3354))
        (PORT d[8] (4052:4052:4052) (4052:4052:4052))
        (PORT d[9] (2428:2428:2428) (2428:2428:2428))
        (PORT d[10] (3076:3076:3076) (3076:3076:3076))
        (PORT d[11] (2994:2994:2994) (2994:2994:2994))
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (PORT ena (3469:3469:3469) (3469:3469:3469))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a154\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (PORT d[0] (3469:3469:3469) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a154\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a154\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a282\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT ena (3420:3420:3420) (3420:3420:3420))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a282\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3413:3413:3413) (3413:3413:3413))
        (PORT d[1] (2746:2746:2746) (2746:2746:2746))
        (PORT d[2] (2988:2988:2988) (2988:2988:2988))
        (PORT d[3] (3496:3496:3496) (3496:3496:3496))
        (PORT d[4] (3734:3734:3734) (3734:3734:3734))
        (PORT d[5] (4048:4048:4048) (4048:4048:4048))
        (PORT d[6] (4355:4355:4355) (4355:4355:4355))
        (PORT d[7] (3033:3033:3033) (3033:3033:3033))
        (PORT d[8] (3980:3980:3980) (3980:3980:3980))
        (PORT d[9] (4067:4067:4067) (4067:4067:4067))
        (PORT d[10] (3233:3233:3233) (3233:3233:3233))
        (PORT d[11] (3062:3062:3062) (3062:3062:3062))
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT ena (3420:3420:3420) (3420:3420:3420))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a282\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT d[0] (3420:3420:3420) (3420:3420:3420))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a282\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a282\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2070:2070:2070))
        (PORT ena (3242:3242:3242) (3242:3242:3242))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3755:3755:3755) (3755:3755:3755))
        (PORT d[1] (2239:2239:2239) (2239:2239:2239))
        (PORT d[2] (3086:3086:3086) (3086:3086:3086))
        (PORT d[3] (2234:2234:2234) (2234:2234:2234))
        (PORT d[4] (2198:2198:2198) (2198:2198:2198))
        (PORT d[5] (2409:2409:2409) (2409:2409:2409))
        (PORT d[6] (2620:2620:2620) (2620:2620:2620))
        (PORT d[7] (2270:2270:2270) (2270:2270:2270))
        (PORT d[8] (2881:2881:2881) (2881:2881:2881))
        (PORT d[9] (2855:2855:2855) (2855:2855:2855))
        (PORT d[10] (2094:2094:2094) (2094:2094:2094))
        (PORT d[11] (2375:2375:2375) (2375:2375:2375))
        (PORT clk (2070:2070:2070) (2070:2070:2070))
        (PORT ena (3242:3242:3242) (3242:3242:3242))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2070:2070:2070))
        (PORT d[0] (3242:3242:3242) (3242:3242:3242))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a26\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w26_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (788:788:788))
        (PORT datab (2162:2162:2162) (2162:2162:2162))
        (PORT datac (2887:2887:2887) (2887:2887:2887))
        (PORT datad (2159:2159:2159) (2159:2159:2159))
        (PORT datae (1954:1954:1954) (1954:1954:1954))
        (PORT dataf (704:704:704) (704:704:704))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a186\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (3166:3166:3166) (3166:3166:3166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a186\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2730:2730:2730) (2730:2730:2730))
        (PORT d[1] (3937:3937:3937) (3937:3937:3937))
        (PORT d[2] (2415:2415:2415) (2415:2415:2415))
        (PORT d[3] (2496:2496:2496) (2496:2496:2496))
        (PORT d[4] (3445:3445:3445) (3445:3445:3445))
        (PORT d[5] (3946:3946:3946) (3946:3946:3946))
        (PORT d[6] (2624:2624:2624) (2624:2624:2624))
        (PORT d[7] (3083:3083:3083) (3083:3083:3083))
        (PORT d[8] (3329:3329:3329) (3329:3329:3329))
        (PORT d[9] (2520:2520:2520) (2520:2520:2520))
        (PORT d[10] (3073:3073:3073) (3073:3073:3073))
        (PORT d[11] (3286:3286:3286) (3286:3286:3286))
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (3166:3166:3166) (3166:3166:3166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a186\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT d[0] (3166:3166:3166) (3166:3166:3166))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a186\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a186\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a442\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2091:2091:2091))
        (PORT ena (3500:3500:3500) (3500:3500:3500))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a442\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3475:3475:3475) (3475:3475:3475))
        (PORT d[1] (4101:4101:4101) (4101:4101:4101))
        (PORT d[2] (3176:3176:3176) (3176:3176:3176))
        (PORT d[3] (3138:3138:3138) (3138:3138:3138))
        (PORT d[4] (3673:3673:3673) (3673:3673:3673))
        (PORT d[5] (4181:4181:4181) (4181:4181:4181))
        (PORT d[6] (3498:3498:3498) (3498:3498:3498))
        (PORT d[7] (3434:3434:3434) (3434:3434:3434))
        (PORT d[8] (3444:3444:3444) (3444:3444:3444))
        (PORT d[9] (3283:3283:3283) (3283:3283:3283))
        (PORT d[10] (4401:4401:4401) (4401:4401:4401))
        (PORT d[11] (4369:4369:4369) (4369:4369:4369))
        (PORT clk (2091:2091:2091) (2091:2091:2091))
        (PORT ena (3500:3500:3500) (3500:3500:3500))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a442\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2091:2091:2091))
        (PORT d[0] (3500:3500:3500) (3500:3500:3500))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a442\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a442\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2081:2081:2081))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (2921:2921:2921) (2921:2921:2921))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2340:2340:2340) (2340:2340:2340))
        (PORT d[1] (3046:3046:3046) (3046:3046:3046))
        (PORT d[2] (2050:2050:2050) (2050:2050:2050))
        (PORT d[3] (2225:2225:2225) (2225:2225:2225))
        (PORT d[4] (2754:2754:2754) (2754:2754:2754))
        (PORT d[5] (3656:3656:3656) (3656:3656:3656))
        (PORT d[6] (2207:2207:2207) (2207:2207:2207))
        (PORT d[7] (2263:2263:2263) (2263:2263:2263))
        (PORT d[8] (3895:3895:3895) (3895:3895:3895))
        (PORT d[9] (1944:1944:1944) (1944:1944:1944))
        (PORT d[10] (3078:3078:3078) (3078:3078:3078))
        (PORT d[11] (2663:2663:2663) (2663:2663:2663))
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (2921:2921:2921) (2921:2921:2921))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT d[0] (2921:2921:2921) (2921:2921:2921))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a58\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w26_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1249:1249:1249))
        (PORT datab (892:892:892) (892:892:892))
        (PORT datac (1989:1989:1989) (1989:1989:1989))
        (PORT datad (3104:3104:3104) (3104:3104:3104))
        (PORT datae (1164:1164:1164) (1164:1164:1164))
        (PORT dataf (3030:3030:3030) (3030:3030:3030))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a250\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2071:2071:2071))
        (PORT ena (3151:3151:3151) (3151:3151:3151))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a250\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3503:3503:3503) (3503:3503:3503))
        (PORT d[1] (4324:4324:4324) (4324:4324:4324))
        (PORT d[2] (2871:2871:2871) (2871:2871:2871))
        (PORT d[3] (3164:3164:3164) (3164:3164:3164))
        (PORT d[4] (3674:3674:3674) (3674:3674:3674))
        (PORT d[5] (4010:4010:4010) (4010:4010:4010))
        (PORT d[6] (4176:4176:4176) (4176:4176:4176))
        (PORT d[7] (3066:3066:3066) (3066:3066:3066))
        (PORT d[8] (3490:3490:3490) (3490:3490:3490))
        (PORT d[9] (3662:3662:3662) (3662:3662:3662))
        (PORT d[10] (3893:3893:3893) (3893:3893:3893))
        (PORT d[11] (4254:4254:4254) (4254:4254:4254))
        (PORT clk (2071:2071:2071) (2071:2071:2071))
        (PORT ena (3151:3151:3151) (3151:3151:3151))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a250\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2071:2071:2071))
        (PORT d[0] (3151:3151:3151) (3151:3151:3151))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a250\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a250\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a378\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (2707:2707:2707) (2707:2707:2707))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a378\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (3047:3047:3047))
        (PORT d[1] (3933:3933:3933) (3933:3933:3933))
        (PORT d[2] (2095:2095:2095) (2095:2095:2095))
        (PORT d[3] (2655:2655:2655) (2655:2655:2655))
        (PORT d[4] (3540:3540:3540) (3540:3540:3540))
        (PORT d[5] (3645:3645:3645) (3645:3645:3645))
        (PORT d[6] (2627:2627:2627) (2627:2627:2627))
        (PORT d[7] (2288:2288:2288) (2288:2288:2288))
        (PORT d[8] (3301:3301:3301) (3301:3301:3301))
        (PORT d[9] (2623:2623:2623) (2623:2623:2623))
        (PORT d[10] (3583:3583:3583) (3583:3583:3583))
        (PORT d[11] (3580:3580:3580) (3580:3580:3580))
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (2707:2707:2707) (2707:2707:2707))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a378\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT d[0] (2707:2707:2707) (2707:2707:2707))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a378\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a378\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a506\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT ena (3425:3425:3425) (3425:3425:3425))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a506\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3289:3289:3289) (3289:3289:3289))
        (PORT d[1] (3843:3843:3843) (3843:3843:3843))
        (PORT d[2] (3046:3046:3046) (3046:3046:3046))
        (PORT d[3] (2984:2984:2984) (2984:2984:2984))
        (PORT d[4] (3742:3742:3742) (3742:3742:3742))
        (PORT d[5] (4120:4120:4120) (4120:4120:4120))
        (PORT d[6] (3279:3279:3279) (3279:3279:3279))
        (PORT d[7] (3837:3837:3837) (3837:3837:3837))
        (PORT d[8] (3738:3738:3738) (3738:3738:3738))
        (PORT d[9] (3469:3469:3469) (3469:3469:3469))
        (PORT d[10] (4278:4278:4278) (4278:4278:4278))
        (PORT d[11] (4406:4406:4406) (4406:4406:4406))
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT ena (3425:3425:3425) (3425:3425:3425))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a506\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT d[0] (3425:3425:3425) (3425:3425:3425))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a506\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a506\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w26_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1674:1674:1674) (1674:1674:1674))
        (PORT datab (1346:1346:1346) (1346:1346:1346))
        (PORT datac (3108:3108:3108) (3108:3108:3108))
        (PORT datad (827:827:827) (827:827:827))
        (PORT datae (2085:2085:2085) (2085:2085:2085))
        (PORT dataf (3028:3028:3028) (3028:3028:3028))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w26_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (269:269:269))
        (PORT datab (3569:3569:3569) (3569:3569:3569))
        (PORT datac (246:246:246) (246:246:246))
        (PORT datad (1652:1652:1652) (1652:1652:1652))
        (PORT datae (2506:2506:2506) (2506:2506:2506))
        (PORT dataf (1258:1258:1258) (1258:1258:1258))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (3194:3194:3194) (3194:3194:3194))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a429\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (PORT ena (2099:2099:2099) (2099:2099:2099))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a429\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1788:1788:1788) (1788:1788:1788))
        (PORT d[1] (2654:2654:2654) (2654:2654:2654))
        (PORT d[2] (1733:1733:1733) (1733:1733:1733))
        (PORT d[3] (1745:1745:1745) (1745:1745:1745))
        (PORT d[4] (1952:1952:1952) (1952:1952:1952))
        (PORT d[5] (3896:3896:3896) (3896:3896:3896))
        (PORT d[6] (1928:1928:1928) (1928:1928:1928))
        (PORT d[7] (1712:1712:1712) (1712:1712:1712))
        (PORT d[8] (2756:2756:2756) (2756:2756:2756))
        (PORT d[9] (2335:2335:2335) (2335:2335:2335))
        (PORT d[10] (3016:3016:3016) (3016:3016:3016))
        (PORT d[11] (2414:2414:2414) (2414:2414:2414))
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (PORT ena (2099:2099:2099) (2099:2099:2099))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a429\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (PORT d[0] (2099:2099:2099) (2099:2099:2099))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a429\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a429\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a461\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT ena (2272:2272:2272) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a461\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1840:1840:1840) (1840:1840:1840))
        (PORT d[1] (2721:2721:2721) (2721:2721:2721))
        (PORT d[2] (1791:1791:1791) (1791:1791:1791))
        (PORT d[3] (2319:2319:2319) (2319:2319:2319))
        (PORT d[4] (1986:1986:1986) (1986:1986:1986))
        (PORT d[5] (3873:3873:3873) (3873:3873:3873))
        (PORT d[6] (2229:2229:2229) (2229:2229:2229))
        (PORT d[7] (1758:1758:1758) (1758:1758:1758))
        (PORT d[8] (2717:2717:2717) (2717:2717:2717))
        (PORT d[9] (2292:2292:2292) (2292:2292:2292))
        (PORT d[10] (2678:2678:2678) (2678:2678:2678))
        (PORT d[11] (2441:2441:2441) (2441:2441:2441))
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT ena (2272:2272:2272) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a461\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT d[0] (2272:2272:2272) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a461\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a461\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a493\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (3494:3494:3494) (3494:3494:3494))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a493\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3193:3193:3193) (3193:3193:3193))
        (PORT d[1] (3330:3330:3330) (3330:3330:3330))
        (PORT d[2] (4209:4209:4209) (4209:4209:4209))
        (PORT d[3] (2645:2645:2645) (2645:2645:2645))
        (PORT d[4] (3392:3392:3392) (3392:3392:3392))
        (PORT d[5] (3598:3598:3598) (3598:3598:3598))
        (PORT d[6] (3014:3014:3014) (3014:3014:3014))
        (PORT d[7] (2479:2479:2479) (2479:2479:2479))
        (PORT d[8] (2902:2902:2902) (2902:2902:2902))
        (PORT d[9] (2941:2941:2941) (2941:2941:2941))
        (PORT d[10] (3225:3225:3225) (3225:3225:3225))
        (PORT d[11] (2557:2557:2557) (2557:2557:2557))
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (3494:3494:3494) (3494:3494:3494))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a493\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT d[0] (3494:3494:3494) (3494:3494:3494))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a493\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a493\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a397\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT ena (2192:2192:2192) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a397\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1820:1820:1820) (1820:1820:1820))
        (PORT d[1] (2625:2625:2625) (2625:2625:2625))
        (PORT d[2] (1786:1786:1786) (1786:1786:1786))
        (PORT d[3] (2357:2357:2357) (2357:2357:2357))
        (PORT d[4] (2451:2451:2451) (2451:2451:2451))
        (PORT d[5] (3890:3890:3890) (3890:3890:3890))
        (PORT d[6] (1940:1940:1940) (1940:1940:1940))
        (PORT d[7] (1743:1743:1743) (1743:1743:1743))
        (PORT d[8] (2748:2748:2748) (2748:2748:2748))
        (PORT d[9] (2321:2321:2321) (2321:2321:2321))
        (PORT d[10] (2984:2984:2984) (2984:2984:2984))
        (PORT d[11] (2430:2430:2430) (2430:2430:2430))
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT ena (2192:2192:2192) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a397\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT d[0] (2192:2192:2192) (2192:2192:2192))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a397\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a397\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w13_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2220:2220:2220) (2220:2220:2220))
        (PORT datab (825:825:825) (825:825:825))
        (PORT datac (572:572:572) (572:572:572))
        (PORT datad (1933:1933:1933) (1933:1933:1933))
        (PORT datae (968:968:968) (968:968:968))
        (PORT dataf (2515:2515:2515) (2515:2515:2515))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a237\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2072:2072:2072))
        (PORT ena (3197:3197:3197) (3197:3197:3197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a237\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3238:3238:3238) (3238:3238:3238))
        (PORT d[1] (4135:4135:4135) (4135:4135:4135))
        (PORT d[2] (2447:2447:2447) (2447:2447:2447))
        (PORT d[3] (2752:2752:2752) (2752:2752:2752))
        (PORT d[4] (3219:3219:3219) (3219:3219:3219))
        (PORT d[5] (3642:3642:3642) (3642:3642:3642))
        (PORT d[6] (3077:3077:3077) (3077:3077:3077))
        (PORT d[7] (3677:3677:3677) (3677:3677:3677))
        (PORT d[8] (2872:2872:2872) (2872:2872:2872))
        (PORT d[9] (3339:3339:3339) (3339:3339:3339))
        (PORT d[10] (3568:3568:3568) (3568:3568:3568))
        (PORT d[11] (3587:3587:3587) (3587:3587:3587))
        (PORT clk (2072:2072:2072) (2072:2072:2072))
        (PORT ena (3197:3197:3197) (3197:3197:3197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a237\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2072:2072:2072))
        (PORT d[0] (3197:3197:3197) (3197:3197:3197))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a237\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a237\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a205\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT ena (3589:3589:3589) (3589:3589:3589))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a205\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3273:3273:3273) (3273:3273:3273))
        (PORT d[1] (3880:3880:3880) (3880:3880:3880))
        (PORT d[2] (3085:3085:3085) (3085:3085:3085))
        (PORT d[3] (2938:2938:2938) (2938:2938:2938))
        (PORT d[4] (3670:3670:3670) (3670:3670:3670))
        (PORT d[5] (4199:4199:4199) (4199:4199:4199))
        (PORT d[6] (3132:3132:3132) (3132:3132:3132))
        (PORT d[7] (3441:3441:3441) (3441:3441:3441))
        (PORT d[8] (3715:3715:3715) (3715:3715:3715))
        (PORT d[9] (3818:3818:3818) (3818:3818:3818))
        (PORT d[10] (3945:3945:3945) (3945:3945:3945))
        (PORT d[11] (3567:3567:3567) (3567:3567:3567))
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT ena (3589:3589:3589) (3589:3589:3589))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a205\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT d[0] (3589:3589:3589) (3589:3589:3589))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a205\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a205\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a173\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (3189:3189:3189) (3189:3189:3189))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a173\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2728:2728:2728) (2728:2728:2728))
        (PORT d[1] (3903:3903:3903) (3903:3903:3903))
        (PORT d[2] (2432:2432:2432) (2432:2432:2432))
        (PORT d[3] (2375:2375:2375) (2375:2375:2375))
        (PORT d[4] (2892:2892:2892) (2892:2892:2892))
        (PORT d[5] (3981:3981:3981) (3981:3981:3981))
        (PORT d[6] (3787:3787:3787) (3787:3787:3787))
        (PORT d[7] (2601:2601:2601) (2601:2601:2601))
        (PORT d[8] (3610:3610:3610) (3610:3610:3610))
        (PORT d[9] (2966:2966:2966) (2966:2966:2966))
        (PORT d[10] (3130:3130:3130) (3130:3130:3130))
        (PORT d[11] (3054:3054:3054) (3054:3054:3054))
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (3189:3189:3189) (3189:3189:3189))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a173\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT d[0] (3189:3189:3189) (3189:3189:3189))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a173\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a173\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w13_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2088:2088:2088) (2088:2088:2088))
        (PORT datab (2253:2253:2253) (2253:2253:2253))
        (PORT datac (1044:1044:1044) (1044:1044:1044))
        (PORT datad (1507:1507:1507) (1507:1507:1507))
        (PORT datae (2410:2410:2410) (2410:2410:2410))
        (PORT dataf (840:840:840) (840:840:840))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a333\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT ena (3256:3256:3256) (3256:3256:3256))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a333\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3129:3129:3129) (3129:3129:3129))
        (PORT d[1] (4193:4193:4193) (4193:4193:4193))
        (PORT d[2] (2662:2662:2662) (2662:2662:2662))
        (PORT d[3] (2747:2747:2747) (2747:2747:2747))
        (PORT d[4] (3548:3548:3548) (3548:3548:3548))
        (PORT d[5] (4299:4299:4299) (4299:4299:4299))
        (PORT d[6] (2758:2758:2758) (2758:2758:2758))
        (PORT d[7] (2826:2826:2826) (2826:2826:2826))
        (PORT d[8] (3546:3546:3546) (3546:3546:3546))
        (PORT d[9] (3276:3276:3276) (3276:3276:3276))
        (PORT d[10] (3665:3665:3665) (3665:3665:3665))
        (PORT d[11] (3211:3211:3211) (3211:3211:3211))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT ena (3256:3256:3256) (3256:3256:3256))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a333\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT d[0] (3256:3256:3256) (3256:3256:3256))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a333\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a333\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a365\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2073:2073:2073))
        (PORT ena (2726:2726:2726) (2726:2726:2726))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a365\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3106:3106:3106) (3106:3106:3106))
        (PORT d[1] (3947:3947:3947) (3947:3947:3947))
        (PORT d[2] (2108:2108:2108) (2108:2108:2108))
        (PORT d[3] (2718:2718:2718) (2718:2718:2718))
        (PORT d[4] (3653:3653:3653) (3653:3653:3653))
        (PORT d[5] (3574:3574:3574) (3574:3574:3574))
        (PORT d[6] (2673:2673:2673) (2673:2673:2673))
        (PORT d[7] (2302:2302:2302) (2302:2302:2302))
        (PORT d[8] (3255:3255:3255) (3255:3255:3255))
        (PORT d[9] (2686:2686:2686) (2686:2686:2686))
        (PORT d[10] (3690:3690:3690) (3690:3690:3690))
        (PORT d[11] (3928:3928:3928) (3928:3928:3928))
        (PORT clk (2073:2073:2073) (2073:2073:2073))
        (PORT ena (2726:2726:2726) (2726:2726:2726))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a365\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2073:2073:2073))
        (PORT d[0] (2726:2726:2726) (2726:2726:2726))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a365\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a365\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a301\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2089:2089:2089))
        (PORT ena (3627:3627:3627) (3627:3627:3627))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a301\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3185:3185:3185) (3185:3185:3185))
        (PORT d[1] (4397:4397:4397) (4397:4397:4397))
        (PORT d[2] (2868:2868:2868) (2868:2868:2868))
        (PORT d[3] (2873:2873:2873) (2873:2873:2873))
        (PORT d[4] (3393:3393:3393) (3393:3393:3393))
        (PORT d[5] (4477:4477:4477) (4477:4477:4477))
        (PORT d[6] (3525:3525:3525) (3525:3525:3525))
        (PORT d[7] (3367:3367:3367) (3367:3367:3367))
        (PORT d[8] (3417:3417:3417) (3417:3417:3417))
        (PORT d[9] (2998:2998:2998) (2998:2998:2998))
        (PORT d[10] (4331:4331:4331) (4331:4331:4331))
        (PORT d[11] (4409:4409:4409) (4409:4409:4409))
        (PORT clk (2089:2089:2089) (2089:2089:2089))
        (PORT ena (3627:3627:3627) (3627:3627:3627))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a301\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2089:2089:2089))
        (PORT d[0] (3627:3627:3627) (3627:3627:3627))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a301\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a301\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2079:2079:2079))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w13_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1119:1119:1119) (1119:1119:1119))
        (PORT datab (1203:1203:1203) (1203:1203:1203))
        (PORT datac (563:563:563) (563:563:563))
        (PORT datad (1588:1588:1588) (1588:1588:1588))
        (PORT datae (2417:2417:2417) (2417:2417:2417))
        (PORT dataf (2200:2200:2200) (2200:2200:2200))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w13_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (296:296:296))
        (PORT datab (2351:2351:2351) (2351:2351:2351))
        (PORT datac (3300:3300:3300) (3300:3300:3300))
        (PORT datad (250:250:250) (250:250:250))
        (PORT datae (3320:3320:3320) (3320:3320:3320))
        (PORT dataf (207:207:207) (207:207:207))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (4508:4508:4508) (4508:4508:4508))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst5\|y\[2\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1854:1854:1854) (1854:1854:1854))
        (PORT datac (2889:2889:2889) (2889:2889:2889))
        (PORT dataf (1112:1112:1112) (1112:1112:1112))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (665:665:665) (665:665:665))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (654:654:654) (654:654:654))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a148\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (3508:3508:3508) (3508:3508:3508))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a148\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3296:3296:3296) (3296:3296:3296))
        (PORT d[1] (3838:3838:3838) (3838:3838:3838))
        (PORT d[2] (3073:3073:3073) (3073:3073:3073))
        (PORT d[3] (2989:2989:2989) (2989:2989:2989))
        (PORT d[4] (4109:4109:4109) (4109:4109:4109))
        (PORT d[5] (4191:4191:4191) (4191:4191:4191))
        (PORT d[6] (3242:3242:3242) (3242:3242:3242))
        (PORT d[7] (3854:3854:3854) (3854:3854:3854))
        (PORT d[8] (3728:3728:3728) (3728:3728:3728))
        (PORT d[9] (3342:3342:3342) (3342:3342:3342))
        (PORT d[10] (4406:4406:4406) (4406:4406:4406))
        (PORT d[11] (4350:4350:4350) (4350:4350:4350))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (3508:3508:3508) (3508:3508:3508))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a148\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT d[0] (3508:3508:3508) (3508:3508:3508))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a148\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a148\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a276\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2027:2027:2027))
        (PORT ena (3410:3410:3410) (3410:3410:3410))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a276\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3232:3232:3232) (3232:3232:3232))
        (PORT d[1] (4104:4104:4104) (4104:4104:4104))
        (PORT d[2] (3094:3094:3094) (3094:3094:3094))
        (PORT d[3] (2952:2952:2952) (2952:2952:2952))
        (PORT d[4] (3441:3441:3441) (3441:3441:3441))
        (PORT d[5] (4634:4634:4634) (4634:4634:4634))
        (PORT d[6] (3379:3379:3379) (3379:3379:3379))
        (PORT d[7] (3166:3166:3166) (3166:3166:3166))
        (PORT d[8] (3458:3458:3458) (3458:3458:3458))
        (PORT d[9] (3373:3373:3373) (3373:3373:3373))
        (PORT d[10] (3924:3924:3924) (3924:3924:3924))
        (PORT d[11] (3573:3573:3573) (3573:3573:3573))
        (PORT clk (2027:2027:2027) (2027:2027:2027))
        (PORT ena (3410:3410:3410) (3410:3410:3410))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a276\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2027:2027:2027))
        (PORT d[0] (3410:3410:3410) (3410:3410:3410))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a276\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a276\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT ena (3359:3359:3359) (3359:3359:3359))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3470:3470:3470) (3470:3470:3470))
        (PORT d[1] (4061:4061:4061) (4061:4061:4061))
        (PORT d[2] (2881:2881:2881) (2881:2881:2881))
        (PORT d[3] (3140:3140:3140) (3140:3140:3140))
        (PORT d[4] (3689:3689:3689) (3689:3689:3689))
        (PORT d[5] (4238:4238:4238) (4238:4238:4238))
        (PORT d[6] (4093:4093:4093) (4093:4093:4093))
        (PORT d[7] (3005:3005:3005) (3005:3005:3005))
        (PORT d[8] (3666:3666:3666) (3666:3666:3666))
        (PORT d[9] (3345:3345:3345) (3345:3345:3345))
        (PORT d[10] (4167:4167:4167) (4167:4167:4167))
        (PORT d[11] (4268:4268:4268) (4268:4268:4268))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT ena (3359:3359:3359) (3359:3359:3359))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT d[0] (3359:3359:3359) (3359:3359:3359))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a20\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w20_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (898:898:898))
        (PORT datab (3365:3365:3365) (3365:3365:3365))
        (PORT datac (2280:2280:2280) (2280:2280:2280))
        (PORT datad (1508:1508:1508) (1508:1508:1508))
        (PORT datae (1229:1229:1229) (1229:1229:1229))
        (PORT dataf (3262:3262:3262) (3262:3262:3262))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a180\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (PORT ena (3142:3142:3142) (3142:3142:3142))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a180\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2648:2648:2648) (2648:2648:2648))
        (PORT d[1] (3351:3351:3351) (3351:3351:3351))
        (PORT d[2] (2428:2428:2428) (2428:2428:2428))
        (PORT d[3] (2301:2301:2301) (2301:2301:2301))
        (PORT d[4] (3473:3473:3473) (3473:3473:3473))
        (PORT d[5] (4054:4054:4054) (4054:4054:4054))
        (PORT d[6] (2901:2901:2901) (2901:2901:2901))
        (PORT d[7] (2535:2535:2535) (2535:2535:2535))
        (PORT d[8] (3751:3751:3751) (3751:3751:3751))
        (PORT d[9] (2911:2911:2911) (2911:2911:2911))
        (PORT d[10] (3104:3104:3104) (3104:3104:3104))
        (PORT d[11] (2998:2998:2998) (2998:2998:2998))
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (PORT ena (3142:3142:3142) (3142:3142:3142))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a180\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (PORT d[0] (3142:3142:3142) (3142:3142:3142))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a180\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a180\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2004:2004:2004))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (3465:3465:3465) (3465:3465:3465))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3328:3328:3328) (3328:3328:3328))
        (PORT d[1] (3888:3888:3888) (3888:3888:3888))
        (PORT d[2] (2805:2805:2805) (2805:2805:2805))
        (PORT d[3] (3047:3047:3047) (3047:3047:3047))
        (PORT d[4] (3657:3657:3657) (3657:3657:3657))
        (PORT d[5] (3628:3628:3628) (3628:3628:3628))
        (PORT d[6] (4558:4558:4558) (4558:4558:4558))
        (PORT d[7] (3055:3055:3055) (3055:3055:3055))
        (PORT d[8] (4174:4174:4174) (4174:4174:4174))
        (PORT d[9] (4083:4083:4083) (4083:4083:4083))
        (PORT d[10] (3865:3865:3865) (3865:3865:3865))
        (PORT d[11] (3888:3888:3888) (3888:3888:3888))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (3465:3465:3465) (3465:3465:3465))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT d[0] (3465:3465:3465) (3465:3465:3465))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a52\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2030:2030:2030))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a308\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT ena (3601:3601:3601) (3601:3601:3601))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a308\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3510:3510:3510) (3510:3510:3510))
        (PORT d[1] (4400:4400:4400) (4400:4400:4400))
        (PORT d[2] (3202:3202:3202) (3202:3202:3202))
        (PORT d[3] (3195:3195:3195) (3195:3195:3195))
        (PORT d[4] (3719:3719:3719) (3719:3719:3719))
        (PORT d[5] (4150:4150:4150) (4150:4150:4150))
        (PORT d[6] (3209:3209:3209) (3209:3209:3209))
        (PORT d[7] (3474:3474:3474) (3474:3474:3474))
        (PORT d[8] (3454:3454:3454) (3454:3454:3454))
        (PORT d[9] (3323:3323:3323) (3323:3323:3323))
        (PORT d[10] (4366:4366:4366) (4366:4366:4366))
        (PORT d[11] (4389:4389:4389) (4389:4389:4389))
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT ena (3601:3601:3601) (3601:3601:3601))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a308\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT d[0] (3601:3601:3601) (3601:3601:3601))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a308\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a308\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w20_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1577:1577:1577) (1577:1577:1577))
        (PORT datab (3362:3362:3362) (3362:3362:3362))
        (PORT datac (1140:1140:1140) (1140:1140:1140))
        (PORT datad (1677:1677:1677) (1677:1677:1677))
        (PORT datae (1919:1919:1919) (1919:1919:1919))
        (PORT dataf (3271:3271:3271) (3271:3271:3271))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a116\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (PORT ena (3138:3138:3138) (3138:3138:3138))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a116\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3165:3165:3165) (3165:3165:3165))
        (PORT d[1] (2882:2882:2882) (2882:2882:2882))
        (PORT d[2] (3309:3309:3309) (3309:3309:3309))
        (PORT d[3] (2821:2821:2821) (2821:2821:2821))
        (PORT d[4] (2640:2640:2640) (2640:2640:2640))
        (PORT d[5] (2866:2866:2866) (2866:2866:2866))
        (PORT d[6] (2922:2922:2922) (2922:2922:2922))
        (PORT d[7] (2788:2788:2788) (2788:2788:2788))
        (PORT d[8] (3138:3138:3138) (3138:3138:3138))
        (PORT d[9] (2379:2379:2379) (2379:2379:2379))
        (PORT d[10] (2621:2621:2621) (2621:2621:2621))
        (PORT d[11] (2645:2645:2645) (2645:2645:2645))
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (PORT ena (3138:3138:3138) (3138:3138:3138))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a116\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (PORT d[0] (3138:3138:3138) (3138:3138:3138))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a116\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a116\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a500\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (2838:2838:2838) (2838:2838:2838))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a500\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3945:3945:3945) (3945:3945:3945))
        (PORT d[1] (2891:2891:2891) (2891:2891:2891))
        (PORT d[2] (3361:3361:3361) (3361:3361:3361))
        (PORT d[3] (3227:3227:3227) (3227:3227:3227))
        (PORT d[4] (3355:3355:3355) (3355:3355:3355))
        (PORT d[5] (3275:3275:3275) (3275:3275:3275))
        (PORT d[6] (3546:3546:3546) (3546:3546:3546))
        (PORT d[7] (3351:3351:3351) (3351:3351:3351))
        (PORT d[8] (3734:3734:3734) (3734:3734:3734))
        (PORT d[9] (2433:2433:2433) (2433:2433:2433))
        (PORT d[10] (2705:2705:2705) (2705:2705:2705))
        (PORT d[11] (2605:2605:2605) (2605:2605:2605))
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (2838:2838:2838) (2838:2838:2838))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a500\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT d[0] (2838:2838:2838) (2838:2838:2838))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a500\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a500\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a244\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT ena (3129:3129:3129) (3129:3129:3129))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a244\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3713:3713:3713) (3713:3713:3713))
        (PORT d[1] (2047:2047:2047) (2047:2047:2047))
        (PORT d[2] (3073:3073:3073) (3073:3073:3073))
        (PORT d[3] (3060:3060:3060) (3060:3060:3060))
        (PORT d[4] (2500:2500:2500) (2500:2500:2500))
        (PORT d[5] (2727:2727:2727) (2727:2727:2727))
        (PORT d[6] (2923:2923:2923) (2923:2923:2923))
        (PORT d[7] (2911:2911:2911) (2911:2911:2911))
        (PORT d[8] (4056:4056:4056) (4056:4056:4056))
        (PORT d[9] (2883:2883:2883) (2883:2883:2883))
        (PORT d[10] (2404:2404:2404) (2404:2404:2404))
        (PORT d[11] (2412:2412:2412) (2412:2412:2412))
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT ena (3129:3129:3129) (3129:3129:3129))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a244\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT d[0] (3129:3129:3129) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a244\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a244\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2070:2070:2070))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a372\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2073:2073:2073))
        (PORT ena (2898:2898:2898) (2898:2898:2898))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a372\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3788:3788:3788) (3788:3788:3788))
        (PORT d[1] (2250:2250:2250) (2250:2250:2250))
        (PORT d[2] (2979:2979:2979) (2979:2979:2979))
        (PORT d[3] (3090:3090:3090) (3090:3090:3090))
        (PORT d[4] (4401:4401:4401) (4401:4401:4401))
        (PORT d[5] (3100:3100:3100) (3100:3100:3100))
        (PORT d[6] (4043:4043:4043) (4043:4043:4043))
        (PORT d[7] (3566:3566:3566) (3566:3566:3566))
        (PORT d[8] (3406:3406:3406) (3406:3406:3406))
        (PORT d[9] (3704:3704:3704) (3704:3704:3704))
        (PORT d[10] (2827:2827:2827) (2827:2827:2827))
        (PORT d[11] (2894:2894:2894) (2894:2894:2894))
        (PORT clk (2073:2073:2073) (2073:2073:2073))
        (PORT ena (2898:2898:2898) (2898:2898:2898))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a372\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2073:2073:2073))
        (PORT d[0] (2898:2898:2898) (2898:2898:2898))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a372\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a372\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w20_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2644:2644:2644) (2644:2644:2644))
        (PORT datab (1291:1291:1291) (1291:1291:1291))
        (PORT datac (2318:2318:2318) (2318:2318:2318))
        (PORT datad (1977:1977:1977) (1977:1977:1977))
        (PORT datae (1000:1000:1000) (1000:1000:1000))
        (PORT dataf (1479:1479:1479) (1479:1479:1479))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a468\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (3490:3490:3490) (3490:3490:3490))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a468\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2706:2706:2706) (2706:2706:2706))
        (PORT d[1] (4130:4130:4130) (4130:4130:4130))
        (PORT d[2] (2396:2396:2396) (2396:2396:2396))
        (PORT d[3] (2408:2408:2408) (2408:2408:2408))
        (PORT d[4] (2953:2953:2953) (2953:2953:2953))
        (PORT d[5] (3519:3519:3519) (3519:3519:3519))
        (PORT d[6] (3410:3410:3410) (3410:3410:3410))
        (PORT d[7] (3493:3493:3493) (3493:3493:3493))
        (PORT d[8] (2990:2990:2990) (2990:2990:2990))
        (PORT d[9] (2982:2982:2982) (2982:2982:2982))
        (PORT d[10] (3570:3570:3570) (3570:3570:3570))
        (PORT d[11] (3615:3615:3615) (3615:3615:3615))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (3490:3490:3490) (3490:3490:3490))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a468\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT d[0] (3490:3490:3490) (3490:3490:3490))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a468\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a468\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (3198:3198:3198) (3198:3198:3198))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2619:2619:2619) (2619:2619:2619))
        (PORT d[1] (3982:3982:3982) (3982:3982:3982))
        (PORT d[2] (2361:2361:2361) (2361:2361:2361))
        (PORT d[3] (2303:2303:2303) (2303:2303:2303))
        (PORT d[4] (3492:3492:3492) (3492:3492:3492))
        (PORT d[5] (4286:4286:4286) (4286:4286:4286))
        (PORT d[6] (2243:2243:2243) (2243:2243:2243))
        (PORT d[7] (2791:2791:2791) (2791:2791:2791))
        (PORT d[8] (4003:4003:4003) (4003:4003:4003))
        (PORT d[9] (2252:2252:2252) (2252:2252:2252))
        (PORT d[10] (3374:3374:3374) (3374:3374:3374))
        (PORT d[11] (3249:3249:3249) (3249:3249:3249))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (3198:3198:3198) (3198:3198:3198))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a84\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT d[0] (3198:3198:3198) (3198:3198:3198))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a84\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2015:2015:2015))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a340\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (3263:3263:3263) (3263:3263:3263))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a340\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3099:3099:3099) (3099:3099:3099))
        (PORT d[1] (4183:4183:4183) (4183:4183:4183))
        (PORT d[2] (2898:2898:2898) (2898:2898:2898))
        (PORT d[3] (2786:2786:2786) (2786:2786:2786))
        (PORT d[4] (3507:3507:3507) (3507:3507:3507))
        (PORT d[5] (4050:4050:4050) (4050:4050:4050))
        (PORT d[6] (3126:3126:3126) (3126:3126:3126))
        (PORT d[7] (3128:3128:3128) (3128:3128:3128))
        (PORT d[8] (3012:3012:3012) (3012:3012:3012))
        (PORT d[9] (3025:3025:3025) (3025:3025:3025))
        (PORT d[10] (3717:3717:3717) (3717:3717:3717))
        (PORT d[11] (3518:3518:3518) (3518:3518:3518))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (3263:3263:3263) (3263:3263:3263))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a340\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d[0] (3263:3263:3263) (3263:3263:3263))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a340\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a340\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w20_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1242:1242:1242) (1242:1242:1242))
        (PORT datab (1075:1075:1075) (1075:1075:1075))
        (PORT datac (1175:1175:1175) (1175:1175:1175))
        (PORT datad (1458:1458:1458) (1458:1458:1458))
        (PORT datae (3317:3317:3317) (3317:3317:3317))
        (PORT dataf (3270:3270:3270) (3270:3270:3270))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w20_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2473:2473:2473) (2473:2473:2473))
        (PORT datab (2245:2245:2245) (2245:2245:2245))
        (PORT datac (246:246:246) (246:246:246))
        (PORT datad (350:350:350) (350:350:350))
        (PORT datae (1458:1458:1458) (1458:1458:1458))
        (PORT dataf (214:214:214) (214:214:214))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (541:541:541) (541:541:541))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (4508:4508:4508) (4508:4508:4508))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst5\|y\[4\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1385:1385:1385) (1385:1385:1385))
        (PORT datad (1944:1944:1944) (1944:1944:1944))
        (PORT dataf (1111:1111:1111) (1111:1111:1111))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (565:565:565) (565:565:565))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a432\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (2913:2913:2913) (2913:2913:2913))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a432\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2481:2481:2481) (2481:2481:2481))
        (PORT d[1] (2790:2790:2790) (2790:2790:2790))
        (PORT d[2] (1845:1845:1845) (1845:1845:1845))
        (PORT d[3] (2567:2567:2567) (2567:2567:2567))
        (PORT d[4] (3539:3539:3539) (3539:3539:3539))
        (PORT d[5] (2906:2906:2906) (2906:2906:2906))
        (PORT d[6] (2978:2978:2978) (2978:2978:2978))
        (PORT d[7] (2057:2057:2057) (2057:2057:2057))
        (PORT d[8] (4404:4404:4404) (4404:4404:4404))
        (PORT d[9] (2349:2349:2349) (2349:2349:2349))
        (PORT d[10] (3015:3015:3015) (3015:3015:3015))
        (PORT d[11] (2825:2825:2825) (2825:2825:2825))
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (2913:2913:2913) (2913:2913:2913))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a432\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT d[0] (2913:2913:2913) (2913:2913:2913))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a432\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a432\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT ena (3231:3231:3231) (3231:3231:3231))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2790:2790:2790) (2790:2790:2790))
        (PORT d[1] (3811:3811:3811) (3811:3811:3811))
        (PORT d[2] (2506:2506:2506) (2506:2506:2506))
        (PORT d[3] (2693:2693:2693) (2693:2693:2693))
        (PORT d[4] (3203:3203:3203) (3203:3203:3203))
        (PORT d[5] (4034:4034:4034) (4034:4034:4034))
        (PORT d[6] (3243:3243:3243) (3243:3243:3243))
        (PORT d[7] (2556:2556:2556) (2556:2556:2556))
        (PORT d[8] (3990:3990:3990) (3990:3990:3990))
        (PORT d[9] (2795:2795:2795) (2795:2795:2795))
        (PORT d[10] (3747:3747:3747) (3747:3747:3747))
        (PORT d[11] (3929:3929:3929) (3929:3929:3929))
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT ena (3231:3231:3231) (3231:3231:3231))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT d[0] (3231:3231:3231) (3231:3231:3231))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a48\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a176\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT ena (3194:3194:3194) (3194:3194:3194))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a176\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2312:2312:2312) (2312:2312:2312))
        (PORT d[1] (3367:3367:3367) (3367:3367:3367))
        (PORT d[2] (2279:2279:2279) (2279:2279:2279))
        (PORT d[3] (2176:2176:2176) (2176:2176:2176))
        (PORT d[4] (2733:2733:2733) (2733:2733:2733))
        (PORT d[5] (3389:3389:3389) (3389:3389:3389))
        (PORT d[6] (2185:2185:2185) (2185:2185:2185))
        (PORT d[7] (2557:2557:2557) (2557:2557:2557))
        (PORT d[8] (3998:3998:3998) (3998:3998:3998))
        (PORT d[9] (2141:2141:2141) (2141:2141:2141))
        (PORT d[10] (3381:3381:3381) (3381:3381:3381))
        (PORT d[11] (2967:2967:2967) (2967:2967:2967))
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT ena (3194:3194:3194) (3194:3194:3194))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a176\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT d[0] (3194:3194:3194) (3194:3194:3194))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a176\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a176\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w16_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1642:1642:1642) (1642:1642:1642))
        (PORT datab (1431:1431:1431) (1431:1431:1431))
        (PORT datac (3613:3613:3613) (3613:3613:3613))
        (PORT datad (2714:2714:2714) (2714:2714:2714))
        (PORT datae (2099:2099:2099) (2099:2099:2099))
        (PORT dataf (826:826:826) (826:826:826))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a496\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT ena (3468:3468:3468) (3468:3468:3468))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a496\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3579:3579:3579) (3579:3579:3579))
        (PORT d[1] (3536:3536:3536) (3536:3536:3536))
        (PORT d[2] (2722:2722:2722) (2722:2722:2722))
        (PORT d[3] (3262:3262:3262) (3262:3262:3262))
        (PORT d[4] (3989:3989:3989) (3989:3989:3989))
        (PORT d[5] (4189:4189:4189) (4189:4189:4189))
        (PORT d[6] (3247:3247:3247) (3247:3247:3247))
        (PORT d[7] (3811:3811:3811) (3811:3811:3811))
        (PORT d[8] (3445:3445:3445) (3445:3445:3445))
        (PORT d[9] (3476:3476:3476) (3476:3476:3476))
        (PORT d[10] (4436:4436:4436) (4436:4436:4436))
        (PORT d[11] (3881:3881:3881) (3881:3881:3881))
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT ena (3468:3468:3468) (3468:3468:3468))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a496\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT d[0] (3468:3468:3468) (3468:3468:3468))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a496\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a496\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a368\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT ena (2250:2250:2250) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a368\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2086:2086:2086) (2086:2086:2086))
        (PORT d[1] (3283:3283:3283) (3283:3283:3283))
        (PORT d[2] (1823:1823:1823) (1823:1823:1823))
        (PORT d[3] (2191:2191:2191) (2191:2191:2191))
        (PORT d[4] (2726:2726:2726) (2726:2726:2726))
        (PORT d[5] (2990:2990:2990) (2990:2990:2990))
        (PORT d[6] (3082:3082:3082) (3082:3082:3082))
        (PORT d[7] (2031:2031:2031) (2031:2031:2031))
        (PORT d[8] (4416:4416:4416) (4416:4416:4416))
        (PORT d[9] (1970:1970:1970) (1970:1970:1970))
        (PORT d[10] (3690:3690:3690) (3690:3690:3690))
        (PORT d[11] (3394:3394:3394) (3394:3394:3394))
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT ena (2250:2250:2250) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a368\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT d[0] (2250:2250:2250) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a368\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a368\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a240\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT ena (3585:3585:3585) (3585:3585:3585))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a240\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3209:3209:3209) (3209:3209:3209))
        (PORT d[1] (3613:3613:3613) (3613:3613:3613))
        (PORT d[2] (2309:2309:2309) (2309:2309:2309))
        (PORT d[3] (3073:3073:3073) (3073:3073:3073))
        (PORT d[4] (3611:3611:3611) (3611:3611:3611))
        (PORT d[5] (3498:3498:3498) (3498:3498:3498))
        (PORT d[6] (3527:3527:3527) (3527:3527:3527))
        (PORT d[7] (2500:2500:2500) (2500:2500:2500))
        (PORT d[8] (4431:4431:4431) (4431:4431:4431))
        (PORT d[9] (3173:3173:3173) (3173:3173:3173))
        (PORT d[10] (3322:3322:3322) (3322:3322:3322))
        (PORT d[11] (3576:3576:3576) (3576:3576:3576))
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT ena (3585:3585:3585) (3585:3585:3585))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a240\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT d[0] (3585:3585:3585) (3585:3585:3585))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a240\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a240\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w16_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (604:604:604))
        (PORT datab (2342:2342:2342) (2342:2342:2342))
        (PORT datac (3608:3608:3608) (3608:3608:3608))
        (PORT datad (887:887:887) (887:887:887))
        (PORT datae (1876:1876:1876) (1876:1876:1876))
        (PORT dataf (2692:2692:2692) (2692:2692:2692))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a144\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (3360:3360:3360) (3360:3360:3360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a144\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3998:3998:3998) (3998:3998:3998))
        (PORT d[1] (2532:2532:2532) (2532:2532:2532))
        (PORT d[2] (3055:3055:3055) (3055:3055:3055))
        (PORT d[3] (3699:3699:3699) (3699:3699:3699))
        (PORT d[4] (2794:2794:2794) (2794:2794:2794))
        (PORT d[5] (3440:3440:3440) (3440:3440:3440))
        (PORT d[6] (3490:3490:3490) (3490:3490:3490))
        (PORT d[7] (3638:3638:3638) (3638:3638:3638))
        (PORT d[8] (3733:3733:3733) (3733:3733:3733))
        (PORT d[9] (2973:2973:2973) (2973:2973:2973))
        (PORT d[10] (3018:3018:3018) (3018:3018:3018))
        (PORT d[11] (2562:2562:2562) (2562:2562:2562))
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (3360:3360:3360) (3360:3360:3360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a144\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT d[0] (3360:3360:3360) (3360:3360:3360))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a144\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a144\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a400\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2088:2088:2088))
        (PORT ena (2807:2807:2807) (2807:2807:2807))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a400\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3384:3384:3384) (3384:3384:3384))
        (PORT d[1] (2121:2121:2121) (2121:2121:2121))
        (PORT d[2] (2792:2792:2792) (2792:2792:2792))
        (PORT d[3] (3237:3237:3237) (3237:3237:3237))
        (PORT d[4] (2102:2102:2102) (2102:2102:2102))
        (PORT d[5] (2783:2783:2783) (2783:2783:2783))
        (PORT d[6] (2979:2979:2979) (2979:2979:2979))
        (PORT d[7] (3506:3506:3506) (3506:3506:3506))
        (PORT d[8] (3718:3718:3718) (3718:3718:3718))
        (PORT d[9] (2101:2101:2101) (2101:2101:2101))
        (PORT d[10] (2540:2540:2540) (2540:2540:2540))
        (PORT d[11] (2884:2884:2884) (2884:2884:2884))
        (PORT clk (2088:2088:2088) (2088:2088:2088))
        (PORT ena (2807:2807:2807) (2807:2807:2807))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a400\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2088:2088:2088))
        (PORT d[0] (2807:2807:2807) (2807:2807:2807))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a400\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a400\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2078:2078:2078))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a272\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT ena (3421:3421:3421) (3421:3421:3421))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a272\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3362:3362:3362) (3362:3362:3362))
        (PORT d[1] (3250:3250:3250) (3250:3250:3250))
        (PORT d[2] (3037:3037:3037) (3037:3037:3037))
        (PORT d[3] (3691:3691:3691) (3691:3691:3691))
        (PORT d[4] (3706:3706:3706) (3706:3706:3706))
        (PORT d[5] (3996:3996:3996) (3996:3996:3996))
        (PORT d[6] (4299:4299:4299) (4299:4299:4299))
        (PORT d[7] (2992:2992:2992) (2992:2992:2992))
        (PORT d[8] (3658:3658:3658) (3658:3658:3658))
        (PORT d[9] (4016:4016:4016) (4016:4016:4016))
        (PORT d[10] (3038:3038:3038) (3038:3038:3038))
        (PORT d[11] (3363:3363:3363) (3363:3363:3363))
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT ena (3421:3421:3421) (3421:3421:3421))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a272\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT d[0] (3421:3421:3421) (3421:3421:3421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a272\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a272\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w16_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (354:354:354))
        (PORT datab (1989:1989:1989) (1989:1989:1989))
        (PORT datac (2036:2036:2036) (2036:2036:2036))
        (PORT datad (1066:1066:1066) (1066:1066:1066))
        (PORT datae (2601:2601:2601) (2601:2601:2601))
        (PORT dataf (2342:2342:2342) (2342:2342:2342))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w16_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (295:295:295))
        (PORT datab (260:260:260) (260:260:260))
        (PORT datac (2127:2127:2127) (2127:2127:2127))
        (PORT datad (2085:2085:2085) (2085:2085:2085))
        (PORT datae (210:210:210) (210:210:210))
        (PORT dataf (2064:2064:2064) (2064:2064:2064))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (3745:3745:3745) (3745:3745:3745))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst5\|y\[0\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1156:1156:1156) (1156:1156:1156))
        (PORT datac (1527:1527:1527) (1527:1527:1527))
        (PORT dataf (2428:2428:2428) (2428:2428:2428))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (645:645:645) (645:645:645))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst\|_\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (745:745:745))
        (PORT datac (698:698:698) (698:698:698))
        (PORT datad (886:886:886) (886:886:886))
        (PORT datae (624:624:624) (624:624:624))
        (PORT dataf (662:662:662) (662:662:662))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT ena (3504:3504:3504) (3504:3504:3504))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3607:3607:3607) (3607:3607:3607))
        (PORT d[1] (3281:3281:3281) (3281:3281:3281))
        (PORT d[2] (2815:2815:2815) (2815:2815:2815))
        (PORT d[3] (3331:3331:3331) (3331:3331:3331))
        (PORT d[4] (3314:3314:3314) (3314:3314:3314))
        (PORT d[5] (3176:3176:3176) (3176:3176:3176))
        (PORT d[6] (3621:3621:3621) (3621:3621:3621))
        (PORT d[7] (3284:3284:3284) (3284:3284:3284))
        (PORT d[8] (3172:3172:3172) (3172:3172:3172))
        (PORT d[9] (4168:4168:4168) (4168:4168:4168))
        (PORT d[10] (2828:2828:2828) (2828:2828:2828))
        (PORT d[11] (4389:4389:4389) (4389:4389:4389))
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT ena (3504:3504:3504) (3504:3504:3504))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a94\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT d[0] (3504:3504:3504) (3504:3504:3504))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a94\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a350\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (PORT ena (2834:2834:2834) (2834:2834:2834))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a350\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3278:3278:3278) (3278:3278:3278))
        (PORT d[1] (2739:2739:2739) (2739:2739:2739))
        (PORT d[2] (2598:2598:2598) (2598:2598:2598))
        (PORT d[3] (3008:3008:3008) (3008:3008:3008))
        (PORT d[4] (2563:2563:2563) (2563:2563:2563))
        (PORT d[5] (3551:3551:3551) (3551:3551:3551))
        (PORT d[6] (3568:3568:3568) (3568:3568:3568))
        (PORT d[7] (4441:4441:4441) (4441:4441:4441))
        (PORT d[8] (3244:3244:3244) (3244:3244:3244))
        (PORT d[9] (4178:4178:4178) (4178:4178:4178))
        (PORT d[10] (2875:2875:2875) (2875:2875:2875))
        (PORT d[11] (4384:4384:4384) (4384:4384:4384))
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (PORT ena (2834:2834:2834) (2834:2834:2834))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a350\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (PORT d[0] (2834:2834:2834) (2834:2834:2834))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a350\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2138:2138:2138))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a350\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1986:1986:1986))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a478\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1991:1991:1991) (1991:1991:1991))
        (PORT ena (2263:2263:2263) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a478\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3540:3540:3540) (3540:3540:3540))
        (PORT d[1] (2321:2321:2321) (2321:2321:2321))
        (PORT d[2] (2042:2042:2042) (2042:2042:2042))
        (PORT d[3] (3003:3003:3003) (3003:3003:3003))
        (PORT d[4] (2097:2097:2097) (2097:2097:2097))
        (PORT d[5] (2130:2130:2130) (2130:2130:2130))
        (PORT d[6] (3042:3042:3042) (3042:3042:3042))
        (PORT d[7] (2708:2708:2708) (2708:2708:2708))
        (PORT d[8] (2306:2306:2306) (2306:2306:2306))
        (PORT d[9] (2118:2118:2118) (2118:2118:2118))
        (PORT d[10] (2840:2840:2840) (2840:2840:2840))
        (PORT d[11] (2745:2745:2745) (2745:2745:2745))
        (PORT clk (1991:1991:1991) (1991:1991:1991))
        (PORT ena (2263:2263:2263) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a478\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1991:1991:1991) (1991:1991:1991))
        (PORT d[0] (2263:2263:2263) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a478\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2133:2133:2133))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a478\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (1981:1981:1981))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a222\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1987:1987:1987))
        (PORT ena (2552:2552:2552) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a222\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3041:3041:3041) (3041:3041:3041))
        (PORT d[1] (3083:3083:3083) (3083:3083:3083))
        (PORT d[2] (2826:2826:2826) (2826:2826:2826))
        (PORT d[3] (2762:2762:2762) (2762:2762:2762))
        (PORT d[4] (2614:2614:2614) (2614:2614:2614))
        (PORT d[5] (2307:2307:2307) (2307:2307:2307))
        (PORT d[6] (3116:3116:3116) (3116:3116:3116))
        (PORT d[7] (2909:2909:2909) (2909:2909:2909))
        (PORT d[8] (2619:2619:2619) (2619:2619:2619))
        (PORT d[9] (2866:2866:2866) (2866:2866:2866))
        (PORT d[10] (2695:2695:2695) (2695:2695:2695))
        (PORT d[11] (2527:2527:2527) (2527:2527:2527))
        (PORT clk (1987:1987:1987) (1987:1987:1987))
        (PORT ena (2552:2552:2552) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a222\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1987:1987:1987))
        (PORT d[0] (2552:2552:2552) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a222\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a222\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1977:1977:1977) (1977:1977:1977))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w30_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1049:1049:1049))
        (PORT datab (2015:2015:2015) (2015:2015:2015))
        (PORT datac (2007:2007:2007) (2007:2007:2007))
        (PORT datad (2028:2028:2028) (2028:2028:2028))
        (PORT datae (741:741:741) (741:741:741))
        (PORT dataf (1037:1037:1037) (1037:1037:1037))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a318\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (1979:1979:1979))
        (PORT ena (2244:2244:2244) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a318\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3276:3276:3276) (3276:3276:3276))
        (PORT d[1] (2822:2822:2822) (2822:2822:2822))
        (PORT d[2] (2343:2343:2343) (2343:2343:2343))
        (PORT d[3] (2988:2988:2988) (2988:2988:2988))
        (PORT d[4] (2391:2391:2391) (2391:2391:2391))
        (PORT d[5] (2094:2094:2094) (2094:2094:2094))
        (PORT d[6] (3074:3074:3074) (3074:3074:3074))
        (PORT d[7] (2435:2435:2435) (2435:2435:2435))
        (PORT d[8] (2388:2388:2388) (2388:2388:2388))
        (PORT d[9] (2879:2879:2879) (2879:2879:2879))
        (PORT d[10] (2208:2208:2208) (2208:2208:2208))
        (PORT d[11] (2794:2794:2794) (2794:2794:2794))
        (PORT clk (1979:1979:1979) (1979:1979:1979))
        (PORT ena (2244:2244:2244) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a318\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (1979:1979:1979))
        (PORT d[0] (2244:2244:2244) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a318\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a318\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1969:1969:1969) (1969:1969:1969))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (2074:2074:2074) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2276:2276:2276) (2276:2276:2276))
        (PORT d[1] (1774:1774:1774) (1774:1774:1774))
        (PORT d[2] (2921:2921:2921) (2921:2921:2921))
        (PORT d[3] (1800:1800:1800) (1800:1800:1800))
        (PORT d[4] (2359:2359:2359) (2359:2359:2359))
        (PORT d[5] (2587:2587:2587) (2587:2587:2587))
        (PORT d[6] (2594:2594:2594) (2594:2594:2594))
        (PORT d[7] (1923:1923:1923) (1923:1923:1923))
        (PORT d[8] (1917:1917:1917) (1917:1917:1917))
        (PORT d[9] (2646:2646:2646) (2646:2646:2646))
        (PORT d[10] (2091:2091:2091) (2091:2091:2091))
        (PORT d[11] (2309:2309:2309) (2309:2309:2309))
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (2074:2074:2074) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT d[0] (2074:2074:2074) (2074:2074:2074))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a62\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a190\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT ena (3090:3090:3090) (3090:3090:3090))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a190\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4195:4195:4195) (4195:4195:4195))
        (PORT d[1] (3735:3735:3735) (3735:3735:3735))
        (PORT d[2] (2794:2794:2794) (2794:2794:2794))
        (PORT d[3] (4087:4087:4087) (4087:4087:4087))
        (PORT d[4] (3262:3262:3262) (3262:3262:3262))
        (PORT d[5] (3215:3215:3215) (3215:3215:3215))
        (PORT d[6] (3570:3570:3570) (3570:3570:3570))
        (PORT d[7] (3441:3441:3441) (3441:3441:3441))
        (PORT d[8] (3055:3055:3055) (3055:3055:3055))
        (PORT d[9] (3921:3921:3921) (3921:3921:3921))
        (PORT d[10] (3279:3279:3279) (3279:3279:3279))
        (PORT d[11] (3845:3845:3845) (3845:3845:3845))
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT ena (3090:3090:3090) (3090:3090:3090))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a190\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT d[0] (3090:3090:3090) (3090:3090:3090))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a190\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a190\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a446\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1991:1991:1991) (1991:1991:1991))
        (PORT ena (2199:2199:2199) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a446\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3550:3550:3550) (3550:3550:3550))
        (PORT d[1] (2530:2530:2530) (2530:2530:2530))
        (PORT d[2] (2353:2353:2353) (2353:2353:2353))
        (PORT d[3] (2958:2958:2958) (2958:2958:2958))
        (PORT d[4] (2424:2424:2424) (2424:2424:2424))
        (PORT d[5] (1760:1760:1760) (1760:1760:1760))
        (PORT d[6] (3093:3093:3093) (3093:3093:3093))
        (PORT d[7] (2444:2444:2444) (2444:2444:2444))
        (PORT d[8] (2121:2121:2121) (2121:2121:2121))
        (PORT d[9] (2920:2920:2920) (2920:2920:2920))
        (PORT d[10] (1861:1861:1861) (1861:1861:1861))
        (PORT d[11] (2786:2786:2786) (2786:2786:2786))
        (PORT clk (1991:1991:1991) (1991:1991:1991))
        (PORT ena (2199:2199:2199) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a446\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1991:1991:1991) (1991:1991:1991))
        (PORT d[0] (2199:2199:2199) (2199:2199:2199))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a446\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2133:2133:2133))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a446\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (1981:1981:1981))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w30_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1060:1060:1060) (1060:1060:1060))
        (PORT datab (2028:2028:2028) (2028:2028:2028))
        (PORT datac (831:831:831) (831:831:831))
        (PORT datad (771:771:771) (771:771:771))
        (PORT datae (2192:2192:2192) (2192:2192:2192))
        (PORT dataf (612:612:612) (612:612:612))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a254\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2005:2005:2005))
        (PORT ena (3072:3072:3072) (3072:3072:3072))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a254\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3291:3291:3291) (3291:3291:3291))
        (PORT d[1] (3017:3017:3017) (3017:3017:3017))
        (PORT d[2] (2512:2512:2512) (2512:2512:2512))
        (PORT d[3] (3016:3016:3016) (3016:3016:3016))
        (PORT d[4] (3340:3340:3340) (3340:3340:3340))
        (PORT d[5] (3505:3505:3505) (3505:3505:3505))
        (PORT d[6] (3500:3500:3500) (3500:3500:3500))
        (PORT d[7] (3236:3236:3236) (3236:3236:3236))
        (PORT d[8] (3222:3222:3222) (3222:3222:3222))
        (PORT d[9] (4264:4264:4264) (4264:4264:4264))
        (PORT d[10] (2842:2842:2842) (2842:2842:2842))
        (PORT d[11] (3797:3797:3797) (3797:3797:3797))
        (PORT clk (2005:2005:2005) (2005:2005:2005))
        (PORT ena (3072:3072:3072) (3072:3072:3072))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a254\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2005:2005:2005))
        (PORT d[0] (3072:3072:3072) (3072:3072:3072))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a254\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a254\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1995:1995:1995) (1995:1995:1995))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a382\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT ena (2556:2556:2556) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a382\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3188:3188:3188) (3188:3188:3188))
        (PORT d[1] (2280:2280:2280) (2280:2280:2280))
        (PORT d[2] (2772:2772:2772) (2772:2772:2772))
        (PORT d[3] (3067:3067:3067) (3067:3067:3067))
        (PORT d[4] (2751:2751:2751) (2751:2751:2751))
        (PORT d[5] (2414:2414:2414) (2414:2414:2414))
        (PORT d[6] (3101:3101:3101) (3101:3101:3101))
        (PORT d[7] (3059:3059:3059) (3059:3059:3059))
        (PORT d[8] (2662:2662:2662) (2662:2662:2662))
        (PORT d[9] (2928:2928:2928) (2928:2928:2928))
        (PORT d[10] (2661:2661:2661) (2661:2661:2661))
        (PORT d[11] (2762:2762:2762) (2762:2762:2762))
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT ena (2556:2556:2556) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a382\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT d[0] (2556:2556:2556) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a382\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a382\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2009:2009:2009))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a126\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (PORT ena (2519:2519:2519) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a126\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2708:2708:2708) (2708:2708:2708))
        (PORT d[1] (2788:2788:2788) (2788:2788:2788))
        (PORT d[2] (2355:2355:2355) (2355:2355:2355))
        (PORT d[3] (2425:2425:2425) (2425:2425:2425))
        (PORT d[4] (2042:2042:2042) (2042:2042:2042))
        (PORT d[5] (1985:1985:1985) (1985:1985:1985))
        (PORT d[6] (3134:3134:3134) (3134:3134:3134))
        (PORT d[7] (2645:2645:2645) (2645:2645:2645))
        (PORT d[8] (2837:2837:2837) (2837:2837:2837))
        (PORT d[9] (2933:2933:2933) (2933:2933:2933))
        (PORT d[10] (2614:2614:2614) (2614:2614:2614))
        (PORT d[11] (2551:2551:2551) (2551:2551:2551))
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (PORT ena (2519:2519:2519) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a126\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (PORT d[0] (2519:2519:2519) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a126\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a126\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1998:1998:1998))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w30_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1030:1030:1030))
        (PORT datab (2030:2030:2030) (2030:2030:2030))
        (PORT datac (2019:2019:2019) (2019:2019:2019))
        (PORT datad (736:736:736) (736:736:736))
        (PORT datae (1139:1139:1139) (1139:1139:1139))
        (PORT dataf (1001:1001:1001) (1001:1001:1001))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a286\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2000:2000:2000))
        (PORT ena (2322:2322:2322) (2322:2322:2322))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a286\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3509:3509:3509) (3509:3509:3509))
        (PORT d[1] (2229:2229:2229) (2229:2229:2229))
        (PORT d[2] (1704:1704:1704) (1704:1704:1704))
        (PORT d[3] (3017:3017:3017) (3017:3017:3017))
        (PORT d[4] (2765:2765:2765) (2765:2765:2765))
        (PORT d[5] (2386:2386:2386) (2386:2386:2386))
        (PORT d[6] (2979:2979:2979) (2979:2979:2979))
        (PORT d[7] (2724:2724:2724) (2724:2724:2724))
        (PORT d[8] (2809:2809:2809) (2809:2809:2809))
        (PORT d[9] (2386:2386:2386) (2386:2386:2386))
        (PORT d[10] (2256:2256:2256) (2256:2256:2256))
        (PORT d[11] (2466:2466:2466) (2466:2466:2466))
        (PORT clk (2000:2000:2000) (2000:2000:2000))
        (PORT ena (2322:2322:2322) (2322:2322:2322))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a286\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2000:2000:2000))
        (PORT d[0] (2322:2322:2322) (2322:2322:2322))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a286\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a286\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1990:1990:1990))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1999:1999:1999))
        (PORT ena (2696:2696:2696) (2696:2696:2696))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3300:3300:3300) (3300:3300:3300))
        (PORT d[1] (2300:2300:2300) (2300:2300:2300))
        (PORT d[2] (2285:2285:2285) (2285:2285:2285))
        (PORT d[3] (2778:2778:2778) (2778:2778:2778))
        (PORT d[4] (2109:2109:2109) (2109:2109:2109))
        (PORT d[5] (2339:2339:2339) (2339:2339:2339))
        (PORT d[6] (3084:3084:3084) (3084:3084:3084))
        (PORT d[7] (2726:2726:2726) (2726:2726:2726))
        (PORT d[8] (2356:2356:2356) (2356:2356:2356))
        (PORT d[9] (2358:2358:2358) (2358:2358:2358))
        (PORT d[10] (2610:2610:2610) (2610:2610:2610))
        (PORT d[11] (2498:2498:2498) (2498:2498:2498))
        (PORT clk (1999:1999:1999) (1999:1999:1999))
        (PORT ena (2696:2696:2696) (2696:2696:2696))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1999:1999:1999))
        (PORT d[0] (2696:2696:2696) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a30\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1989:1989:1989))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a414\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (1984:1984:1984))
        (PORT ena (2761:2761:2761) (2761:2761:2761))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a414\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3262:3262:3262) (3262:3262:3262))
        (PORT d[1] (2721:2721:2721) (2721:2721:2721))
        (PORT d[2] (2634:2634:2634) (2634:2634:2634))
        (PORT d[3] (2991:2991:2991) (2991:2991:2991))
        (PORT d[4] (2875:2875:2875) (2875:2875:2875))
        (PORT d[5] (3537:3537:3537) (3537:3537:3537))
        (PORT d[6] (3613:3613:3613) (3613:3613:3613))
        (PORT d[7] (2938:2938:2938) (2938:2938:2938))
        (PORT d[8] (3521:3521:3521) (3521:3521:3521))
        (PORT d[9] (4287:4287:4287) (4287:4287:4287))
        (PORT d[10] (2883:2883:2883) (2883:2883:2883))
        (PORT d[11] (3501:3501:3501) (3501:3501:3501))
        (PORT clk (1984:1984:1984) (1984:1984:1984))
        (PORT ena (2761:2761:2761) (2761:2761:2761))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a414\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (1984:1984:1984))
        (PORT d[0] (2761:2761:2761) (2761:2761:2761))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a414\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2126:2126:2126))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a414\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w30_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (842:842:842))
        (PORT datab (2031:2031:2031) (2031:2031:2031))
        (PORT datac (1041:1041:1041) (1041:1041:1041))
        (PORT datad (1038:1038:1038) (1038:1038:1038))
        (PORT datae (976:976:976) (976:976:976))
        (PORT dataf (2124:2124:2124) (2124:2124:2124))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w30_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2324:2324:2324) (2324:2324:2324))
        (PORT datab (260:260:260) (260:260:260))
        (PORT datac (2491:2491:2491) (2491:2491:2491))
        (PORT datad (245:245:245) (245:245:245))
        (PORT datae (216:216:216) (216:216:216))
        (PORT dataf (221:221:221) (221:221:221))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (PORT adatasdata (548:548:548) (548:548:548))
        (PORT aclr (1867:1867:1867) (1867:1867:1867))
        (PORT ena (2787:2787:2787) (2787:2787:2787))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst1\|_\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2086:2086:2086) (2086:2086:2086))
        (PORT datab (1926:1926:1926) (1926:1926:1926))
        (PORT datac (1946:1946:1946) (1946:1946:1946))
        (PORT datad (2269:2269:2269) (2269:2269:2269))
        (PORT dataf (2294:2294:2294) (2294:2294:2294))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst3\|WRITEMEM\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2614:2614:2614) (2614:2614:2614))
        (PORT datab (892:892:892) (892:892:892))
        (PORT datac (260:260:260) (260:260:260))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst13\|inst\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst15\|inst\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (562:562:562) (562:562:562))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a210\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT ena (2948:2948:2948) (2948:2948:2948))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a210\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2921:2921:2921) (2921:2921:2921))
        (PORT d[1] (3632:3632:3632) (3632:3632:3632))
        (PORT d[2] (2288:2288:2288) (2288:2288:2288))
        (PORT d[3] (3028:3028:3028) (3028:3028:3028))
        (PORT d[4] (3336:3336:3336) (3336:3336:3336))
        (PORT d[5] (3531:3531:3531) (3531:3531:3531))
        (PORT d[6] (3516:3516:3516) (3516:3516:3516))
        (PORT d[7] (2479:2479:2479) (2479:2479:2479))
        (PORT d[8] (4068:4068:4068) (4068:4068:4068))
        (PORT d[9] (3141:3141:3141) (3141:3141:3141))
        (PORT d[10] (3553:3553:3553) (3553:3553:3553))
        (PORT d[11] (3604:3604:3604) (3604:3604:3604))
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT ena (2948:2948:2948) (2948:2948:2948))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a210\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT d[0] (2948:2948:2948) (2948:2948:2948))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a210\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a210\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT ena (3549:3549:3549) (3549:3549:3549))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2247:2247:2247) (2247:2247:2247))
        (PORT d[1] (3087:3087:3087) (3087:3087:3087))
        (PORT d[2] (2001:2001:2001) (2001:2001:2001))
        (PORT d[3] (2139:2139:2139) (2139:2139:2139))
        (PORT d[4] (2699:2699:2699) (2699:2699:2699))
        (PORT d[5] (3138:3138:3138) (3138:3138:3138))
        (PORT d[6] (2880:2880:2880) (2880:2880:2880))
        (PORT d[7] (2161:2161:2161) (2161:2161:2161))
        (PORT d[8] (4200:4200:4200) (4200:4200:4200))
        (PORT d[9] (2583:2583:2583) (2583:2583:2583))
        (PORT d[10] (3094:3094:3094) (3094:3094:3094))
        (PORT d[11] (3339:3339:3339) (3339:3339:3339))
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT ena (3549:3549:3549) (3549:3549:3549))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a82\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT d[0] (3549:3549:3549) (3549:3549:3549))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a82\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a338\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT ena (3254:3254:3254) (3254:3254:3254))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a338\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3046:3046:3046) (3046:3046:3046))
        (PORT d[1] (3862:3862:3862) (3862:3862:3862))
        (PORT d[2] (2584:2584:2584) (2584:2584:2584))
        (PORT d[3] (2711:2711:2711) (2711:2711:2711))
        (PORT d[4] (3240:3240:3240) (3240:3240:3240))
        (PORT d[5] (3680:3680:3680) (3680:3680:3680))
        (PORT d[6] (3049:3049:3049) (3049:3049:3049))
        (PORT d[7] (3435:3435:3435) (3435:3435:3435))
        (PORT d[8] (2984:2984:2984) (2984:2984:2984))
        (PORT d[9] (2965:2965:2965) (2965:2965:2965))
        (PORT d[10] (3771:3771:3771) (3771:3771:3771))
        (PORT d[11] (3829:3829:3829) (3829:3829:3829))
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT ena (3254:3254:3254) (3254:3254:3254))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a338\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT d[0] (3254:3254:3254) (3254:3254:3254))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a338\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a338\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w18_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1398:1398:1398) (1398:1398:1398))
        (PORT datab (2231:2231:2231) (2231:2231:2231))
        (PORT datac (815:815:815) (815:815:815))
        (PORT datad (3599:3599:3599) (3599:3599:3599))
        (PORT datae (1974:1974:1974) (1974:1974:1974))
        (PORT dataf (3247:3247:3247) (3247:3247:3247))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (3420:3420:3420) (3420:3420:3420))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3402:3402:3402) (3402:3402:3402))
        (PORT d[1] (3921:3921:3921) (3921:3921:3921))
        (PORT d[2] (2838:2838:2838) (2838:2838:2838))
        (PORT d[3] (3072:3072:3072) (3072:3072:3072))
        (PORT d[4] (3629:3629:3629) (3629:3629:3629))
        (PORT d[5] (3660:3660:3660) (3660:3660:3660))
        (PORT d[6] (4531:4531:4531) (4531:4531:4531))
        (PORT d[7] (3075:3075:3075) (3075:3075:3075))
        (PORT d[8] (3865:3865:3865) (3865:3865:3865))
        (PORT d[9] (4049:4049:4049) (4049:4049:4049))
        (PORT d[10] (3567:3567:3567) (3567:3567:3567))
        (PORT d[11] (4145:4145:4145) (4145:4145:4145))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (3420:3420:3420) (3420:3420:3420))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT d[0] (3420:3420:3420) (3420:3420:3420))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a50\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2030:2030:2030))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a178\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (2641:2641:2641) (2641:2641:2641))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a178\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2709:2709:2709) (2709:2709:2709))
        (PORT d[1] (3390:3390:3390) (3390:3390:3390))
        (PORT d[2] (2401:2401:2401) (2401:2401:2401))
        (PORT d[3] (2889:2889:2889) (2889:2889:2889))
        (PORT d[4] (3475:3475:3475) (3475:3475:3475))
        (PORT d[5] (3961:3961:3961) (3961:3961:3961))
        (PORT d[6] (2648:2648:2648) (2648:2648:2648))
        (PORT d[7] (3542:3542:3542) (3542:3542:3542))
        (PORT d[8] (3633:3633:3633) (3633:3633:3633))
        (PORT d[9] (2290:2290:2290) (2290:2290:2290))
        (PORT d[10] (3382:3382:3382) (3382:3382:3382))
        (PORT d[11] (3280:3280:3280) (3280:3280:3280))
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (2641:2641:2641) (2641:2641:2641))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a178\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT d[0] (2641:2641:2641) (2641:2641:2641))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a178\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a178\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a434\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (PORT ena (3537:3537:3537) (3537:3537:3537))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a434\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3722:3722:3722) (3722:3722:3722))
        (PORT d[1] (3321:3321:3321) (3321:3321:3321))
        (PORT d[2] (4210:4210:4210) (4210:4210:4210))
        (PORT d[3] (2668:2668:2668) (2668:2668:2668))
        (PORT d[4] (4038:4038:4038) (4038:4038:4038))
        (PORT d[5] (3990:3990:3990) (3990:3990:3990))
        (PORT d[6] (3237:3237:3237) (3237:3237:3237))
        (PORT d[7] (3021:3021:3021) (3021:3021:3021))
        (PORT d[8] (2923:2923:2923) (2923:2923:2923))
        (PORT d[9] (2960:2960:2960) (2960:2960:2960))
        (PORT d[10] (3193:3193:3193) (3193:3193:3193))
        (PORT d[11] (3218:3218:3218) (3218:3218:3218))
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (PORT ena (3537:3537:3537) (3537:3537:3537))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a434\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (PORT d[0] (3537:3537:3537) (3537:3537:3537))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a434\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a434\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w18_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (890:890:890))
        (PORT datab (2535:2535:2535) (2535:2535:2535))
        (PORT datac (1994:1994:1994) (1994:1994:1994))
        (PORT datad (1578:1578:1578) (1578:1578:1578))
        (PORT datae (1556:1556:1556) (1556:1556:1556))
        (PORT dataf (2108:2108:2108) (2108:2108:2108))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a370\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT ena (2430:2430:2430) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a370\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2961:2961:2961) (2961:2961:2961))
        (PORT d[1] (3756:3756:3756) (3756:3756:3756))
        (PORT d[2] (2393:2393:2393) (2393:2393:2393))
        (PORT d[3] (2685:2685:2685) (2685:2685:2685))
        (PORT d[4] (3668:3668:3668) (3668:3668:3668))
        (PORT d[5] (3627:3627:3627) (3627:3627:3627))
        (PORT d[6] (2645:2645:2645) (2645:2645:2645))
        (PORT d[7] (3431:3431:3431) (3431:3431:3431))
        (PORT d[8] (3268:3268:3268) (3268:3268:3268))
        (PORT d[9] (2654:2654:2654) (2654:2654:2654))
        (PORT d[10] (3660:3660:3660) (3660:3660:3660))
        (PORT d[11] (3608:3608:3608) (3608:3608:3608))
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT ena (2430:2430:2430) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a370\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT d[0] (2430:2430:2430) (2430:2430:2430))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a370\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a370\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a242\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2065:2065:2065))
        (PORT ena (3412:3412:3412) (3412:3412:3412))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a242\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3519:3519:3519) (3519:3519:3519))
        (PORT d[1] (4292:4292:4292) (4292:4292:4292))
        (PORT d[2] (2836:2836:2836) (2836:2836:2836))
        (PORT d[3] (3120:3120:3120) (3120:3120:3120))
        (PORT d[4] (3670:3670:3670) (3670:3670:3670))
        (PORT d[5] (3982:3982:3982) (3982:3982:3982))
        (PORT d[6] (4432:4432:4432) (4432:4432:4432))
        (PORT d[7] (3079:3079:3079) (3079:3079:3079))
        (PORT d[8] (3798:3798:3798) (3798:3798:3798))
        (PORT d[9] (3696:3696:3696) (3696:3696:3696))
        (PORT d[10] (3887:3887:3887) (3887:3887:3887))
        (PORT d[11] (4366:4366:4366) (4366:4366:4366))
        (PORT clk (2065:2065:2065) (2065:2065:2065))
        (PORT ena (3412:3412:3412) (3412:3412:3412))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a242\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2065:2065:2065))
        (PORT d[0] (3412:3412:3412) (3412:3412:3412))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a242\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a242\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a498\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT ena (3428:3428:3428) (3428:3428:3428))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a498\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3557:3557:3557) (3557:3557:3557))
        (PORT d[1] (3580:3580:3580) (3580:3580:3580))
        (PORT d[2] (2729:2729:2729) (2729:2729:2729))
        (PORT d[3] (3291:3291:3291) (3291:3291:3291))
        (PORT d[4] (3999:3999:3999) (3999:3999:3999))
        (PORT d[5] (4244:4244:4244) (4244:4244:4244))
        (PORT d[6] (3499:3499:3499) (3499:3499:3499))
        (PORT d[7] (3300:3300:3300) (3300:3300:3300))
        (PORT d[8] (3420:3420:3420) (3420:3420:3420))
        (PORT d[9] (3529:3529:3529) (3529:3529:3529))
        (PORT d[10] (4056:4056:4056) (4056:4056:4056))
        (PORT d[11] (3928:3928:3928) (3928:3928:3928))
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT ena (3428:3428:3428) (3428:3428:3428))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a498\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT d[0] (3428:3428:3428) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a498\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a498\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w18_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1549:1549:1549) (1549:1549:1549))
        (PORT datab (800:800:800) (800:800:800))
        (PORT datac (1346:1346:1346) (1346:1346:1346))
        (PORT datad (3346:3346:3346) (3346:3346:3346))
        (PORT datae (1647:1647:1647) (1647:1647:1647))
        (PORT dataf (3272:3272:3272) (3272:3272:3272))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w18_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (273:273:273))
        (PORT datab (2052:2052:2052) (2052:2052:2052))
        (PORT datac (244:244:244) (244:244:244))
        (PORT datad (2606:2606:2606) (2606:2606:2606))
        (PORT datae (1794:1794:1794) (1794:1794:1794))
        (PORT dataf (906:906:906) (906:906:906))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (3583:3583:3583) (3583:3583:3583))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a371\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT ena (2262:2262:2262) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a371\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2053:2053:2053) (2053:2053:2053))
        (PORT d[1] (3280:3280:3280) (3280:3280:3280))
        (PORT d[2] (1865:1865:1865) (1865:1865:1865))
        (PORT d[3] (2182:2182:2182) (2182:2182:2182))
        (PORT d[4] (2687:2687:2687) (2687:2687:2687))
        (PORT d[5] (3042:3042:3042) (3042:3042:3042))
        (PORT d[6] (3059:3059:3059) (3059:3059:3059))
        (PORT d[7] (2076:2076:2076) (2076:2076:2076))
        (PORT d[8] (4364:4364:4364) (4364:4364:4364))
        (PORT d[9] (1940:1940:1940) (1940:1940:1940))
        (PORT d[10] (3299:3299:3299) (3299:3299:3299))
        (PORT d[11] (3495:3495:3495) (3495:3495:3495))
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT ena (2262:2262:2262) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a371\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT d[0] (2262:2262:2262) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a371\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a371\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a275\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (2671:2671:2671) (2671:2671:2671))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a275\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2269:2269:2269) (2269:2269:2269))
        (PORT d[1] (3039:3039:3039) (3039:3039:3039))
        (PORT d[2] (2002:2002:2002) (2002:2002:2002))
        (PORT d[3] (2130:2130:2130) (2130:2130:2130))
        (PORT d[4] (2691:2691:2691) (2691:2691:2691))
        (PORT d[5] (3101:3101:3101) (3101:3101:3101))
        (PORT d[6] (2211:2211:2211) (2211:2211:2211))
        (PORT d[7] (2569:2569:2569) (2569:2569:2569))
        (PORT d[8] (4036:4036:4036) (4036:4036:4036))
        (PORT d[9] (1892:1892:1892) (1892:1892:1892))
        (PORT d[10] (3355:3355:3355) (3355:3355:3355))
        (PORT d[11] (2973:2973:2973) (2973:2973:2973))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (2671:2671:2671) (2671:2671:2671))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a275\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d[0] (2671:2671:2671) (2671:2671:2671))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a275\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a275\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a339\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (3197:3197:3197) (3197:3197:3197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a339\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2098:2098:2098) (2098:2098:2098))
        (PORT d[1] (2963:2963:2963) (2963:2963:2963))
        (PORT d[2] (1488:1488:1488) (1488:1488:1488))
        (PORT d[3] (2214:2214:2214) (2214:2214:2214))
        (PORT d[4] (2726:2726:2726) (2726:2726:2726))
        (PORT d[5] (2991:2991:2991) (2991:2991:2991))
        (PORT d[6] (3233:3233:3233) (3233:3233:3233))
        (PORT d[7] (1716:1716:1716) (1716:1716:1716))
        (PORT d[8] (4636:4636:4636) (4636:4636:4636))
        (PORT d[9] (1987:1987:1987) (1987:1987:1987))
        (PORT d[10] (3342:3342:3342) (3342:3342:3342))
        (PORT d[11] (3185:3185:3185) (3185:3185:3185))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (3197:3197:3197) (3197:3197:3197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a339\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT d[0] (3197:3197:3197) (3197:3197:3197))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a339\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a339\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a307\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT ena (3047:3047:3047) (3047:3047:3047))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a307\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3077:3077:3077) (3077:3077:3077))
        (PORT d[1] (4387:4387:4387) (4387:4387:4387))
        (PORT d[2] (2869:2869:2869) (2869:2869:2869))
        (PORT d[3] (2732:2732:2732) (2732:2732:2732))
        (PORT d[4] (3717:3717:3717) (3717:3717:3717))
        (PORT d[5] (4254:4254:4254) (4254:4254:4254))
        (PORT d[6] (2743:2743:2743) (2743:2743:2743))
        (PORT d[7] (2928:2928:2928) (2928:2928:2928))
        (PORT d[8] (2969:2969:2969) (2969:2969:2969))
        (PORT d[9] (3247:3247:3247) (3247:3247:3247))
        (PORT d[10] (4006:4006:4006) (4006:4006:4006))
        (PORT d[11] (3541:3541:3541) (3541:3541:3541))
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT ena (3047:3047:3047) (3047:3047:3047))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a307\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT d[0] (3047:3047:3047) (3047:3047:3047))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a307\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a307\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w19_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2145:2145:2145) (2145:2145:2145))
        (PORT datab (842:842:842) (842:842:842))
        (PORT datac (2082:2082:2082) (2082:2082:2082))
        (PORT datad (853:853:853) (853:853:853))
        (PORT datae (876:876:876) (876:876:876))
        (PORT dataf (1933:1933:1933) (1933:1933:1933))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT ena (1628:1628:1628) (1628:1628:1628))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1076:1076:1076) (1076:1076:1076))
        (PORT d[1] (1306:1306:1306) (1306:1306:1306))
        (PORT d[2] (1027:1027:1027) (1027:1027:1027))
        (PORT d[3] (1229:1229:1229) (1229:1229:1229))
        (PORT d[4] (1300:1300:1300) (1300:1300:1300))
        (PORT d[5] (1913:1913:1913) (1913:1913:1913))
        (PORT d[6] (1723:1723:1723) (1723:1723:1723))
        (PORT d[7] (1021:1021:1021) (1021:1021:1021))
        (PORT d[8] (1048:1048:1048) (1048:1048:1048))
        (PORT d[9] (1598:1598:1598) (1598:1598:1598))
        (PORT d[10] (1066:1066:1066) (1066:1066:1066))
        (PORT d[11] (1308:1308:1308) (1308:1308:1308))
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT ena (1628:1628:1628) (1628:1628:1628))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a83\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT d[0] (1628:1628:1628) (1628:1628:1628))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a83\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a115\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT ena (2377:2377:2377) (2377:2377:2377))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a115\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2710:2710:2710) (2710:2710:2710))
        (PORT d[1] (3229:3229:3229) (3229:3229:3229))
        (PORT d[2] (1821:1821:1821) (1821:1821:1821))
        (PORT d[3] (2577:2577:2577) (2577:2577:2577))
        (PORT d[4] (3264:3264:3264) (3264:3264:3264))
        (PORT d[5] (2989:2989:2989) (2989:2989:2989))
        (PORT d[6] (3218:3218:3218) (3218:3218:3218))
        (PORT d[7] (2033:2033:2033) (2033:2033:2033))
        (PORT d[8] (4367:4367:4367) (4367:4367:4367))
        (PORT d[9] (2320:2320:2320) (2320:2320:2320))
        (PORT d[10] (2752:2752:2752) (2752:2752:2752))
        (PORT d[11] (3136:3136:3136) (3136:3136:3136))
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT ena (2377:2377:2377) (2377:2377:2377))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a115\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT d[0] (2377:2377:2377) (2377:2377:2377))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a115\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a115\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (2621:2621:2621) (2621:2621:2621))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2295:2295:2295) (2295:2295:2295))
        (PORT d[1] (3308:3308:3308) (3308:3308:3308))
        (PORT d[2] (1873:1873:1873) (1873:1873:1873))
        (PORT d[3] (2179:2179:2179) (2179:2179:2179))
        (PORT d[4] (2703:2703:2703) (2703:2703:2703))
        (PORT d[5] (3075:3075:3075) (3075:3075:3075))
        (PORT d[6] (2818:2818:2818) (2818:2818:2818))
        (PORT d[7] (1838:1838:1838) (1838:1838:1838))
        (PORT d[8] (3771:3771:3771) (3771:3771:3771))
        (PORT d[9] (2600:2600:2600) (2600:2600:2600))
        (PORT d[10] (3248:3248:3248) (3248:3248:3248))
        (PORT d[11] (3334:3334:3334) (3334:3334:3334))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (2621:2621:2621) (2621:2621:2621))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d[0] (2621:2621:2621) (2621:2621:2621))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a19\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w19_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1642:1642:1642) (1642:1642:1642))
        (PORT datab (2100:2100:2100) (2100:2100:2100))
        (PORT datac (1811:1811:1811) (1811:1811:1811))
        (PORT datad (2128:2128:2128) (2128:2128:2128))
        (PORT datae (1158:1158:1158) (1158:1158:1158))
        (PORT dataf (1056:1056:1056) (1056:1056:1056))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a403\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (2686:2686:2686) (2686:2686:2686))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a403\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2344:2344:2344))
        (PORT d[1] (2980:2980:2980) (2980:2980:2980))
        (PORT d[2] (1495:1495:1495) (1495:1495:1495))
        (PORT d[3] (2438:2438:2438) (2438:2438:2438))
        (PORT d[4] (2721:2721:2721) (2721:2721:2721))
        (PORT d[5] (3060:3060:3060) (3060:3060:3060))
        (PORT d[6] (2812:2812:2812) (2812:2812:2812))
        (PORT d[7] (1712:1712:1712) (1712:1712:1712))
        (PORT d[8] (3847:3847:3847) (3847:3847:3847))
        (PORT d[9] (3224:3224:3224) (3224:3224:3224))
        (PORT d[10] (2908:2908:2908) (2908:2908:2908))
        (PORT d[11] (3593:3593:3593) (3593:3593:3593))
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (2686:2686:2686) (2686:2686:2686))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a403\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT d[0] (2686:2686:2686) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a403\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a403\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a499\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT ena (2413:2413:2413) (2413:2413:2413))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a499\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2424:2424:2424) (2424:2424:2424))
        (PORT d[1] (3256:3256:3256) (3256:3256:3256))
        (PORT d[2] (1799:1799:1799) (1799:1799:1799))
        (PORT d[3] (2515:2515:2515) (2515:2515:2515))
        (PORT d[4] (3257:3257:3257) (3257:3257:3257))
        (PORT d[5] (3018:3018:3018) (3018:3018:3018))
        (PORT d[6] (3051:3051:3051) (3051:3051:3051))
        (PORT d[7] (2024:2024:2024) (2024:2024:2024))
        (PORT d[8] (4434:4434:4434) (4434:4434:4434))
        (PORT d[9] (2284:2284:2284) (2284:2284:2284))
        (PORT d[10] (2761:2761:2761) (2761:2761:2761))
        (PORT d[11] (3165:3165:3165) (3165:3165:3165))
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT ena (2413:2413:2413) (2413:2413:2413))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a499\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT d[0] (2413:2413:2413) (2413:2413:2413))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a499\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a499\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a467\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (2976:2976:2976) (2976:2976:2976))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a467\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (2014:2014:2014))
        (PORT d[1] (3314:3314:3314) (3314:3314:3314))
        (PORT d[2] (1883:1883:1883) (1883:1883:1883))
        (PORT d[3] (2166:2166:2166) (2166:2166:2166))
        (PORT d[4] (2655:2655:2655) (2655:2655:2655))
        (PORT d[5] (3075:3075:3075) (3075:3075:3075))
        (PORT d[6] (2732:2732:2732) (2732:2732:2732))
        (PORT d[7] (2091:2091:2091) (2091:2091:2091))
        (PORT d[8] (4058:4058:4058) (4058:4058:4058))
        (PORT d[9] (1906:1906:1906) (1906:1906:1906))
        (PORT d[10] (3019:3019:3019) (3019:3019:3019))
        (PORT d[11] (3485:3485:3485) (3485:3485:3485))
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (2976:2976:2976) (2976:2976:2976))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a467\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT d[0] (2976:2976:2976) (2976:2976:2976))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a467\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a467\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w19_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1344:1344:1344) (1344:1344:1344))
        (PORT datab (2102:2102:2102) (2102:2102:2102))
        (PORT datac (1117:1117:1117) (1117:1117:1117))
        (PORT datad (2130:2130:2130) (2130:2130:2130))
        (PORT datae (1289:1289:1289) (1289:1289:1289))
        (PORT dataf (783:783:783) (783:783:783))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a243\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT ena (3288:3288:3288) (3288:3288:3288))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a243\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3690:3690:3690) (3690:3690:3690))
        (PORT d[1] (3769:3769:3769) (3769:3769:3769))
        (PORT d[2] (2895:2895:2895) (2895:2895:2895))
        (PORT d[3] (3378:3378:3378) (3378:3378:3378))
        (PORT d[4] (4561:4561:4561) (4561:4561:4561))
        (PORT d[5] (3672:3672:3672) (3672:3672:3672))
        (PORT d[6] (4039:4039:4039) (4039:4039:4039))
        (PORT d[7] (3034:3034:3034) (3034:3034:3034))
        (PORT d[8] (4181:4181:4181) (4181:4181:4181))
        (PORT d[9] (3567:3567:3567) (3567:3567:3567))
        (PORT d[10] (3478:3478:3478) (3478:3478:3478))
        (PORT d[11] (3818:3818:3818) (3818:3818:3818))
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT ena (3288:3288:3288) (3288:3288:3288))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a243\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT d[0] (3288:3288:3288) (3288:3288:3288))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a243\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a243\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a179\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (3489:3489:3489) (3489:3489:3489))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a179\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3987:3987:3987) (3987:3987:3987))
        (PORT d[1] (4372:4372:4372) (4372:4372:4372))
        (PORT d[2] (3504:3504:3504) (3504:3504:3504))
        (PORT d[3] (3814:3814:3814) (3814:3814:3814))
        (PORT d[4] (4216:4216:4216) (4216:4216:4216))
        (PORT d[5] (4085:4085:4085) (4085:4085:4085))
        (PORT d[6] (3490:3490:3490) (3490:3490:3490))
        (PORT d[7] (3519:3519:3519) (3519:3519:3519))
        (PORT d[8] (3578:3578:3578) (3578:3578:3578))
        (PORT d[9] (4178:4178:4178) (4178:4178:4178))
        (PORT d[10] (3861:3861:3861) (3861:3861:3861))
        (PORT d[11] (3901:3901:3901) (3901:3901:3901))
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (3489:3489:3489) (3489:3489:3489))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a179\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT d[0] (3489:3489:3489) (3489:3489:3489))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a179\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a179\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a211\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (1985:1985:1985))
        (PORT ena (3056:3056:3056) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a211\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2818:2818:2818) (2818:2818:2818))
        (PORT d[1] (2856:2856:2856) (2856:2856:2856))
        (PORT d[2] (2604:2604:2604) (2604:2604:2604))
        (PORT d[3] (3549:3549:3549) (3549:3549:3549))
        (PORT d[4] (3092:3092:3092) (3092:3092:3092))
        (PORT d[5] (2761:2761:2761) (2761:2761:2761))
        (PORT d[6] (2459:2459:2459) (2459:2459:2459))
        (PORT d[7] (2317:2317:2317) (2317:2317:2317))
        (PORT d[8] (3919:3919:3919) (3919:3919:3919))
        (PORT d[9] (3390:3390:3390) (3390:3390:3390))
        (PORT d[10] (2872:2872:2872) (2872:2872:2872))
        (PORT d[11] (3299:3299:3299) (3299:3299:3299))
        (PORT clk (1985:1985:1985) (1985:1985:1985))
        (PORT ena (3056:3056:3056) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a211\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (1985:1985:1985))
        (PORT d[0] (3056:3056:3056) (3056:3056:3056))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a211\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2127:2127:2127))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a211\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1975:1975:1975) (1975:1975:1975))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w19_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (830:830:830))
        (PORT datab (1391:1391:1391) (1391:1391:1391))
        (PORT datac (1877:1877:1877) (1877:1877:1877))
        (PORT datad (2191:2191:2191) (2191:2191:2191))
        (PORT datae (846:846:846) (846:846:846))
        (PORT dataf (2185:2185:2185) (2185:2185:2185))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w19_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3627:3627:3627) (3627:3627:3627))
        (PORT datab (2740:2740:2740) (2740:2740:2740))
        (PORT datac (246:246:246) (246:246:246))
        (PORT datad (249:249:249) (249:249:249))
        (PORT datae (220:220:220) (220:220:220))
        (PORT dataf (1417:1417:1417) (1417:1417:1417))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part2\|inst3\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (495:495:495) (495:495:495))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (3064:3064:3064) (3064:3064:3064))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst\|FORWARDB\[1\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (298:298:298))
        (PORT datab (297:297:297) (297:297:297))
        (PORT datac (364:364:364) (364:364:364))
        (PORT datad (1975:1975:1975) (1975:1975:1975))
        (PORT datae (1795:1795:1795) (1795:1795:1795))
        (PORT dataf (1854:1854:1854) (1854:1854:1854))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst\|FORWARDB\[1\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (279:279:279))
        (PORT datab (380:380:380) (380:380:380))
        (PORT datac (279:279:279) (279:279:279))
        (PORT datad (637:637:637) (637:637:637))
        (PORT dataf (635:635:635) (635:635:635))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (301:301:301))
        (PORT datab (282:282:282) (282:282:282))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (331:331:331) (331:331:331))
        (PORT dataf (249:249:249) (249:249:249))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst\|FORWARDB\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (639:639:639) (639:639:639))
        (PORT dataf (635:635:635) (635:635:635))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1353:1353:1353) (1353:1353:1353))
        (PORT dataf (1305:1305:1305) (1305:1305:1305))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst3\|MEMTOREG\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (302:302:302))
        (PORT datab (923:923:923) (923:923:923))
        (PORT datac (2183:2183:2183) (2183:2183:2183))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst13\|inst\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst15\|inst\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (643:643:643) (643:643:643))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst\|ALUOP\[3\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (904:904:904))
        (PORT datab (2185:2185:2185) (2185:2185:2185))
        (PORT datac (2943:2943:2943) (2943:2943:2943))
        (PORT datad (1576:1576:1576) (1576:1576:1576))
        (PORT datae (3157:3157:3157) (3157:3157:3157))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst13\|inst\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (565:565:565) (565:565:565))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst\|SE\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2661:2661:2661) (2661:2661:2661))
        (PORT datad (2963:2963:2963) (2963:2963:2963))
        (PORT dataf (1314:1314:1314) (1314:1314:1314))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst1\|srl\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3138:3138:3138) (3138:3138:3138))
        (PORT datad (3152:3152:3152) (3152:3152:3152))
        (PORT dataf (851:851:851) (851:851:851))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst\|ALUOP\[1\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2480:2480:2480) (2480:2480:2480))
        (PORT datad (940:940:940) (940:940:940))
        (PORT dataf (926:926:926) (926:926:926))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst1\|sub\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (988:988:988) (988:988:988))
        (PORT datac (2485:2485:2485) (2485:2485:2485))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst\|ALUOP\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1282:1282:1282))
        (PORT datab (763:763:763) (763:763:763))
        (PORT datac (2625:2625:2625) (2625:2625:2625))
        (PORT datad (840:840:840) (840:840:840))
        (PORT datae (242:242:242) (242:242:242))
        (PORT dataf (229:229:229) (229:229:229))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst13\|inst\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst1\|_\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1371:1371:1371) (1371:1371:1371))
        (PORT datab (2675:2675:2675) (2675:2675:2675))
        (PORT datac (2992:2992:2992) (2992:2992:2992))
        (PORT datad (2490:2490:2490) (2490:2490:2490))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst\|ALUOP\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3124:3124:3124) (3124:3124:3124))
        (PORT datab (908:908:908) (908:908:908))
        (PORT datac (271:271:271) (271:271:271))
        (PORT datad (2984:2984:2984) (2984:2984:2984))
        (PORT dataf (1480:1480:1480) (1480:1480:1480))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst13\|inst\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (686:686:686) (686:686:686))
        (PORT dataf (587:587:587) (587:587:587))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst5\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (4014:4014:4014) (4014:4014:4014))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a375\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT ena (2743:2743:2743) (2743:2743:2743))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a375\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2538:2538:2538) (2538:2538:2538))
        (PORT d[1] (1916:1916:1916) (1916:1916:1916))
        (PORT d[2] (2140:2140:2140) (2140:2140:2140))
        (PORT d[3] (2170:2170:2170) (2170:2170:2170))
        (PORT d[4] (2145:2145:2145) (2145:2145:2145))
        (PORT d[5] (1664:1664:1664) (1664:1664:1664))
        (PORT d[6] (2616:2616:2616) (2616:2616:2616))
        (PORT d[7] (2924:2924:2924) (2924:2924:2924))
        (PORT d[8] (2876:2876:2876) (2876:2876:2876))
        (PORT d[9] (2533:2533:2533) (2533:2533:2533))
        (PORT d[10] (2025:2025:2025) (2025:2025:2025))
        (PORT d[11] (2742:2742:2742) (2742:2742:2742))
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT ena (2743:2743:2743) (2743:2743:2743))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a375\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT d[0] (2743:2743:2743) (2743:2743:2743))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a375\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a375\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a311\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (1830:1830:1830) (1830:1830:1830))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a311\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2630:2630:2630) (2630:2630:2630))
        (PORT d[1] (1607:1607:1607) (1607:1607:1607))
        (PORT d[2] (1695:1695:1695) (1695:1695:1695))
        (PORT d[3] (1669:1669:1669) (1669:1669:1669))
        (PORT d[4] (1254:1254:1254) (1254:1254:1254))
        (PORT d[5] (1602:1602:1602) (1602:1602:1602))
        (PORT d[6] (1976:1976:1976) (1976:1976:1976))
        (PORT d[7] (1881:1881:1881) (1881:1881:1881))
        (PORT d[8] (1819:1819:1819) (1819:1819:1819))
        (PORT d[9] (4105:4105:4105) (4105:4105:4105))
        (PORT d[10] (1473:1473:1473) (1473:1473:1473))
        (PORT d[11] (1909:1909:1909) (1909:1909:1909))
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (1830:1830:1830) (1830:1830:1830))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a311\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT d[0] (1830:1830:1830) (1830:1830:1830))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a311\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a311\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a279\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (3461:3461:3461) (3461:3461:3461))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a279\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3639:3639:3639) (3639:3639:3639))
        (PORT d[1] (3072:3072:3072) (3072:3072:3072))
        (PORT d[2] (3734:3734:3734) (3734:3734:3734))
        (PORT d[3] (4362:4362:4362) (4362:4362:4362))
        (PORT d[4] (3656:3656:3656) (3656:3656:3656))
        (PORT d[5] (3873:3873:3873) (3873:3873:3873))
        (PORT d[6] (3977:3977:3977) (3977:3977:3977))
        (PORT d[7] (3006:3006:3006) (3006:3006:3006))
        (PORT d[8] (3631:3631:3631) (3631:3631:3631))
        (PORT d[9] (3682:3682:3682) (3682:3682:3682))
        (PORT d[10] (3358:3358:3358) (3358:3358:3358))
        (PORT d[11] (3123:3123:3123) (3123:3123:3123))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (3461:3461:3461) (3461:3461:3461))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a279\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d[0] (3461:3461:3461) (3461:3461:3461))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a279\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a279\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w23_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1934:1934:1934) (1934:1934:1934))
        (PORT datab (2173:2173:2173) (2173:2173:2173))
        (PORT datac (858:858:858) (858:858:858))
        (PORT datad (2435:2435:2435) (2435:2435:2435))
        (PORT datae (1382:1382:1382) (1382:1382:1382))
        (PORT dataf (2299:2299:2299) (2299:2299:2299))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a503\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (3439:3439:3439) (3439:3439:3439))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a503\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3611:3611:3611) (3611:3611:3611))
        (PORT d[1] (3041:3041:3041) (3041:3041:3041))
        (PORT d[2] (3517:3517:3517) (3517:3517:3517))
        (PORT d[3] (4380:4380:4380) (4380:4380:4380))
        (PORT d[4] (3381:3381:3381) (3381:3381:3381))
        (PORT d[5] (3680:3680:3680) (3680:3680:3680))
        (PORT d[6] (3994:3994:3994) (3994:3994:3994))
        (PORT d[7] (2981:2981:2981) (2981:2981:2981))
        (PORT d[8] (3661:3661:3661) (3661:3661:3661))
        (PORT d[9] (3704:3704:3704) (3704:3704:3704))
        (PORT d[10] (3320:3320:3320) (3320:3320:3320))
        (PORT d[11] (3390:3390:3390) (3390:3390:3390))
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (3439:3439:3439) (3439:3439:3439))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a503\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT d[0] (3439:3439:3439) (3439:3439:3439))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a503\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a503\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a439\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (1537:1537:1537) (1537:1537:1537))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a439\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3415:3415:3415) (3415:3415:3415))
        (PORT d[1] (1830:1830:1830) (1830:1830:1830))
        (PORT d[2] (1709:1709:1709) (1709:1709:1709))
        (PORT d[3] (1632:1632:1632) (1632:1632:1632))
        (PORT d[4] (1224:1224:1224) (1224:1224:1224))
        (PORT d[5] (983:983:983) (983:983:983))
        (PORT d[6] (2209:2209:2209) (2209:2209:2209))
        (PORT d[7] (1884:1884:1884) (1884:1884:1884))
        (PORT d[8] (1787:1787:1787) (1787:1787:1787))
        (PORT d[9] (2207:2207:2207) (2207:2207:2207))
        (PORT d[10] (1226:1226:1226) (1226:1226:1226))
        (PORT d[11] (1473:1473:1473) (1473:1473:1473))
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (1537:1537:1537) (1537:1537:1537))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a439\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT d[0] (1537:1537:1537) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a439\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a439\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a471\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (2033:2033:2033) (2033:2033:2033))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a471\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2645:2645:2645))
        (PORT d[1] (1639:1639:1639) (1639:1639:1639))
        (PORT d[2] (1730:1730:1730) (1730:1730:1730))
        (PORT d[3] (1982:1982:1982) (1982:1982:1982))
        (PORT d[4] (1281:1281:1281) (1281:1281:1281))
        (PORT d[5] (1589:1589:1589) (1589:1589:1589))
        (PORT d[6] (1460:1460:1460) (1460:1460:1460))
        (PORT d[7] (1911:1911:1911) (1911:1911:1911))
        (PORT d[8] (1802:1802:1802) (1802:1802:1802))
        (PORT d[9] (4082:4082:4082) (4082:4082:4082))
        (PORT d[10] (1459:1459:1459) (1459:1459:1459))
        (PORT d[11] (1740:1740:1740) (1740:1740:1740))
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (2033:2033:2033) (2033:2033:2033))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a471\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT d[0] (2033:2033:2033) (2033:2033:2033))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a471\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a471\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w23_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2410:2410:2410) (2410:2410:2410))
        (PORT datab (2456:2456:2456) (2456:2456:2456))
        (PORT datac (2283:2283:2283) (2283:2283:2283))
        (PORT datad (951:951:951) (951:951:951))
        (PORT datae (1325:1325:1325) (1325:1325:1325))
        (PORT dataf (2142:2142:2142) (2142:2142:2142))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a151\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2075:2075:2075))
        (PORT ena (3490:3490:3490) (3490:3490:3490))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a151\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3341:3341:3341) (3341:3341:3341))
        (PORT d[1] (2949:2949:2949) (2949:2949:2949))
        (PORT d[2] (3370:3370:3370) (3370:3370:3370))
        (PORT d[3] (3410:3410:3410) (3410:3410:3410))
        (PORT d[4] (2738:2738:2738) (2738:2738:2738))
        (PORT d[5] (3552:3552:3552) (3552:3552:3552))
        (PORT d[6] (4146:4146:4146) (4146:4146:4146))
        (PORT d[7] (2969:2969:2969) (2969:2969:2969))
        (PORT d[8] (4080:4080:4080) (4080:4080:4080))
        (PORT d[9] (3277:3277:3277) (3277:3277:3277))
        (PORT d[10] (3602:3602:3602) (3602:3602:3602))
        (PORT d[11] (3555:3555:3555) (3555:3555:3555))
        (PORT clk (2075:2075:2075) (2075:2075:2075))
        (PORT ena (3490:3490:3490) (3490:3490:3490))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a151\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2075:2075:2075))
        (PORT d[0] (3490:3490:3490) (3490:3490:3490))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a151\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a151\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2065:2065:2065))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a183\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (2472:2472:2472) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a183\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2028:2028:2028) (2028:2028:2028))
        (PORT d[1] (1860:1860:1860) (1860:1860:1860))
        (PORT d[2] (2382:2382:2382) (2382:2382:2382))
        (PORT d[3] (2477:2477:2477) (2477:2477:2477))
        (PORT d[4] (2106:2106:2106) (2106:2106:2106))
        (PORT d[5] (1672:1672:1672) (1672:1672:1672))
        (PORT d[6] (2691:2691:2691) (2691:2691:2691))
        (PORT d[7] (2909:2909:2909) (2909:2909:2909))
        (PORT d[8] (3123:3123:3123) (3123:3123:3123))
        (PORT d[9] (2513:2513:2513) (2513:2513:2513))
        (PORT d[10] (2427:2427:2427) (2427:2427:2427))
        (PORT d[11] (2711:2711:2711) (2711:2711:2711))
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (2472:2472:2472) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a183\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT d[0] (2472:2472:2472) (2472:2472:2472))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a183\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a183\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a215\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (2142:2142:2142) (2142:2142:2142))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a215\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2573:2573:2573) (2573:2573:2573))
        (PORT d[1] (1888:1888:1888) (1888:1888:1888))
        (PORT d[2] (2126:2126:2126) (2126:2126:2126))
        (PORT d[3] (2073:2073:2073) (2073:2073:2073))
        (PORT d[4] (2166:2166:2166) (2166:2166:2166))
        (PORT d[5] (1596:1596:1596) (1596:1596:1596))
        (PORT d[6] (2689:2689:2689) (2689:2689:2689))
        (PORT d[7] (2929:2929:2929) (2929:2929:2929))
        (PORT d[8] (3151:3151:3151) (3151:3151:3151))
        (PORT d[9] (2525:2525:2525) (2525:2525:2525))
        (PORT d[10] (2305:2305:2305) (2305:2305:2305))
        (PORT d[11] (2758:2758:2758) (2758:2758:2758))
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (2142:2142:2142) (2142:2142:2142))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a215\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT d[0] (2142:2142:2142) (2142:2142:2142))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a215\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a215\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w23_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2132:2132:2132) (2132:2132:2132))
        (PORT datab (2188:2188:2188) (2188:2188:2188))
        (PORT datac (2442:2442:2442) (2442:2442:2442))
        (PORT datad (1796:1796:1796) (1796:1796:1796))
        (PORT datae (1054:1054:1054) (1054:1054:1054))
        (PORT dataf (945:945:945) (945:945:945))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT ena (1882:1882:1882) (1882:1882:1882))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2535:2535:2535) (2535:2535:2535))
        (PORT d[1] (2229:2229:2229) (2229:2229:2229))
        (PORT d[2] (1483:1483:1483) (1483:1483:1483))
        (PORT d[3] (2222:2222:2222) (2222:2222:2222))
        (PORT d[4] (1509:1509:1509) (1509:1509:1509))
        (PORT d[5] (2272:2272:2272) (2272:2272:2272))
        (PORT d[6] (2214:2214:2214) (2214:2214:2214))
        (PORT d[7] (1254:1254:1254) (1254:1254:1254))
        (PORT d[8] (2095:2095:2095) (2095:2095:2095))
        (PORT d[9] (2442:2442:2442) (2442:2442:2442))
        (PORT d[10] (1820:1820:1820) (1820:1820:1820))
        (PORT d[11] (2226:2226:2226) (2226:2226:2226))
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT ena (1882:1882:1882) (1882:1882:1882))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT d[0] (1882:1882:1882) (1882:1882:1882))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a23\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a119\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (3451:3451:3451) (3451:3451:3451))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a119\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3285:3285:3285) (3285:3285:3285))
        (PORT d[1] (2567:2567:2567) (2567:2567:2567))
        (PORT d[2] (3574:3574:3574) (3574:3574:3574))
        (PORT d[3] (3413:3413:3413) (3413:3413:3413))
        (PORT d[4] (2621:2621:2621) (2621:2621:2621))
        (PORT d[5] (2858:2858:2858) (2858:2858:2858))
        (PORT d[6] (3454:3454:3454) (3454:3454:3454))
        (PORT d[7] (3151:3151:3151) (3151:3151:3151))
        (PORT d[8] (3382:3382:3382) (3382:3382:3382))
        (PORT d[9] (3363:3363:3363) (3363:3363:3363))
        (PORT d[10] (3333:3333:3333) (3333:3333:3333))
        (PORT d[11] (2828:2828:2828) (2828:2828:2828))
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (3451:3451:3451) (3451:3451:3451))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a119\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT d[0] (3451:3451:3451) (3451:3451:3451))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a119\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a119\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (2737:2737:2737) (2737:2737:2737))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2808:2808:2808) (2808:2808:2808))
        (PORT d[1] (2468:2468:2468) (2468:2468:2468))
        (PORT d[2] (2491:2491:2491) (2491:2491:2491))
        (PORT d[3] (2548:2548:2548) (2548:2548:2548))
        (PORT d[4] (4236:4236:4236) (4236:4236:4236))
        (PORT d[5] (3427:3427:3427) (3427:3427:3427))
        (PORT d[6] (3079:3079:3079) (3079:3079:3079))
        (PORT d[7] (2375:2375:2375) (2375:2375:2375))
        (PORT d[8] (3126:3126:3126) (3126:3126:3126))
        (PORT d[9] (3140:3140:3140) (3140:3140:3140))
        (PORT d[10] (2471:2471:2471) (2471:2471:2471))
        (PORT d[11] (3198:3198:3198) (3198:3198:3198))
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (2737:2737:2737) (2737:2737:2737))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a87\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT d[0] (2737:2737:2737) (2737:2737:2737))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a87\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w23_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2099:2099:2099) (2099:2099:2099))
        (PORT datab (890:890:890) (890:890:890))
        (PORT datac (2132:2132:2132) (2132:2132:2132))
        (PORT datad (2434:2434:2434) (2434:2434:2434))
        (PORT datae (1557:1557:1557) (1557:1557:1557))
        (PORT dataf (2013:2013:2013) (2013:2013:2013))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w23_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2446:2446:2446) (2446:2446:2446))
        (PORT datab (1209:1209:1209) (1209:1209:1209))
        (PORT datac (251:251:251) (251:251:251))
        (PORT datad (272:272:272) (272:272:272))
        (PORT datae (212:212:212) (212:212:212))
        (PORT dataf (206:206:206) (206:206:206))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part2\|inst4\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (693:693:693) (693:693:693))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (1766:1766:1766) (1766:1766:1766))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a472\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (PORT ena (1085:1085:1085) (1085:1085:1085))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a472\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1572:1572:1572) (1572:1572:1572))
        (PORT d[1] (1304:1304:1304) (1304:1304:1304))
        (PORT d[2] (1225:1225:1225) (1225:1225:1225))
        (PORT d[3] (1005:1005:1005) (1005:1005:1005))
        (PORT d[4] (1281:1281:1281) (1281:1281:1281))
        (PORT d[5] (1233:1233:1233) (1233:1233:1233))
        (PORT d[6] (985:985:985) (985:985:985))
        (PORT d[7] (1015:1015:1015) (1015:1015:1015))
        (PORT d[8] (1043:1043:1043) (1043:1043:1043))
        (PORT d[9] (2054:2054:2054) (2054:2054:2054))
        (PORT d[10] (1002:1002:1002) (1002:1002:1002))
        (PORT d[11] (1264:1264:1264) (1264:1264:1264))
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (PORT ena (1085:1085:1085) (1085:1085:1085))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a472\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (PORT d[0] (1085:1085:1085) (1085:1085:1085))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a472\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a472\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (1552:1552:1552) (1552:1552:1552))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3389:3389:3389) (3389:3389:3389))
        (PORT d[1] (1876:1876:1876) (1876:1876:1876))
        (PORT d[2] (1487:1487:1487) (1487:1487:1487))
        (PORT d[3] (2243:2243:2243) (2243:2243:2243))
        (PORT d[4] (1267:1267:1267) (1267:1267:1267))
        (PORT d[5] (1256:1256:1256) (1256:1256:1256))
        (PORT d[6] (2467:2467:2467) (2467:2467:2467))
        (PORT d[7] (1253:1253:1253) (1253:1253:1253))
        (PORT d[8] (1741:1741:1741) (1741:1741:1741))
        (PORT d[9] (2250:2250:2250) (2250:2250:2250))
        (PORT d[10] (1506:1506:1506) (1506:1506:1506))
        (PORT d[11] (1520:1520:1520) (1520:1520:1520))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (1552:1552:1552) (1552:1552:1552))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a88\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT d[0] (1552:1552:1552) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a88\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2030:2030:2030))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a344\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (PORT ena (2079:2079:2079) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a344\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3862:3862:3862) (3862:3862:3862))
        (PORT d[1] (1970:1970:1970) (1970:1970:1970))
        (PORT d[2] (3053:3053:3053) (3053:3053:3053))
        (PORT d[3] (2127:2127:2127) (2127:2127:2127))
        (PORT d[4] (3550:3550:3550) (3550:3550:3550))
        (PORT d[5] (4207:4207:4207) (4207:4207:4207))
        (PORT d[6] (4325:4325:4325) (4325:4325:4325))
        (PORT d[7] (3116:3116:3116) (3116:3116:3116))
        (PORT d[8] (4207:4207:4207) (4207:4207:4207))
        (PORT d[9] (3836:3836:3836) (3836:3836:3836))
        (PORT d[10] (2802:2802:2802) (2802:2802:2802))
        (PORT d[11] (3470:3470:3470) (3470:3470:3470))
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (PORT ena (2079:2079:2079) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a344\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (PORT d[0] (2079:2079:2079) (2079:2079:2079))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a344\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a344\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w24_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (855:855:855))
        (PORT datab (1551:1551:1551) (1551:1551:1551))
        (PORT datac (1970:1970:1970) (1970:1970:1970))
        (PORT datad (840:840:840) (840:840:840))
        (PORT datae (722:722:722) (722:722:722))
        (PORT dataf (1958:1958:1958) (1958:1958:1958))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a120\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT ena (1393:1393:1393) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a120\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2545:2545:2545) (2545:2545:2545))
        (PORT d[1] (1381:1381:1381) (1381:1381:1381))
        (PORT d[2] (1790:1790:1790) (1790:1790:1790))
        (PORT d[3] (1328:1328:1328) (1328:1328:1328))
        (PORT d[4] (1604:1604:1604) (1604:1604:1604))
        (PORT d[5] (2024:2024:2024) (2024:2024:2024))
        (PORT d[6] (1330:1330:1330) (1330:1330:1330))
        (PORT d[7] (2417:2417:2417) (2417:2417:2417))
        (PORT d[8] (1383:1383:1383) (1383:1383:1383))
        (PORT d[9] (2112:2112:2112) (2112:2112:2112))
        (PORT d[10] (1604:1604:1604) (1604:1604:1604))
        (PORT d[11] (1587:1587:1587) (1587:1587:1587))
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT ena (1393:1393:1393) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a120\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT d[0] (1393:1393:1393) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a120\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a120\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a504\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (2686:2686:2686) (2686:2686:2686))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a504\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2741:2741:2741) (2741:2741:2741))
        (PORT d[1] (2920:2920:2920) (2920:2920:2920))
        (PORT d[2] (2065:2065:2065) (2065:2065:2065))
        (PORT d[3] (2600:2600:2600) (2600:2600:2600))
        (PORT d[4] (3538:3538:3538) (3538:3538:3538))
        (PORT d[5] (2757:2757:2757) (2757:2757:2757))
        (PORT d[6] (2950:2950:2950) (2950:2950:2950))
        (PORT d[7] (1808:1808:1808) (1808:1808:1808))
        (PORT d[8] (4190:4190:4190) (4190:4190:4190))
        (PORT d[9] (3275:3275:3275) (3275:3275:3275))
        (PORT d[10] (2540:2540:2540) (2540:2540:2540))
        (PORT d[11] (2834:2834:2834) (2834:2834:2834))
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (2686:2686:2686) (2686:2686:2686))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a504\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT d[0] (2686:2686:2686) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a504\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a504\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a248\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (2991:2991:2991) (2991:2991:2991))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a248\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3929:3929:3929) (3929:3929:3929))
        (PORT d[1] (3269:3269:3269) (3269:3269:3269))
        (PORT d[2] (2692:2692:2692) (2692:2692:2692))
        (PORT d[3] (3434:3434:3434) (3434:3434:3434))
        (PORT d[4] (3687:3687:3687) (3687:3687:3687))
        (PORT d[5] (3038:3038:3038) (3038:3038:3038))
        (PORT d[6] (3137:3137:3137) (3137:3137:3137))
        (PORT d[7] (2844:2844:2844) (2844:2844:2844))
        (PORT d[8] (4410:4410:4410) (4410:4410:4410))
        (PORT d[9] (3874:3874:3874) (3874:3874:3874))
        (PORT d[10] (3275:3275:3275) (3275:3275:3275))
        (PORT d[11] (2938:2938:2938) (2938:2938:2938))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (2991:2991:2991) (2991:2991:2991))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a248\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT d[0] (2991:2991:2991) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a248\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a248\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2030:2030:2030))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w24_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (905:905:905))
        (PORT datab (860:860:860) (860:860:860))
        (PORT datac (1359:1359:1359) (1359:1359:1359))
        (PORT datad (2143:2143:2143) (2143:2143:2143))
        (PORT datae (1506:1506:1506) (1506:1506:1506))
        (PORT dataf (1935:1935:1935) (1935:1935:1935))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a408\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (1352:1352:1352) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a408\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (705:705:705) (705:705:705))
        (PORT d[1] (747:747:747) (747:747:747))
        (PORT d[2] (715:715:715) (715:715:715))
        (PORT d[3] (694:694:694) (694:694:694))
        (PORT d[4] (730:730:730) (730:730:730))
        (PORT d[5] (1548:1548:1548) (1548:1548:1548))
        (PORT d[6] (2050:2050:2050) (2050:2050:2050))
        (PORT d[7] (684:684:684) (684:684:684))
        (PORT d[8] (686:686:686) (686:686:686))
        (PORT d[9] (717:717:717) (717:717:717))
        (PORT d[10] (743:743:743) (743:743:743))
        (PORT d[11] (707:707:707) (707:707:707))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (1352:1352:1352) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a408\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d[0] (1352:1352:1352) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a408\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a408\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a280\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2012:2012:2012))
        (PORT ena (1708:1708:1708) (1708:1708:1708))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a280\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2493:2493:2493) (2493:2493:2493))
        (PORT d[1] (1446:1446:1446) (1446:1446:1446))
        (PORT d[2] (1588:1588:1588) (1588:1588:1588))
        (PORT d[3] (1392:1392:1392) (1392:1392:1392))
        (PORT d[4] (1676:1676:1676) (1676:1676:1676))
        (PORT d[5] (1700:1700:1700) (1700:1700:1700))
        (PORT d[6] (1404:1404:1404) (1404:1404:1404))
        (PORT d[7] (1367:1367:1367) (1367:1367:1367))
        (PORT d[8] (1954:1954:1954) (1954:1954:1954))
        (PORT d[9] (2174:2174:2174) (2174:2174:2174))
        (PORT d[10] (1690:1690:1690) (1690:1690:1690))
        (PORT d[11] (1890:1890:1890) (1890:1890:1890))
        (PORT clk (2012:2012:2012) (2012:2012:2012))
        (PORT ena (1708:1708:1708) (1708:1708:1708))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a280\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2012:2012:2012))
        (PORT d[0] (1708:1708:1708) (1708:1708:1708))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a280\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a280\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (2002:2002:2002))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (2605:2605:2605) (2605:2605:2605))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3946:3946:3946) (3946:3946:3946))
        (PORT d[1] (3295:3295:3295) (3295:3295:3295))
        (PORT d[2] (2663:2663:2663) (2663:2663:2663))
        (PORT d[3] (3428:3428:3428) (3428:3428:3428))
        (PORT d[4] (3674:3674:3674) (3674:3674:3674))
        (PORT d[5] (3126:3126:3126) (3126:3126:3126))
        (PORT d[6] (3169:3169:3169) (3169:3169:3169))
        (PORT d[7] (2836:2836:2836) (2836:2836:2836))
        (PORT d[8] (4448:4448:4448) (4448:4448:4448))
        (PORT d[9] (3883:3883:3883) (3883:3883:3883))
        (PORT d[10] (3249:3249:3249) (3249:3249:3249))
        (PORT d[11] (3229:3229:3229) (3229:3229:3229))
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (2605:2605:2605) (2605:2605:2605))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT d[0] (2605:2605:2605) (2605:2605:2605))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a24\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w24_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (596:596:596))
        (PORT datab (892:892:892) (892:892:892))
        (PORT datac (1106:1106:1106) (1106:1106:1106))
        (PORT datad (1970:1970:1970) (1970:1970:1970))
        (PORT datae (1507:1507:1507) (1507:1507:1507))
        (PORT dataf (1883:1883:1883) (1883:1883:1883))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w24_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (276:276:276))
        (PORT datab (1518:1518:1518) (1518:1518:1518))
        (PORT datac (251:251:251) (251:251:251))
        (PORT datad (2073:2073:2073) (2073:2073:2073))
        (PORT datae (213:213:213) (213:213:213))
        (PORT dataf (215:215:215) (215:215:215))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (924:924:924) (924:924:924))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (1019:1019:1019) (1019:1019:1019))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a428\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (2608:2608:2608) (2608:2608:2608))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a428\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3511:3511:3511) (3511:3511:3511))
        (PORT d[1] (1924:1924:1924) (1924:1924:1924))
        (PORT d[2] (2047:2047:2047) (2047:2047:2047))
        (PORT d[3] (3108:3108:3108) (3108:3108:3108))
        (PORT d[4] (2513:2513:2513) (2513:2513:2513))
        (PORT d[5] (2672:2672:2672) (2672:2672:2672))
        (PORT d[6] (3145:3145:3145) (3145:3145:3145))
        (PORT d[7] (3343:3343:3343) (3343:3343:3343))
        (PORT d[8] (2519:2519:2519) (2519:2519:2519))
        (PORT d[9] (2949:2949:2949) (2949:2949:2949))
        (PORT d[10] (2949:2949:2949) (2949:2949:2949))
        (PORT d[11] (2252:2252:2252) (2252:2252:2252))
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (2608:2608:2608) (2608:2608:2608))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a428\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT d[0] (2608:2608:2608) (2608:2608:2608))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a428\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a428\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a300\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (PORT ena (3304:3304:3304) (3304:3304:3304))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a300\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3785:3785:3785) (3785:3785:3785))
        (PORT d[1] (3301:3301:3301) (3301:3301:3301))
        (PORT d[2] (2861:2861:2861) (2861:2861:2861))
        (PORT d[3] (3600:3600:3600) (3600:3600:3600))
        (PORT d[4] (2973:2973:2973) (2973:2973:2973))
        (PORT d[5] (3185:3185:3185) (3185:3185:3185))
        (PORT d[6] (3474:3474:3474) (3474:3474:3474))
        (PORT d[7] (3130:3130:3130) (3130:3130:3130))
        (PORT d[8] (3383:3383:3383) (3383:3383:3383))
        (PORT d[9] (3012:3012:3012) (3012:3012:3012))
        (PORT d[10] (3479:3479:3479) (3479:3479:3479))
        (PORT d[11] (3310:3310:3310) (3310:3310:3310))
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (PORT ena (3304:3304:3304) (3304:3304:3304))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a300\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (PORT d[0] (3304:3304:3304) (3304:3304:3304))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a300\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2143:2143:2143))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a300\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1991:1991:1991) (1991:1991:1991))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a172\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT ena (3214:3214:3214) (3214:3214:3214))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a172\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4156:4156:4156) (4156:4156:4156))
        (PORT d[1] (3617:3617:3617) (3617:3617:3617))
        (PORT d[2] (3122:3122:3122) (3122:3122:3122))
        (PORT d[3] (4402:4402:4402) (4402:4402:4402))
        (PORT d[4] (3311:3311:3311) (3311:3311:3311))
        (PORT d[5] (3247:3247:3247) (3247:3247:3247))
        (PORT d[6] (3716:3716:3716) (3716:3716:3716))
        (PORT d[7] (3508:3508:3508) (3508:3508:3508))
        (PORT d[8] (3111:3111:3111) (3111:3111:3111))
        (PORT d[9] (4145:4145:4145) (4145:4145:4145))
        (PORT d[10] (3286:3286:3286) (3286:3286:3286))
        (PORT d[11] (3762:3762:3762) (3762:3762:3762))
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT ena (3214:3214:3214) (3214:3214:3214))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a172\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT d[0] (3214:3214:3214) (3214:3214:3214))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a172\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a172\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2009:2009:2009))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w12_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1121:1121:1121) (1121:1121:1121))
        (PORT datab (929:929:929) (929:929:929))
        (PORT datac (1387:1387:1387) (1387:1387:1387))
        (PORT datad (922:922:922) (922:922:922))
        (PORT datae (2719:2719:2719) (2719:2719:2719))
        (PORT dataf (1980:1980:1980) (1980:1980:1980))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a396\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT ena (2475:2475:2475) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a396\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3341:3341:3341) (3341:3341:3341))
        (PORT d[1] (3107:3107:3107) (3107:3107:3107))
        (PORT d[2] (2933:2933:2933) (2933:2933:2933))
        (PORT d[3] (3827:3827:3827) (3827:3827:3827))
        (PORT d[4] (2538:2538:2538) (2538:2538:2538))
        (PORT d[5] (2667:2667:2667) (2667:2667:2667))
        (PORT d[6] (3859:3859:3859) (3859:3859:3859))
        (PORT d[7] (4079:4079:4079) (4079:4079:4079))
        (PORT d[8] (2660:2660:2660) (2660:2660:2660))
        (PORT d[9] (3697:3697:3697) (3697:3697:3697))
        (PORT d[10] (2766:2766:2766) (2766:2766:2766))
        (PORT d[11] (2958:2958:2958) (2958:2958:2958))
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT ena (2475:2475:2475) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a396\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT d[0] (2475:2475:2475) (2475:2475:2475))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a396\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a396\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a268\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (2908:2908:2908) (2908:2908:2908))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a268\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3868:3868:3868) (3868:3868:3868))
        (PORT d[1] (3699:3699:3699) (3699:3699:3699))
        (PORT d[2] (3098:3098:3098) (3098:3098:3098))
        (PORT d[3] (3787:3787:3787) (3787:3787:3787))
        (PORT d[4] (3292:3292:3292) (3292:3292:3292))
        (PORT d[5] (3459:3459:3459) (3459:3459:3459))
        (PORT d[6] (3687:3687:3687) (3687:3687:3687))
        (PORT d[7] (3512:3512:3512) (3512:3512:3512))
        (PORT d[8] (3093:3093:3093) (3093:3093:3093))
        (PORT d[9] (3921:3921:3921) (3921:3921:3921))
        (PORT d[10] (3267:3267:3267) (3267:3267:3267))
        (PORT d[11] (3831:3831:3831) (3831:3831:3831))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (2908:2908:2908) (2908:2908:2908))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a268\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT d[0] (2908:2908:2908) (2908:2908:2908))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a268\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a268\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2003:2003:2003))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (3445:3445:3445) (3445:3445:3445))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4176:4176:4176) (4176:4176:4176))
        (PORT d[1] (3986:3986:3986) (3986:3986:3986))
        (PORT d[2] (3168:3168:3168) (3168:3168:3168))
        (PORT d[3] (4073:4073:4073) (4073:4073:4073))
        (PORT d[4] (3638:3638:3638) (3638:3638:3638))
        (PORT d[5] (3531:3531:3531) (3531:3531:3531))
        (PORT d[6] (4018:4018:4018) (4018:4018:4018))
        (PORT d[7] (3837:3837:3837) (3837:3837:3837))
        (PORT d[8] (3442:3442:3442) (3442:3442:3442))
        (PORT d[9] (4101:4101:4101) (4101:4101:4101))
        (PORT d[10] (3599:3599:3599) (3599:3599:3599))
        (PORT d[11] (3919:3919:3919) (3919:3919:3919))
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (3445:3445:3445) (3445:3445:3445))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT d[0] (3445:3445:3445) (3445:3445:3445))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a12\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w12_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1208:1208:1208) (1208:1208:1208))
        (PORT datab (939:939:939) (939:939:939))
        (PORT datac (816:816:816) (816:816:816))
        (PORT datad (1772:1772:1772) (1772:1772:1772))
        (PORT datae (2724:2724:2724) (2724:2724:2724))
        (PORT dataf (1829:1829:1829) (1829:1829:1829))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (PORT ena (3330:3330:3330) (3330:3330:3330))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4535:4535:4535) (4535:4535:4535))
        (PORT d[1] (4440:4440:4440) (4440:4440:4440))
        (PORT d[2] (3120:3120:3120) (3120:3120:3120))
        (PORT d[3] (3888:3888:3888) (3888:3888:3888))
        (PORT d[4] (3430:3430:3430) (3430:3430:3430))
        (PORT d[5] (3313:3313:3313) (3313:3313:3313))
        (PORT d[6] (4049:4049:4049) (4049:4049:4049))
        (PORT d[7] (4241:4241:4241) (4241:4241:4241))
        (PORT d[8] (4207:4207:4207) (4207:4207:4207))
        (PORT d[9] (3712:3712:3712) (3712:3712:3712))
        (PORT d[10] (3403:3403:3403) (3403:3403:3403))
        (PORT d[11] (4107:4107:4107) (4107:4107:4107))
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (PORT ena (3330:3330:3330) (3330:3330:3330))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a76\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (PORT d[0] (3330:3330:3330) (3330:3330:3330))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a76\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2010:2010:2010))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a332\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (PORT ena (3060:3060:3060) (3060:3060:3060))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a332\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4433:4433:4433) (4433:4433:4433))
        (PORT d[1] (4714:4714:4714) (4714:4714:4714))
        (PORT d[2] (3040:3040:3040) (3040:3040:3040))
        (PORT d[3] (3856:3856:3856) (3856:3856:3856))
        (PORT d[4] (3459:3459:3459) (3459:3459:3459))
        (PORT d[5] (3582:3582:3582) (3582:3582:3582))
        (PORT d[6] (4046:4046:4046) (4046:4046:4046))
        (PORT d[7] (4276:4276:4276) (4276:4276:4276))
        (PORT d[8] (3194:3194:3194) (3194:3194:3194))
        (PORT d[9] (3740:3740:3740) (3740:3740:3740))
        (PORT d[10] (3371:3371:3371) (3371:3371:3371))
        (PORT d[11] (3958:3958:3958) (3958:3958:3958))
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (PORT ena (3060:3060:3060) (3060:3060:3060))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a332\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (PORT d[0] (3060:3060:3060) (3060:3060:3060))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a332\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a332\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2012:2012:2012))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a204\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT ena (2626:2626:2626) (2626:2626:2626))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a204\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2781:2781:2781) (2781:2781:2781))
        (PORT d[1] (2238:2238:2238) (2238:2238:2238))
        (PORT d[2] (2918:2918:2918) (2918:2918:2918))
        (PORT d[3] (3081:3081:3081) (3081:3081:3081))
        (PORT d[4] (2828:2828:2828) (2828:2828:2828))
        (PORT d[5] (2547:2547:2547) (2547:2547:2547))
        (PORT d[6] (2686:2686:2686) (2686:2686:2686))
        (PORT d[7] (2497:2497:2497) (2497:2497:2497))
        (PORT d[8] (2452:2452:2452) (2452:2452:2452))
        (PORT d[9] (2929:2929:2929) (2929:2929:2929))
        (PORT d[10] (4038:4038:4038) (4038:4038:4038))
        (PORT d[11] (2867:2867:2867) (2867:2867:2867))
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT ena (2626:2626:2626) (2626:2626:2626))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a204\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT d[0] (2626:2626:2626) (2626:2626:2626))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a204\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a204\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w12_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (521:521:521))
        (PORT datab (931:931:931) (931:931:931))
        (PORT datac (2326:2326:2326) (2326:2326:2326))
        (PORT datad (2005:2005:2005) (2005:2005:2005))
        (PORT datae (2719:2719:2719) (2719:2719:2719))
        (PORT dataf (773:773:773) (773:773:773))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a108\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (PORT ena (2992:2992:2992) (2992:2992:2992))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a108\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3671:3671:3671) (3671:3671:3671))
        (PORT d[1] (3563:3563:3563) (3563:3563:3563))
        (PORT d[2] (2638:2638:2638) (2638:2638:2638))
        (PORT d[3] (3611:3611:3611) (3611:3611:3611))
        (PORT d[4] (2950:2950:2950) (2950:2950:2950))
        (PORT d[5] (3150:3150:3150) (3150:3150:3150))
        (PORT d[6] (3533:3533:3533) (3533:3533:3533))
        (PORT d[7] (3511:3511:3511) (3511:3511:3511))
        (PORT d[8] (2858:2858:2858) (2858:2858:2858))
        (PORT d[9] (3623:3623:3623) (3623:3623:3623))
        (PORT d[10] (3134:3134:3134) (3134:3134:3134))
        (PORT d[11] (3076:3076:3076) (3076:3076:3076))
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (PORT ena (2992:2992:2992) (2992:2992:2992))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a108\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (PORT d[0] (2992:2992:2992) (2992:2992:2992))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a108\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a108\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a492\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2003:2003:2003))
        (PORT ena (2985:2985:2985) (2985:2985:2985))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a492\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3909:3909:3909) (3909:3909:3909))
        (PORT d[1] (3562:3562:3562) (3562:3562:3562))
        (PORT d[2] (2591:2591:2591) (2591:2591:2591))
        (PORT d[3] (4145:4145:4145) (4145:4145:4145))
        (PORT d[4] (3230:3230:3230) (3230:3230:3230))
        (PORT d[5] (3202:3202:3202) (3202:3202:3202))
        (PORT d[6] (3546:3546:3546) (3546:3546:3546))
        (PORT d[7] (3151:3151:3151) (3151:3151:3151))
        (PORT d[8] (3218:3218:3218) (3218:3218:3218))
        (PORT d[9] (3570:3570:3570) (3570:3570:3570))
        (PORT d[10] (3238:3238:3238) (3238:3238:3238))
        (PORT d[11] (3101:3101:3101) (3101:3101:3101))
        (PORT clk (2003:2003:2003) (2003:2003:2003))
        (PORT ena (2985:2985:2985) (2985:2985:2985))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a492\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2003:2003:2003))
        (PORT d[0] (2985:2985:2985) (2985:2985:2985))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a492\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a492\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1993:1993:1993))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a364\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (1979:1979:1979))
        (PORT ena (2874:2874:2874) (2874:2874:2874))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a364\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4320:4320:4320) (4320:4320:4320))
        (PORT d[1] (3893:3893:3893) (3893:3893:3893))
        (PORT d[2] (2673:2673:2673) (2673:2673:2673))
        (PORT d[3] (4373:4373:4373) (4373:4373:4373))
        (PORT d[4] (3044:3044:3044) (3044:3044:3044))
        (PORT d[5] (3214:3214:3214) (3214:3214:3214))
        (PORT d[6] (3695:3695:3695) (3695:3695:3695))
        (PORT d[7] (3196:3196:3196) (3196:3196:3196))
        (PORT d[8] (3061:3061:3061) (3061:3061:3061))
        (PORT d[9] (3947:3947:3947) (3947:3947:3947))
        (PORT d[10] (3260:3260:3260) (3260:3260:3260))
        (PORT d[11] (3380:3380:3380) (3380:3380:3380))
        (PORT clk (1979:1979:1979) (1979:1979:1979))
        (PORT ena (2874:2874:2874) (2874:2874:2874))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a364\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (1979:1979:1979))
        (PORT d[0] (2874:2874:2874) (2874:2874:2874))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a364\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a364\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1969:1969:1969) (1969:1969:1969))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w12_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2589:2589:2589) (2589:2589:2589))
        (PORT datab (940:940:940) (940:940:940))
        (PORT datac (1032:1032:1032) (1032:1032:1032))
        (PORT datad (1455:1455:1455) (1455:1455:1455))
        (PORT datae (2725:2725:2725) (2725:2725:2725))
        (PORT dataf (1517:1517:1517) (1517:1517:1517))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w12_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2459:2459:2459) (2459:2459:2459))
        (PORT datab (264:264:264) (264:264:264))
        (PORT datac (3065:3065:3065) (3065:3065:3065))
        (PORT datad (248:248:248) (248:248:248))
        (PORT datae (218:218:218) (218:218:218))
        (PORT dataf (214:214:214) (214:214:214))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (554:554:554) (554:554:554))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (3463:3463:3463) (3463:3463:3463))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a241\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (2267:2267:2267) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a241\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2173:2173:2173))
        (PORT d[1] (2182:2182:2182) (2182:2182:2182))
        (PORT d[2] (2749:2749:2749) (2749:2749:2749))
        (PORT d[3] (2744:2744:2744) (2744:2744:2744))
        (PORT d[4] (2314:2314:2314) (2314:2314:2314))
        (PORT d[5] (2308:2308:2308) (2308:2308:2308))
        (PORT d[6] (3242:3242:3242) (3242:3242:3242))
        (PORT d[7] (2699:2699:2699) (2699:2699:2699))
        (PORT d[8] (2581:2581:2581) (2581:2581:2581))
        (PORT d[9] (2024:2024:2024) (2024:2024:2024))
        (PORT d[10] (2099:2099:2099) (2099:2099:2099))
        (PORT d[11] (2051:2051:2051) (2051:2051:2051))
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (2267:2267:2267) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a241\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT d[0] (2267:2267:2267) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a241\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a241\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a145\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT ena (3058:3058:3058) (3058:3058:3058))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a145\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3296:3296:3296) (3296:3296:3296))
        (PORT d[1] (3325:3325:3325) (3325:3325:3325))
        (PORT d[2] (3869:3869:3869) (3869:3869:3869))
        (PORT d[3] (2456:2456:2456) (2456:2456:2456))
        (PORT d[4] (3930:3930:3930) (3930:3930:3930))
        (PORT d[5] (4333:4333:4333) (4333:4333:4333))
        (PORT d[6] (2947:2947:2947) (2947:2947:2947))
        (PORT d[7] (2542:2542:2542) (2542:2542:2542))
        (PORT d[8] (3318:3318:3318) (3318:3318:3318))
        (PORT d[9] (3173:3173:3173) (3173:3173:3173))
        (PORT d[10] (3589:3589:3589) (3589:3589:3589))
        (PORT d[11] (3202:3202:3202) (3202:3202:3202))
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT ena (3058:3058:3058) (3058:3058:3058))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a145\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT d[0] (3058:3058:3058) (3058:3058:3058))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a145\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a145\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a177\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (1986:1986:1986) (1986:1986:1986))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a177\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1446:1446:1446) (1446:1446:1446))
        (PORT d[1] (1644:1644:1644) (1644:1644:1644))
        (PORT d[2] (1402:1402:1402) (1402:1402:1402))
        (PORT d[3] (1704:1704:1704) (1704:1704:1704))
        (PORT d[4] (1870:1870:1870) (1870:1870:1870))
        (PORT d[5] (2216:2216:2216) (2216:2216:2216))
        (PORT d[6] (1654:1654:1654) (1654:1654:1654))
        (PORT d[7] (1354:1354:1354) (1354:1354:1354))
        (PORT d[8] (1392:1392:1392) (1392:1392:1392))
        (PORT d[9] (1418:1418:1418) (1418:1418:1418))
        (PORT d[10] (3331:3331:3331) (3331:3331:3331))
        (PORT d[11] (2426:2426:2426) (2426:2426:2426))
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (1986:1986:1986) (1986:1986:1986))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a177\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT d[0] (1986:1986:1986) (1986:1986:1986))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a177\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a177\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a209\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (3068:3068:3068) (3068:3068:3068))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a209\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3359:3359:3359) (3359:3359:3359))
        (PORT d[1] (3478:3478:3478) (3478:3478:3478))
        (PORT d[2] (4551:4551:4551) (4551:4551:4551))
        (PORT d[3] (2514:2514:2514) (2514:2514:2514))
        (PORT d[4] (3540:3540:3540) (3540:3540:3540))
        (PORT d[5] (3852:3852:3852) (3852:3852:3852))
        (PORT d[6] (2965:2965:2965) (2965:2965:2965))
        (PORT d[7] (2292:2292:2292) (2292:2292:2292))
        (PORT d[8] (2934:2934:2934) (2934:2934:2934))
        (PORT d[9] (3010:3010:3010) (3010:3010:3010))
        (PORT d[10] (3554:3554:3554) (3554:3554:3554))
        (PORT d[11] (2834:2834:2834) (2834:2834:2834))
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (3068:3068:3068) (3068:3068:3068))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a209\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT d[0] (3068:3068:3068) (3068:3068:3068))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a209\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a209\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w17_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2222:2222:2222) (2222:2222:2222))
        (PORT datab (1041:1041:1041) (1041:1041:1041))
        (PORT datac (2339:2339:2339) (2339:2339:2339))
        (PORT datad (1100:1100:1100) (1100:1100:1100))
        (PORT datae (1359:1359:1359) (1359:1359:1359))
        (PORT dataf (2512:2512:2512) (2512:2512:2512))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a305\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (1677:1677:1677) (1677:1677:1677))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a305\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1409:1409:1409) (1409:1409:1409))
        (PORT d[1] (1610:1610:1610) (1610:1610:1610))
        (PORT d[2] (1350:1350:1350) (1350:1350:1350))
        (PORT d[3] (1760:1760:1760) (1760:1760:1760))
        (PORT d[4] (1595:1595:1595) (1595:1595:1595))
        (PORT d[5] (1943:1943:1943) (1943:1943:1943))
        (PORT d[6] (1689:1689:1689) (1689:1689:1689))
        (PORT d[7] (1332:1332:1332) (1332:1332:1332))
        (PORT d[8] (1363:1363:1363) (1363:1363:1363))
        (PORT d[9] (1603:1603:1603) (1603:1603:1603))
        (PORT d[10] (3351:3351:3351) (3351:3351:3351))
        (PORT d[11] (2751:2751:2751) (2751:2751:2751))
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (1677:1677:1677) (1677:1677:1677))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a305\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT d[0] (1677:1677:1677) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a305\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a305\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a369\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (3060:3060:3060) (3060:3060:3060))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a369\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2761:2761:2761) (2761:2761:2761))
        (PORT d[1] (2017:2017:2017) (2017:2017:2017))
        (PORT d[2] (2432:2432:2432) (2432:2432:2432))
        (PORT d[3] (2538:2538:2538) (2538:2538:2538))
        (PORT d[4] (2330:2330:2330) (2330:2330:2330))
        (PORT d[5] (2017:2017:2017) (2017:2017:2017))
        (PORT d[6] (2965:2965:2965) (2965:2965:2965))
        (PORT d[7] (2579:2579:2579) (2579:2579:2579))
        (PORT d[8] (3212:3212:3212) (3212:3212:3212))
        (PORT d[9] (2514:2514:2514) (2514:2514:2514))
        (PORT d[10] (2588:2588:2588) (2588:2588:2588))
        (PORT d[11] (2363:2363:2363) (2363:2363:2363))
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (3060:3060:3060) (3060:3060:3060))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a369\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT d[0] (3060:3060:3060) (3060:3060:3060))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a369\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a369\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a273\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (2031:2031:2031) (2031:2031:2031))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a273\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2194:2194:2194) (2194:2194:2194))
        (PORT d[1] (2277:2277:2277) (2277:2277:2277))
        (PORT d[2] (2699:2699:2699) (2699:2699:2699))
        (PORT d[3] (2799:2799:2799) (2799:2799:2799))
        (PORT d[4] (2349:2349:2349) (2349:2349:2349))
        (PORT d[5] (2279:2279:2279) (2279:2279:2279))
        (PORT d[6] (2970:2970:2970) (2970:2970:2970))
        (PORT d[7] (2406:2406:2406) (2406:2406:2406))
        (PORT d[8] (2444:2444:2444) (2444:2444:2444))
        (PORT d[9] (2047:2047:2047) (2047:2047:2047))
        (PORT d[10] (2109:2109:2109) (2109:2109:2109))
        (PORT d[11] (2356:2356:2356) (2356:2356:2356))
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (2031:2031:2031) (2031:2031:2031))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a273\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT d[0] (2031:2031:2031) (2031:2031:2031))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a273\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a273\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a337\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2083:2083:2083))
        (PORT ena (2544:2544:2544) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a337\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2764:2764:2764) (2764:2764:2764))
        (PORT d[1] (2852:2852:2852) (2852:2852:2852))
        (PORT d[2] (3223:3223:3223) (3223:3223:3223))
        (PORT d[3] (2144:2144:2144) (2144:2144:2144))
        (PORT d[4] (2828:2828:2828) (2828:2828:2828))
        (PORT d[5] (3774:3774:3774) (3774:3774:3774))
        (PORT d[6] (2446:2446:2446) (2446:2446:2446))
        (PORT d[7] (1986:1986:1986) (1986:1986:1986))
        (PORT d[8] (2348:2348:2348) (2348:2348:2348))
        (PORT d[9] (2537:2537:2537) (2537:2537:2537))
        (PORT d[10] (3140:3140:3140) (3140:3140:3140))
        (PORT d[11] (2466:2466:2466) (2466:2466:2466))
        (PORT clk (2083:2083:2083) (2083:2083:2083))
        (PORT ena (2544:2544:2544) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a337\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2083:2083:2083))
        (PORT d[0] (2544:2544:2544) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a337\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a337\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2073:2073:2073))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w17_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2225:2225:2225) (2225:2225:2225))
        (PORT datab (1275:1275:1275) (1275:1275:1275))
        (PORT datac (990:990:990) (990:990:990))
        (PORT datad (703:703:703) (703:703:703))
        (PORT datae (1451:1451:1451) (1451:1451:1451))
        (PORT dataf (2505:2505:2505) (2505:2505:2505))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a465\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT ena (1949:1949:1949) (1949:1949:1949))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a465\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1468:1468:1468) (1468:1468:1468))
        (PORT d[1] (1659:1659:1659) (1659:1659:1659))
        (PORT d[2] (1405:1405:1405) (1405:1405:1405))
        (PORT d[3] (1781:1781:1781) (1781:1781:1781))
        (PORT d[4] (1657:1657:1657) (1657:1657:1657))
        (PORT d[5] (4190:4190:4190) (4190:4190:4190))
        (PORT d[6] (1382:1382:1382) (1382:1382:1382))
        (PORT d[7] (1367:1367:1367) (1367:1367:1367))
        (PORT d[8] (1401:1401:1401) (1401:1401:1401))
        (PORT d[9] (1655:1655:1655) (1655:1655:1655))
        (PORT d[10] (3043:3043:3043) (3043:3043:3043))
        (PORT d[11] (2721:2721:2721) (2721:2721:2721))
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT ena (1949:1949:1949) (1949:1949:1949))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a465\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT d[0] (1949:1949:1949) (1949:1949:1949))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a465\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a465\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a497\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (2965:2965:2965) (2965:2965:2965))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a497\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3870:3870:3870) (3870:3870:3870))
        (PORT d[1] (3290:3290:3290) (3290:3290:3290))
        (PORT d[2] (3850:3850:3850) (3850:3850:3850))
        (PORT d[3] (2404:2404:2404) (2404:2404:2404))
        (PORT d[4] (3714:3714:3714) (3714:3714:3714))
        (PORT d[5] (3709:3709:3709) (3709:3709:3709))
        (PORT d[6] (2951:2951:2951) (2951:2951:2951))
        (PORT d[7] (2757:2757:2757) (2757:2757:2757))
        (PORT d[8] (3313:3313:3313) (3313:3313:3313))
        (PORT d[9] (2658:2658:2658) (2658:2658:2658))
        (PORT d[10] (3821:3821:3821) (3821:3821:3821))
        (PORT d[11] (3383:3383:3383) (3383:3383:3383))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (2965:2965:2965) (2965:2965:2965))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a497\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT d[0] (2965:2965:2965) (2965:2965:2965))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a497\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a497\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2030:2030:2030))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a433\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (3661:3661:3661) (3661:3661:3661))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a433\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3860:3860:3860) (3860:3860:3860))
        (PORT d[1] (3313:3313:3313) (3313:3313:3313))
        (PORT d[2] (3819:3819:3819) (3819:3819:3819))
        (PORT d[3] (2895:2895:2895) (2895:2895:2895))
        (PORT d[4] (3697:3697:3697) (3697:3697:3697))
        (PORT d[5] (3973:3973:3973) (3973:3973:3973))
        (PORT d[6] (3278:3278:3278) (3278:3278:3278))
        (PORT d[7] (2794:2794:2794) (2794:2794:2794))
        (PORT d[8] (3290:3290:3290) (3290:3290:3290))
        (PORT d[9] (2924:2924:2924) (2924:2924:2924))
        (PORT d[10] (3793:3793:3793) (3793:3793:3793))
        (PORT d[11] (2886:2886:2886) (2886:2886:2886))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (3661:3661:3661) (3661:3661:3661))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a433\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d[0] (3661:3661:3661) (3661:3661:3661))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a433\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a433\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w17_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1248:1248:1248))
        (PORT datab (884:884:884) (884:884:884))
        (PORT datac (2204:2204:2204) (2204:2204:2204))
        (PORT datad (1950:1950:1950) (1950:1950:1950))
        (PORT datae (2325:2325:2325) (2325:2325:2325))
        (PORT dataf (2508:2508:2508) (2508:2508:2508))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (2444:2444:2444) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1791:1791:1791) (1791:1791:1791))
        (PORT d[1] (1879:1879:1879) (1879:1879:1879))
        (PORT d[2] (2391:2391:2391) (2391:2391:2391))
        (PORT d[3] (2759:2759:2759) (2759:2759:2759))
        (PORT d[4] (2338:2338:2338) (2338:2338:2338))
        (PORT d[5] (2332:2332:2332) (2332:2332:2332))
        (PORT d[6] (3291:3291:3291) (3291:3291:3291))
        (PORT d[7] (2741:2741:2741) (2741:2741:2741))
        (PORT d[8] (2625:2625:2625) (2625:2625:2625))
        (PORT d[9] (1633:1633:1633) (1633:1633:1633))
        (PORT d[10] (2063:2063:2063) (2063:2063:2063))
        (PORT d[11] (1713:1713:1713) (1713:1713:1713))
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (2444:2444:2444) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a81\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT d[0] (2444:2444:2444) (2444:2444:2444))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a81\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a113\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (PORT ena (3411:3411:3411) (3411:3411:3411))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a113\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3263:3263:3263) (3263:3263:3263))
        (PORT d[1] (2840:2840:2840) (2840:2840:2840))
        (PORT d[2] (3353:3353:3353) (3353:3353:3353))
        (PORT d[3] (3403:3403:3403) (3403:3403:3403))
        (PORT d[4] (2998:2998:2998) (2998:2998:2998))
        (PORT d[5] (3582:3582:3582) (3582:3582:3582))
        (PORT d[6] (3660:3660:3660) (3660:3660:3660))
        (PORT d[7] (3737:3737:3737) (3737:3737:3737))
        (PORT d[8] (3187:3187:3187) (3187:3187:3187))
        (PORT d[9] (2723:2723:2723) (2723:2723:2723))
        (PORT d[10] (2755:2755:2755) (2755:2755:2755))
        (PORT d[11] (2938:2938:2938) (2938:2938:2938))
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (PORT ena (3411:3411:3411) (3411:3411:3411))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a113\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (PORT d[0] (3411:3411:3411) (3411:3411:3411))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a113\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a113\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2010:2010:2010))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (2923:2923:2923) (2923:2923:2923))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2746:2746:2746) (2746:2746:2746))
        (PORT d[1] (1996:1996:1996) (1996:1996:1996))
        (PORT d[2] (2721:2721:2721) (2721:2721:2721))
        (PORT d[3] (2528:2528:2528) (2528:2528:2528))
        (PORT d[4] (2080:2080:2080) (2080:2080:2080))
        (PORT d[5] (1974:1974:1974) (1974:1974:1974))
        (PORT d[6] (2737:2737:2737) (2737:2737:2737))
        (PORT d[7] (2586:2586:2586) (2586:2586:2586))
        (PORT d[8] (3015:3015:3015) (3015:3015:3015))
        (PORT d[9] (2520:2520:2520) (2520:2520:2520))
        (PORT d[10] (2402:2402:2402) (2402:2402:2402))
        (PORT d[11] (2701:2701:2701) (2701:2701:2701))
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (2923:2923:2923) (2923:2923:2923))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT d[0] (2923:2923:2923) (2923:2923:2923))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a17\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (PORT ena (2345:2345:2345) (2345:2345:2345))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2128:2128:2128) (2128:2128:2128))
        (PORT d[1] (2210:2210:2210) (2210:2210:2210))
        (PORT d[2] (2772:2772:2772) (2772:2772:2772))
        (PORT d[3] (2510:2510:2510) (2510:2510:2510))
        (PORT d[4] (2014:2014:2014) (2014:2014:2014))
        (PORT d[5] (2179:2179:2179) (2179:2179:2179))
        (PORT d[6] (3275:3275:3275) (3275:3275:3275))
        (PORT d[7] (2731:2731:2731) (2731:2731:2731))
        (PORT d[8] (2599:2599:2599) (2599:2599:2599))
        (PORT d[9] (1752:1752:1752) (1752:1752:1752))
        (PORT d[10] (2082:2082:2082) (2082:2082:2082))
        (PORT d[11] (2384:2384:2384) (2384:2384:2384))
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (PORT ena (2345:2345:2345) (2345:2345:2345))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (PORT d[0] (2345:2345:2345) (2345:2345:2345))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a49\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w17_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2218:2218:2218) (2218:2218:2218))
        (PORT datab (1076:1076:1076) (1076:1076:1076))
        (PORT datac (1800:1800:1800) (1800:1800:1800))
        (PORT datad (1271:1271:1271) (1271:1271:1271))
        (PORT datae (1027:1027:1027) (1027:1027:1027))
        (PORT dataf (2514:2514:2514) (2514:2514:2514))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w17_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1593:1593:1593) (1593:1593:1593))
        (PORT datab (2532:2532:2532) (2532:2532:2532))
        (PORT datac (248:248:248) (248:248:248))
        (PORT datad (266:266:266) (266:266:266))
        (PORT datae (212:212:212) (212:212:212))
        (PORT dataf (211:211:211) (211:211:211))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part2\|inst1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (893:893:893) (893:893:893))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (1777:1777:1777) (1777:1777:1777))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst5\|y\[1\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1156:1156:1156) (1156:1156:1156))
        (PORT datac (3018:3018:3018) (3018:3018:3018))
        (PORT dataf (983:983:983) (983:983:983))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a374\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2073:2073:2073))
        (PORT ena (2095:2095:2095) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a374\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3288:3288:3288) (3288:3288:3288))
        (PORT d[1] (2757:2757:2757) (2757:2757:2757))
        (PORT d[2] (2491:2491:2491) (2491:2491:2491))
        (PORT d[3] (1850:1850:1850) (1850:1850:1850))
        (PORT d[4] (2923:2923:2923) (2923:2923:2923))
        (PORT d[5] (3188:3188:3188) (3188:3188:3188))
        (PORT d[6] (2399:2399:2399) (2399:2399:2399))
        (PORT d[7] (2318:2318:2318) (2318:2318:2318))
        (PORT d[8] (2369:2369:2369) (2369:2369:2369))
        (PORT d[9] (2091:2091:2091) (2091:2091:2091))
        (PORT d[10] (3466:3466:3466) (3466:3466:3466))
        (PORT d[11] (3033:3033:3033) (3033:3033:3033))
        (PORT clk (2073:2073:2073) (2073:2073:2073))
        (PORT ena (2095:2095:2095) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a374\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2073:2073:2073))
        (PORT d[0] (2095:2095:2095) (2095:2095:2095))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a374\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a374\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a246\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2085:2085:2085))
        (PORT ena (3440:3440:3440) (3440:3440:3440))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a246\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3653:3653:3653) (3653:3653:3653))
        (PORT d[1] (4362:4362:4362) (4362:4362:4362))
        (PORT d[2] (2843:2843:2843) (2843:2843:2843))
        (PORT d[3] (3138:3138:3138) (3138:3138:3138))
        (PORT d[4] (3714:3714:3714) (3714:3714:3714))
        (PORT d[5] (4525:4525:4525) (4525:4525:4525))
        (PORT d[6] (4064:4064:4064) (4064:4064:4064))
        (PORT d[7] (3118:3118:3118) (3118:3118:3118))
        (PORT d[8] (3434:3434:3434) (3434:3434:3434))
        (PORT d[9] (3315:3315:3315) (3315:3315:3315))
        (PORT d[10] (4303:4303:4303) (4303:4303:4303))
        (PORT d[11] (4552:4552:4552) (4552:4552:4552))
        (PORT clk (2085:2085:2085) (2085:2085:2085))
        (PORT ena (3440:3440:3440) (3440:3440:3440))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a246\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2085:2085:2085))
        (PORT d[0] (3440:3440:3440) (3440:3440:3440))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a246\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a246\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2075:2075:2075))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a118\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (2939:2939:2939) (2939:2939:2939))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a118\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3744:3744:3744) (3744:3744:3744))
        (PORT d[1] (3289:3289:3289) (3289:3289:3289))
        (PORT d[2] (4175:4175:4175) (4175:4175:4175))
        (PORT d[3] (2695:2695:2695) (2695:2695:2695))
        (PORT d[4] (4006:4006:4006) (4006:4006:4006))
        (PORT d[5] (3654:3654:3654) (3654:3654:3654))
        (PORT d[6] (2643:2643:2643) (2643:2643:2643))
        (PORT d[7] (2996:2996:2996) (2996:2996:2996))
        (PORT d[8] (2933:2933:2933) (2933:2933:2933))
        (PORT d[9] (3222:3222:3222) (3222:3222:3222))
        (PORT d[10] (3120:3120:3120) (3120:3120:3120))
        (PORT d[11] (3620:3620:3620) (3620:3620:3620))
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (2939:2939:2939) (2939:2939:2939))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a118\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT d[0] (2939:2939:2939) (2939:2939:2939))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a118\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a118\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w22_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1441:1441:1441) (1441:1441:1441))
        (PORT datab (831:831:831) (831:831:831))
        (PORT datac (2086:2086:2086) (2086:2086:2086))
        (PORT datad (2389:2389:2389) (2389:2389:2389))
        (PORT datae (1611:1611:1611) (1611:1611:1611))
        (PORT dataf (2551:2551:2551) (2551:2551:2551))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a470\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT ena (2595:2595:2595) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a470\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2202:2202:2202) (2202:2202:2202))
        (PORT d[1] (3087:3087:3087) (3087:3087:3087))
        (PORT d[2] (2180:2180:2180) (2180:2180:2180))
        (PORT d[3] (2371:2371:2371) (2371:2371:2371))
        (PORT d[4] (3224:3224:3224) (3224:3224:3224))
        (PORT d[5] (3503:3503:3503) (3503:3503:3503))
        (PORT d[6] (2093:2093:2093) (2093:2093:2093))
        (PORT d[7] (2624:2624:2624) (2624:2624:2624))
        (PORT d[8] (2392:2392:2392) (2392:2392:2392))
        (PORT d[9] (2643:2643:2643) (2643:2643:2643))
        (PORT d[10] (2538:2538:2538) (2538:2538:2538))
        (PORT d[11] (3163:3163:3163) (3163:3163:3163))
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT ena (2595:2595:2595) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a470\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT d[0] (2595:2595:2595) (2595:2595:2595))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a470\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a470\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (2732:2732:2732) (2732:2732:2732))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2187:2187:2187) (2187:2187:2187))
        (PORT d[1] (3098:3098:3098) (3098:3098:3098))
        (PORT d[2] (2171:2171:2171) (2171:2171:2171))
        (PORT d[3] (2392:2392:2392) (2392:2392:2392))
        (PORT d[4] (3264:3264:3264) (3264:3264:3264))
        (PORT d[5] (3526:3526:3526) (3526:3526:3526))
        (PORT d[6] (2351:2351:2351) (2351:2351:2351))
        (PORT d[7] (2643:2643:2643) (2643:2643:2643))
        (PORT d[8] (2608:2608:2608) (2608:2608:2608))
        (PORT d[9] (2664:2664:2664) (2664:2664:2664))
        (PORT d[10] (2607:2607:2607) (2607:2607:2607))
        (PORT d[11] (3185:3185:3185) (3185:3185:3185))
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (2732:2732:2732) (2732:2732:2732))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a86\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT d[0] (2732:2732:2732) (2732:2732:2732))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a86\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a342\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (2569:2569:2569) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a342\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3834:3834:3834) (3834:3834:3834))
        (PORT d[1] (3169:3169:3169) (3169:3169:3169))
        (PORT d[2] (4015:4015:4015) (4015:4015:4015))
        (PORT d[3] (2194:2194:2194) (2194:2194:2194))
        (PORT d[4] (2870:2870:2870) (2870:2870:2870))
        (PORT d[5] (4063:4063:4063) (4063:4063:4063))
        (PORT d[6] (2190:2190:2190) (2190:2190:2190))
        (PORT d[7] (2308:2308:2308) (2308:2308:2308))
        (PORT d[8] (2660:2660:2660) (2660:2660:2660))
        (PORT d[9] (2594:2594:2594) (2594:2594:2594))
        (PORT d[10] (3605:3605:3605) (3605:3605:3605))
        (PORT d[11] (2821:2821:2821) (2821:2821:2821))
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (2569:2569:2569) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a342\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT d[0] (2569:2569:2569) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a342\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a342\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w22_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1684:1684:1684) (1684:1684:1684))
        (PORT datab (859:859:859) (859:859:859))
        (PORT datac (2591:2591:2591) (2591:2591:2591))
        (PORT datad (816:816:816) (816:816:816))
        (PORT datae (2358:2358:2358) (2358:2358:2358))
        (PORT dataf (1150:1150:1150) (1150:1150:1150))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a406\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT ena (3036:3036:3036) (3036:3036:3036))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a406\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3621:3621:3621) (3621:3621:3621))
        (PORT d[1] (2567:2567:2567) (2567:2567:2567))
        (PORT d[2] (2775:2775:2775) (2775:2775:2775))
        (PORT d[3] (3014:3014:3014) (3014:3014:3014))
        (PORT d[4] (2122:2122:2122) (2122:2122:2122))
        (PORT d[5] (2789:2789:2789) (2789:2789:2789))
        (PORT d[6] (2751:2751:2751) (2751:2751:2751))
        (PORT d[7] (2368:2368:2368) (2368:2368:2368))
        (PORT d[8] (3512:3512:3512) (3512:3512:3512))
        (PORT d[9] (1885:1885:1885) (1885:1885:1885))
        (PORT d[10] (3111:3111:3111) (3111:3111:3111))
        (PORT d[11] (2508:2508:2508) (2508:2508:2508))
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT ena (3036:3036:3036) (3036:3036:3036))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a406\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT d[0] (3036:3036:3036) (3036:3036:3036))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a406\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a406\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2070:2070:2070))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a278\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT ena (2699:2699:2699) (2699:2699:2699))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a278\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3394:3394:3394) (3394:3394:3394))
        (PORT d[1] (3346:3346:3346) (3346:3346:3346))
        (PORT d[2] (4513:4513:4513) (4513:4513:4513))
        (PORT d[3] (2355:2355:2355) (2355:2355:2355))
        (PORT d[4] (4065:4065:4065) (4065:4065:4065))
        (PORT d[5] (3335:3335:3335) (3335:3335:3335))
        (PORT d[6] (2641:2641:2641) (2641:2641:2641))
        (PORT d[7] (2322:2322:2322) (2322:2322:2322))
        (PORT d[8] (2875:2875:2875) (2875:2875:2875))
        (PORT d[9] (2691:2691:2691) (2691:2691:2691))
        (PORT d[10] (3433:3433:3433) (3433:3433:3433))
        (PORT d[11] (3513:3513:3513) (3513:3513:3513))
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT ena (2699:2699:2699) (2699:2699:2699))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a278\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT d[0] (2699:2699:2699) (2699:2699:2699))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a278\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a278\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a150\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (PORT ena (2813:2813:2813) (2813:2813:2813))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a150\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3819:3819:3819) (3819:3819:3819))
        (PORT d[1] (3327:3327:3327) (3327:3327:3327))
        (PORT d[2] (3840:3840:3840) (3840:3840:3840))
        (PORT d[3] (2399:2399:2399) (2399:2399:2399))
        (PORT d[4] (3159:3159:3159) (3159:3159:3159))
        (PORT d[5] (4368:4368:4368) (4368:4368:4368))
        (PORT d[6] (2997:2997:2997) (2997:2997:2997))
        (PORT d[7] (3045:3045:3045) (3045:3045:3045))
        (PORT d[8] (3296:3296:3296) (3296:3296:3296))
        (PORT d[9] (2866:2866:2866) (2866:2866:2866))
        (PORT d[10] (3562:3562:3562) (3562:3562:3562))
        (PORT d[11] (3187:3187:3187) (3187:3187:3187))
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (PORT ena (2813:2813:2813) (2813:2813:2813))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a150\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (PORT d[0] (2813:2813:2813) (2813:2813:2813))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a150\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a150\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w22_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (598:598:598))
        (PORT datab (1163:1163:1163) (1163:1163:1163))
        (PORT datac (2597:2597:2597) (2597:2597:2597))
        (PORT datad (1376:1376:1376) (1376:1376:1376))
        (PORT datae (2348:2348:2348) (2348:2348:2348))
        (PORT dataf (2086:2086:2086) (2086:2086:2086))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w22_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (272:272:272))
        (PORT datab (263:263:263) (263:263:263))
        (PORT datac (2506:2506:2506) (2506:2506:2506))
        (PORT datad (248:248:248) (248:248:248))
        (PORT datae (210:210:210) (210:210:210))
        (PORT dataf (2820:2820:2820) (2820:2820:2820))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part2\|inst5\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1211:1211:1211) (1211:1211:1211))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (1777:1777:1777) (1777:1777:1777))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a249\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1993:1993:1993))
        (PORT ena (3513:3513:3513) (3513:3513:3513))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a249\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4627:4627:4627) (4627:4627:4627))
        (PORT d[1] (4587:4587:4587) (4587:4587:4587))
        (PORT d[2] (3401:3401:3401) (3401:3401:3401))
        (PORT d[3] (4111:4111:4111) (4111:4111:4111))
        (PORT d[4] (3726:3726:3726) (3726:3726:3726))
        (PORT d[5] (3367:3367:3367) (3367:3367:3367))
        (PORT d[6] (4046:4046:4046) (4046:4046:4046))
        (PORT d[7] (3548:3548:3548) (3548:3548:3548))
        (PORT d[8] (3801:3801:3801) (3801:3801:3801))
        (PORT d[9] (3702:3702:3702) (3702:3702:3702))
        (PORT d[10] (3421:3421:3421) (3421:3421:3421))
        (PORT d[11] (3507:3507:3507) (3507:3507:3507))
        (PORT clk (1993:1993:1993) (1993:1993:1993))
        (PORT ena (3513:3513:3513) (3513:3513:3513))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a249\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1993:1993:1993))
        (PORT d[0] (3513:3513:3513) (3513:3513:3513))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a249\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2135:2135:2135))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a249\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1983:1983:1983) (1983:1983:1983))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a217\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (PORT ena (2701:2701:2701) (2701:2701:2701))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a217\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3651:3651:3651) (3651:3651:3651))
        (PORT d[1] (2252:2252:2252) (2252:2252:2252))
        (PORT d[2] (2246:2246:2246) (2246:2246:2246))
        (PORT d[3] (3285:3285:3285) (3285:3285:3285))
        (PORT d[4] (2530:2530:2530) (2530:2530:2530))
        (PORT d[5] (2783:2783:2783) (2783:2783:2783))
        (PORT d[6] (3428:3428:3428) (3428:3428:3428))
        (PORT d[7] (2669:2669:2669) (2669:2669:2669))
        (PORT d[8] (2700:2700:2700) (2700:2700:2700))
        (PORT d[9] (3003:3003:3003) (3003:3003:3003))
        (PORT d[10] (3017:3017:3017) (3017:3017:3017))
        (PORT d[11] (3461:3461:3461) (3461:3461:3461))
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (PORT ena (2701:2701:2701) (2701:2701:2701))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a217\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (PORT d[0] (2701:2701:2701) (2701:2701:2701))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a217\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a217\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2010:2010:2010))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a185\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (PORT ena (3470:3470:3470) (3470:3470:3470))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a185\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4211:4211:4211) (4211:4211:4211))
        (PORT d[1] (4140:4140:4140) (4140:4140:4140))
        (PORT d[2] (2795:2795:2795) (2795:2795:2795))
        (PORT d[3] (4529:4529:4529) (4529:4529:4529))
        (PORT d[4] (3048:3048:3048) (3048:3048:3048))
        (PORT d[5] (3225:3225:3225) (3225:3225:3225))
        (PORT d[6] (3673:3673:3673) (3673:3673:3673))
        (PORT d[7] (3538:3538:3538) (3538:3538:3538))
        (PORT d[8] (3331:3331:3331) (3331:3331:3331))
        (PORT d[9] (4103:4103:4103) (4103:4103:4103))
        (PORT d[10] (3936:3936:3936) (3936:3936:3936))
        (PORT d[11] (3808:3808:3808) (3808:3808:3808))
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (PORT ena (3470:3470:3470) (3470:3470:3470))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a185\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (PORT d[0] (3470:3470:3470) (3470:3470:3470))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a185\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a185\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a153\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1998:1998:1998))
        (PORT ena (3296:3296:3296) (3296:3296:3296))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a153\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4276:4276:4276) (4276:4276:4276))
        (PORT d[1] (3600:3600:3600) (3600:3600:3600))
        (PORT d[2] (3138:3138:3138) (3138:3138:3138))
        (PORT d[3] (4351:4351:4351) (4351:4351:4351))
        (PORT d[4] (2733:2733:2733) (2733:2733:2733))
        (PORT d[5] (3452:3452:3452) (3452:3452:3452))
        (PORT d[6] (3676:3676:3676) (3676:3676:3676))
        (PORT d[7] (3219:3219:3219) (3219:3219:3219))
        (PORT d[8] (3003:3003:3003) (3003:3003:3003))
        (PORT d[9] (3536:3536:3536) (3536:3536:3536))
        (PORT d[10] (3255:3255:3255) (3255:3255:3255))
        (PORT d[11] (3869:3869:3869) (3869:3869:3869))
        (PORT clk (1998:1998:1998) (1998:1998:1998))
        (PORT ena (3296:3296:3296) (3296:3296:3296))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a153\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1998:1998:1998))
        (PORT d[0] (3296:3296:3296) (3296:3296:3296))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a153\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a153\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1988:1988:1988))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w25_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2511:2511:2511) (2511:2511:2511))
        (PORT datab (2570:2570:2570) (2570:2570:2570))
        (PORT datac (331:331:331) (331:331:331))
        (PORT datad (1934:1934:1934) (1934:1934:1934))
        (PORT datae (1501:1501:1501) (1501:1501:1501))
        (PORT dataf (3074:3074:3074) (3074:3074:3074))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a473\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT ena (2758:2758:2758) (2758:2758:2758))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a473\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3638:3638:3638) (3638:3638:3638))
        (PORT d[1] (3392:3392:3392) (3392:3392:3392))
        (PORT d[2] (2600:2600:2600) (2600:2600:2600))
        (PORT d[3] (3469:3469:3469) (3469:3469:3469))
        (PORT d[4] (2867:2867:2867) (2867:2867:2867))
        (PORT d[5] (3148:3148:3148) (3148:3148:3148))
        (PORT d[6] (3522:3522:3522) (3522:3522:3522))
        (PORT d[7] (3481:3481:3481) (3481:3481:3481))
        (PORT d[8] (3424:3424:3424) (3424:3424:3424))
        (PORT d[9] (3591:3591:3591) (3591:3591:3591))
        (PORT d[10] (3312:3312:3312) (3312:3312:3312))
        (PORT d[11] (3300:3300:3300) (3300:3300:3300))
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT ena (2758:2758:2758) (2758:2758:2758))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a473\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT d[0] (2758:2758:2758) (2758:2758:2758))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a473\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a473\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a441\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT ena (2434:2434:2434) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a441\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3354:3354:3354) (3354:3354:3354))
        (PORT d[1] (3368:3368:3368) (3368:3368:3368))
        (PORT d[2] (2578:2578:2578) (2578:2578:2578))
        (PORT d[3] (3199:3199:3199) (3199:3199:3199))
        (PORT d[4] (2607:2607:2607) (2607:2607:2607))
        (PORT d[5] (3108:3108:3108) (3108:3108:3108))
        (PORT d[6] (3754:3754:3754) (3754:3754:3754))
        (PORT d[7] (3504:3504:3504) (3504:3504:3504))
        (PORT d[8] (3444:3444:3444) (3444:3444:3444))
        (PORT d[9] (2701:2701:2701) (2701:2701:2701))
        (PORT d[10] (3257:3257:3257) (3257:3257:3257))
        (PORT d[11] (3269:3269:3269) (3269:3269:3269))
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT ena (2434:2434:2434) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a441\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT d[0] (2434:2434:2434) (2434:2434:2434))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a441\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a441\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a409\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT ena (2827:2827:2827) (2827:2827:2827))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a409\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4097:4097:4097) (4097:4097:4097))
        (PORT d[1] (4094:4094:4094) (4094:4094:4094))
        (PORT d[2] (3054:3054:3054) (3054:3054:3054))
        (PORT d[3] (3880:3880:3880) (3880:3880:3880))
        (PORT d[4] (2959:2959:2959) (2959:2959:2959))
        (PORT d[5] (3180:3180:3180) (3180:3180:3180))
        (PORT d[6] (4268:4268:4268) (4268:4268:4268))
        (PORT d[7] (4613:4613:4613) (4613:4613:4613))
        (PORT d[8] (2865:2865:2865) (2865:2865:2865))
        (PORT d[9] (4091:4091:4091) (4091:4091:4091))
        (PORT d[10] (3236:3236:3236) (3236:3236:3236))
        (PORT d[11] (4305:4305:4305) (4305:4305:4305))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT ena (2827:2827:2827) (2827:2827:2827))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a409\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT d[0] (2827:2827:2827) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a409\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a409\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a505\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT ena (3378:3378:3378) (3378:3378:3378))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a505\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4055:4055:4055) (4055:4055:4055))
        (PORT d[1] (2527:2527:2527) (2527:2527:2527))
        (PORT d[2] (3313:3313:3313) (3313:3313:3313))
        (PORT d[3] (3355:3355:3355) (3355:3355:3355))
        (PORT d[4] (2725:2725:2725) (2725:2725:2725))
        (PORT d[5] (3146:3146:3146) (3146:3146:3146))
        (PORT d[6] (3424:3424:3424) (3424:3424:3424))
        (PORT d[7] (3696:3696:3696) (3696:3696:3696))
        (PORT d[8] (3417:3417:3417) (3417:3417:3417))
        (PORT d[9] (3045:3045:3045) (3045:3045:3045))
        (PORT d[10] (2984:2984:2984) (2984:2984:2984))
        (PORT d[11] (2562:2562:2562) (2562:2562:2562))
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT ena (3378:3378:3378) (3378:3378:3378))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a505\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT d[0] (3378:3378:3378) (3378:3378:3378))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a505\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a505\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w25_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2512:2512:2512) (2512:2512:2512))
        (PORT datab (636:636:636) (636:636:636))
        (PORT datac (557:557:557) (557:557:557))
        (PORT datad (3113:3113:3113) (3113:3113:3113))
        (PORT datae (2003:2003:2003) (2003:2003:2003))
        (PORT dataf (2868:2868:2868) (2868:2868:2868))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a313\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (3273:3273:3273) (3273:3273:3273))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a313\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3688:3688:3688) (3688:3688:3688))
        (PORT d[1] (3348:3348:3348) (3348:3348:3348))
        (PORT d[2] (2637:2637:2637) (2637:2637:2637))
        (PORT d[3] (3604:3604:3604) (3604:3604:3604))
        (PORT d[4] (2659:2659:2659) (2659:2659:2659))
        (PORT d[5] (3176:3176:3176) (3176:3176:3176))
        (PORT d[6] (3483:3483:3483) (3483:3483:3483))
        (PORT d[7] (3655:3655:3655) (3655:3655:3655))
        (PORT d[8] (3347:3347:3347) (3347:3347:3347))
        (PORT d[9] (3019:3019:3019) (3019:3019:3019))
        (PORT d[10] (3436:3436:3436) (3436:3436:3436))
        (PORT d[11] (3324:3324:3324) (3324:3324:3324))
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (3273:3273:3273) (3273:3273:3273))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a313\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT d[0] (3273:3273:3273) (3273:3273:3273))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a313\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a313\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a281\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1986:1986:1986))
        (PORT ena (3311:3311:3311) (3311:3311:3311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a281\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4609:4609:4609) (4609:4609:4609))
        (PORT d[1] (4648:4648:4648) (4648:4648:4648))
        (PORT d[2] (3710:3710:3710) (3710:3710:3710))
        (PORT d[3] (4176:4176:4176) (4176:4176:4176))
        (PORT d[4] (3676:3676:3676) (3676:3676:3676))
        (PORT d[5] (3368:3368:3368) (3368:3368:3368))
        (PORT d[6] (4073:4073:4073) (4073:4073:4073))
        (PORT d[7] (3852:3852:3852) (3852:3852:3852))
        (PORT d[8] (3513:3513:3513) (3513:3513:3513))
        (PORT d[9] (4032:4032:4032) (4032:4032:4032))
        (PORT d[10] (3439:3439:3439) (3439:3439:3439))
        (PORT d[11] (4557:4557:4557) (4557:4557:4557))
        (PORT clk (1986:1986:1986) (1986:1986:1986))
        (PORT ena (3311:3311:3311) (3311:3311:3311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a281\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1986:1986:1986))
        (PORT d[0] (3311:3311:3311) (3311:3311:3311))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a281\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2128:2128:2128))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a281\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1976:1976:1976) (1976:1976:1976))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a345\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT ena (3252:3252:3252) (3252:3252:3252))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a345\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2778:2778:2778) (2778:2778:2778))
        (PORT d[1] (2394:2394:2394) (2394:2394:2394))
        (PORT d[2] (3312:3312:3312) (3312:3312:3312))
        (PORT d[3] (3104:3104:3104) (3104:3104:3104))
        (PORT d[4] (2852:2852:2852) (2852:2852:2852))
        (PORT d[5] (2566:2566:2566) (2566:2566:2566))
        (PORT d[6] (3007:3007:3007) (3007:3007:3007))
        (PORT d[7] (2807:2807:2807) (2807:2807:2807))
        (PORT d[8] (2438:2438:2438) (2438:2438:2438))
        (PORT d[9] (2729:2729:2729) (2729:2729:2729))
        (PORT d[10] (3981:3981:3981) (3981:3981:3981))
        (PORT d[11] (3870:3870:3870) (3870:3870:3870))
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT ena (3252:3252:3252) (3252:3252:3252))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a345\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT d[0] (3252:3252:3252) (3252:3252:3252))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a345\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a345\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w25_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1596:1596:1596) (1596:1596:1596))
        (PORT datab (849:849:849) (849:849:849))
        (PORT datac (3110:3110:3110) (3110:3110:3110))
        (PORT datad (2293:2293:2293) (2293:2293:2293))
        (PORT datae (1041:1041:1041) (1041:1041:1041))
        (PORT dataf (2449:2449:2449) (2449:2449:2449))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a121\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (PORT ena (2746:2746:2746) (2746:2746:2746))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a121\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3668:3668:3668) (3668:3668:3668))
        (PORT d[1] (3363:3363:3363) (3363:3363:3363))
        (PORT d[2] (2622:2622:2622) (2622:2622:2622))
        (PORT d[3] (3579:3579:3579) (3579:3579:3579))
        (PORT d[4] (2894:2894:2894) (2894:2894:2894))
        (PORT d[5] (2852:2852:2852) (2852:2852:2852))
        (PORT d[6] (3476:3476:3476) (3476:3476:3476))
        (PORT d[7] (3459:3459:3459) (3459:3459:3459))
        (PORT d[8] (2779:2779:2779) (2779:2779:2779))
        (PORT d[9] (3004:3004:3004) (3004:3004:3004))
        (PORT d[10] (3335:3335:3335) (3335:3335:3335))
        (PORT d[11] (3665:3665:3665) (3665:3665:3665))
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (PORT ena (2746:2746:2746) (2746:2746:2746))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a121\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (PORT d[0] (2746:2746:2746) (2746:2746:2746))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a121\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a121\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2004:2004:2004))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (2591:2591:2591) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4055:4055:4055) (4055:4055:4055))
        (PORT d[1] (2472:2472:2472) (2472:2472:2472))
        (PORT d[2] (2075:2075:2075) (2075:2075:2075))
        (PORT d[3] (3145:3145:3145) (3145:3145:3145))
        (PORT d[4] (2140:2140:2140) (2140:2140:2140))
        (PORT d[5] (2935:2935:2935) (2935:2935:2935))
        (PORT d[6] (3625:3625:3625) (3625:3625:3625))
        (PORT d[7] (3470:3470:3470) (3470:3470:3470))
        (PORT d[8] (2460:2460:2460) (2460:2460:2460))
        (PORT d[9] (3383:3383:3383) (3383:3383:3383))
        (PORT d[10] (3197:3197:3197) (3197:3197:3197))
        (PORT d[11] (2981:2981:2981) (2981:2981:2981))
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (2591:2591:2591) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT d[0] (2591:2591:2591) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a57\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (3387:3387:3387) (3387:3387:3387))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4201:4201:4201) (4201:4201:4201))
        (PORT d[1] (3993:3993:3993) (3993:3993:3993))
        (PORT d[2] (3164:3164:3164) (3164:3164:3164))
        (PORT d[3] (4088:4088:4088) (4088:4088:4088))
        (PORT d[4] (3652:3652:3652) (3652:3652:3652))
        (PORT d[5] (3239:3239:3239) (3239:3239:3239))
        (PORT d[6] (4230:4230:4230) (4230:4230:4230))
        (PORT d[7] (3858:3858:3858) (3858:3858:3858))
        (PORT d[8] (3450:3450:3450) (3450:3450:3450))
        (PORT d[9] (3845:3845:3845) (3845:3845:3845))
        (PORT d[10] (3579:3579:3579) (3579:3579:3579))
        (PORT d[11] (3925:3925:3925) (3925:3925:3925))
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (3387:3387:3387) (3387:3387:3387))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT d[0] (3387:3387:3387) (3387:3387:3387))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a25\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w25_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1566:1566:1566) (1566:1566:1566))
        (PORT datab (1315:1315:1315) (1315:1315:1315))
        (PORT datac (3103:3103:3103) (3103:3103:3103))
        (PORT datad (1158:1158:1158) (1158:1158:1158))
        (PORT datae (2124:2124:2124) (2124:2124:2124))
        (PORT dataf (2439:2439:2439) (2439:2439:2439))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w25_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (733:733:733))
        (PORT datab (257:257:257) (257:257:257))
        (PORT datac (2627:2627:2627) (2627:2627:2627))
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (213:213:213) (213:213:213))
        (PORT dataf (206:206:206) (206:206:206))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (PORT adatasdata (959:959:959) (959:959:959))
        (PORT aclr (1903:1903:1903) (1903:1903:1903))
        (PORT ena (3644:3644:3644) (3644:3644:3644))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst\|_\~112\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (714:714:714))
        (PORT datab (289:289:289) (289:289:289))
        (PORT datac (274:274:274) (274:274:274))
        (PORT datad (1025:1025:1025) (1025:1025:1025))
        (PORT datae (1924:1924:1924) (1924:1924:1924))
        (PORT dataf (242:242:242) (242:242:242))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst\|_\~113\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (291:291:291))
        (PORT datab (285:285:285) (285:285:285))
        (PORT datac (715:715:715) (715:715:715))
        (PORT datad (685:685:685) (685:685:685))
        (PORT dataf (206:206:206) (206:206:206))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst\|FORWARDA\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (637:637:637) (637:637:637))
        (PORT dataf (650:650:650) (650:650:650))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT ena (1957:1957:1957) (1957:1957:1957))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2515:2515:2515) (2515:2515:2515))
        (PORT d[1] (1679:1679:1679) (1679:1679:1679))
        (PORT d[2] (1821:1821:1821) (1821:1821:1821))
        (PORT d[3] (1964:1964:1964) (1964:1964:1964))
        (PORT d[4] (1661:1661:1661) (1661:1661:1661))
        (PORT d[5] (1639:1639:1639) (1639:1639:1639))
        (PORT d[6] (1393:1393:1393) (1393:1393:1393))
        (PORT d[7] (2094:2094:2094) (2094:2094:2094))
        (PORT d[8] (1421:1421:1421) (1421:1421:1421))
        (PORT d[9] (2401:2401:2401) (2401:2401:2401))
        (PORT d[10] (1654:1654:1654) (1654:1654:1654))
        (PORT d[11] (1613:1613:1613) (1613:1613:1613))
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT ena (1957:1957:1957) (1957:1957:1957))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a85\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT d[0] (1957:1957:1957) (1957:1957:1957))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a85\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2009:2009:2009))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (2094:2094:2094) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2914:2914:2914) (2914:2914:2914))
        (PORT d[1] (2734:2734:2734) (2734:2734:2734))
        (PORT d[2] (2200:2200:2200) (2200:2200:2200))
        (PORT d[3] (2964:2964:2964) (2964:2964:2964))
        (PORT d[4] (3175:3175:3175) (3175:3175:3175))
        (PORT d[5] (2637:2637:2637) (2637:2637:2637))
        (PORT d[6] (2666:2666:2666) (2666:2666:2666))
        (PORT d[7] (2515:2515:2515) (2515:2515:2515))
        (PORT d[8] (3967:3967:3967) (3967:3967:3967))
        (PORT d[9] (2882:2882:2882) (2882:2882:2882))
        (PORT d[10] (2703:2703:2703) (2703:2703:2703))
        (PORT d[11] (2799:2799:2799) (2799:2799:2799))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (2094:2094:2094) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT d[0] (2094:2094:2094) (2094:2094:2094))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a21\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (1810:1810:1810) (1810:1810:1810))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3357:3357:3357) (3357:3357:3357))
        (PORT d[1] (1909:1909:1909) (1909:1909:1909))
        (PORT d[2] (1783:1783:1783) (1783:1783:1783))
        (PORT d[3] (2257:2257:2257) (2257:2257:2257))
        (PORT d[4] (1346:1346:1346) (1346:1346:1346))
        (PORT d[5] (1036:1036:1036) (1036:1036:1036))
        (PORT d[6] (2231:2231:2231) (2231:2231:2231))
        (PORT d[7] (2460:2460:2460) (2460:2460:2460))
        (PORT d[8] (1670:1670:1670) (1670:1670:1670))
        (PORT d[9] (3287:3287:3287) (3287:3287:3287))
        (PORT d[10] (1538:1538:1538) (1538:1538:1538))
        (PORT d[11] (2750:2750:2750) (2750:2750:2750))
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (1810:1810:1810) (1810:1810:1810))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT d[0] (1810:1810:1810) (1810:1810:1810))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a53\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w21_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1192:1192:1192) (1192:1192:1192))
        (PORT datab (845:845:845) (845:845:845))
        (PORT datac (1504:1504:1504) (1504:1504:1504))
        (PORT datad (1629:1629:1629) (1629:1629:1629))
        (PORT datae (986:986:986) (986:986:986))
        (PORT dataf (2037:2037:2037) (2037:2037:2037))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a405\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (PORT ena (2485:2485:2485) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a405\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2851:2851:2851) (2851:2851:2851))
        (PORT d[1] (2838:2838:2838) (2838:2838:2838))
        (PORT d[2] (2601:2601:2601) (2601:2601:2601))
        (PORT d[3] (3565:3565:3565) (3565:3565:3565))
        (PORT d[4] (2786:2786:2786) (2786:2786:2786))
        (PORT d[5] (2686:2686:2686) (2686:2686:2686))
        (PORT d[6] (2907:2907:2907) (2907:2907:2907))
        (PORT d[7] (2732:2732:2732) (2732:2732:2732))
        (PORT d[8] (4171:4171:4171) (4171:4171:4171))
        (PORT d[9] (2517:2517:2517) (2517:2517:2517))
        (PORT d[10] (3042:3042:3042) (3042:3042:3042))
        (PORT d[11] (3079:3079:3079) (3079:3079:3079))
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (PORT ena (2485:2485:2485) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a405\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (PORT d[0] (2485:2485:2485) (2485:2485:2485))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a405\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a405\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1998:1998:1998))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a469\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (2419:2419:2419) (2419:2419:2419))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a469\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2901:2901:2901) (2901:2901:2901))
        (PORT d[1] (3341:3341:3341) (3341:3341:3341))
        (PORT d[2] (2223:2223:2223) (2223:2223:2223))
        (PORT d[3] (2979:2979:2979) (2979:2979:2979))
        (PORT d[4] (3176:3176:3176) (3176:3176:3176))
        (PORT d[5] (2199:2199:2199) (2199:2199:2199))
        (PORT d[6] (2632:2632:2632) (2632:2632:2632))
        (PORT d[7] (2474:2474:2474) (2474:2474:2474))
        (PORT d[8] (3936:3936:3936) (3936:3936:3936))
        (PORT d[9] (2851:2851:2851) (2851:2851:2851))
        (PORT d[10] (2727:2727:2727) (2727:2727:2727))
        (PORT d[11] (2472:2472:2472) (2472:2472:2472))
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (2419:2419:2419) (2419:2419:2419))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a469\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT d[0] (2419:2419:2419) (2419:2419:2419))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a469\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a469\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a501\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT ena (3236:3236:3236) (3236:3236:3236))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a501\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3509:3509:3509) (3509:3509:3509))
        (PORT d[1] (4022:4022:4022) (4022:4022:4022))
        (PORT d[2] (3194:3194:3194) (3194:3194:3194))
        (PORT d[3] (3366:3366:3366) (3366:3366:3366))
        (PORT d[4] (3769:3769:3769) (3769:3769:3769))
        (PORT d[5] (4000:4000:4000) (4000:4000:4000))
        (PORT d[6] (3672:3672:3672) (3672:3672:3672))
        (PORT d[7] (3098:3098:3098) (3098:3098:3098))
        (PORT d[8] (3909:3909:3909) (3909:3909:3909))
        (PORT d[9] (3077:3077:3077) (3077:3077:3077))
        (PORT d[10] (3804:3804:3804) (3804:3804:3804))
        (PORT d[11] (3761:3761:3761) (3761:3761:3761))
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT ena (3236:3236:3236) (3236:3236:3236))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a501\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT d[0] (3236:3236:3236) (3236:3236:3236))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a501\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a501\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2009:2009:2009))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w21_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (598:598:598))
        (PORT datab (634:634:634) (634:634:634))
        (PORT datac (773:773:773) (773:773:773))
        (PORT datad (2208:2208:2208) (2208:2208:2208))
        (PORT datae (1571:1571:1571) (1571:1571:1571))
        (PORT dataf (1283:1283:1283) (1283:1283:1283))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a341\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT ena (3242:3242:3242) (3242:3242:3242))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a341\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2489:2489:2489) (2489:2489:2489))
        (PORT d[1] (2396:2396:2396) (2396:2396:2396))
        (PORT d[2] (3018:3018:3018) (3018:3018:3018))
        (PORT d[3] (2787:2787:2787) (2787:2787:2787))
        (PORT d[4] (3043:3043:3043) (3043:3043:3043))
        (PORT d[5] (2609:2609:2609) (2609:2609:2609))
        (PORT d[6] (2729:2729:2729) (2729:2729:2729))
        (PORT d[7] (2455:2455:2455) (2455:2455:2455))
        (PORT d[8] (2380:2380:2380) (2380:2380:2380))
        (PORT d[9] (2452:2452:2452) (2452:2452:2452))
        (PORT d[10] (3716:3716:3716) (3716:3716:3716))
        (PORT d[11] (3891:3891:3891) (3891:3891:3891))
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT ena (3242:3242:3242) (3242:3242:3242))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a341\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT d[0] (3242:3242:3242) (3242:3242:3242))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a341\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a341\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2009:2009:2009))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a309\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (PORT ena (3310:3310:3310) (3310:3310:3310))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a309\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3405:3405:3405) (3405:3405:3405))
        (PORT d[1] (3674:3674:3674) (3674:3674:3674))
        (PORT d[2] (3186:3186:3186) (3186:3186:3186))
        (PORT d[3] (3420:3420:3420) (3420:3420:3420))
        (PORT d[4] (3679:3679:3679) (3679:3679:3679))
        (PORT d[5] (3533:3533:3533) (3533:3533:3533))
        (PORT d[6] (3251:3251:3251) (3251:3251:3251))
        (PORT d[7] (2910:2910:2910) (2910:2910:2910))
        (PORT d[8] (3528:3528:3528) (3528:3528:3528))
        (PORT d[9] (3275:3275:3275) (3275:3275:3275))
        (PORT d[10] (3745:3745:3745) (3745:3745:3745))
        (PORT d[11] (3404:3404:3404) (3404:3404:3404))
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (PORT ena (3310:3310:3310) (3310:3310:3310))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a309\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (PORT d[0] (3310:3310:3310) (3310:3310:3310))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a309\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a309\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a277\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1997:1997:1997))
        (PORT ena (2889:2889:2889) (2889:2889:2889))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a277\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4274:4274:4274) (4274:4274:4274))
        (PORT d[1] (4166:4166:4166) (4166:4166:4166))
        (PORT d[2] (2786:2786:2786) (2786:2786:2786))
        (PORT d[3] (4358:4358:4358) (4358:4358:4358))
        (PORT d[4] (3003:3003:3003) (3003:3003:3003))
        (PORT d[5] (3144:3144:3144) (3144:3144:3144))
        (PORT d[6] (3603:3603:3603) (3603:3603:3603))
        (PORT d[7] (3412:3412:3412) (3412:3412:3412))
        (PORT d[8] (3266:3266:3266) (3266:3266:3266))
        (PORT d[9] (4157:4157:4157) (4157:4157:4157))
        (PORT d[10] (3581:3581:3581) (3581:3581:3581))
        (PORT d[11] (3857:3857:3857) (3857:3857:3857))
        (PORT clk (1997:1997:1997) (1997:1997:1997))
        (PORT ena (2889:2889:2889) (2889:2889:2889))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a277\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1997:1997:1997))
        (PORT d[0] (2889:2889:2889) (2889:2889:2889))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a277\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a277\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1987:1987:1987))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w21_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (1184:1184:1184))
        (PORT datab (571:571:571) (571:571:571))
        (PORT datac (2381:2381:2381) (2381:2381:2381))
        (PORT datad (1412:1412:1412) (1412:1412:1412))
        (PORT datae (1662:1662:1662) (1662:1662:1662))
        (PORT dataf (2607:2607:2607) (2607:2607:2607))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w21_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2160:2160:2160) (2160:2160:2160))
        (PORT datab (1986:1986:1986) (1986:1986:1986))
        (PORT datac (249:249:249) (249:249:249))
        (PORT datad (1720:1720:1720) (1720:1720:1720))
        (PORT datae (1508:1508:1508) (1508:1508:1508))
        (PORT dataf (2191:2191:2191) (2191:2191:2191))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst\|FORWARDA\[1\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (745:745:745))
        (PORT datab (1291:1291:1291) (1291:1291:1291))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (634:634:634) (634:634:634))
        (PORT datae (867:867:867) (867:867:867))
        (PORT dataf (660:660:660) (660:660:660))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst\|FORWARDA\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (293:293:293))
        (PORT datac (1962:1962:1962) (1962:1962:1962))
        (PORT datad (246:246:246) (246:246:246))
        (PORT dataf (683:683:683) (683:683:683))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst\|FORWARDA\[1\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (460:460:460))
        (PORT datab (260:260:260) (260:260:260))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (648:648:648) (648:648:648))
        (PORT dataf (647:647:647) (647:647:647))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst\|ALUIMM\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2624:2624:2624) (2624:2624:2624))
        (PORT datad (815:815:815) (815:815:815))
        (PORT dataf (852:852:852) (852:852:852))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst13\|inst10\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst2\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (2921:2921:2921) (2921:2921:2921))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[14\]\~331\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1380:1380:1380) (1380:1380:1380))
        (PORT datad (380:380:380) (380:380:380))
        (PORT dataf (797:797:797) (797:797:797))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a489\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (2002:2002:2002))
        (PORT ena (3057:3057:3057) (3057:3057:3057))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a489\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3518:3518:3518) (3518:3518:3518))
        (PORT d[1] (4034:4034:4034) (4034:4034:4034))
        (PORT d[2] (3168:3168:3168) (3168:3168:3168))
        (PORT d[3] (3403:3403:3403) (3403:3403:3403))
        (PORT d[4] (3824:3824:3824) (3824:3824:3824))
        (PORT d[5] (3699:3699:3699) (3699:3699:3699))
        (PORT d[6] (3379:3379:3379) (3379:3379:3379))
        (PORT d[7] (2905:2905:2905) (2905:2905:2905))
        (PORT d[8] (3873:3873:3873) (3873:3873:3873))
        (PORT d[9] (3653:3653:3653) (3653:3653:3653))
        (PORT d[10] (4249:4249:4249) (4249:4249:4249))
        (PORT d[11] (3840:3840:3840) (3840:3840:3840))
        (PORT clk (2002:2002:2002) (2002:2002:2002))
        (PORT ena (3057:3057:3057) (3057:3057:3057))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a489\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (2002:2002:2002))
        (PORT d[0] (3057:3057:3057) (3057:3057:3057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a489\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a489\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (1992:1992:1992))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a425\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (3212:3212:3212) (3212:3212:3212))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a425\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3106:3106:3106) (3106:3106:3106))
        (PORT d[1] (3604:3604:3604) (3604:3604:3604))
        (PORT d[2] (3125:3125:3125) (3125:3125:3125))
        (PORT d[3] (3103:3103:3103) (3103:3103:3103))
        (PORT d[4] (3707:3707:3707) (3707:3707:3707))
        (PORT d[5] (3504:3504:3504) (3504:3504:3504))
        (PORT d[6] (3195:3195:3195) (3195:3195:3195))
        (PORT d[7] (2937:2937:2937) (2937:2937:2937))
        (PORT d[8] (3203:3203:3203) (3203:3203:3203))
        (PORT d[9] (3321:3321:3321) (3321:3321:3321))
        (PORT d[10] (3374:3374:3374) (3374:3374:3374))
        (PORT d[11] (3383:3383:3383) (3383:3383:3383))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (3212:3212:3212) (3212:3212:3212))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a425\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT d[0] (3212:3212:3212) (3212:3212:3212))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a425\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a425\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2015:2015:2015))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a393\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (2946:2946:2946) (2946:2946:2946))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a393\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3498:3498:3498) (3498:3498:3498))
        (PORT d[1] (3614:3614:3614) (3614:3614:3614))
        (PORT d[2] (3148:3148:3148) (3148:3148:3148))
        (PORT d[3] (3025:3025:3025) (3025:3025:3025))
        (PORT d[4] (3786:3786:3786) (3786:3786:3786))
        (PORT d[5] (3700:3700:3700) (3700:3700:3700))
        (PORT d[6] (2984:2984:2984) (2984:2984:2984))
        (PORT d[7] (2730:2730:2730) (2730:2730:2730))
        (PORT d[8] (3375:3375:3375) (3375:3375:3375))
        (PORT d[9] (3238:3238:3238) (3238:3238:3238))
        (PORT d[10] (3311:3311:3311) (3311:3311:3311))
        (PORT d[11] (3651:3651:3651) (3651:3651:3651))
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (2946:2946:2946) (2946:2946:2946))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a393\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT d[0] (2946:2946:2946) (2946:2946:2946))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a393\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a393\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a457\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (3532:3532:3532) (3532:3532:3532))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a457\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3644:3644:3644) (3644:3644:3644))
        (PORT d[1] (3823:3823:3823) (3823:3823:3823))
        (PORT d[2] (3351:3351:3351) (3351:3351:3351))
        (PORT d[3] (3837:3837:3837) (3837:3837:3837))
        (PORT d[4] (3831:3831:3831) (3831:3831:3831))
        (PORT d[5] (3697:3697:3697) (3697:3697:3697))
        (PORT d[6] (3654:3654:3654) (3654:3654:3654))
        (PORT d[7] (3514:3514:3514) (3514:3514:3514))
        (PORT d[8] (4205:4205:4205) (4205:4205:4205))
        (PORT d[9] (3746:3746:3746) (3746:3746:3746))
        (PORT d[10] (4116:4116:4116) (4116:4116:4116))
        (PORT d[11] (4074:4074:4074) (4074:4074:4074))
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (3532:3532:3532) (3532:3532:3532))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a457\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT d[0] (3532:3532:3532) (3532:3532:3532))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a457\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a457\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w9_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2143:2143:2143) (2143:2143:2143))
        (PORT datab (1359:1359:1359) (1359:1359:1359))
        (PORT datac (574:574:574) (574:574:574))
        (PORT datad (879:879:879) (879:879:879))
        (PORT datae (1305:1305:1305) (1305:1305:1305))
        (PORT dataf (2808:2808:2808) (2808:2808:2808))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a105\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (3586:3586:3586) (3586:3586:3586))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a105\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3456:3456:3456) (3456:3456:3456))
        (PORT d[1] (3701:3701:3701) (3701:3701:3701))
        (PORT d[2] (3207:3207:3207) (3207:3207:3207))
        (PORT d[3] (3435:3435:3435) (3435:3435:3435))
        (PORT d[4] (3728:3728:3728) (3728:3728:3728))
        (PORT d[5] (3839:3839:3839) (3839:3839:3839))
        (PORT d[6] (3311:3311:3311) (3311:3311:3311))
        (PORT d[7] (2788:2788:2788) (2788:2788:2788))
        (PORT d[8] (3555:3555:3555) (3555:3555:3555))
        (PORT d[9] (3351:3351:3351) (3351:3351:3351))
        (PORT d[10] (3794:3794:3794) (3794:3794:3794))
        (PORT d[11] (3805:3805:3805) (3805:3805:3805))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (3586:3586:3586) (3586:3586:3586))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a105\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT d[0] (3586:3586:3586) (3586:3586:3586))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a105\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a105\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2003:2003:2003))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT ena (2892:2892:2892) (2892:2892:2892))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2985:2985:2985) (2985:2985:2985))
        (PORT d[1] (3590:3590:3590) (3590:3590:3590))
        (PORT d[2] (2591:2591:2591) (2591:2591:2591))
        (PORT d[3] (2575:2575:2575) (2575:2575:2575))
        (PORT d[4] (3476:3476:3476) (3476:3476:3476))
        (PORT d[5] (3480:3480:3480) (3480:3480:3480))
        (PORT d[6] (2906:2906:2906) (2906:2906:2906))
        (PORT d[7] (2266:2266:2266) (2266:2266:2266))
        (PORT d[8] (3209:3209:3209) (3209:3209:3209))
        (PORT d[9] (3120:3120:3120) (3120:3120:3120))
        (PORT d[10] (3360:3360:3360) (3360:3360:3360))
        (PORT d[11] (3730:3730:3730) (3730:3730:3730))
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT ena (2892:2892:2892) (2892:2892:2892))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT d[0] (2892:2892:2892) (2892:2892:2892))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a41\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (PORT ena (3690:3690:3690) (3690:3690:3690))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3607:3607:3607) (3607:3607:3607))
        (PORT d[1] (4118:4118:4118) (4118:4118:4118))
        (PORT d[2] (3248:3248:3248) (3248:3248:3248))
        (PORT d[3] (3470:3470:3470) (3470:3470:3470))
        (PORT d[4] (4219:4219:4219) (4219:4219:4219))
        (PORT d[5] (3735:3735:3735) (3735:3735:3735))
        (PORT d[6] (3484:3484:3484) (3484:3484:3484))
        (PORT d[7] (3169:3169:3169) (3169:3169:3169))
        (PORT d[8] (3474:3474:3474) (3474:3474:3474))
        (PORT d[9] (4205:4205:4205) (4205:4205:4205))
        (PORT d[10] (3863:3863:3863) (3863:3863:3863))
        (PORT d[11] (3945:3945:3945) (3945:3945:3945))
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (PORT ena (3690:3690:3690) (3690:3690:3690))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (PORT d[0] (3690:3690:3690) (3690:3690:3690))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2138:2138:2138))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a9\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1986:1986:1986))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w9_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (877:877:877))
        (PORT datab (860:860:860) (860:860:860))
        (PORT datac (2120:2120:2120) (2120:2120:2120))
        (PORT datad (1175:1175:1175) (1175:1175:1175))
        (PORT datae (1455:1455:1455) (1455:1455:1455))
        (PORT dataf (2811:2811:2811) (2811:2811:2811))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a169\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2004:2004:2004))
        (PORT ena (3458:3458:3458) (3458:3458:3458))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a169\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3999:3999:3999) (3999:3999:3999))
        (PORT d[1] (3776:3776:3776) (3776:3776:3776))
        (PORT d[2] (3220:3220:3220) (3220:3220:3220))
        (PORT d[3] (3812:3812:3812) (3812:3812:3812))
        (PORT d[4] (4201:4201:4201) (4201:4201:4201))
        (PORT d[5] (4049:4049:4049) (4049:4049:4049))
        (PORT d[6] (3387:3387:3387) (3387:3387:3387))
        (PORT d[7] (3263:3263:3263) (3263:3263:3263))
        (PORT d[8] (3541:3541:3541) (3541:3541:3541))
        (PORT d[9] (4189:4189:4189) (4189:4189:4189))
        (PORT d[10] (3571:3571:3571) (3571:3571:3571))
        (PORT d[11] (3917:3917:3917) (3917:3917:3917))
        (PORT clk (2004:2004:2004) (2004:2004:2004))
        (PORT ena (3458:3458:3458) (3458:3458:3458))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a169\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2004:2004:2004))
        (PORT d[0] (3458:3458:3458) (3458:3458:3458))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a169\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a169\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1994:1994:1994))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a137\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1988:1988:1988))
        (PORT ena (3366:3366:3366) (3366:3366:3366))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a137\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3889:3889:3889) (3889:3889:3889))
        (PORT d[1] (4378:4378:4378) (4378:4378:4378))
        (PORT d[2] (3246:3246:3246) (3246:3246:3246))
        (PORT d[3] (3465:3465:3465) (3465:3465:3465))
        (PORT d[4] (4164:4164:4164) (4164:4164:4164))
        (PORT d[5] (4011:4011:4011) (4011:4011:4011))
        (PORT d[6] (3521:3521:3521) (3521:3521:3521))
        (PORT d[7] (2921:2921:2921) (2921:2921:2921))
        (PORT d[8] (3535:3535:3535) (3535:3535:3535))
        (PORT d[9] (3950:3950:3950) (3950:3950:3950))
        (PORT d[10] (3890:3890:3890) (3890:3890:3890))
        (PORT d[11] (3964:3964:3964) (3964:3964:3964))
        (PORT clk (1988:1988:1988) (1988:1988:1988))
        (PORT ena (3366:3366:3366) (3366:3366:3366))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a137\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1988:1988:1988))
        (PORT d[0] (3366:3366:3366) (3366:3366:3366))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a137\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2130:2130:2130))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a137\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1978:1978:1978))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a201\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT ena (3149:3149:3149) (3149:3149:3149))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a201\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3479:3479:3479) (3479:3479:3479))
        (PORT d[1] (3025:3025:3025) (3025:3025:3025))
        (PORT d[2] (2563:2563:2563) (2563:2563:2563))
        (PORT d[3] (3244:3244:3244) (3244:3244:3244))
        (PORT d[4] (3768:3768:3768) (3768:3768:3768))
        (PORT d[5] (3492:3492:3492) (3492:3492:3492))
        (PORT d[6] (2876:2876:2876) (2876:2876:2876))
        (PORT d[7] (2753:2753:2753) (2753:2753:2753))
        (PORT d[8] (3411:3411:3411) (3411:3411:3411))
        (PORT d[9] (3022:3022:3022) (3022:3022:3022))
        (PORT d[10] (3517:3517:3517) (3517:3517:3517))
        (PORT d[11] (3362:3362:3362) (3362:3362:3362))
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT ena (3149:3149:3149) (3149:3149:3149))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a201\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT d[0] (3149:3149:3149) (3149:3149:3149))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a201\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a201\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a233\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1994:1994:1994))
        (PORT ena (3418:3418:3418) (3418:3418:3418))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a233\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3533:3533:3533) (3533:3533:3533))
        (PORT d[1] (4045:4045:4045) (4045:4045:4045))
        (PORT d[2] (2852:2852:2852) (2852:2852:2852))
        (PORT d[3] (3392:3392:3392) (3392:3392:3392))
        (PORT d[4] (4090:4090:4090) (4090:4090:4090))
        (PORT d[5] (4070:4070:4070) (4070:4070:4070))
        (PORT d[6] (3374:3374:3374) (3374:3374:3374))
        (PORT d[7] (2872:2872:2872) (2872:2872:2872))
        (PORT d[8] (4114:4114:4114) (4114:4114:4114))
        (PORT d[9] (3319:3319:3319) (3319:3319:3319))
        (PORT d[10] (4225:4225:4225) (4225:4225:4225))
        (PORT d[11] (4289:4289:4289) (4289:4289:4289))
        (PORT clk (1994:1994:1994) (1994:1994:1994))
        (PORT ena (3418:3418:3418) (3418:3418:3418))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a233\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1994:1994:1994))
        (PORT d[0] (3418:3418:3418) (3418:3418:3418))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a233\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a233\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (1984:1984:1984))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w9_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2143:2143:2143) (2143:2143:2143))
        (PORT datab (1390:1390:1390) (1390:1390:1390))
        (PORT datac (1349:1349:1349) (1349:1349:1349))
        (PORT datad (2847:2847:2847) (2847:2847:2847))
        (PORT datae (783:783:783) (783:783:783))
        (PORT dataf (1150:1150:1150) (1150:1150:1150))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a265\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1987:1987:1987))
        (PORT ena (3318:3318:3318) (3318:3318:3318))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a265\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3554:3554:3554) (3554:3554:3554))
        (PORT d[1] (4145:4145:4145) (4145:4145:4145))
        (PORT d[2] (3176:3176:3176) (3176:3176:3176))
        (PORT d[3] (3095:3095:3095) (3095:3095:3095))
        (PORT d[4] (4139:4139:4139) (4139:4139:4139))
        (PORT d[5] (3975:3975:3975) (3975:3975:3975))
        (PORT d[6] (3555:3555:3555) (3555:3555:3555))
        (PORT d[7] (2878:2878:2878) (2878:2878:2878))
        (PORT d[8] (3895:3895:3895) (3895:3895:3895))
        (PORT d[9] (3678:3678:3678) (3678:3678:3678))
        (PORT d[10] (4153:4153:4153) (4153:4153:4153))
        (PORT d[11] (4276:4276:4276) (4276:4276:4276))
        (PORT clk (1987:1987:1987) (1987:1987:1987))
        (PORT ena (3318:3318:3318) (3318:3318:3318))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a265\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1987:1987:1987))
        (PORT d[0] (3318:3318:3318) (3318:3318:3318))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a265\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a265\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1977:1977:1977) (1977:1977:1977))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a361\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT ena (3320:3320:3320) (3320:3320:3320))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a361\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3542:3542:3542) (3542:3542:3542))
        (PORT d[1] (3482:3482:3482) (3482:3482:3482))
        (PORT d[2] (2613:2613:2613) (2613:2613:2613))
        (PORT d[3] (3383:3383:3383) (3383:3383:3383))
        (PORT d[4] (4079:4079:4079) (4079:4079:4079))
        (PORT d[5] (3145:3145:3145) (3145:3145:3145))
        (PORT d[6] (3380:3380:3380) (3380:3380:3380))
        (PORT d[7] (3012:3012:3012) (3012:3012:3012))
        (PORT d[8] (3598:3598:3598) (3598:3598:3598))
        (PORT d[9] (3580:3580:3580) (3580:3580:3580))
        (PORT d[10] (4103:4103:4103) (4103:4103:4103))
        (PORT d[11] (4077:4077:4077) (4077:4077:4077))
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT ena (3320:3320:3320) (3320:3320:3320))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a361\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT d[0] (3320:3320:3320) (3320:3320:3320))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a361\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a361\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a329\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (PORT ena (3253:3253:3253) (3253:3253:3253))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a329\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3439:3439:3439) (3439:3439:3439))
        (PORT d[1] (3654:3654:3654) (3654:3654:3654))
        (PORT d[2] (3162:3162:3162) (3162:3162:3162))
        (PORT d[3] (3386:3386:3386) (3386:3386:3386))
        (PORT d[4] (3402:3402:3402) (3402:3402:3402))
        (PORT d[5] (3745:3745:3745) (3745:3745:3745))
        (PORT d[6] (2999:2999:2999) (2999:2999:2999))
        (PORT d[7] (2831:2831:2831) (2831:2831:2831))
        (PORT d[8] (3728:3728:3728) (3728:3728:3728))
        (PORT d[9] (3286:3286:3286) (3286:3286:3286))
        (PORT d[10] (3479:3479:3479) (3479:3479:3479))
        (PORT d[11] (3400:3400:3400) (3400:3400:3400))
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (PORT ena (3253:3253:3253) (3253:3253:3253))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a329\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (PORT d[0] (3253:3253:3253) (3253:3253:3253))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a329\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a329\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a297\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (PORT ena (3373:3373:3373) (3373:3373:3373))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a297\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3499:3499:3499) (3499:3499:3499))
        (PORT d[1] (3967:3967:3967) (3967:3967:3967))
        (PORT d[2] (3192:3192:3192) (3192:3192:3192))
        (PORT d[3] (3129:3129:3129) (3129:3129:3129))
        (PORT d[4] (3783:3783:3783) (3783:3783:3783))
        (PORT d[5] (4074:4074:4074) (4074:4074:4074))
        (PORT d[6] (3346:3346:3346) (3346:3346:3346))
        (PORT d[7] (2872:2872:2872) (2872:2872:2872))
        (PORT d[8] (3883:3883:3883) (3883:3883:3883))
        (PORT d[9] (3294:3294:3294) (3294:3294:3294))
        (PORT d[10] (4265:4265:4265) (4265:4265:4265))
        (PORT d[11] (3823:3823:3823) (3823:3823:3823))
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (PORT ena (3373:3373:3373) (3373:3373:3373))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a297\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (PORT d[0] (3373:3373:3373) (3373:3373:3373))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a297\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a297\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1998:1998:1998))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w9_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2140:2140:2140) (2140:2140:2140))
        (PORT datab (1209:1209:1209) (1209:1209:1209))
        (PORT datac (1141:1141:1141) (1141:1141:1141))
        (PORT datad (839:839:839) (839:839:839))
        (PORT datae (1077:1077:1077) (1077:1077:1077))
        (PORT dataf (2810:2810:2810) (2810:2810:2810))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w9_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2838:2838:2838) (2838:2838:2838))
        (PORT datab (1830:1830:1830) (1830:1830:1830))
        (PORT datac (255:255:255) (255:255:255))
        (PORT datad (246:246:246) (246:246:246))
        (PORT datae (214:214:214) (214:214:214))
        (PORT dataf (213:213:213) (213:213:213))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part3\|inst1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (608:608:608) (608:608:608))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (4494:4494:4494) (4494:4494:4494))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst5\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT adatasdata (2933:2933:2933) (2933:2933:2933))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst13\|inst\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (565:565:565) (565:565:565))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1370:1370:1370) (1370:1370:1370))
        (PORT dataf (1440:1440:1440) (1440:1440:1440))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst\|ALUOP\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (704:704:704))
        (PORT datab (1591:1591:1591) (1591:1591:1591))
        (PORT datac (290:290:290) (290:290:290))
        (PORT dataf (215:215:215) (215:215:215))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst13\|inst\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst5\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (2593:2593:2593) (2593:2593:2593))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[2\]\~313\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (300:300:300))
        (PORT datac (1163:1163:1163) (1163:1163:1163))
        (PORT datad (948:948:948) (948:948:948))
        (PORT datae (1211:1211:1211) (1211:1211:1211))
        (PORT dataf (2137:2137:2137) (2137:2137:2137))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a455\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (1888:1888:1888) (1888:1888:1888))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a455\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2525:2525:2525) (2525:2525:2525))
        (PORT d[1] (2214:2214:2214) (2214:2214:2214))
        (PORT d[2] (1686:1686:1686) (1686:1686:1686))
        (PORT d[3] (1487:1487:1487) (1487:1487:1487))
        (PORT d[4] (1574:1574:1574) (1574:1574:1574))
        (PORT d[5] (1974:1974:1974) (1974:1974:1974))
        (PORT d[6] (1906:1906:1906) (1906:1906:1906))
        (PORT d[7] (1280:1280:1280) (1280:1280:1280))
        (PORT d[8] (2066:2066:2066) (2066:2066:2066))
        (PORT d[9] (2434:2434:2434) (2434:2434:2434))
        (PORT d[10] (2032:2032:2032) (2032:2032:2032))
        (PORT d[11] (2259:2259:2259) (2259:2259:2259))
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (1888:1888:1888) (1888:1888:1888))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a455\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT d[0] (1888:1888:1888) (1888:1888:1888))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a455\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a455\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a423\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (3201:3201:3201) (3201:3201:3201))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a423\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3634:3634:3634) (3634:3634:3634))
        (PORT d[1] (2925:2925:2925) (2925:2925:2925))
        (PORT d[2] (3092:3092:3092) (3092:3092:3092))
        (PORT d[3] (3176:3176:3176) (3176:3176:3176))
        (PORT d[4] (3382:3382:3382) (3382:3382:3382))
        (PORT d[5] (3759:3759:3759) (3759:3759:3759))
        (PORT d[6] (3521:3521:3521) (3521:3521:3521))
        (PORT d[7] (3379:3379:3379) (3379:3379:3379))
        (PORT d[8] (3765:3765:3765) (3765:3765:3765))
        (PORT d[9] (2732:2732:2732) (2732:2732:2732))
        (PORT d[10] (3032:3032:3032) (3032:3032:3032))
        (PORT d[11] (2957:2957:2957) (2957:2957:2957))
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (3201:3201:3201) (3201:3201:3201))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a423\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT d[0] (3201:3201:3201) (3201:3201:3201))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a423\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a423\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a391\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT ena (2774:2774:2774) (2774:2774:2774))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a391\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3237:3237:3237) (3237:3237:3237))
        (PORT d[1] (1647:1647:1647) (1647:1647:1647))
        (PORT d[2] (2711:2711:2711) (2711:2711:2711))
        (PORT d[3] (2311:2311:2311) (2311:2311:2311))
        (PORT d[4] (4244:4244:4244) (4244:4244:4244))
        (PORT d[5] (4105:4105:4105) (4105:4105:4105))
        (PORT d[6] (4418:4418:4418) (4418:4418:4418))
        (PORT d[7] (3016:3016:3016) (3016:3016:3016))
        (PORT d[8] (3843:3843:3843) (3843:3843:3843))
        (PORT d[9] (3834:3834:3834) (3834:3834:3834))
        (PORT d[10] (2310:2310:2310) (2310:2310:2310))
        (PORT d[11] (4069:4069:4069) (4069:4069:4069))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT ena (2774:2774:2774) (2774:2774:2774))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a391\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT d[0] (2774:2774:2774) (2774:2774:2774))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a391\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a391\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a487\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT ena (2241:2241:2241) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a487\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2251:2251:2251) (2251:2251:2251))
        (PORT d[1] (1946:1946:1946) (1946:1946:1946))
        (PORT d[2] (1578:1578:1578) (1578:1578:1578))
        (PORT d[3] (1738:1738:1738) (1738:1738:1738))
        (PORT d[4] (1336:1336:1336) (1336:1336:1336))
        (PORT d[5] (1299:1299:1299) (1299:1299:1299))
        (PORT d[6] (2741:2741:2741) (2741:2741:2741))
        (PORT d[7] (1849:1849:1849) (1849:1849:1849))
        (PORT d[8] (2565:2565:2565) (2565:2565:2565))
        (PORT d[9] (1850:1850:1850) (1850:1850:1850))
        (PORT d[10] (1850:1850:1850) (1850:1850:1850))
        (PORT d[11] (2026:2026:2026) (2026:2026:2026))
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT ena (2241:2241:2241) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a487\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT d[0] (2241:2241:2241) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a487\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a487\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w7_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2463:2463:2463) (2463:2463:2463))
        (PORT datab (633:633:633) (633:633:633))
        (PORT datac (2109:2109:2109) (2109:2109:2109))
        (PORT datad (2082:2082:2082) (2082:2082:2082))
        (PORT datae (948:948:948) (948:948:948))
        (PORT dataf (2415:2415:2415) (2415:2415:2415))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (1589:1589:1589) (1589:1589:1589))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (962:962:962) (962:962:962))
        (PORT d[1] (1294:1294:1294) (1294:1294:1294))
        (PORT d[2] (1124:1124:1124) (1124:1124:1124))
        (PORT d[3] (925:925:925) (925:925:925))
        (PORT d[4] (950:950:950) (950:950:950))
        (PORT d[5] (685:685:685) (685:685:685))
        (PORT d[6] (2247:2247:2247) (2247:2247:2247))
        (PORT d[7] (856:856:856) (856:856:856))
        (PORT d[8] (1797:1797:1797) (1797:1797:1797))
        (PORT d[9] (3612:3612:3612) (3612:3612:3612))
        (PORT d[10] (1777:1777:1777) (1777:1777:1777))
        (PORT d[11] (933:933:933) (933:933:933))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (1589:1589:1589) (1589:1589:1589))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d[0] (1589:1589:1589) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a39\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT ena (2686:2686:2686) (2686:2686:2686))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2599:2599:2599) (2599:2599:2599))
        (PORT d[1] (1303:1303:1303) (1303:1303:1303))
        (PORT d[2] (1164:1164:1164) (1164:1164:1164))
        (PORT d[3] (1957:1957:1957) (1957:1957:1957))
        (PORT d[4] (970:970:970) (970:970:970))
        (PORT d[5] (1622:1622:1622) (1622:1622:1622))
        (PORT d[6] (1759:1759:1759) (1759:1759:1759))
        (PORT d[7] (1876:1876:1876) (1876:1876:1876))
        (PORT d[8] (1830:1830:1830) (1830:1830:1830))
        (PORT d[9] (1924:1924:1924) (1924:1924:1924))
        (PORT d[10] (1792:1792:1792) (1792:1792:1792))
        (PORT d[11] (1162:1162:1162) (1162:1162:1162))
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT ena (2686:2686:2686) (2686:2686:2686))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT d[0] (2686:2686:2686) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a7\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a103\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2027:2027:2027))
        (PORT ena (2893:2893:2893) (2893:2893:2893))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a103\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2997:2997:2997) (2997:2997:2997))
        (PORT d[1] (2531:2531:2531) (2531:2531:2531))
        (PORT d[2] (3317:3317:3317) (3317:3317:3317))
        (PORT d[3] (3126:3126:3126) (3126:3126:3126))
        (PORT d[4] (2966:2966:2966) (2966:2966:2966))
        (PORT d[5] (3596:3596:3596) (3596:3596:3596))
        (PORT d[6] (3639:3639:3639) (3639:3639:3639))
        (PORT d[7] (2645:2645:2645) (2645:2645:2645))
        (PORT d[8] (3167:3167:3167) (3167:3167:3167))
        (PORT d[9] (2808:2808:2808) (2808:2808:2808))
        (PORT d[10] (2723:2723:2723) (2723:2723:2723))
        (PORT d[11] (2333:2333:2333) (2333:2333:2333))
        (PORT clk (2027:2027:2027) (2027:2027:2027))
        (PORT ena (2893:2893:2893) (2893:2893:2893))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a103\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2027:2027:2027))
        (PORT d[0] (2893:2893:2893) (2893:2893:2893))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a103\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a103\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (2401:2401:2401) (2401:2401:2401))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3171:3171:3171) (3171:3171:3171))
        (PORT d[1] (1995:1995:1995) (1995:1995:1995))
        (PORT d[2] (2648:2648:2648) (2648:2648:2648))
        (PORT d[3] (2393:2393:2393) (2393:2393:2393))
        (PORT d[4] (3890:3890:3890) (3890:3890:3890))
        (PORT d[5] (3806:3806:3806) (3806:3806:3806))
        (PORT d[6] (4095:4095:4095) (4095:4095:4095))
        (PORT d[7] (2710:2710:2710) (2710:2710:2710))
        (PORT d[8] (3486:3486:3486) (3486:3486:3486))
        (PORT d[9] (3491:3491:3491) (3491:3491:3491))
        (PORT d[10] (2372:2372:2372) (2372:2372:2372))
        (PORT d[11] (4118:4118:4118) (4118:4118:4118))
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (2401:2401:2401) (2401:2401:2401))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a71\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT d[0] (2401:2401:2401) (2401:2401:2401))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a71\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w7_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2462:2462:2462) (2462:2462:2462))
        (PORT datab (832:832:832) (832:832:832))
        (PORT datac (2433:2433:2433) (2433:2433:2433))
        (PORT datad (1233:1233:1233) (1233:1233:1233))
        (PORT datae (2692:2692:2692) (2692:2692:2692))
        (PORT dataf (1996:1996:1996) (1996:1996:1996))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a327\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (3081:3081:3081) (3081:3081:3081))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a327\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2872:2872:2872) (2872:2872:2872))
        (PORT d[1] (2004:2004:2004) (2004:2004:2004))
        (PORT d[2] (2371:2371:2371) (2371:2371:2371))
        (PORT d[3] (2504:2504:2504) (2504:2504:2504))
        (PORT d[4] (4150:4150:4150) (4150:4150:4150))
        (PORT d[5] (3715:3715:3715) (3715:3715:3715))
        (PORT d[6] (4068:4068:4068) (4068:4068:4068))
        (PORT d[7] (2625:2625:2625) (2625:2625:2625))
        (PORT d[8] (3474:3474:3474) (3474:3474:3474))
        (PORT d[9] (3475:3475:3475) (3475:3475:3475))
        (PORT d[10] (2430:2430:2430) (2430:2430:2430))
        (PORT d[11] (4348:4348:4348) (4348:4348:4348))
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (3081:3081:3081) (3081:3081:3081))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a327\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT d[0] (3081:3081:3081) (3081:3081:3081))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a327\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a327\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a359\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT ena (2131:2131:2131) (2131:2131:2131))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a359\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2278:2278:2278) (2278:2278:2278))
        (PORT d[1] (1972:1972:1972) (1972:1972:1972))
        (PORT d[2] (1562:1562:1562) (1562:1562:1562))
        (PORT d[3] (2001:2001:2001) (2001:2001:2001))
        (PORT d[4] (1551:1551:1551) (1551:1551:1551))
        (PORT d[5] (1572:1572:1572) (1572:1572:1572))
        (PORT d[6] (2140:2140:2140) (2140:2140:2140))
        (PORT d[7] (1509:1509:1509) (1509:1509:1509))
        (PORT d[8] (2140:2140:2140) (2140:2140:2140))
        (PORT d[9] (1885:1885:1885) (1885:1885:1885))
        (PORT d[10] (1852:1852:1852) (1852:1852:1852))
        (PORT d[11] (2028:2028:2028) (2028:2028:2028))
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT ena (2131:2131:2131) (2131:2131:2131))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a359\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT d[0] (2131:2131:2131) (2131:2131:2131))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a359\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a359\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a295\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2090:2090:2090))
        (PORT ena (3273:3273:3273) (3273:3273:3273))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a295\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3313:3313:3313) (3313:3313:3313))
        (PORT d[1] (2397:2397:2397) (2397:2397:2397))
        (PORT d[2] (2822:2822:2822) (2822:2822:2822))
        (PORT d[3] (3203:3203:3203) (3203:3203:3203))
        (PORT d[4] (2211:2211:2211) (2211:2211:2211))
        (PORT d[5] (3199:3199:3199) (3199:3199:3199))
        (PORT d[6] (3791:3791:3791) (3791:3791:3791))
        (PORT d[7] (3501:3501:3501) (3501:3501:3501))
        (PORT d[8] (3719:3719:3719) (3719:3719:3719))
        (PORT d[9] (2402:2402:2402) (2402:2402:2402))
        (PORT d[10] (3680:3680:3680) (3680:3680:3680))
        (PORT d[11] (2879:2879:2879) (2879:2879:2879))
        (PORT clk (2090:2090:2090) (2090:2090:2090))
        (PORT ena (3273:3273:3273) (3273:3273:3273))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a295\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2090:2090:2090))
        (PORT d[0] (3273:3273:3273) (3273:3273:3273))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a295\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a295\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w7_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2421:2421:2421) (2421:2421:2421))
        (PORT datab (1801:1801:1801) (1801:1801:1801))
        (PORT datac (856:856:856) (856:856:856))
        (PORT datad (2439:2439:2439) (2439:2439:2439))
        (PORT datae (2090:2090:2090) (2090:2090:2090))
        (PORT dataf (2411:2411:2411) (2411:2411:2411))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w7_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (622:622:622))
        (PORT datab (929:929:929) (929:929:929))
        (PORT datac (246:246:246) (246:246:246))
        (PORT datad (275:275:275) (275:275:275))
        (PORT datae (2145:2145:2145) (2145:2145:2145))
        (PORT dataf (207:207:207) (207:207:207))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (PORT adatasdata (543:543:543) (543:543:543))
        (PORT aclr (1903:1903:1903) (1903:1903:1903))
        (PORT ena (2218:2218:2218) (2218:2218:2218))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst5\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT adatasdata (1972:1972:1972) (1972:1972:1972))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part4\|inst2\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (864:864:864) (864:864:864))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst3\|inst1\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (850:850:850) (850:850:850))
        (PORT datad (614:614:614) (614:614:614))
        (PORT dataf (1020:1020:1020) (1020:1020:1020))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst5\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (3896:3896:3896) (3896:3896:3896))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst2\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT adatasdata (1578:1578:1578) (1578:1578:1578))
        (PORT aclr (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst3\|inst1\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (270:270:270) (270:270:270))
        (PORT dataf (584:584:584) (584:584:584))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst2\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (3386:3386:3386) (3386:3386:3386))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst3\|inst8\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (309:309:309))
        (PORT dataf (832:832:832) (832:832:832))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst2\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (1649:1649:1649) (1649:1649:1649))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w26_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2092:2092:2092) (2092:2092:2092))
        (PORT datab (1789:1789:1789) (1789:1789:1789))
        (PORT datac (1291:1291:1291) (1291:1291:1291))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[27\]\~290\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1532:1532:1532) (1532:1532:1532))
        (PORT datad (882:882:882) (882:882:882))
        (PORT dataf (552:552:552) (552:552:552))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst\|SE\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2321:2321:2321) (2321:2321:2321))
        (PORT datab (274:274:274) (274:274:274))
        (PORT datac (277:277:277) (277:277:277))
        (PORT datad (2151:2151:2151) (2151:2151:2151))
        (PORT dataf (2290:2290:2290) (2290:2290:2290))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst3\|EXTIMM\[31\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2205:2205:2205) (2205:2205:2205))
        (PORT dataf (1017:1017:1017) (1017:1017:1017))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst2\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w12_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1839:1839:1839) (1839:1839:1839))
        (PORT datad (1042:1042:1042) (1042:1042:1042))
        (PORT dataf (2579:2579:2579) (2579:2579:2579))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT adatasdata (1400:1400:1400) (1400:1400:1400))
        (PORT aclr (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT adatasdata (882:882:882) (882:882:882))
        (PORT aclr (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w26_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2092:2092:2092) (2092:2092:2092))
        (PORT datab (1789:1789:1789) (1789:1789:1789))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst18\|inst\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (1006:1006:1006) (1006:1006:1006))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w12_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1348:1348:1348) (1348:1348:1348))
        (PORT datad (1151:1151:1151) (1151:1151:1151))
        (PORT dataf (1591:1591:1591) (1591:1591:1591))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w12_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datae (1316:1316:1316) (1316:1316:1316))
        (PORT dataf (1589:1589:1589) (1589:1589:1589))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part3\|inst\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (579:579:579) (579:579:579))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst\|inst9\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (280:280:280) (280:280:280))
        (PORT dataf (957:957:957) (957:957:957))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|_\~340\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (722:722:722) (722:722:722))
        (PORT datac (880:880:880) (880:880:880))
        (PORT datad (1005:1005:1005) (1005:1005:1005))
        (PORT dataf (880:880:880) (880:880:880))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|_\~341\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (833:833:833) (833:833:833))
        (PORT dataf (807:807:807) (807:807:807))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1148:1148:1148) (1148:1148:1148))
        (PORT dataf (1094:1094:1094) (1094:1094:1094))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[154\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1531:1531:1531) (1531:1531:1531))
        (PORT datab (678:678:678) (678:678:678))
        (PORT datac (1304:1304:1304) (1304:1304:1304))
        (PORT datad (1027:1027:1027) (1027:1027:1027))
        (PORT dataf (892:892:892) (892:892:892))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[86\]\~322\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (887:887:887) (887:887:887))
        (PORT datac (682:682:682) (682:682:682))
        (PORT datad (846:846:846) (846:846:846))
        (PORT dataf (1070:1070:1070) (1070:1070:1070))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[54\]\~360\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1246:1246:1246) (1246:1246:1246))
        (PORT datab (1085:1085:1085) (1085:1085:1085))
        (PORT datac (1003:1003:1003) (1003:1003:1003))
        (PORT datad (1166:1166:1166) (1166:1166:1166))
        (PORT dataf (1360:1360:1360) (1360:1360:1360))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[118\]\~452\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (622:622:622))
        (PORT datab (1054:1054:1054) (1054:1054:1054))
        (PORT datac (794:794:794) (794:794:794))
        (PORT datad (572:572:572) (572:572:572))
        (PORT dataf (392:392:392) (392:392:392))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[118\]\~362\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1156:1156:1156))
        (PORT datab (383:383:383) (383:383:383))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (1192:1192:1192) (1192:1192:1192))
        (PORT dataf (307:307:307) (307:307:307))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[126\]\~446\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (585:585:585) (585:585:585))
        (PORT dataf (376:376:376) (376:376:376))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (1375:1375:1375) (1375:1375:1375))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[60\]\~350\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (946:946:946))
        (PORT datab (924:924:924) (924:924:924))
        (PORT datac (980:980:980) (980:980:980))
        (PORT datad (1311:1311:1311) (1311:1311:1311))
        (PORT dataf (1118:1118:1118) (1118:1118:1118))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[93\]\~320\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1167:1167:1167) (1167:1167:1167))
        (PORT datab (635:635:635) (635:635:635))
        (PORT datac (668:668:668) (668:668:668))
        (PORT datad (1300:1300:1300) (1300:1300:1300))
        (PORT datae (1075:1075:1075) (1075:1075:1075))
        (PORT dataf (863:863:863) (863:863:863))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[126\]\~354\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (586:586:586))
        (PORT datab (427:427:427) (427:427:427))
        (PORT datac (648:648:648) (648:648:648))
        (PORT datad (342:342:342) (342:342:342))
        (PORT dataf (228:228:228) (228:228:228))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[126\]\~363\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1330:1330:1330) (1330:1330:1330))
        (PORT datab (396:396:396) (396:396:396))
        (PORT datac (1040:1040:1040) (1040:1040:1040))
        (PORT datad (603:603:603) (603:603:603))
        (PORT datae (238:238:238) (238:238:238))
        (PORT dataf (233:233:233) (233:233:233))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[150\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1039:1039:1039))
        (PORT datab (276:276:276) (276:276:276))
        (PORT datac (283:283:283) (283:283:283))
        (PORT datad (725:725:725) (725:725:725))
        (PORT dataf (1050:1050:1050) (1050:1050:1050))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|_\~340\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1369:1369:1369) (1369:1369:1369))
        (PORT dataf (627:627:627) (627:627:627))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[127\]\~326\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1369:1369:1369) (1369:1369:1369))
        (PORT dataf (1383:1383:1383) (1383:1383:1383))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[61\]\~321\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (681:681:681))
        (PORT datab (921:921:921) (921:921:921))
        (PORT datac (1207:1207:1207) (1207:1207:1207))
        (PORT datad (940:940:940) (940:940:940))
        (PORT dataf (1297:1297:1297) (1297:1297:1297))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[91\]\~323\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (395:395:395))
        (PORT datab (261:261:261) (261:261:261))
        (PORT datac (935:935:935) (935:935:935))
        (PORT datad (1336:1336:1336) (1336:1336:1336))
        (PORT dataf (348:348:348) (348:348:348))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|_\~344\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (411:411:411))
        (PORT datab (379:379:379) (379:379:379))
        (PORT datac (246:246:246) (246:246:246))
        (PORT datad (253:253:253) (253:253:253))
        (PORT datae (255:255:255) (255:255:255))
        (PORT dataf (632:632:632) (632:632:632))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[26\]\~296\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (968:968:968) (968:968:968))
        (PORT datac (851:851:851) (851:851:851))
        (PORT datad (846:846:846) (846:846:846))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w12_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1841:1841:1841) (1841:1841:1841))
        (PORT dataf (2588:2588:2588) (2588:2588:2588))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1560:1560:1560) (1560:1560:1560))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (958:958:958) (958:958:958))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT adatasdata (569:569:569) (569:569:569))
        (PORT aclr (1886:1886:1886) (1886:1886:1886))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part4\|inst7\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (603:603:603) (603:603:603))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (PORT adatasdata (957:957:957) (957:957:957))
        (PORT aclr (1893:1893:1893) (1893:1893:1893))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (1145:1145:1145) (1145:1145:1145))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[12\]\~303\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1155:1155:1155) (1155:1155:1155))
        (PORT datab (1130:1130:1130) (1130:1130:1130))
        (PORT datac (804:804:804) (804:804:804))
        (PORT datad (1165:1165:1165) (1165:1165:1165))
        (PORT dataf (1567:1567:1567) (1567:1567:1567))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (2614:2614:2614) (2614:2614:2614))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (1096:1096:1096) (1096:1096:1096))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst2\|inst7\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (704:704:704))
        (PORT dataf (500:500:500) (500:500:500))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (960:960:960) (960:960:960))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (949:949:949) (949:949:949))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst18\|inst\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (575:575:575) (575:575:575))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode3w\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (266:266:266) (266:266:266))
        (PORT dataf (218:218:218) (218:218:218))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1016:1016:1016) (1016:1016:1016))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (565:565:565) (565:565:565))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (949:949:949) (949:949:949))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode155w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1383:1383:1383))
        (PORT datab (1326:1326:1326) (1326:1326:1326))
        (PORT datac (1658:1658:1658) (1658:1658:1658))
        (PORT datad (1325:1325:1325) (1325:1325:1325))
        (PORT dataf (1459:1459:1459) (1459:1459:1459))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (2035:2035:2035) (2035:2035:2035))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1440:1440:1440) (1440:1440:1440))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode185w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1383:1383:1383))
        (PORT datab (1326:1326:1326) (1326:1326:1326))
        (PORT datac (1358:1358:1358) (1358:1358:1358))
        (PORT datad (1462:1462:1462) (1462:1462:1462))
        (PORT dataf (1625:1625:1625) (1625:1625:1625))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1742:1742:1742) (1742:1742:1742))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1839:1839:1839) (1839:1839:1839))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (554:554:554) (554:554:554))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode175w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (1000:1000:1000))
        (PORT datab (1304:1304:1304) (1304:1304:1304))
        (PORT datac (969:969:969) (969:969:969))
        (PORT datad (927:927:927) (927:927:927))
        (PORT dataf (961:961:961) (961:961:961))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (2026:2026:2026) (2026:2026:2026))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1814:1814:1814) (1814:1814:1814))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode165w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (1000:1000:1000))
        (PORT datab (1304:1304:1304) (1304:1304:1304))
        (PORT datac (949:949:949) (949:949:949))
        (PORT datad (926:926:926) (926:926:926))
        (PORT dataf (933:933:933) (933:933:933))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (2019:2019:2019) (2019:2019:2019))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1788:1788:1788) (1788:1788:1788))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w12_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1103:1103:1103))
        (PORT datab (1850:1850:1850) (1850:1850:1850))
        (PORT datac (272:272:272) (272:272:272))
        (PORT datad (357:357:357) (357:357:357))
        (PORT datae (237:237:237) (237:237:237))
        (PORT dataf (229:229:229) (229:229:229))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode63w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1300:1300:1300) (1300:1300:1300))
        (PORT datac (959:959:959) (959:959:959))
        (PORT datad (972:972:972) (972:972:972))
        (PORT datae (943:943:943) (943:943:943))
        (PORT dataf (962:962:962) (962:962:962))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (2247:2247:2247) (2247:2247:2247))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2258:2258:2258) (2258:2258:2258))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part3\|inst7\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1914:1914:1914) (1914:1914:1914))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode73w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1376:1376:1376) (1376:1376:1376))
        (PORT datab (1513:1513:1513) (1513:1513:1513))
        (PORT datac (1308:1308:1308) (1308:1308:1308))
        (PORT datad (1351:1351:1351) (1351:1351:1351))
        (PORT dataf (1615:1615:1615) (1615:1615:1615))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (1992:1992:1992) (1992:1992:1992))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode83w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (988:988:988) (988:988:988))
        (PORT datac (954:954:954) (954:954:954))
        (PORT datad (1287:1287:1287) (1287:1287:1287))
        (PORT datae (940:940:940) (940:940:940))
        (PORT dataf (958:958:958) (958:958:958))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (2240:2240:2240) (2240:2240:2240))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2202:2202:2202) (2202:2202:2202))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode93w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (989:989:989) (989:989:989))
        (PORT datac (965:965:965) (965:965:965))
        (PORT datad (1295:1295:1295) (1295:1295:1295))
        (PORT datae (947:947:947) (947:947:947))
        (PORT dataf (967:967:967) (967:967:967))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (2243:2243:2243) (2243:2243:2243))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2195:2195:2195) (2195:2195:2195))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w12_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1374:1374:1374))
        (PORT datab (1179:1179:1179) (1179:1179:1179))
        (PORT datac (435:435:435) (435:435:435))
        (PORT datad (355:355:355) (355:355:355))
        (PORT dataf (225:225:225) (225:225:225))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w26_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1213:1213:1213) (1213:1213:1213))
        (PORT datac (1861:1861:1861) (1861:1861:1861))
        (PORT dataf (1422:1422:1422) (1422:1422:1422))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode43w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (991:991:991) (991:991:991))
        (PORT datac (1297:1297:1297) (1297:1297:1297))
        (PORT datad (966:966:966) (966:966:966))
        (PORT datae (948:948:948) (948:948:948))
        (PORT dataf (965:965:965) (965:965:965))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (2076:2076:2076) (2076:2076:2076))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1536:1536:1536) (1536:1536:1536))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode53w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1383:1383:1383))
        (PORT datab (1326:1326:1326) (1326:1326:1326))
        (PORT datac (1496:1496:1496) (1496:1496:1496))
        (PORT datad (1325:1325:1325) (1325:1325:1325))
        (PORT dataf (1622:1622:1622) (1622:1622:1622))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1880:1880:1880) (1880:1880:1880))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1422:1422:1422) (1422:1422:1422))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode33w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1018:1018:1018) (1018:1018:1018))
        (PORT datac (979:979:979) (979:979:979))
        (PORT datad (968:968:968) (968:968:968))
        (PORT datae (951:951:951) (951:951:951))
        (PORT dataf (1261:1261:1261) (1261:1261:1261))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1878:1878:1878) (1878:1878:1878))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1553:1553:1553) (1553:1553:1553))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w12_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datae (1599:1599:1599) (1599:1599:1599))
        (PORT dataf (227:227:227) (227:227:227))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode125w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (974:974:974))
        (PORT datab (1303:1303:1303) (1303:1303:1303))
        (PORT datac (991:991:991) (991:991:991))
        (PORT datad (942:942:942) (942:942:942))
        (PORT dataf (938:938:938) (938:938:938))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT adatasdata (2185:2185:2185) (2185:2185:2185))
        (PORT aclr (1922:1922:1922) (1922:1922:1922))
        (PORT ena (2073:2073:2073) (2073:2073:2073))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode145w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1383:1383:1383))
        (PORT datab (1326:1326:1326) (1326:1326:1326))
        (PORT datac (1358:1358:1358) (1358:1358:1358))
        (PORT datad (1461:1461:1461) (1461:1461:1461))
        (PORT dataf (1623:1623:1623) (1623:1623:1623))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT adatasdata (2029:2029:2029) (2029:2029:2029))
        (PORT aclr (1922:1922:1922) (1922:1922:1922))
        (PORT ena (1317:1317:1317) (1317:1317:1317))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode114w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (993:993:993) (993:993:993))
        (PORT datac (968:968:968) (968:968:968))
        (PORT datad (1003:1003:1003) (1003:1003:1003))
        (PORT datae (949:949:949) (949:949:949))
        (PORT dataf (1262:1262:1262) (1262:1262:1262))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT adatasdata (2022:2022:2022) (2022:2022:2022))
        (PORT aclr (1922:1922:1922) (1922:1922:1922))
        (PORT ena (2009:2009:2009) (2009:2009:2009))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode135w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (974:974:974))
        (PORT datab (1303:1303:1303) (1303:1303:1303))
        (PORT datac (946:946:946) (946:946:946))
        (PORT datad (941:941:941) (941:941:941))
        (PORT dataf (939:939:939) (939:939:939))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (2178:2178:2178) (2178:2178:2178))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (2016:2016:2016) (2016:2016:2016))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w12_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1118:1118:1118))
        (PORT datab (1482:1482:1482) (1482:1482:1482))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (280:280:280) (280:280:280))
        (PORT datae (239:239:239) (239:239:239))
        (PORT dataf (308:308:308) (308:308:308))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w12_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1681:1681:1681) (1681:1681:1681))
        (PORT datab (1385:1385:1385) (1385:1385:1385))
        (PORT datac (574:574:574) (574:574:574))
        (PORT datad (268:268:268) (268:268:268))
        (PORT datae (212:212:212) (212:212:212))
        (PORT dataf (798:798:798) (798:798:798))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode347w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (803:803:803))
        (PORT datab (390:390:390) (390:390:390))
        (PORT datac (772:772:772) (772:772:772))
        (PORT datad (284:284:284) (284:284:284))
        (PORT dataf (357:357:357) (357:357:357))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1210:1210:1210) (1210:1210:1210))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (1342:1342:1342) (1342:1342:1342))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode216w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (806:806:806))
        (PORT datab (381:381:381) (381:381:381))
        (PORT datac (563:563:563) (563:563:563))
        (PORT dataf (630:630:630) (630:630:630))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1213:1213:1213) (1213:1213:1213))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (1393:1393:1393) (1393:1393:1393))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode307w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (808:808:808))
        (PORT datab (385:385:385) (385:385:385))
        (PORT datac (560:560:560) (560:560:560))
        (PORT datad (715:715:715) (715:715:715))
        (PORT dataf (342:342:342) (342:342:342))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1215:1215:1215) (1215:1215:1215))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (1402:1402:1402) (1402:1402:1402))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode256w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (808:808:808))
        (PORT datab (385:385:385) (385:385:385))
        (PORT datac (751:751:751) (751:751:751))
        (PORT datad (277:277:277) (277:277:277))
        (PORT dataf (343:343:343) (343:343:343))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1223:1223:1223) (1223:1223:1223))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1357:1357:1357) (1357:1357:1357))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w12_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2014:2014:2014) (2014:2014:2014))
        (PORT datab (1665:1665:1665) (1665:1665:1665))
        (PORT datac (275:275:275) (275:275:275))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (315:315:315) (315:315:315))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode287w\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (258:258:258) (258:258:258))
        (PORT dataf (222:222:222) (222:222:222))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode317w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (337:337:337))
        (PORT datab (385:385:385) (385:385:385))
        (PORT datac (388:388:388) (388:388:388))
        (PORT datad (731:731:731) (731:731:731))
        (PORT dataf (737:737:737) (737:737:737))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (1448:1448:1448) (1448:1448:1448))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (PORT ena (1555:1555:1555) (1555:1555:1555))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode266w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (337:337:337))
        (PORT datab (385:385:385) (385:385:385))
        (PORT datac (767:767:767) (767:767:767))
        (PORT datad (519:519:519) (519:519:519))
        (PORT dataf (739:739:739) (739:739:739))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1467:1467:1467) (1467:1467:1467))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2436:2436:2436) (2436:2436:2436))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode226w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (338:338:338))
        (PORT datab (388:388:388) (388:388:388))
        (PORT datac (391:391:391) (391:391:391))
        (PORT datad (734:734:734) (734:734:734))
        (PORT dataf (739:739:739) (739:739:739))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (1448:1448:1448) (1448:1448:1448))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (PORT ena (1552:1552:1552) (1552:1552:1552))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode357w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (806:806:806))
        (PORT datab (381:381:381) (381:381:381))
        (PORT datac (755:755:755) (755:755:755))
        (PORT dataf (339:339:339) (339:339:339))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (1439:1439:1439) (1439:1439:1439))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (PORT ena (1772:1772:1772) (1772:1772:1772))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w12_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2283:2283:2283) (2283:2283:2283))
        (PORT datab (435:435:435) (435:435:435))
        (PORT datac (560:560:560) (560:560:560))
        (PORT datad (271:271:271) (271:271:271))
        (PORT datae (224:224:224) (224:224:224))
        (PORT dataf (1616:1616:1616) (1616:1616:1616))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode327w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (782:782:782))
        (PORT datab (397:397:397) (397:397:397))
        (PORT datac (567:567:567) (567:567:567))
        (PORT dataf (742:742:742) (742:742:742))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1013:1013:1013) (1013:1013:1013))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1342:1342:1342) (1342:1342:1342))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode236w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (802:802:802))
        (PORT datab (389:389:389) (389:389:389))
        (PORT datac (772:772:772) (772:772:772))
        (PORT datad (284:284:284) (284:284:284))
        (PORT dataf (356:356:356) (356:356:356))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1234:1234:1234) (1234:1234:1234))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1337:1337:1337) (1337:1337:1337))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode367w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (782:782:782))
        (PORT datab (397:397:397) (397:397:397))
        (PORT datac (784:784:784) (784:784:784))
        (PORT datad (278:278:278) (278:278:278))
        (PORT dataf (326:326:326) (326:326:326))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1022:1022:1022) (1022:1022:1022))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1339:1339:1339) (1339:1339:1339))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode276w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (802:802:802))
        (PORT datab (389:389:389) (389:389:389))
        (PORT datac (570:570:570) (570:570:570))
        (PORT datad (736:736:736) (736:736:736))
        (PORT dataf (354:354:354) (354:354:354))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1666:1666:1666) (1666:1666:1666))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2083:2083:2083) (2083:2083:2083))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w12_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1901:1901:1901) (1901:1901:1901))
        (PORT datab (263:263:263) (263:263:263))
        (PORT datac (354:354:354) (354:354:354))
        (PORT datad (2179:2179:2179) (2179:2179:2179))
        (PORT dataf (852:852:852) (852:852:852))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode205w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (803:803:803))
        (PORT datab (390:390:390) (390:390:390))
        (PORT datac (570:570:570) (570:570:570))
        (PORT datad (737:737:737) (737:737:737))
        (PORT dataf (355:355:355) (355:355:355))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1421:1421:1421) (1421:1421:1421))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2245:2245:2245) (2245:2245:2245))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode246w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (807:807:807))
        (PORT datab (383:383:383) (383:383:383))
        (PORT datac (750:750:750) (750:750:750))
        (PORT datad (276:276:276) (276:276:276))
        (PORT dataf (342:342:342) (342:342:342))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (2038:2038:2038) (2038:2038:2038))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2307:2307:2307) (2307:2307:2307))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode337w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (338:338:338))
        (PORT datab (388:388:388) (388:388:388))
        (PORT datac (770:770:770) (770:770:770))
        (PORT datad (520:520:520) (520:520:520))
        (PORT dataf (740:740:740) (740:740:740))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1426:1426:1426) (1426:1426:1426))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2144:2144:2144) (2144:2144:2144))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode296w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (807:807:807))
        (PORT datab (383:383:383) (383:383:383))
        (PORT datac (559:559:559) (559:559:559))
        (PORT datad (713:713:713) (713:713:713))
        (PORT dataf (340:340:340) (340:340:340))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1427:1427:1427) (1427:1427:1427))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2089:2089:2089) (2089:2089:2089))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w12_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1428:1428:1428) (1428:1428:1428))
        (PORT datab (2211:2211:2211) (2211:2211:2211))
        (PORT datac (272:272:272) (272:272:272))
        (PORT datad (357:357:357) (357:357:357))
        (PORT dataf (222:222:222) (222:222:222))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w12_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1833:1833:1833) (1833:1833:1833))
        (PORT datab (1230:1230:1230) (1230:1230:1230))
        (PORT datac (547:547:547) (547:547:547))
        (PORT datad (355:355:355) (355:355:355))
        (PORT datae (504:504:504) (504:504:504))
        (PORT dataf (789:789:789) (789:789:789))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w12_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1534:1534:1534) (1534:1534:1534))
        (PORT datab (1250:1250:1250) (1250:1250:1250))
        (PORT datac (752:752:752) (752:752:752))
        (PORT datad (1117:1117:1117) (1117:1117:1117))
        (PORT datae (750:750:750) (750:750:750))
        (PORT dataf (212:212:212) (212:212:212))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1157:1157:1157))
        (PORT datab (1115:1115:1115) (1115:1115:1115))
        (PORT datac (797:797:797) (797:797:797))
        (PORT datad (209:209:209) (209:209:209))
        (PORT dataf (680:680:680) (680:680:680))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (651:651:651) (651:651:651))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1074:1074:1074) (1074:1074:1074))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part2\|inst1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1075:1075:1075) (1075:1075:1075))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (565:565:565) (565:565:565))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT adatasdata (965:965:965) (965:965:965))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2172:2172:2172))
        (PORT adatasdata (2621:2621:2621) (2621:2621:2621))
        (PORT aclr (1891:1891:1891) (1891:1891:1891))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part3\|inst3\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1594:1594:1594) (1594:1594:1594))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2128:2128:2128))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1847:1847:1847) (1847:1847:1847))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1742:1742:1742) (1742:1742:1742))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1506:1506:1506) (1506:1506:1506))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part2\|inst4\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1225:1225:1225) (1225:1225:1225))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1689:1689:1689) (1689:1689:1689))
        (PORT d[1] (2880:2880:2880) (2880:2880:2880))
        (PORT d[2] (2132:2132:2132) (2132:2132:2132))
        (PORT d[3] (2815:2815:2815) (2815:2815:2815))
        (PORT d[4] (2680:2680:2680) (2680:2680:2680))
        (PORT d[5] (3154:3154:3154) (3154:3154:3154))
        (PORT d[6] (3302:3302:3302) (3302:3302:3302))
        (PORT d[7] (2965:2965:2965) (2965:2965:2965))
        (PORT d[8] (3068:3068:3068) (3068:3068:3068))
        (PORT clk (1940:1940:1940) (1940:1940:1940))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (255:255:255))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2654:2654:2654) (2654:2654:2654))
        (PORT d[1] (2710:2710:2710) (2710:2710:2710))
        (PORT d[2] (3573:3573:3573) (3573:3573:3573))
        (PORT d[3] (2857:2857:2857) (2857:2857:2857))
        (PORT d[4] (2605:2605:2605) (2605:2605:2605))
        (PORT d[5] (2888:2888:2888) (2888:2888:2888))
        (PORT d[6] (2671:2671:2671) (2671:2671:2671))
        (PORT d[7] (3086:3086:3086) (3086:3086:3086))
        (PORT d[8] (2492:2492:2492) (2492:2492:2492))
        (PORT d[9] (2784:2784:2784) (2784:2784:2784))
        (PORT d[10] (2699:2699:2699) (2699:2699:2699))
        (PORT d[11] (2600:2600:2600) (2600:2600:2600))
        (PORT d[12] (2771:2771:2771) (2771:2771:2771))
        (PORT d[13] (2642:2642:2642) (2642:2642:2642))
        (PORT d[14] (2769:2769:2769) (2769:2769:2769))
        (PORT d[15] (2454:2454:2454) (2454:2454:2454))
        (PORT clk (1940:1940:1940) (1940:1940:1940))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (618:618:618))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (3068:3068:3068))
        (PORT clk (1940:1940:1940) (1940:1940:1940))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (151:151:151))
      (HOLD d (posedge clk) (40:40:40))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1940:1940:1940))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (1896:1896:1896))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (1779:1779:1779))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2345:2345:2345))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a0\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2124:2124:2124))
        (IOPATH (posedge clk) q (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[13\]\~299\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (642:642:642))
        (PORT datab (988:988:988) (988:988:988))
        (PORT datad (662:662:662) (662:662:662))
        (PORT datae (562:562:562) (562:562:562))
        (PORT dataf (2331:2331:2331) (2331:2331:2331))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (893:893:893) (893:893:893))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (2885:2885:2885) (2885:2885:2885))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst2\|inst3\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (417:417:417) (417:417:417))
        (PORT dataf (924:924:924) (924:924:924))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (2015:2015:2015) (2015:2015:2015))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2011:2011:2011) (2011:2011:2011))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (PORT adatasdata (2446:2446:2446) (2446:2446:2446))
        (PORT aclr (1909:1909:1909) (1909:1909:1909))
        (PORT ena (2032:2032:2032) (2032:2032:2032))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (PORT adatasdata (2443:2443:2443) (2443:2443:2443))
        (PORT aclr (1909:1909:1909) (1909:1909:1909))
        (PORT ena (1840:1840:1840) (1840:1840:1840))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (2173:2173:2173) (2173:2173:2173))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (1825:1825:1825) (1825:1825:1825))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w13_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1167:1167:1167) (1167:1167:1167))
        (PORT datab (1366:1366:1366) (1366:1366:1366))
        (PORT datac (576:576:576) (576:576:576))
        (PORT datad (271:271:271) (271:271:271))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (487:487:487) (487:487:487))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (2442:2442:2442) (2442:2442:2442))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (1992:1992:1992) (1992:1992:1992))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (2206:2206:2206) (2206:2206:2206))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2195:2195:2195) (2195:2195:2195))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (2205:2205:2205) (2205:2205:2205))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2202:2202:2202) (2202:2202:2202))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (2437:2437:2437) (2437:2437:2437))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2258:2258:2258) (2258:2258:2258))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w13_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1188:1188:1188))
        (PORT datab (1470:1470:1470) (1470:1470:1470))
        (PORT datac (357:357:357) (357:357:357))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (235:235:235) (235:235:235))
        (PORT dataf (222:222:222) (222:222:222))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (2465:2465:2465) (2465:2465:2465))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2536:2536:2536) (2536:2536:2536))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part3\|inst6\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (2148:2148:2148) (2148:2148:2148))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2330:2330:2330) (2330:2330:2330))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (2662:2662:2662) (2662:2662:2662))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2523:2523:2523) (2523:2523:2523))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (2677:2677:2677) (2677:2677:2677))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2506:2506:2506) (2506:2506:2506))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w13_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1992:1992:1992) (1992:1992:1992))
        (PORT datab (976:976:976) (976:976:976))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (268:268:268) (268:268:268))
        (PORT datae (235:235:235) (235:235:235))
        (PORT dataf (321:321:321) (321:321:321))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (2555:2555:2555) (2555:2555:2555))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (2282:2282:2282) (2282:2282:2282))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (2554:2554:2554) (2554:2554:2554))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (2140:2140:2140) (2140:2140:2140))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (2560:2560:2560) (2560:2560:2560))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (2172:2172:2172) (2172:2172:2172))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (2748:2748:2748) (2748:2748:2748))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (2298:2298:2298) (2298:2298:2298))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w13_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (920:920:920))
        (PORT datab (1383:1383:1383) (1383:1383:1383))
        (PORT datac (253:253:253) (253:253:253))
        (PORT datad (268:268:268) (268:268:268))
        (PORT datae (232:232:232) (232:232:232))
        (PORT dataf (545:545:545) (545:545:545))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2211:2211:2211))
        (PORT adatasdata (2311:2311:2311) (2311:2311:2311))
        (PORT aclr (1930:1930:1930) (1930:1930:1930))
        (PORT ena (2405:2405:2405) (2405:2405:2405))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2211:2211:2211))
        (PORT adatasdata (2530:2530:2530) (2530:2530:2530))
        (PORT aclr (1930:1930:1930) (1930:1930:1930))
        (PORT ena (1813:1813:1813) (1813:1813:1813))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2211:2211:2211))
        (PORT adatasdata (2312:2312:2312) (2312:2312:2312))
        (PORT aclr (1930:1930:1930) (1930:1930:1930))
        (PORT ena (1789:1789:1789) (1789:1789:1789))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (2754:2754:2754) (2754:2754:2754))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (1572:1572:1572) (1572:1572:1572))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w13_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1951:1951:1951) (1951:1951:1951))
        (PORT datab (1213:1213:1213) (1213:1213:1213))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (266:266:266) (266:266:266))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (498:498:498) (498:498:498))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (2555:2555:2555) (2555:2555:2555))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2602:2602:2602) (2602:2602:2602))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (2554:2554:2554) (2554:2554:2554))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2159:2159:2159) (2159:2159:2159))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (2553:2553:2553) (2553:2553:2553))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2468:2468:2468) (2468:2468:2468))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (1444:1444:1444) (1444:1444:1444))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1607:1607:1607) (1607:1607:1607))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w13_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (933:933:933))
        (PORT datab (373:373:373) (373:373:373))
        (PORT datac (1382:1382:1382) (1382:1382:1382))
        (PORT datad (253:253:253) (253:253:253))
        (PORT dataf (1130:1130:1130) (1130:1130:1130))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w13_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1182:1182:1182))
        (PORT datab (1625:1625:1625) (1625:1625:1625))
        (PORT datac (650:650:650) (650:650:650))
        (PORT datad (248:248:248) (248:248:248))
        (PORT datae (798:798:798) (798:798:798))
        (PORT dataf (311:311:311) (311:311:311))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w26_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2190:2190:2190) (2190:2190:2190))
        (PORT dataf (1253:1253:1253) (1253:1253:1253))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (2237:2237:2237) (2237:2237:2237))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (1746:1746:1746) (1746:1746:1746))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (2250:2250:2250) (2250:2250:2250))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (1749:1749:1749) (1749:1749:1749))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w13_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1328:1328:1328) (1328:1328:1328))
        (PORT dataf (317:317:317) (317:317:317))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (2248:2248:2248) (2248:2248:2248))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (1585:1585:1585) (1585:1585:1585))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (2669:2669:2669) (2669:2669:2669))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (1984:1984:1984) (1984:1984:1984))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (2663:2663:2663) (2663:2663:2663))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (1737:1737:1737) (1737:1737:1737))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (2483:2483:2483) (2483:2483:2483))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (1592:1592:1592) (1592:1592:1592))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT adatasdata (2288:2288:2288) (2288:2288:2288))
        (PORT aclr (1922:1922:1922) (1922:1922:1922))
        (PORT ena (2009:2009:2009) (2009:2009:2009))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w13_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1396:1396:1396))
        (PORT datab (1393:1393:1393) (1393:1393:1393))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (232:232:232) (232:232:232))
        (PORT dataf (566:566:566) (566:566:566))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w13_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1041:1041:1041))
        (PORT datab (1279:1279:1279) (1279:1279:1279))
        (PORT datac (282:282:282) (282:282:282))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (225:225:225) (225:225:225))
        (PORT dataf (311:311:311) (311:311:311))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w13_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (748:748:748))
        (PORT datab (801:801:801) (801:801:801))
        (PORT datac (634:634:634) (634:634:634))
        (PORT datad (672:672:672) (672:672:672))
        (PORT datae (224:224:224) (224:224:224))
        (PORT dataf (771:771:771) (771:771:771))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (284:284:284))
        (PORT datab (993:993:993) (993:993:993))
        (PORT datac (943:943:943) (943:943:943))
        (PORT datad (511:511:511) (511:511:511))
        (PORT dataf (1307:1307:1307) (1307:1307:1307))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1208:1208:1208) (1208:1208:1208))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1134:1134:1134) (1134:1134:1134))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[10\]\~298\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (965:965:965))
        (PORT datab (933:933:933) (933:933:933))
        (PORT datac (923:923:923) (923:923:923))
        (PORT datad (1222:1222:1222) (1222:1222:1222))
        (PORT dataf (2224:2224:2224) (2224:2224:2224))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (554:554:554) (554:554:554))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2213:2213:2213))
        (PORT adatasdata (2931:2931:2931) (2931:2931:2931))
        (PORT aclr (1932:1932:1932) (1932:1932:1932))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst2\|inst8\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (567:567:567) (567:567:567))
        (PORT datad (1282:1282:1282) (1282:1282:1282))
        (PORT dataf (521:521:521) (521:521:521))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (1885:1885:1885) (1885:1885:1885))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1832:1832:1832) (1832:1832:1832))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1925:1925:1925) (1925:1925:1925))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (2016:2016:2016) (2016:2016:2016))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT adatasdata (2256:2256:2256) (2256:2256:2256))
        (PORT aclr (1922:1922:1922) (1922:1922:1922))
        (PORT ena (1317:1317:1317) (1317:1317:1317))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT adatasdata (2257:2257:2257) (2257:2257:2257))
        (PORT aclr (1922:1922:1922) (1922:1922:1922))
        (PORT ena (2009:2009:2009) (2009:2009:2009))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT adatasdata (2260:2260:2260) (2260:2260:2260))
        (PORT aclr (1922:1922:1922) (1922:1922:1922))
        (PORT ena (2073:2073:2073) (2073:2073:2073))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w10_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1112:1112:1112) (1112:1112:1112))
        (PORT datab (1492:1492:1492) (1492:1492:1492))
        (PORT datac (358:358:358) (358:358:358))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (241:241:241) (241:241:241))
        (PORT dataf (231:231:231) (231:231:231))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (1893:1893:1893) (1893:1893:1893))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1842:1842:1842) (1842:1842:1842))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w10_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datae (1339:1339:1339) (1339:1339:1339))
        (PORT dataf (220:220:220) (220:220:220))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (1894:1894:1894) (1894:1894:1894))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1325:1325:1325) (1325:1325:1325))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w10_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1366:1366:1366) (1366:1366:1366))
        (PORT datab (1639:1639:1639) (1639:1639:1639))
        (PORT datac (258:258:258) (258:258:258))
        (PORT datad (587:587:587) (587:587:587))
        (PORT datae (214:214:214) (214:214:214))
        (PORT dataf (222:222:222) (222:222:222))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1742:1742:1742) (1742:1742:1742))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2006:2006:2006) (2006:2006:2006))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part3\|inst2\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1455:1455:1455) (1455:1455:1455))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (1597:1597:1597) (1597:1597:1597))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1742:1742:1742) (1742:1742:1742))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (1611:1611:1611) (1611:1611:1611))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1709:1709:1709) (1709:1709:1709))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2323:2323:2323) (2323:2323:2323))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w10_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1444:1444:1444) (1444:1444:1444))
        (PORT datab (1401:1401:1401) (1401:1401:1401))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (361:361:361) (361:361:361))
        (PORT datae (238:238:238) (238:238:238))
        (PORT dataf (227:227:227) (227:227:227))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (2034:2034:2034) (2034:2034:2034))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1970:1970:1970) (1970:1970:1970))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part3\|inst2\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1979:1979:1979) (1979:1979:1979))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1436:1436:1436) (1436:1436:1436))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1802:1802:1802) (1802:1802:1802))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1603:1603:1603) (1603:1603:1603))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (2010:2010:2010) (2010:2010:2010))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1842:1842:1842) (1842:1842:1842))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w10_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1395:1395:1395) (1395:1395:1395))
        (PORT datab (1603:1603:1603) (1603:1603:1603))
        (PORT datac (647:647:647) (647:647:647))
        (PORT datad (657:657:657) (657:657:657))
        (PORT datae (226:226:226) (226:226:226))
        (PORT dataf (624:624:624) (624:624:624))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1976:1976:1976) (1976:1976:1976))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (1572:1572:1572) (1572:1572:1572))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1989:1989:1989) (1989:1989:1989))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (1587:1587:1587) (1587:1587:1587))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1993:1993:1993) (1993:1993:1993))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (1749:1749:1749) (1749:1749:1749))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2211:2211:2211))
        (PORT adatasdata (1745:1745:1745) (1745:1745:1745))
        (PORT aclr (1930:1930:1930) (1930:1930:1930))
        (PORT ena (2405:2405:2405) (2405:2405:2405))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w10_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1974:1974:1974) (1974:1974:1974))
        (PORT datab (1442:1442:1442) (1442:1442:1442))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (260:260:260) (260:260:260))
        (PORT dataf (549:549:549) (549:549:549))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (1841:1841:1841) (1841:1841:1841))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (PORT ena (1552:1552:1552) (1552:1552:1552))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (1706:1706:1706) (1706:1706:1706))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (PORT ena (1555:1555:1555) (1555:1555:1555))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (1848:1848:1848) (1848:1848:1848))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (PORT ena (1772:1772:1772) (1772:1772:1772))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1971:1971:1971) (1971:1971:1971))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2469:2469:2469) (2469:2469:2469))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w10_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2280:2280:2280) (2280:2280:2280))
        (PORT datab (1669:1669:1669) (1669:1669:1669))
        (PORT datac (362:362:362) (362:362:362))
        (PORT datad (268:268:268) (268:268:268))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (529:529:529) (529:529:529))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1217:1217:1217) (1217:1217:1217))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2076:2076:2076) (2076:2076:2076))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1220:1220:1220) (1220:1220:1220))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2125:2125:2125) (2125:2125:2125))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1227:1227:1227) (1227:1227:1227))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2127:2127:2127) (2127:2127:2127))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1633:1633:1633) (1633:1633:1633))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (1861:1861:1861) (1861:1861:1861))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w10_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1461:1461:1461) (1461:1461:1461))
        (PORT datab (2235:2235:2235) (2235:2235:2235))
        (PORT datac (281:281:281) (281:281:281))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (228:228:228) (228:228:228))
        (PORT dataf (714:714:714) (714:714:714))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1421:1421:1421) (1421:1421:1421))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2172:2172:2172) (2172:2172:2172))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1195:1195:1195) (1195:1195:1195))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2248:2248:2248) (2248:2248:2248))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1433:1433:1433) (1433:1433:1433))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1869:1869:1869) (1869:1869:1869))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1427:1427:1427) (1427:1427:1427))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1860:1860:1860) (1860:1860:1860))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w10_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1996:1996:1996) (1996:1996:1996))
        (PORT datab (1272:1272:1272) (1272:1272:1272))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (269:269:269) (269:269:269))
        (PORT datae (596:596:596) (596:596:596))
        (PORT dataf (543:543:543) (543:543:543))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w10_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1396:1396:1396))
        (PORT datab (1203:1203:1203) (1203:1203:1203))
        (PORT datac (759:759:759) (759:759:759))
        (PORT datad (627:627:627) (627:627:627))
        (PORT datae (782:782:782) (782:782:782))
        (PORT dataf (952:952:952) (952:952:952))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w10_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1740:1740:1740) (1740:1740:1740))
        (PORT datab (1439:1439:1439) (1439:1439:1439))
        (PORT datac (254:254:254) (254:254:254))
        (PORT datad (847:847:847) (847:847:847))
        (PORT datae (828:828:828) (828:828:828))
        (PORT dataf (217:217:217) (217:217:217))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (961:961:961))
        (PORT datab (997:997:997) (997:997:997))
        (PORT datac (798:798:798) (798:798:798))
        (PORT datad (229:229:229) (229:229:229))
        (PORT dataf (951:951:951) (951:951:951))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT adatasdata (837:837:837) (837:837:837))
        (PORT aclr (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (923:923:923) (923:923:923))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (2814:2814:2814) (2814:2814:2814))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst2\|inst1\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (970:970:970) (970:970:970))
        (PORT dataf (561:561:561) (561:561:561))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1899:1899:1899) (1899:1899:1899))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1788:1788:1788) (1788:1788:1788))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1900:1900:1900) (1900:1900:1900))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1440:1440:1440) (1440:1440:1440))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1884:1884:1884) (1884:1884:1884))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1814:1814:1814) (1814:1814:1814))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1898:1898:1898) (1898:1898:1898))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1839:1839:1839) (1839:1839:1839))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w9_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1110:1110:1110))
        (PORT datab (1842:1842:1842) (1842:1842:1842))
        (PORT datac (272:272:272) (272:272:272))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (246:246:246) (246:246:246))
        (PORT dataf (315:315:315) (315:315:315))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1277:1277:1277) (1277:1277:1277))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (1393:1393:1393) (1393:1393:1393))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1275:1275:1275) (1275:1275:1275))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (1402:1402:1402) (1402:1402:1402))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1024:1024:1024) (1024:1024:1024))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1357:1357:1357) (1357:1357:1357))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1161:1161:1161) (1161:1161:1161))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (1342:1342:1342) (1342:1342:1342))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w9_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2015:2015:2015) (2015:2015:2015))
        (PORT datab (1659:1659:1659) (1659:1659:1659))
        (PORT datac (257:257:257) (257:257:257))
        (PORT datad (269:269:269) (269:269:269))
        (PORT datae (325:325:325) (325:325:325))
        (PORT dataf (318:318:318) (318:318:318))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1508:1508:1508) (1508:1508:1508))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (1572:1572:1572) (1572:1572:1572))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1509:1509:1509) (1509:1509:1509))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (1587:1587:1587) (1587:1587:1587))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1496:1496:1496) (1496:1496:1496))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (1749:1749:1749) (1749:1749:1749))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2211:2211:2211))
        (PORT adatasdata (1710:1710:1710) (1710:1710:1710))
        (PORT aclr (1930:1930:1930) (1930:1930:1930))
        (PORT ena (2405:2405:2405) (2405:2405:2405))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w9_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1983:1983:1983) (1983:1983:1983))
        (PORT datab (1433:1433:1433) (1433:1433:1433))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (278:278:278) (278:278:278))
        (PORT datae (243:243:243) (243:243:243))
        (PORT dataf (497:497:497) (497:497:497))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (1529:1529:1529) (1529:1529:1529))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (PORT ena (1605:1605:1605) (1605:1605:1605))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (1538:1538:1538) (1538:1538:1538))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (PORT ena (1550:1550:1550) (1550:1550:1550))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (1542:1542:1542) (1542:1542:1542))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (PORT ena (1570:1570:1570) (1570:1570:1570))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (2399:2399:2399) (2399:2399:2399))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2307:2307:2307) (2307:2307:2307))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w9_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2285:2285:2285) (2285:2285:2285))
        (PORT datab (1434:1434:1434) (1434:1434:1434))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (254:254:254) (254:254:254))
        (PORT datae (223:223:223) (223:223:223))
        (PORT dataf (818:818:818) (818:818:818))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (1286:1286:1286) (1286:1286:1286))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (PORT ena (1772:1772:1772) (1772:1772:1772))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (1290:1290:1290) (1290:1290:1290))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (PORT ena (1552:1552:1552) (1552:1552:1552))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1522:1522:1522) (1522:1522:1522))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2436:2436:2436) (2436:2436:2436))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (1290:1290:1290) (1290:1290:1290))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (PORT ena (1555:1555:1555) (1555:1555:1555))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w9_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1666:1666:1666) (1666:1666:1666))
        (PORT datab (277:277:277) (277:277:277))
        (PORT datac (2256:2256:2256) (2256:2256:2256))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (542:542:542) (542:542:542))
        (PORT dataf (230:230:230) (230:230:230))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w9_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1843:1843:1843) (1843:1843:1843))
        (PORT datab (1221:1221:1221) (1221:1221:1221))
        (PORT datac (539:539:539) (539:539:539))
        (PORT datad (364:364:364) (364:364:364))
        (PORT datae (215:215:215) (215:215:215))
        (PORT dataf (328:328:328) (328:328:328))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part3\|inst1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1313:1313:1313) (1313:1313:1313))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1623:1623:1623) (1623:1623:1623))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part3\|inst1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1515:1515:1515) (1515:1515:1515))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1889:1889:1889) (1889:1889:1889))
        (PORT ena (1814:1814:1814) (1814:1814:1814))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (1636:1636:1636) (1636:1636:1636))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1479:1479:1479) (1479:1479:1479))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w9_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (288:288:288))
        (PORT datab (1657:1657:1657) (1657:1657:1657))
        (PORT datac (1170:1170:1170) (1170:1170:1170))
        (PORT datad (373:373:373) (373:373:373))
        (PORT datae (695:695:695) (695:695:695))
        (PORT dataf (329:329:329) (329:329:329))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (2100:2100:2100) (2100:2100:2100))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1422:1422:1422) (1422:1422:1422))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (2101:2101:2101) (2101:2101:2101))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1553:1553:1553) (1553:1553:1553))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w9_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datae (1609:1609:1609) (1609:1609:1609))
        (PORT dataf (227:227:227) (227:227:227))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part3\|inst1\~DUPLICATE\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (2104:2104:2104) (2104:2104:2104))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1593:1593:1593) (1593:1593:1593))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (2110:2110:2110) (2110:2110:2110))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1584:1584:1584) (1584:1584:1584))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1886:1886:1886) (1886:1886:1886))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1736:1736:1736) (1736:1736:1736))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1830:1830:1830) (1830:1830:1830))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w9_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1384:1384:1384) (1384:1384:1384))
        (PORT datab (1580:1580:1580) (1580:1580:1580))
        (PORT datac (253:253:253) (253:253:253))
        (PORT datad (266:266:266) (266:266:266))
        (PORT datae (325:325:325) (325:325:325))
        (PORT dataf (601:601:601) (601:601:601))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w9_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (384:384:384))
        (PORT datab (1473:1473:1473) (1473:1473:1473))
        (PORT datac (1373:1373:1373) (1373:1373:1373))
        (PORT datad (275:275:275) (275:275:275))
        (PORT datae (215:215:215) (215:215:215))
        (PORT dataf (307:307:307) (307:307:307))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w9_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1547:1547:1547) (1547:1547:1547))
        (PORT datab (1260:1260:1260) (1260:1260:1260))
        (PORT datac (751:751:751) (751:751:751))
        (PORT datad (249:249:249) (249:249:249))
        (PORT datae (765:765:765) (765:765:765))
        (PORT dataf (738:738:738) (738:738:738))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[9\]\~302\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (649:649:649))
        (PORT datab (1001:1001:1001) (1001:1001:1001))
        (PORT datac (668:668:668) (668:668:668))
        (PORT datae (241:241:241) (241:241:241))
        (PORT dataf (2237:2237:2237) (2237:2237:2237))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (762:762:762) (762:762:762))
        (PORT datac (1158:1158:1158) (1158:1158:1158))
        (PORT datad (704:704:704) (704:704:704))
        (PORT datae (899:899:899) (899:899:899))
        (PORT dataf (314:314:314) (314:314:314))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (542:542:542) (542:542:542))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst2\|inst1\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (826:826:826) (826:826:826))
        (PORT dataf (776:776:776) (776:776:776))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part3\|inst\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1125:1125:1125) (1125:1125:1125))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2323:2323:2323) (2323:2323:2323))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1447:1447:1447) (1447:1447:1447))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (1611:1611:1611) (1611:1611:1611))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1258:1258:1258) (1258:1258:1258))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (1597:1597:1597) (1597:1597:1597))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1446:1446:1446) (1446:1446:1446))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2006:2006:2006) (2006:2006:2006))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w8_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1442:1442:1442) (1442:1442:1442))
        (PORT datab (1407:1407:1407) (1407:1407:1407))
        (PORT datac (255:255:255) (255:255:255))
        (PORT datad (272:272:272) (272:272:272))
        (PORT datae (537:537:537) (537:537:537))
        (PORT dataf (231:231:231) (231:231:231))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part3\|inst\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1427:1427:1427) (1427:1427:1427))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (1949:1949:1949) (1949:1949:1949))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1746:1746:1746) (1746:1746:1746))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (1769:1769:1769) (1769:1769:1769))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1750:1750:1750) (1750:1750:1750))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (2104:2104:2104) (2104:2104:2104))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (1731:1731:1731) (1731:1731:1731))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1994:1994:1994) (1994:1994:1994))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w8_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1958:1958:1958) (1958:1958:1958))
        (PORT datab (1160:1160:1160) (1160:1160:1160))
        (PORT datac (251:251:251) (251:251:251))
        (PORT datad (278:278:278) (278:278:278))
        (PORT dataf (316:316:316) (316:316:316))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1208:1208:1208) (1208:1208:1208))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (2237:2237:2237) (2237:2237:2237))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w8_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1144:1144:1144) (1144:1144:1144))
        (PORT dataf (227:227:227) (227:227:227))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1223:1223:1223) (1223:1223:1223))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1550:1550:1550) (1550:1550:1550))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1271:1271:1271) (1271:1271:1271))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1272:1272:1272) (1272:1272:1272))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (2016:2016:2016) (2016:2016:2016))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1514:1514:1514) (1514:1514:1514))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1333:1333:1333) (1333:1333:1333))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1516:1516:1516) (1516:1516:1516))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (2101:2101:2101) (2101:2101:2101))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w8_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1039:1039:1039))
        (PORT datab (1679:1679:1679) (1679:1679:1679))
        (PORT datac (363:363:363) (363:363:363))
        (PORT datad (357:357:357) (357:357:357))
        (PORT datae (226:226:226) (226:226:226))
        (PORT dataf (234:234:234) (234:234:234))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w8_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1226:1226:1226))
        (PORT datab (1496:1496:1496) (1496:1496:1496))
        (PORT datac (629:629:629) (629:629:629))
        (PORT datad (697:697:697) (697:697:697))
        (PORT dataf (709:709:709) (709:709:709))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1088:1088:1088) (1088:1088:1088))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2373:2373:2373) (2373:2373:2373))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1265:1265:1265) (1265:1265:1265))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (2485:2485:2485) (2485:2485:2485))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT adatasdata (1183:1183:1183) (1183:1183:1183))
        (PORT aclr (1935:1935:1935) (1935:1935:1935))
        (PORT ena (2132:2132:2132) (2132:2132:2132))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w8_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (283:283:283))
        (PORT datab (1216:1216:1216) (1216:1216:1216))
        (PORT datac (258:258:258) (258:258:258))
        (PORT datad (692:692:692) (692:692:692))
        (PORT datae (620:620:620) (620:620:620))
        (PORT dataf (1929:1929:1929) (1929:1929:1929))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (883:883:883) (883:883:883))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2093:2093:2093) (2093:2093:2093))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1257:1257:1257) (1257:1257:1257))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2083:2083:2083) (2083:2083:2083))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (884:884:884) (884:884:884))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2313:2313:2313) (2313:2313:2313))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (909:909:909) (909:909:909))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (2292:2292:2292) (2292:2292:2292))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w8_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1214:1214:1214))
        (PORT datab (1992:1992:1992) (1992:1992:1992))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (559:559:559) (559:559:559))
        (PORT datae (227:227:227) (227:227:227))
        (PORT dataf (506:506:506) (506:506:506))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2209:2209:2209))
        (PORT adatasdata (1233:1233:1233) (1233:1233:1233))
        (PORT aclr (1928:1928:1928) (1928:1928:1928))
        (PORT ena (2003:2003:2003) (2003:2003:2003))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2209:2209:2209))
        (PORT adatasdata (1227:1227:1227) (1227:1227:1227))
        (PORT aclr (1928:1928:1928) (1928:1928:1928))
        (PORT ena (2017:2017:2017) (2017:2017:2017))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1197:1197:1197) (1197:1197:1197))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (1986:1986:1986) (1986:1986:1986))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2209:2209:2209))
        (PORT adatasdata (1224:1224:1224) (1224:1224:1224))
        (PORT aclr (1928:1928:1928) (1928:1928:1928))
        (PORT ena (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w8_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (1184:1184:1184))
        (PORT datab (1712:1712:1712) (1712:1712:1712))
        (PORT datac (256:256:256) (256:256:256))
        (PORT datad (253:253:253) (253:253:253))
        (PORT datae (499:499:499) (499:499:499))
        (PORT dataf (230:230:230) (230:230:230))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1406:1406:1406) (1406:1406:1406))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2431:2431:2431) (2431:2431:2431))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1405:1405:1405) (1405:1405:1405))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1400:1400:1400) (1400:1400:1400))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2117:2117:2117) (2117:2117:2117))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (662:662:662) (662:662:662))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2293:2293:2293) (2293:2293:2293))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w8_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1971:1971:1971) (1971:1971:1971))
        (PORT datab (1244:1244:1244) (1244:1244:1244))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (229:229:229) (229:229:229))
        (PORT dataf (777:777:777) (777:777:777))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w8_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1882:1882:1882) (1882:1882:1882))
        (PORT datab (263:263:263) (263:263:263))
        (PORT datac (1462:1462:1462) (1462:1462:1462))
        (PORT datad (357:357:357) (357:357:357))
        (PORT datae (847:847:847) (847:847:847))
        (PORT dataf (595:595:595) (595:595:595))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w8_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1111:1111:1111) (1111:1111:1111))
        (PORT datab (932:932:932) (932:932:932))
        (PORT datac (892:892:892) (892:892:892))
        (PORT datad (1177:1177:1177) (1177:1177:1177))
        (PORT datae (824:824:824) (824:824:824))
        (PORT dataf (221:221:221) (221:221:221))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[8\]\~312\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1409:1409:1409) (1409:1409:1409))
        (PORT datab (1353:1353:1353) (1353:1353:1353))
        (PORT datac (1522:1522:1522) (1522:1522:1522))
        (PORT datad (572:572:572) (572:572:572))
        (PORT dataf (2290:2290:2290) (2290:2290:2290))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1348:1348:1348) (1348:1348:1348))
        (PORT datac (274:274:274) (274:274:274))
        (PORT datad (902:902:902) (902:902:902))
        (PORT datae (220:220:220) (220:220:220))
        (PORT dataf (207:207:207) (207:207:207))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (709:709:709) (709:709:709))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst2\|inst\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (324:324:324) (324:324:324))
        (PORT dataf (1028:1028:1028) (1028:1028:1028))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[40\]\~368\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (931:931:931))
        (PORT datab (1527:1527:1527) (1527:1527:1527))
        (PORT datac (836:836:836) (836:836:836))
        (PORT datad (864:864:864) (864:864:864))
        (PORT dataf (1078:1078:1078) (1078:1078:1078))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[36\]\~372\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (927:927:927))
        (PORT datab (1528:1528:1528) (1528:1528:1528))
        (PORT datac (644:644:644) (644:644:644))
        (PORT datad (599:599:599) (599:599:599))
        (PORT dataf (228:228:228) (228:228:228))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[70\]\~373\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (664:664:664))
        (PORT datab (1529:1529:1529) (1529:1529:1529))
        (PORT datac (283:283:283) (283:283:283))
        (PORT datad (340:340:340) (340:340:340))
        (PORT dataf (236:236:236) (236:236:236))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst2\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (3108:3108:3108) (3108:3108:3108))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst2\|inst3\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (266:266:266) (266:266:266))
        (PORT dataf (886:886:886) (886:886:886))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[46\]\~364\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1121:1121:1121) (1121:1121:1121))
        (PORT datab (767:767:767) (767:767:767))
        (PORT datac (590:590:590) (590:590:590))
        (PORT datad (862:862:862) (862:862:862))
        (PORT dataf (912:912:912) (912:912:912))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst2\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (3242:3242:3242) (3242:3242:3242))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst2\|inst7\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (265:265:265) (265:265:265))
        (PORT dataf (826:826:826) (826:826:826))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[44\]\~365\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1138:1138:1138))
        (PORT datab (905:905:905) (905:905:905))
        (PORT datac (761:761:761) (761:761:761))
        (PORT datad (665:665:665) (665:665:665))
        (PORT dataf (905:905:905) (905:905:905))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[78\]\~366\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1362:1362:1362))
        (PORT datab (969:969:969) (969:969:969))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (691:691:691) (691:691:691))
        (PORT dataf (674:674:674) (674:674:674))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[106\]\~419\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (923:923:923))
        (PORT datab (963:963:963) (963:963:963))
        (PORT datac (695:695:695) (695:695:695))
        (PORT datad (872:872:872) (872:872:872))
        (PORT dataf (836:836:836) (836:836:836))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[146\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (385:385:385) (385:385:385))
        (PORT datac (978:978:978) (978:978:978))
        (PORT datad (893:893:893) (893:893:893))
        (PORT datae (1348:1348:1348) (1348:1348:1348))
        (PORT dataf (869:869:869) (869:869:869))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[16\]\~291\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1643:1643:1643) (1643:1643:1643))
        (PORT datad (889:889:889) (889:889:889))
        (PORT dataf (557:557:557) (557:557:557))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part2\|inst3\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1391:1391:1391) (1391:1391:1391))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2319:2319:2319) (2319:2319:2319))
        (PORT d[1] (1926:1926:1926) (1926:1926:1926))
        (PORT d[2] (2016:2016:2016) (2016:2016:2016))
        (PORT d[3] (2019:2019:2019) (2019:2019:2019))
        (PORT d[4] (1764:1764:1764) (1764:1764:1764))
        (PORT d[5] (1484:1484:1484) (1484:1484:1484))
        (PORT d[6] (1947:1947:1947) (1947:1947:1947))
        (PORT d[7] (1671:1671:1671) (1671:1671:1671))
        (PORT d[8] (1762:1762:1762) (1762:1762:1762))
        (PORT clk (1970:1970:1970) (1970:1970:1970))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (255:255:255))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1693:1693:1693) (1693:1693:1693))
        (PORT d[1] (2434:2434:2434) (2434:2434:2434))
        (PORT d[2] (1934:1934:1934) (1934:1934:1934))
        (PORT d[3] (1680:1680:1680) (1680:1680:1680))
        (PORT d[4] (1621:1621:1621) (1621:1621:1621))
        (PORT d[5] (2233:2233:2233) (2233:2233:2233))
        (PORT d[6] (1773:1773:1773) (1773:1773:1773))
        (PORT d[7] (1762:1762:1762) (1762:1762:1762))
        (PORT d[8] (1753:1753:1753) (1753:1753:1753))
        (PORT d[9] (1328:1328:1328) (1328:1328:1328))
        (PORT d[10] (1701:1701:1701) (1701:1701:1701))
        (PORT d[11] (1893:1893:1893) (1893:1893:1893))
        (PORT d[12] (1776:1776:1776) (1776:1776:1776))
        (PORT d[13] (1597:1597:1597) (1597:1597:1597))
        (PORT d[14] (2102:2102:2102) (2102:2102:2102))
        (PORT d[15] (1730:1730:1730) (1730:1730:1730))
        (PORT clk (1970:1970:1970) (1970:1970:1970))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (618:618:618))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1892:1892:1892) (1892:1892:1892))
        (PORT clk (1970:1970:1970) (1970:1970:1970))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (151:151:151))
      (HOLD d (posedge clk) (40:40:40))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1970:1970:1970) (1970:1970:1970))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (1896:1896:1896))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (1779:1779:1779))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2345:2345:2345))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a1\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) q (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[18\]\~308\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (982:982:982))
        (PORT datab (975:975:975) (975:975:975))
        (PORT datac (890:890:890) (890:890:890))
        (PORT datad (1191:1191:1191) (1191:1191:1191))
        (PORT dataf (1479:1479:1479) (1479:1479:1479))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (1753:1753:1753) (1753:1753:1753))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1623:1623:1623) (1623:1623:1623))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT adatasdata (1542:1542:1542) (1542:1542:1542))
        (PORT aclr (1901:1901:1901) (1901:1901:1901))
        (PORT ena (1356:1356:1356) (1356:1356:1356))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT adatasdata (1541:1541:1541) (1541:1541:1541))
        (PORT aclr (1901:1901:1901) (1901:1901:1901))
        (PORT ena (1355:1355:1355) (1355:1355:1355))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (1539:1539:1539) (1539:1539:1539))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1589:1589:1589) (1589:1589:1589))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w18_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1546:1546:1546) (1546:1546:1546))
        (PORT datab (1142:1142:1142) (1142:1142:1142))
        (PORT datac (604:604:604) (604:604:604))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (226:226:226) (226:226:226))
        (PORT dataf (605:605:605) (605:605:605))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1571:1571:1571) (1571:1571:1571))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1407:1407:1407) (1407:1407:1407))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1572:1572:1572) (1572:1572:1572))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1851:1851:1851) (1851:1851:1851))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1556:1556:1556) (1556:1556:1556))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1343:1343:1343) (1343:1343:1343))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w18_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (388:388:388))
        (PORT datab (1847:1847:1847) (1847:1847:1847))
        (PORT datac (262:262:262) (262:262:262))
        (PORT datad (277:277:277) (277:277:277))
        (PORT datae (634:634:634) (634:634:634))
        (PORT dataf (391:391:391) (391:391:391))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (1277:1277:1277) (1277:1277:1277))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (PORT ena (1597:1597:1597) (1597:1597:1597))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1259:1259:1259) (1259:1259:1259))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (1427:1427:1427) (1427:1427:1427))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w18_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1599:1599:1599) (1599:1599:1599))
        (PORT dataf (217:217:217) (217:217:217))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (1271:1271:1271) (1271:1271:1271))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (PORT ena (1513:1513:1513) (1513:1513:1513))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT adatasdata (1542:1542:1542) (1542:1542:1542))
        (PORT aclr (1901:1901:1901) (1901:1901:1901))
        (PORT ena (1828:1828:1828) (1828:1828:1828))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (1210:1210:1210) (1210:1210:1210))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (1017:1017:1017) (1017:1017:1017))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (1222:1222:1222) (1222:1222:1222))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (PORT ena (1368:1368:1368) (1368:1368:1368))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (1229:1229:1229) (1229:1229:1229))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (PORT ena (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w18_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1557:1557:1557) (1557:1557:1557))
        (PORT datab (964:964:964) (964:964:964))
        (PORT datac (364:364:364) (364:364:364))
        (PORT datad (381:381:381) (381:381:381))
        (PORT dataf (227:227:227) (227:227:227))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w18_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1522:1522:1522) (1522:1522:1522))
        (PORT datab (373:373:373) (373:373:373))
        (PORT datac (358:358:358) (358:358:358))
        (PORT datad (1401:1401:1401) (1401:1401:1401))
        (PORT datae (243:243:243) (243:243:243))
        (PORT dataf (748:748:748) (748:748:748))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (1375:1375:1375) (1375:1375:1375))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1560:1560:1560) (1560:1560:1560))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (987:987:987) (987:987:987))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1619:1619:1619) (1619:1619:1619))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1039:1039:1039) (1039:1039:1039))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (1590:1590:1590) (1590:1590:1590))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (908:908:908) (908:908:908))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1638:1638:1638) (1638:1638:1638))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w18_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (976:976:976))
        (PORT datab (1351:1351:1351) (1351:1351:1351))
        (PORT datac (376:376:376) (376:376:376))
        (PORT datad (351:351:351) (351:351:351))
        (PORT datae (226:226:226) (226:226:226))
        (PORT dataf (863:863:863) (863:863:863))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (1746:1746:1746) (1746:1746:1746))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (1745:1745:1745) (1745:1745:1745))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (1685:1685:1685) (1685:1685:1685))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (989:989:989) (989:989:989))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1607:1607:1607) (1607:1607:1607))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (929:929:929) (929:929:929))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1633:1633:1633) (1633:1633:1633))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w18_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1053:1053:1053))
        (PORT datab (1461:1461:1461) (1461:1461:1461))
        (PORT datac (367:367:367) (367:367:367))
        (PORT datad (589:589:589) (589:589:589))
        (PORT datae (669:669:669) (669:669:669))
        (PORT dataf (237:237:237) (237:237:237))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (958:958:958) (958:958:958))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (955:955:955) (955:955:955))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (1863:1863:1863) (1863:1863:1863))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (904:904:904) (904:904:904))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1829:1829:1829) (1829:1829:1829))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w18_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1573:1573:1573) (1573:1573:1573))
        (PORT datab (938:938:938) (938:938:938))
        (PORT datac (262:262:262) (262:262:262))
        (PORT datad (261:261:261) (261:261:261))
        (PORT datae (631:631:631) (631:631:631))
        (PORT dataf (586:586:586) (586:586:586))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1035:1035:1035) (1035:1035:1035))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (1847:1847:1847) (1847:1847:1847))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1033:1033:1033) (1033:1033:1033))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (1582:1582:1582) (1582:1582:1582))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1547:1547:1547) (1547:1547:1547))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (1393:1393:1393) (1393:1393:1393))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1191:1191:1191) (1191:1191:1191))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1357:1357:1357) (1357:1357:1357))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w18_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (967:967:967))
        (PORT datab (1359:1359:1359) (1359:1359:1359))
        (PORT datac (363:363:363) (363:363:363))
        (PORT datad (254:254:254) (254:254:254))
        (PORT datae (830:830:830) (830:830:830))
        (PORT dataf (601:601:601) (601:601:601))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w18_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1226:1226:1226))
        (PORT datab (1319:1319:1319) (1319:1319:1319))
        (PORT datac (687:687:687) (687:687:687))
        (PORT datad (361:361:361) (361:361:361))
        (PORT datae (575:575:575) (575:575:575))
        (PORT dataf (666:666:666) (666:666:666))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w18_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1413:1413:1413) (1413:1413:1413))
        (PORT datab (1431:1431:1431) (1431:1431:1431))
        (PORT datac (886:886:886) (886:886:886))
        (PORT datad (1180:1180:1180) (1180:1180:1180))
        (PORT datae (834:834:834) (834:834:834))
        (PORT dataf (568:568:568) (568:568:568))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1349:1349:1349) (1349:1349:1349))
        (PORT datab (975:975:975) (975:975:975))
        (PORT datac (252:252:252) (252:252:252))
        (PORT datad (217:217:217) (217:217:217))
        (PORT dataf (917:917:917) (917:917:917))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (718:718:718) (718:718:718))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst1\|inst8\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT datae (936:936:936) (936:936:936))
        (PORT dataf (799:799:799) (799:799:799))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst1\|inst8\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (921:921:921) (921:921:921))
        (PORT datac (593:593:593) (593:593:593))
        (PORT datad (1179:1179:1179) (1179:1179:1179))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[18\]\~419\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (828:828:828) (828:828:828))
        (PORT datad (743:743:743) (743:743:743))
        (PORT dataf (917:917:917) (917:917:917))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[18\]\~356\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (439:439:439))
        (PORT datab (614:614:614) (614:614:614))
        (PORT datac (663:663:663) (663:663:663))
        (PORT datad (668:668:668) (668:668:668))
        (PORT dataf (1545:1545:1545) (1545:1545:1545))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[16\]\~305\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1175:1175:1175) (1175:1175:1175))
        (PORT datab (1202:1202:1202) (1202:1202:1202))
        (PORT datac (385:385:385) (385:385:385))
        (PORT datad (1159:1159:1159) (1159:1159:1159))
        (PORT dataf (1380:1380:1380) (1380:1380:1380))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (916:916:916) (916:916:916))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst1\|inst\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (285:285:285))
        (PORT datac (274:274:274) (274:274:274))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1807:1807:1807) (1807:1807:1807))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1788:1788:1788) (1788:1788:1788))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT adatasdata (1626:1626:1626) (1626:1626:1626))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (PORT ena (1811:1811:1811) (1811:1811:1811))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT adatasdata (1624:1624:1624) (1624:1624:1624))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (PORT ena (1561:1561:1561) (1561:1561:1561))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT adatasdata (1632:1632:1632) (1632:1632:1632))
        (PORT aclr (1889:1889:1889) (1889:1889:1889))
        (PORT ena (1847:1847:1847) (1847:1847:1847))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w16_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1866:1866:1866) (1866:1866:1866))
        (PORT datab (853:853:853) (853:853:853))
        (PORT datac (623:623:623) (623:623:623))
        (PORT datad (280:280:280) (280:280:280))
        (PORT dataf (776:776:776) (776:776:776))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1388:1388:1388) (1388:1388:1388))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (1883:1883:1883) (1883:1883:1883))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1388:1388:1388) (1388:1388:1388))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (1618:1618:1618) (1618:1618:1618))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1390:1390:1390) (1390:1390:1390))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2027:2027:2027) (2027:2027:2027))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part2\|inst\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1034:1034:1034) (1034:1034:1034))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1848:1848:1848) (1848:1848:1848))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w16_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1060:1060:1060) (1060:1060:1060))
        (PORT datab (1216:1216:1216) (1216:1216:1216))
        (PORT datac (253:253:253) (253:253:253))
        (PORT datad (265:265:265) (265:265:265))
        (PORT dataf (313:313:313) (313:313:313))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1234:1234:1234) (1234:1234:1234))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (1393:1393:1393) (1393:1393:1393))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1399:1399:1399) (1399:1399:1399))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1357:1357:1357) (1357:1357:1357))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1382:1382:1382) (1382:1382:1382))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1327:1327:1327) (1327:1327:1327))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1566:1566:1566) (1566:1566:1566))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1378:1378:1378) (1378:1378:1378))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w16_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1351:1351:1351) (1351:1351:1351))
        (PORT datab (1002:1002:1002) (1002:1002:1002))
        (PORT datac (543:543:543) (543:543:543))
        (PORT datad (362:362:362) (362:362:362))
        (PORT datae (225:225:225) (225:225:225))
        (PORT dataf (225:225:225) (225:225:225))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1400:1400:1400) (1400:1400:1400))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1339:1339:1339) (1339:1339:1339))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (974:974:974) (974:974:974))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (1845:1845:1845) (1845:1845:1845))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1394:1394:1394) (1394:1394:1394))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1342:1342:1342) (1342:1342:1342))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1566:1566:1566) (1566:1566:1566))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1337:1337:1337) (1337:1337:1337))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w16_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (1027:1027:1027))
        (PORT datab (1004:1004:1004) (1004:1004:1004))
        (PORT datac (415:415:415) (415:415:415))
        (PORT datad (683:683:683) (683:683:683))
        (PORT dataf (319:319:319) (319:319:319))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (1332:1332:1332) (1332:1332:1332))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (1685:1685:1685) (1685:1685:1685))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (977:977:977) (977:977:977))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (1258:1258:1258) (1258:1258:1258))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1607:1607:1607) (1607:1607:1607))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w16_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (297:297:297))
        (PORT datab (1467:1467:1467) (1467:1467:1467))
        (PORT datac (537:537:537) (537:537:537))
        (PORT datad (1025:1025:1025) (1025:1025:1025))
        (PORT datae (327:327:327) (327:327:327))
        (PORT dataf (670:670:670) (670:670:670))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w16_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1560:1560:1560) (1560:1560:1560))
        (PORT datab (896:896:896) (896:896:896))
        (PORT datac (1422:1422:1422) (1422:1422:1422))
        (PORT datad (915:915:915) (915:915:915))
        (PORT datae (855:855:855) (855:855:855))
        (PORT dataf (770:770:770) (770:770:770))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT adatasdata (1633:1633:1633) (1633:1633:1633))
        (PORT aclr (1889:1889:1889) (1889:1889:1889))
        (PORT ena (1792:1792:1792) (1792:1792:1792))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT adatasdata (1624:1624:1624) (1624:1624:1624))
        (PORT aclr (1889:1889:1889) (1889:1889:1889))
        (PORT ena (1814:1814:1814) (1814:1814:1814))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT adatasdata (1607:1607:1607) (1607:1607:1607))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (PORT ena (1770:1770:1770) (1770:1770:1770))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part2\|inst\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1446:1446:1446) (1446:1446:1446))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1436:1436:1436) (1436:1436:1436))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w16_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2142:2142:2142) (2142:2142:2142))
        (PORT datab (1157:1157:1157) (1157:1157:1157))
        (PORT datac (262:262:262) (262:262:262))
        (PORT datad (274:274:274) (274:274:274))
        (PORT datae (336:336:336) (336:336:336))
        (PORT dataf (521:521:521) (521:521:521))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1088:1088:1088) (1088:1088:1088))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2395:2395:2395) (2395:2395:2395))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w16_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1132:1132:1132) (1132:1132:1132))
        (PORT dataf (564:564:564) (564:564:564))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (884:884:884) (884:884:884))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1935:1935:1935) (1935:1935:1935))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (1571:1571:1571) (1571:1571:1571))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (PORT ena (1368:1368:1368) (1368:1368:1368))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (1578:1578:1578) (1578:1578:1578))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (PORT ena (1809:1809:1809) (1809:1809:1809))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (1573:1573:1573) (1573:1573:1573))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (PORT ena (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (1572:1572:1572) (1572:1572:1572))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (1017:1017:1017) (1017:1017:1017))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w16_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1549:1549:1549) (1549:1549:1549))
        (PORT datab (974:974:974) (974:974:974))
        (PORT datac (291:291:291) (291:291:291))
        (PORT datad (273:273:273) (273:273:273))
        (PORT datae (229:229:229) (229:229:229))
        (PORT dataf (319:319:319) (319:319:319))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w16_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (648:648:648))
        (PORT datab (635:635:635) (635:635:635))
        (PORT datac (254:254:254) (254:254:254))
        (PORT datad (632:632:632) (632:632:632))
        (PORT dataf (1164:1164:1164) (1164:1164:1164))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w16_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1167:1167:1167) (1167:1167:1167))
        (PORT datab (1313:1313:1313) (1313:1313:1313))
        (PORT datac (993:993:993) (993:993:993))
        (PORT datad (255:255:255) (255:255:255))
        (PORT datae (988:988:988) (988:988:988))
        (PORT dataf (208:208:208) (208:208:208))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1133:1133:1133))
        (PORT datab (892:892:892) (892:892:892))
        (PORT datac (1186:1186:1186) (1186:1186:1186))
        (PORT datad (562:562:562) (562:562:562))
        (PORT dataf (210:210:210) (210:210:210))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (561:561:561) (561:561:561))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst1\|inst\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (223:223:223) (223:223:223))
        (PORT dataf (1003:1003:1003) (1003:1003:1003))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst1\|inst\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (622:622:622) (622:622:622))
        (PORT datad (851:851:851) (851:851:851))
        (PORT dataf (987:987:987) (987:987:987))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (1223:1223:1223) (1223:1223:1223))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1380:1380:1380) (1380:1380:1380))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT adatasdata (1597:1597:1597) (1597:1597:1597))
        (PORT aclr (1889:1889:1889) (1889:1889:1889))
        (PORT ena (1814:1814:1814) (1814:1814:1814))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (1223:1223:1223) (1223:1223:1223))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1562:1562:1562) (1562:1562:1562))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w15_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (297:297:297))
        (PORT datab (1168:1168:1168) (1168:1168:1168))
        (PORT datac (2292:2292:2292) (2292:2292:2292))
        (PORT datad (672:672:672) (672:672:672))
        (PORT datae (234:234:234) (234:234:234))
        (PORT dataf (634:634:634) (634:634:634))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (1364:1364:1364) (1364:1364:1364))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1651:1651:1651) (1651:1651:1651))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1576:1576:1576) (1576:1576:1576))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1407:1407:1407) (1407:1407:1407))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1353:1353:1353) (1353:1353:1353))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1343:1343:1343) (1343:1343:1343))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w15_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (673:673:673))
        (PORT datab (274:274:274) (274:274:274))
        (PORT datac (1771:1771:1771) (1771:1771:1771))
        (PORT datad (348:348:348) (348:348:348))
        (PORT datae (341:341:341) (341:341:341))
        (PORT dataf (330:330:330) (330:330:330))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (2099:2099:2099) (2099:2099:2099))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1632:1632:1632) (1632:1632:1632))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (2086:2086:2086) (2086:2086:2086))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1518:1518:1518) (1518:1518:1518))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w15_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datae (1549:1549:1549) (1549:1549:1549))
        (PORT dataf (325:325:325) (325:325:325))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (2101:2101:2101) (2101:2101:2101))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1528:1528:1528) (1528:1528:1528))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (1597:1597:1597) (1597:1597:1597))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (1017:1017:1017) (1017:1017:1017))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (2092:2092:2092) (2092:2092:2092))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1405:1405:1405) (1405:1405:1405))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (1545:1545:1545) (1545:1545:1545))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (PORT ena (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT adatasdata (1346:1346:1346) (1346:1346:1346))
        (PORT aclr (1901:1901:1901) (1901:1901:1901))
        (PORT ena (1828:1828:1828) (1828:1828:1828))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w15_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1598:1598:1598) (1598:1598:1598))
        (PORT datab (1332:1332:1332) (1332:1332:1332))
        (PORT datac (546:546:546) (546:546:546))
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (552:552:552) (552:552:552))
        (PORT dataf (531:531:531) (531:531:531))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w15_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1530:1530:1530) (1530:1530:1530))
        (PORT datab (1844:1844:1844) (1844:1844:1844))
        (PORT datac (271:271:271) (271:271:271))
        (PORT datad (253:253:253) (253:253:253))
        (PORT datae (244:244:244) (244:244:244))
        (PORT dataf (213:213:213) (213:213:213))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (PORT adatasdata (2195:2195:2195) (2195:2195:2195))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT ena (2240:2240:2240) (2240:2240:2240))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (2172:2172:2172) (2172:2172:2172))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (2106:2106:2106) (2106:2106:2106))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (2108:2108:2108) (2108:2108:2108))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1607:1607:1607) (1607:1607:1607))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (PORT adatasdata (2199:2199:2199) (2199:2199:2199))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT ena (2035:2035:2035) (2035:2035:2035))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w15_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1209:1209:1209))
        (PORT datab (1576:1576:1576) (1576:1576:1576))
        (PORT datac (376:376:376) (376:376:376))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (575:575:575) (575:575:575))
        (PORT dataf (329:329:329) (329:329:329))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (2162:2162:2162) (2162:2162:2162))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1821:1821:1821) (1821:1821:1821))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (2167:2167:2167) (2167:2167:2167))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1858:1858:1858) (1858:1858:1858))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (2159:2159:2159) (2159:2159:2159))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (1861:1861:1861) (1861:1861:1861))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (PORT adatasdata (2197:2197:2197) (2197:2197:2197))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT ena (1844:1844:1844) (1844:1844:1844))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w15_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1206:1206:1206) (1206:1206:1206))
        (PORT datab (1587:1587:1587) (1587:1587:1587))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (256:256:256) (256:256:256))
        (PORT datae (541:541:541) (541:541:541))
        (PORT dataf (329:329:329) (329:329:329))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1010:1010:1010) (1010:1010:1010))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (1756:1756:1756) (1756:1756:1756))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (928:928:928) (928:928:928))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (1883:1883:1883) (1883:1883:1883))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1006:1006:1006) (1006:1006:1006))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (1623:1623:1623) (1623:1623:1623))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (2357:2357:2357) (2357:2357:2357))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (2049:2049:2049) (2049:2049:2049))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w15_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1181:1181:1181))
        (PORT datab (1375:1375:1375) (1375:1375:1375))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (692:692:692) (692:692:692))
        (PORT datae (238:238:238) (238:238:238))
        (PORT dataf (740:740:740) (740:740:740))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (2110:2110:2110) (2110:2110:2110))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1560:1560:1560) (1560:1560:1560))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (647:647:647) (647:647:647))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (1661:1661:1661) (1661:1661:1661))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (657:657:657) (657:657:657))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (1843:1843:1843) (1843:1843:1843))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (2112:2112:2112) (2112:2112:2112))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1619:1619:1619) (1619:1619:1619))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w15_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1035:1035:1035))
        (PORT datab (1343:1343:1343) (1343:1343:1343))
        (PORT datac (692:692:692) (692:692:692))
        (PORT datad (362:362:362) (362:362:362))
        (PORT datae (223:223:223) (223:223:223))
        (PORT dataf (675:675:675) (675:675:675))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w15_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1549:1549:1549) (1549:1549:1549))
        (PORT datab (265:265:265) (265:265:265))
        (PORT datac (244:244:244) (244:244:244))
        (PORT datad (1162:1162:1162) (1162:1162:1162))
        (PORT datae (510:510:510) (510:510:510))
        (PORT dataf (834:834:834) (834:834:834))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w15_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1545:1545:1545) (1545:1545:1545))
        (PORT datab (1348:1348:1348) (1348:1348:1348))
        (PORT datac (662:662:662) (662:662:662))
        (PORT datad (883:883:883) (883:883:883))
        (PORT datae (647:647:647) (647:647:647))
        (PORT dataf (220:220:220) (220:220:220))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[15\]\~311\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (881:881:881))
        (PORT datab (392:392:392) (392:392:392))
        (PORT datac (1225:1225:1225) (1225:1225:1225))
        (PORT datae (1117:1117:1117) (1117:1117:1117))
        (PORT dataf (2471:2471:2471) (2471:2471:2471))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1250:1250:1250))
        (PORT datab (1145:1145:1145) (1145:1145:1145))
        (PORT datac (277:277:277) (277:277:277))
        (PORT datad (947:947:947) (947:947:947))
        (PORT dataf (215:215:215) (215:215:215))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT adatasdata (556:556:556) (556:556:556))
        (PORT aclr (1886:1886:1886) (1886:1886:1886))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst2\|inst6\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (950:950:950) (950:950:950))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (547:547:547) (547:547:547))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (554:554:554) (554:554:554))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (650:650:650) (650:650:650))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (541:541:541) (541:541:541))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT adatasdata (561:561:561) (561:561:561))
        (PORT aclr (1886:1886:1886) (1886:1886:1886))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3071:3071:3071) (3071:3071:3071))
        (PORT d[1] (2843:2843:2843) (2843:2843:2843))
        (PORT d[2] (2965:2965:2965) (2965:2965:2965))
        (PORT d[3] (3176:3176:3176) (3176:3176:3176))
        (PORT d[4] (2990:2990:2990) (2990:2990:2990))
        (PORT clk (2003:2003:2003) (2003:2003:2003))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (255:255:255))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2228:2228:2228) (2228:2228:2228))
        (PORT d[1] (3091:3091:3091) (3091:3091:3091))
        (PORT d[2] (2796:2796:2796) (2796:2796:2796))
        (PORT d[3] (2530:2530:2530) (2530:2530:2530))
        (PORT d[4] (2662:2662:2662) (2662:2662:2662))
        (PORT d[5] (2607:2607:2607) (2607:2607:2607))
        (PORT d[6] (2553:2553:2553) (2553:2553:2553))
        (PORT d[7] (2714:2714:2714) (2714:2714:2714))
        (PORT d[8] (2572:2572:2572) (2572:2572:2572))
        (PORT d[9] (2366:2366:2366) (2366:2366:2366))
        (PORT d[10] (2337:2337:2337) (2337:2337:2337))
        (PORT d[11] (2813:2813:2813) (2813:2813:2813))
        (PORT d[12] (2310:2310:2310) (2310:2310:2310))
        (PORT d[13] (2650:2650:2650) (2650:2650:2650))
        (PORT d[14] (2797:2797:2797) (2797:2797:2797))
        (PORT d[15] (2688:2688:2688) (2688:2688:2688))
        (PORT clk (2003:2003:2003) (2003:2003:2003))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (618:618:618))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3445:3445:3445) (3445:3445:3445))
        (PORT clk (2003:2003:2003) (2003:2003:2003))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (151:151:151))
      (HOLD d (posedge clk) (40:40:40))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2003:2003:2003))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2126:2126:2126))
        (IOPATH (posedge clk) pulse (0:0:0) (1896:1896:1896))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2126:2126:2126))
        (IOPATH (posedge clk) pulse (0:0:0) (1779:1779:1779))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2126:2126:2126))
        (IOPATH (posedge clk) pulse (0:0:0) (2345:2345:2345))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a2\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (IOPATH (posedge clk) q (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (2430:2430:2430) (2430:2430:2430))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst2\|inst9\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (984:984:984))
        (PORT datad (916:916:916) (916:916:916))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1975:1975:1975) (1975:1975:1975))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1815:1815:1815) (1815:1815:1815))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1972:1972:1972) (1972:1972:1972))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (2007:2007:2007) (2007:2007:2007))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1946:1946:1946) (1946:1946:1946))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1839:1839:1839) (1839:1839:1839))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1974:1974:1974) (1974:1974:1974))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1621:1621:1621) (1621:1621:1621))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w14_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2143:2143:2143) (2143:2143:2143))
        (PORT datab (1111:1111:1111) (1111:1111:1111))
        (PORT datac (375:375:375) (375:375:375))
        (PORT datad (371:371:371) (371:371:371))
        (PORT dataf (493:493:493) (493:493:493))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part3\|inst5\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1628:1628:1628) (1628:1628:1628))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1436:1436:1436) (1436:1436:1436))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT adatasdata (2166:2166:2166) (2166:2166:2166))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (PORT ena (1770:1770:1770) (1770:1770:1770))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (2295:2295:2295) (2295:2295:2295))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1954:1954:1954) (1954:1954:1954))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1832:1832:1832) (1832:1832:1832))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1842:1842:1842) (1842:1842:1842))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w14_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2152:2152:2152) (2152:2152:2152))
        (PORT datab (1105:1105:1105) (1105:1105:1105))
        (PORT datac (255:255:255) (255:255:255))
        (PORT datad (587:587:587) (587:587:587))
        (PORT datae (329:329:329) (329:329:329))
        (PORT dataf (588:588:588) (588:588:588))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1687:1687:1687) (1687:1687:1687))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1684:1684:1684) (1684:1684:1684))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2272:2272:2272) (2272:2272:2272))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1691:1691:1691) (1691:1691:1691))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2606:2606:2606) (2606:2606:2606))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1458:1458:1458) (1458:1458:1458))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (2292:2292:2292) (2292:2292:2292))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w14_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2077:2077:2077) (2077:2077:2077))
        (PORT datab (270:270:270) (270:270:270))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (1864:1864:1864) (1864:1864:1864))
        (PORT datae (239:239:239) (239:239:239))
        (PORT dataf (640:640:640) (640:640:640))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (946:946:946) (946:946:946))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2307:2307:2307) (2307:2307:2307))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1551:1551:1551) (1551:1551:1551))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2245:2245:2245) (2245:2245:2245))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (924:924:924) (924:924:924))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2089:2089:2089) (2089:2089:2089))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (948:948:948) (948:948:948))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2172:2172:2172) (2172:2172:2172))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w14_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1555:1555:1555) (1555:1555:1555))
        (PORT datab (1542:1542:1542) (1542:1542:1542))
        (PORT datac (584:584:584) (584:584:584))
        (PORT datad (268:268:268) (268:268:268))
        (PORT dataf (323:323:323) (323:323:323))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (1513:1513:1513) (1513:1513:1513))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (PORT ena (1677:1677:1677) (1677:1677:1677))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1544:1544:1544) (1544:1544:1544))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (1687:1687:1687) (1687:1687:1687))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (1329:1329:1329) (1329:1329:1329))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (PORT ena (1652:1652:1652) (1652:1652:1652))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1540:1540:1540) (1540:1540:1540))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w14_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1568:1568:1568) (1568:1568:1568))
        (PORT datab (943:943:943) (943:943:943))
        (PORT datac (255:255:255) (255:255:255))
        (PORT datad (352:352:352) (352:352:352))
        (PORT datae (222:222:222) (222:222:222))
        (PORT dataf (320:320:320) (320:320:320))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w14_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (772:772:772))
        (PORT datab (2016:2016:2016) (2016:2016:2016))
        (PORT datac (894:894:894) (894:894:894))
        (PORT datad (1667:1667:1667) (1667:1667:1667))
        (PORT datae (608:608:608) (608:608:608))
        (PORT dataf (1055:1055:1055) (1055:1055:1055))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1724:1724:1724) (1724:1724:1724))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1578:1578:1578) (1578:1578:1578))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1708:1708:1708) (1708:1708:1708))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (1961:1961:1961) (1961:1961:1961))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w14_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1636:1636:1636) (1636:1636:1636))
        (PORT dataf (1339:1339:1339) (1339:1339:1339))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1319:1319:1319) (1319:1319:1319))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (1737:1737:1737) (1737:1737:1737))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1493:1493:1493) (1493:1493:1493))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part3\|inst5\~DUPLICATE\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1733:1733:1733) (1733:1733:1733))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1595:1595:1595) (1595:1595:1595))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w14_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (283:283:283))
        (PORT datab (2114:2114:2114) (2114:2114:2114))
        (PORT datac (1631:1631:1631) (1631:1631:1631))
        (PORT datad (532:532:532) (532:532:532))
        (PORT datae (598:598:598) (598:598:598))
        (PORT dataf (217:217:217) (217:217:217))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w14_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (293:293:293))
        (PORT datab (1341:1341:1341) (1341:1341:1341))
        (PORT datac (1149:1149:1149) (1149:1149:1149))
        (PORT datad (874:874:874) (874:874:874))
        (PORT datae (222:222:222) (222:222:222))
        (PORT dataf (1145:1145:1145) (1145:1145:1145))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w14_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (984:984:984))
        (PORT datab (693:693:693) (693:693:693))
        (PORT datac (1137:1137:1137) (1137:1137:1137))
        (PORT datad (1008:1008:1008) (1008:1008:1008))
        (PORT datae (225:225:225) (225:225:225))
        (PORT dataf (206:206:206) (206:206:206))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[14\]\~315\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1955:1955:1955) (1955:1955:1955))
        (PORT datab (1431:1431:1431) (1431:1431:1431))
        (PORT datac (1456:1456:1456) (1456:1456:1456))
        (PORT datad (1468:1468:1468) (1468:1468:1468))
        (PORT dataf (223:223:223) (223:223:223))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1104:1104:1104))
        (PORT datab (1474:1474:1474) (1474:1474:1474))
        (PORT datac (670:670:670) (670:670:670))
        (PORT datad (208:208:208) (208:208:208))
        (PORT dataf (213:213:213) (213:213:213))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (553:553:553) (553:553:553))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst2\|inst9\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (892:892:892) (892:892:892))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[13\]\~299\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (647:647:647) (647:647:647))
        (PORT datac (983:983:983) (983:983:983))
        (PORT datad (620:620:620) (620:620:620))
        (PORT datae (567:567:567) (567:567:567))
        (PORT dataf (2329:2329:2329) (2329:2329:2329))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w13_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2442:2442:2442) (2442:2442:2442))
        (PORT datab (1578:1578:1578) (1578:1578:1578))
        (PORT datac (358:358:358) (358:358:358))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (234:234:234) (234:234:234))
        (PORT dataf (224:224:224) (224:224:224))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w13_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1642:1642:1642) (1642:1642:1642))
        (PORT datab (2425:2425:2425) (2425:2425:2425))
        (PORT datac (575:575:575) (575:575:575))
        (PORT datad (267:267:267) (267:267:267))
        (PORT datae (240:240:240) (240:240:240))
        (PORT dataf (489:489:489) (489:489:489))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w13_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2066:2066:2066) (2066:2066:2066))
        (PORT datab (2276:2276:2276) (2276:2276:2276))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (240:240:240) (240:240:240))
        (PORT dataf (315:315:315) (315:315:315))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w13_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2092:2092:2092) (2092:2092:2092))
        (PORT datab (2064:2064:2064) (2064:2064:2064))
        (PORT datac (589:589:589) (589:589:589))
        (PORT datad (267:267:267) (267:267:267))
        (PORT datae (222:222:222) (222:222:222))
        (PORT dataf (223:223:223) (223:223:223))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w13_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1853:1853:1853) (1853:1853:1853))
        (PORT datab (1491:1491:1491) (1491:1491:1491))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (270:270:270) (270:270:270))
        (PORT datae (238:238:238) (238:238:238))
        (PORT dataf (501:501:501) (501:501:501))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w13_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2278:2278:2278) (2278:2278:2278))
        (PORT datab (1805:1805:1805) (1805:1805:1805))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (363:363:363) (363:363:363))
        (PORT dataf (1128:1128:1128) (1128:1128:1128))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w13_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2171:2171:2171) (2171:2171:2171))
        (PORT datab (1923:1923:1923) (1923:1923:1923))
        (PORT datac (651:651:651) (651:651:651))
        (PORT datad (249:249:249) (249:249:249))
        (PORT datae (807:807:807) (807:807:807))
        (PORT dataf (306:306:306) (306:306:306))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w13_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2090:2090:2090) (2090:2090:2090))
        (PORT dataf (317:317:317) (317:317:317))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w13_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1719:1719:1719) (1719:1719:1719))
        (PORT datab (1907:1907:1907) (1907:1907:1907))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (229:229:229) (229:229:229))
        (PORT dataf (569:569:569) (569:569:569))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w13_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1458:1458:1458) (1458:1458:1458))
        (PORT datab (273:273:273) (273:273:273))
        (PORT datac (271:271:271) (271:271:271))
        (PORT datad (1612:1612:1612) (1612:1612:1612))
        (PORT datae (227:227:227) (227:227:227))
        (PORT dataf (312:312:312) (312:312:312))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w13_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1523:1523:1523) (1523:1523:1523))
        (PORT datab (1305:1305:1305) (1305:1305:1305))
        (PORT datac (680:680:680) (680:680:680))
        (PORT datad (677:677:677) (677:677:677))
        (PORT datae (217:217:217) (217:217:217))
        (PORT dataf (811:811:811) (811:811:811))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (279:279:279))
        (PORT datab (1136:1136:1136) (1136:1136:1136))
        (PORT datac (1269:1269:1269) (1269:1269:1269))
        (PORT datad (537:537:537) (537:537:537))
        (PORT dataf (1366:1366:1366) (1366:1366:1366))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (855:855:855) (855:855:855))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst2\|inst3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1138:1138:1138) (1138:1138:1138))
        (PORT dataf (769:769:769) (769:769:769))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[10\]\~298\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (848:848:848))
        (PORT datab (1132:1132:1132) (1132:1132:1132))
        (PORT datac (1252:1252:1252) (1252:1252:1252))
        (PORT datad (888:888:888) (888:888:888))
        (PORT dataf (2222:2222:2222) (2222:2222:2222))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w10_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1573:1573:1573) (1573:1573:1573))
        (PORT datab (2106:2106:2106) (2106:2106:2106))
        (PORT datac (256:256:256) (256:256:256))
        (PORT datad (355:355:355) (355:355:355))
        (PORT datae (241:241:241) (241:241:241))
        (PORT dataf (237:237:237) (237:237:237))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w10_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datae (1477:1477:1477) (1477:1477:1477))
        (PORT dataf (222:222:222) (222:222:222))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w10_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1259:1259:1259))
        (PORT datab (264:264:264) (264:264:264))
        (PORT datac (1453:1453:1453) (1453:1453:1453))
        (PORT datad (267:267:267) (267:267:267))
        (PORT datae (501:501:501) (501:501:501))
        (PORT dataf (209:209:209) (209:209:209))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w10_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1751:1751:1751) (1751:1751:1751))
        (PORT datab (1869:1869:1869) (1869:1869:1869))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (362:362:362) (362:362:362))
        (PORT datae (335:335:335) (335:335:335))
        (PORT dataf (319:319:319) (319:319:319))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w10_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1812:1812:1812) (1812:1812:1812))
        (PORT datab (1525:1525:1525) (1525:1525:1525))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (647:647:647) (647:647:647))
        (PORT datae (329:329:329) (329:329:329))
        (PORT dataf (627:627:627) (627:627:627))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w10_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1497:1497:1497) (1497:1497:1497))
        (PORT datab (1448:1448:1448) (1448:1448:1448))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (273:273:273) (273:273:273))
        (PORT dataf (544:544:544) (544:544:544))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w10_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (287:287:287))
        (PORT datab (1245:1245:1245) (1245:1245:1245))
        (PORT datac (357:357:357) (357:357:357))
        (PORT datad (1229:1229:1229) (1229:1229:1229))
        (PORT datae (235:235:235) (235:235:235))
        (PORT dataf (536:536:536) (536:536:536))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w10_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1309:1309:1309))
        (PORT datab (1512:1512:1512) (1512:1512:1512))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (283:283:283) (283:283:283))
        (PORT dataf (712:712:712) (712:712:712))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w10_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1639:1639:1639) (1639:1639:1639))
        (PORT datab (1203:1203:1203) (1203:1203:1203))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (550:550:550) (550:550:550))
        (PORT datae (229:229:229) (229:229:229))
        (PORT dataf (564:564:564) (564:564:564))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w10_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1528:1528:1528) (1528:1528:1528))
        (PORT datab (1274:1274:1274) (1274:1274:1274))
        (PORT datac (730:730:730) (730:730:730))
        (PORT datad (663:663:663) (663:663:663))
        (PORT datae (895:895:895) (895:895:895))
        (PORT dataf (639:639:639) (639:639:639))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w10_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1388:1388:1388) (1388:1388:1388))
        (PORT datab (1536:1536:1536) (1536:1536:1536))
        (PORT datac (254:254:254) (254:254:254))
        (PORT datad (863:863:863) (863:863:863))
        (PORT datae (558:558:558) (558:558:558))
        (PORT dataf (213:213:213) (213:213:213))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1108:1108:1108))
        (PORT datab (1134:1134:1134) (1134:1134:1134))
        (PORT datac (246:246:246) (246:246:246))
        (PORT datad (768:768:768) (768:768:768))
        (PORT dataf (992:992:992) (992:992:992))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT adatasdata (871:871:871) (871:871:871))
        (PORT aclr (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst2\|inst8\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1064:1064:1064) (1064:1064:1064))
        (PORT dataf (876:876:876) (876:876:876))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst2\|inst8\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (359:359:359) (359:359:359))
        (PORT datad (607:607:607) (607:607:607))
        (PORT dataf (1020:1020:1020) (1020:1020:1020))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (2104:2104:2104) (2104:2104:2104))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1586:1586:1586) (1586:1586:1586))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w9_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2127:2127:2127) (2127:2127:2127))
        (PORT datab (1170:1170:1170) (1170:1170:1170))
        (PORT datac (638:638:638) (638:638:638))
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (669:669:669) (669:669:669))
        (PORT dataf (637:637:637) (637:637:637))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w9_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1230:1230:1230))
        (PORT datab (1002:1002:1002) (1002:1002:1002))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (271:271:271) (271:271:271))
        (PORT datae (322:322:322) (322:322:322))
        (PORT dataf (316:316:316) (316:316:316))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w9_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1496:1496:1496) (1496:1496:1496))
        (PORT datab (1443:1443:1443) (1443:1443:1443))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (277:277:277) (277:277:277))
        (PORT datae (242:242:242) (242:242:242))
        (PORT dataf (495:495:495) (495:495:495))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w9_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1428:1428:1428) (1428:1428:1428))
        (PORT datab (1225:1225:1225) (1225:1225:1225))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (225:225:225) (225:225:225))
        (PORT dataf (815:815:815) (815:815:815))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w9_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1259:1259:1259))
        (PORT datab (1239:1239:1239) (1239:1239:1239))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (269:269:269) (269:269:269))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (534:534:534) (534:534:534))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w9_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1957:1957:1957) (1957:1957:1957))
        (PORT datab (1532:1532:1532) (1532:1532:1532))
        (PORT datac (529:529:529) (529:529:529))
        (PORT datad (379:379:379) (379:379:379))
        (PORT datae (333:333:333) (333:333:333))
        (PORT dataf (487:487:487) (487:487:487))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w9_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1844:1844:1844) (1844:1844:1844))
        (PORT dataf (226:226:226) (226:226:226))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (2110:2110:2110) (2110:2110:2110))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1536:1536:1536) (1536:1536:1536))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (2103:2103:2103) (2103:2103:2103))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1593:1593:1593) (1593:1593:1593))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w9_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1832:1832:1832) (1832:1832:1832))
        (PORT datab (1857:1857:1857) (1857:1857:1857))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (361:361:361) (361:361:361))
        (PORT datae (219:219:219) (219:219:219))
        (PORT dataf (598:598:598) (598:598:598))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w9_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1532:1532:1532) (1532:1532:1532))
        (PORT datab (1628:1628:1628) (1628:1628:1628))
        (PORT datac (370:370:370) (370:370:370))
        (PORT datad (531:531:531) (531:531:531))
        (PORT datae (223:223:223) (223:223:223))
        (PORT dataf (211:211:211) (211:211:211))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w9_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (739:739:739))
        (PORT datab (1198:1198:1198) (1198:1198:1198))
        (PORT datac (1022:1022:1022) (1022:1022:1022))
        (PORT datad (774:774:774) (774:774:774))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (647:647:647) (647:647:647))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[9\]\~302\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (645:645:645))
        (PORT datab (1000:1000:1000) (1000:1000:1000))
        (PORT datac (631:631:631) (631:631:631))
        (PORT datad (240:240:240) (240:240:240))
        (PORT dataf (2236:2236:2236) (2236:2236:2236))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (668:668:668))
        (PORT datab (1128:1128:1128) (1128:1128:1128))
        (PORT datac (836:836:836) (836:836:836))
        (PORT datad (867:867:867) (867:867:867))
        (PORT dataf (321:321:321) (321:321:321))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (546:546:546) (546:546:546))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst2\|inst1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT datae (941:941:941) (941:941:941))
        (PORT dataf (585:585:585) (585:585:585))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[7\]\~301\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (979:979:979))
        (PORT datab (460:460:460) (460:460:460))
        (PORT datac (1221:1221:1221) (1221:1221:1221))
        (PORT datae (1222:1222:1222) (1222:1222:1222))
        (PORT dataf (2518:2518:2518) (2518:2518:2518))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1813:1813:1813) (1813:1813:1813))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1436:1436:1436) (1436:1436:1436))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT adatasdata (1822:1822:1822) (1822:1822:1822))
        (PORT aclr (1889:1889:1889) (1889:1889:1889))
        (PORT ena (1814:1814:1814) (1814:1814:1814))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1815:1815:1815) (1815:1815:1815))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1954:1954:1954) (1954:1954:1954))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT adatasdata (2043:2043:2043) (2043:2043:2043))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (PORT ena (1770:1770:1770) (1770:1770:1770))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w7_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2151:2151:2151) (2151:2151:2151))
        (PORT datab (1107:1107:1107) (1107:1107:1107))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (593:593:593) (593:593:593))
        (PORT dataf (562:562:562) (562:562:562))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1552:1552:1552) (1552:1552:1552))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1553:1553:1553) (1553:1553:1553))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w7_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1840:1840:1840) (1840:1840:1840))
        (PORT dataf (229:229:229) (229:229:229))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1544:1544:1544) (1544:1544:1544))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1536:1536:1536) (1536:1536:1536))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1460:1460:1460) (1460:1460:1460))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1819:1819:1819) (1819:1819:1819))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1464:1464:1464) (1464:1464:1464))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1118:1118:1118) (1118:1118:1118))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1445:1445:1445) (1445:1445:1445))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1463:1463:1463) (1463:1463:1463))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1884:1884:1884) (1884:1884:1884))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w7_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1522:1522:1522) (1522:1522:1522))
        (PORT datab (2144:2144:2144) (2144:2144:2144))
        (PORT datac (371:371:371) (371:371:371))
        (PORT datad (363:363:363) (363:363:363))
        (PORT dataf (233:233:233) (233:233:233))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w7_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (390:390:390))
        (PORT datab (1628:1628:1628) (1628:1628:1628))
        (PORT datac (366:366:366) (366:366:366))
        (PORT datad (1512:1512:1512) (1512:1512:1512))
        (PORT datae (233:233:233) (233:233:233))
        (PORT dataf (813:813:813) (813:813:813))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (2035:2035:2035) (2035:2035:2035))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1788:1788:1788) (1788:1788:1788))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (2032:2032:2032) (2032:2032:2032))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1440:1440:1440) (1440:1440:1440))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1817:1817:1817) (1817:1817:1817))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1839:1839:1839) (1839:1839:1839))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w7_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (926:926:926))
        (PORT datab (276:276:276) (276:276:276))
        (PORT datac (258:258:258) (258:258:258))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (1981:1981:1981) (1981:1981:1981))
        (PORT dataf (320:320:320) (320:320:320))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1142:1142:1142) (1142:1142:1142))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2239:2239:2239) (2239:2239:2239))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1306:1306:1306) (1306:1306:1306))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (2410:2410:2410) (2410:2410:2410))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1314:1314:1314) (1314:1314:1314))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (2096:2096:2096) (2096:2096:2096))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1314:1314:1314) (1314:1314:1314))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (2049:2049:2049) (2049:2049:2049))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w7_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1514:1514:1514) (1514:1514:1514))
        (PORT datab (1502:1502:1502) (1502:1502:1502))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (682:682:682) (682:682:682))
        (PORT datae (650:650:650) (650:650:650))
        (PORT dataf (616:616:616) (616:616:616))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1845:1845:1845) (1845:1845:1845))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2313:2313:2313) (2313:2313:2313))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1433:1433:1433) (1433:1433:1433))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (1749:1749:1749) (1749:1749:1749))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w7_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (393:393:393))
        (PORT datab (1741:1741:1741) (1741:1741:1741))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (1438:1438:1438) (1438:1438:1438))
        (PORT datae (544:544:544) (544:544:544))
        (PORT dataf (665:665:665) (665:665:665))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1844:1844:1844) (1844:1844:1844))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2108:2108:2108) (2108:2108:2108))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (678:678:678) (678:678:678))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2127:2127:2127) (2127:2127:2127))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1508:1508:1508) (1508:1508:1508))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (1861:1861:1861) (1861:1861:1861))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (681:681:681) (681:681:681))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2125:2125:2125) (2125:2125:2125))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w7_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1462:1462:1462) (1462:1462:1462))
        (PORT datab (1740:1740:1740) (1740:1740:1740))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (670:670:670) (670:670:670))
        (PORT datae (653:653:653) (653:653:653))
        (PORT dataf (587:587:587) (587:587:587))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1627:1627:1627) (1627:1627:1627))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2373:2373:2373) (2373:2373:2373))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1655:1655:1655) (1655:1655:1655))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1841:1841:1841) (1841:1841:1841))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2131:2131:2131) (2131:2131:2131))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1259:1259:1259) (1259:1259:1259))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (1985:1985:1985) (1985:1985:1985))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w7_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1398:1398:1398) (1398:1398:1398))
        (PORT datab (1650:1650:1650) (1650:1650:1650))
        (PORT datac (587:587:587) (587:587:587))
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (326:326:326) (326:326:326))
        (PORT dataf (853:853:853) (853:853:853))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w7_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1834:1834:1834) (1834:1834:1834))
        (PORT datab (1854:1854:1854) (1854:1854:1854))
        (PORT datac (724:724:724) (724:724:724))
        (PORT datad (976:976:976) (976:976:976))
        (PORT datae (945:945:945) (945:945:945))
        (PORT dataf (944:944:944) (944:944:944))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w7_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1324:1324:1324) (1324:1324:1324))
        (PORT datab (643:643:643) (643:643:643))
        (PORT datac (270:270:270) (270:270:270))
        (PORT datad (833:833:833) (833:833:833))
        (PORT datae (1273:1273:1273) (1273:1273:1273))
        (PORT dataf (212:212:212) (212:212:212))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1244:1244:1244) (1244:1244:1244))
        (PORT datac (1123:1123:1123) (1123:1123:1123))
        (PORT datad (383:383:383) (383:383:383))
        (PORT datae (211:211:211) (211:211:211))
        (PORT dataf (823:823:823) (823:823:823))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (547:547:547) (547:547:547))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst3\|inst6\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1046:1046:1046) (1046:1046:1046))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[6\]\~310\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1214:1214:1214))
        (PORT datab (281:281:281) (281:281:281))
        (PORT datac (1404:1404:1404) (1404:1404:1404))
        (PORT datad (599:599:599) (599:599:599))
        (PORT dataf (1331:1331:1331) (1331:1331:1331))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1576:1576:1576) (1576:1576:1576))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT adatasdata (552:552:552) (552:552:552))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst3\|inst9\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (934:934:934) (934:934:934))
        (PORT datad (1142:1142:1142) (1142:1142:1142))
        (PORT datae (941:941:941) (941:941:941))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT adatasdata (1228:1228:1228) (1228:1228:1228))
        (PORT aclr (1901:1901:1901) (1901:1901:1901))
        (PORT ena (1355:1355:1355) (1355:1355:1355))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT adatasdata (1229:1229:1229) (1229:1229:1229))
        (PORT aclr (1901:1901:1901) (1901:1901:1901))
        (PORT ena (1356:1356:1356) (1356:1356:1356))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (1216:1216:1216) (1216:1216:1216))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1623:1623:1623) (1623:1623:1623))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (1216:1216:1216) (1216:1216:1216))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1479:1479:1479) (1479:1479:1479))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w6_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1146:1146:1146))
        (PORT datab (282:282:282) (282:282:282))
        (PORT datac (1521:1521:1521) (1521:1521:1521))
        (PORT datad (268:268:268) (268:268:268))
        (PORT datae (529:529:529) (529:529:529))
        (PORT dataf (508:508:508) (508:508:508))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part4\|inst5\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (903:903:903) (903:903:903))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1651:1651:1651) (1651:1651:1651))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1263:1263:1263) (1263:1263:1263))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1407:1407:1407) (1407:1407:1407))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1256:1256:1256) (1256:1256:1256))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1343:1343:1343) (1343:1343:1343))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1262:1262:1262) (1262:1262:1262))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1851:1851:1851) (1851:1851:1851))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w6_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (679:679:679))
        (PORT datab (1855:1855:1855) (1855:1855:1855))
        (PORT datac (368:368:368) (368:368:368))
        (PORT datad (252:252:252) (252:252:252))
        (PORT datae (228:228:228) (228:228:228))
        (PORT dataf (223:223:223) (223:223:223))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1579:1579:1579) (1579:1579:1579))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (1582:1582:1582) (1582:1582:1582))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1584:1584:1584) (1584:1584:1584))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (1847:1847:1847) (1847:1847:1847))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (PORT adatasdata (566:566:566) (566:566:566))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT ena (1844:1844:1844) (1844:1844:1844))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1374:1374:1374) (1374:1374:1374))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1357:1357:1357) (1357:1357:1357))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w6_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (964:964:964))
        (PORT datab (1359:1359:1359) (1359:1359:1359))
        (PORT datac (255:255:255) (255:255:255))
        (PORT datad (258:258:258) (258:258:258))
        (PORT datae (748:748:748) (748:748:748))
        (PORT dataf (804:804:804) (804:804:804))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (947:947:947) (947:947:947))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1560:1560:1560) (1560:1560:1560))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1585:1585:1585) (1585:1585:1585))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (1590:1590:1590) (1590:1590:1590))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (1286:1286:1286) (1286:1286:1286))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1638:1638:1638) (1638:1638:1638))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (946:946:946) (946:946:946))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1619:1619:1619) (1619:1619:1619))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w6_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (975:975:975))
        (PORT datab (1351:1351:1351) (1351:1351:1351))
        (PORT datac (357:357:357) (357:357:357))
        (PORT datad (262:262:262) (262:262:262))
        (PORT datae (651:651:651) (651:651:651))
        (PORT dataf (307:307:307) (307:307:307))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part4\|inst5\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (650:650:650))
        (IOPATH dataa combout (384:384:384) (384:384:384))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (1628:1628:1628) (1628:1628:1628))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (947:947:947) (947:947:947))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1607:1607:1607) (1607:1607:1607))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (PORT adatasdata (564:564:564) (564:564:564))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT ena (2035:2035:2035) (2035:2035:2035))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (PORT adatasdata (567:567:567) (567:567:567))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT ena (2240:2240:2240) (2240:2240:2240))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w6_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1561:1561:1561) (1561:1561:1561))
        (PORT datab (270:270:270) (270:270:270))
        (PORT datac (1158:1158:1158) (1158:1158:1158))
        (PORT datad (357:357:357) (357:357:357))
        (PORT datae (556:556:556) (556:556:556))
        (PORT dataf (512:512:512) (512:512:512))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (924:924:924) (924:924:924))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (1623:1623:1623) (1623:1623:1623))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part4\|inst5\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (650:650:650))
        (IOPATH dataa combout (384:384:384) (384:384:384))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (1756:1756:1756) (1756:1756:1756))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (1280:1280:1280) (1280:1280:1280))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1848:1848:1848) (1848:1848:1848))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1246:1246:1246) (1246:1246:1246))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (1883:1883:1883) (1883:1883:1883))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w6_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1181:1181:1181))
        (PORT datab (1378:1378:1378) (1378:1378:1378))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (270:270:270) (270:270:270))
        (PORT datae (623:623:623) (623:623:623))
        (PORT dataf (644:644:644) (644:644:644))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w6_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1294:1294:1294))
        (PORT datab (1267:1267:1267) (1267:1267:1267))
        (PORT datac (248:248:248) (248:248:248))
        (PORT datad (251:251:251) (251:251:251))
        (PORT datae (518:518:518) (518:518:518))
        (PORT dataf (487:487:487) (487:487:487))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (1026:1026:1026) (1026:1026:1026))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1528:1528:1528) (1528:1528:1528))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (1027:1027:1027) (1027:1027:1027))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1632:1632:1632) (1632:1632:1632))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (1021:1021:1021) (1021:1021:1021))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1405:1405:1405) (1405:1405:1405))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (1444:1444:1444) (1444:1444:1444))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (PORT ena (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (1226:1226:1226) (1226:1226:1226))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (1017:1017:1017) (1017:1017:1017))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (1657:1657:1657) (1657:1657:1657))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (PORT ena (1809:1809:1809) (1809:1809:1809))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w6_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1608:1608:1608) (1608:1608:1608))
        (PORT datab (1334:1334:1334) (1334:1334:1334))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (532:532:532) (532:532:532))
        (PORT datae (511:511:511) (511:511:511))
        (PORT dataf (543:543:543) (543:543:543))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (1207:1207:1207) (1207:1207:1207))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1518:1518:1518) (1518:1518:1518))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w6_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datae (1557:1557:1557) (1557:1557:1557))
        (PORT dataf (331:331:331) (331:331:331))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w6_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1880:1880:1880) (1880:1880:1880))
        (PORT datab (282:282:282) (282:282:282))
        (PORT datac (1500:1500:1500) (1500:1500:1500))
        (PORT datad (253:253:253) (253:253:253))
        (PORT datae (220:220:220) (220:220:220))
        (PORT dataf (204:204:204) (204:204:204))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w6_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1710:1710:1710) (1710:1710:1710))
        (PORT datab (1561:1561:1561) (1561:1561:1561))
        (PORT datac (854:854:854) (854:854:854))
        (PORT datad (625:625:625) (625:625:625))
        (PORT datae (235:235:235) (235:235:235))
        (PORT dataf (779:779:779) (779:779:779))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (306:306:306))
        (PORT datab (1116:1116:1116) (1116:1116:1116))
        (PORT datac (1126:1126:1126) (1126:1126:1126))
        (PORT datad (539:539:539) (539:539:539))
        (PORT dataf (1148:1148:1148) (1148:1148:1148))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2209:2209:2209))
        (PORT adatasdata (882:882:882) (882:882:882))
        (PORT aclr (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst3\|inst9\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT datae (639:639:639) (639:639:639))
        (PORT dataf (558:558:558) (558:558:558))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[5\]\~304\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1098:1098:1098) (1098:1098:1098))
        (PORT datab (990:990:990) (990:990:990))
        (PORT datac (633:633:633) (633:633:633))
        (PORT datad (588:588:588) (588:588:588))
        (PORT dataf (1686:1686:1686) (1686:1686:1686))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1369:1369:1369) (1369:1369:1369))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1951:1951:1951) (1951:1951:1951))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst3\|inst3\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (703:703:703))
        (PORT datac (246:246:246) (246:246:246))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT adatasdata (2200:2200:2200) (2200:2200:2200))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (PORT ena (1561:1561:1561) (1561:1561:1561))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1807:1807:1807) (1807:1807:1807))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1788:1788:1788) (1788:1788:1788))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT adatasdata (2181:2181:2181) (2181:2181:2181))
        (PORT aclr (1889:1889:1889) (1889:1889:1889))
        (PORT ena (1847:1847:1847) (1847:1847:1847))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT adatasdata (2200:2200:2200) (2200:2200:2200))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (PORT ena (1811:1811:1811) (1811:1811:1811))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w5_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1869:1869:1869) (1869:1869:1869))
        (PORT datab (848:848:848) (848:848:848))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (563:563:563) (563:563:563))
        (PORT datae (572:572:572) (572:572:572))
        (PORT dataf (226:226:226) (226:226:226))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT adatasdata (2180:2180:2180) (2180:2180:2180))
        (PORT aclr (1889:1889:1889) (1889:1889:1889))
        (PORT ena (1792:1792:1792) (1792:1792:1792))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT adatasdata (2155:2155:2155) (2155:2155:2155))
        (PORT aclr (1889:1889:1889) (1889:1889:1889))
        (PORT ena (1814:1814:1814) (1814:1814:1814))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (2143:2143:2143) (2143:2143:2143))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1623:1623:1623) (1623:1623:1623))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT adatasdata (2197:2197:2197) (2197:2197:2197))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (PORT ena (1770:1770:1770) (1770:1770:1770))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w5_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2143:2143:2143) (2143:2143:2143))
        (PORT datab (1159:1159:1159) (1159:1159:1159))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (647:647:647) (647:647:647))
        (PORT dataf (323:323:323) (323:323:323))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (2152:2152:2152) (2152:2152:2152))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (PORT ena (1513:1513:1513) (1513:1513:1513))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (2146:2146:2146) (2146:2146:2146))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (PORT ena (1597:1597:1597) (1597:1597:1597))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (2149:2149:2149) (2149:2149:2149))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (PORT ena (1627:1627:1627) (1627:1627:1627))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w5_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1576:1576:1576) (1576:1576:1576))
        (PORT dataf (314:314:314) (314:314:314))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT adatasdata (2152:2152:2152) (2152:2152:2152))
        (PORT aclr (1922:1922:1922) (1922:1922:1922))
        (PORT ena (2073:2073:2073) (2073:2073:2073))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT adatasdata (2152:2152:2152) (2152:2152:2152))
        (PORT aclr (1922:1922:1922) (1922:1922:1922))
        (PORT ena (2009:2009:2009) (2009:2009:2009))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT adatasdata (2157:2157:2157) (2157:2157:2157))
        (PORT aclr (1922:1922:1922) (1922:1922:1922))
        (PORT ena (1317:1317:1317) (1317:1317:1317))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (2317:2317:2317) (2317:2317:2317))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (2016:2016:2016) (2016:2016:2016))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w5_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1577:1577:1577) (1577:1577:1577))
        (PORT datab (2102:2102:2102) (2102:2102:2102))
        (PORT datac (274:274:274) (274:274:274))
        (PORT datad (270:270:270) (270:270:270))
        (PORT datae (232:232:232) (232:232:232))
        (PORT dataf (321:321:321) (321:321:321))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w5_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1525:1525:1525) (1525:1525:1525))
        (PORT datab (1418:1418:1418) (1418:1418:1418))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (253:253:253) (253:253:253))
        (PORT datae (312:312:312) (312:312:312))
        (PORT dataf (715:715:715) (715:715:715))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1282:1282:1282) (1282:1282:1282))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (1393:1393:1393) (1393:1393:1393))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1064:1064:1064) (1064:1064:1064))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1357:1357:1357) (1357:1357:1357))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1268:1268:1268) (1268:1268:1268))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (1342:1342:1342) (1342:1342:1342))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1284:1284:1284) (1284:1284:1284))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (1402:1402:1402) (1402:1402:1402))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w5_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1234:1234:1234) (1234:1234:1234))
        (PORT datab (996:996:996) (996:996:996))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (356:356:356) (356:356:356))
        (PORT datae (245:245:245) (245:245:245))
        (PORT dataf (229:229:229) (229:229:229))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1154:1154:1154) (1154:1154:1154))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1337:1337:1337) (1337:1337:1337))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1063:1063:1063) (1063:1063:1063))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1342:1342:1342) (1342:1342:1342))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (992:992:992) (992:992:992))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (1845:1845:1845) (1845:1845:1845))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w5_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (287:287:287))
        (PORT datab (998:998:998) (998:998:998))
        (PORT datac (1011:1011:1011) (1011:1011:1011))
        (PORT datad (361:361:361) (361:361:361))
        (PORT datae (225:225:225) (225:225:225))
        (PORT dataf (631:631:631) (631:631:631))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (1273:1273:1273) (1273:1273:1273))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1607:1607:1607) (1607:1607:1607))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1282:1282:1282) (1282:1282:1282))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (1628:1628:1628) (1628:1628:1628))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (994:994:994) (994:994:994))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (993:993:993) (993:993:993))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (1685:1685:1685) (1685:1685:1685))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w5_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1183:1183:1183) (1183:1183:1183))
        (PORT datab (1369:1369:1369) (1369:1369:1369))
        (PORT datac (377:377:377) (377:377:377))
        (PORT datad (274:274:274) (274:274:274))
        (PORT datae (842:842:842) (842:842:842))
        (PORT dataf (616:616:616) (616:616:616))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1253:1253:1253) (1253:1253:1253))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (1883:1883:1883) (1883:1883:1883))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1255:1255:1255) (1255:1255:1255))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2027:2027:2027) (2027:2027:2027))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1251:1251:1251) (1251:1251:1251))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (1618:1618:1618) (1618:1618:1618))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1647:1647:1647) (1647:1647:1647))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2307:2307:2307) (2307:2307:2307))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w5_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1064:1064:1064))
        (PORT datab (1209:1209:1209) (1209:1209:1209))
        (PORT datac (251:251:251) (251:251:251))
        (PORT datad (271:271:271) (271:271:271))
        (PORT datae (223:223:223) (223:223:223))
        (PORT dataf (769:769:769) (769:769:769))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w5_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1224:1224:1224))
        (PORT datab (1453:1453:1453) (1453:1453:1453))
        (PORT datac (249:249:249) (249:249:249))
        (PORT datad (356:356:356) (356:356:356))
        (PORT datae (570:570:570) (570:570:570))
        (PORT dataf (584:584:584) (584:584:584))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w5_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1297:1297:1297))
        (PORT datab (1444:1444:1444) (1444:1444:1444))
        (PORT datac (871:871:871) (871:871:871))
        (PORT datad (864:864:864) (864:864:864))
        (PORT datae (597:597:597) (597:597:597))
        (PORT dataf (226:226:226) (226:226:226))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (668:668:668))
        (PORT datab (1128:1128:1128) (1128:1128:1128))
        (PORT datac (357:357:357) (357:357:357))
        (PORT datad (860:860:860) (860:860:860))
        (PORT dataf (631:631:631) (631:631:631))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (653:653:653) (653:653:653))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst3\|inst3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (857:857:857) (857:857:857))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst2\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (3299:3299:3299) (3299:3299:3299))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst3\|inst\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (287:287:287) (287:287:287))
        (PORT dataf (541:541:541) (541:541:541))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1451:1451:1451) (1451:1451:1451))
        (IOPATH dataf cout (324:324:324) (324:324:324))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1498:1498:1498) (1498:1498:1498))
        (PORT datad (730:730:730) (730:730:730))
        (PORT dataf (962:962:962) (962:962:962))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (541:541:541) (541:541:541))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1498:1498:1498) (1498:1498:1498))
        (PORT datad (614:614:614) (614:614:614))
        (PORT dataf (936:936:936) (936:936:936))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (541:541:541) (541:541:541))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1496:1496:1496) (1496:1496:1496))
        (PORT datad (828:828:828) (828:828:828))
        (PORT dataf (905:905:905) (905:905:905))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (541:541:541) (541:541:541))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1496:1496:1496) (1496:1496:1496))
        (PORT datad (818:818:818) (818:818:818))
        (PORT dataf (883:883:883) (883:883:883))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (541:541:541) (541:541:541))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1494:1494:1494) (1494:1494:1494))
        (PORT datad (870:870:870) (870:870:870))
        (PORT dataf (749:749:749) (749:749:749))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (541:541:541) (541:541:541))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1494:1494:1494) (1494:1494:1494))
        (PORT datad (577:577:577) (577:577:577))
        (PORT dataf (311:311:311) (311:311:311))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (692:692:692) (692:692:692))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (553:553:553) (553:553:553))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (520:520:520) (520:520:520))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (210:210:210) (210:210:210))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1104:1104:1104) (1104:1104:1104))
        (PORT datad (575:575:575) (575:575:575))
        (PORT dataf (1002:1002:1002) (1002:1002:1002))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (541:541:541) (541:541:541))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1104:1104:1104) (1104:1104:1104))
        (PORT datad (1036:1036:1036) (1036:1036:1036))
        (PORT dataf (866:866:866) (866:866:866))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (541:541:541) (541:541:541))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1105:1105:1105) (1105:1105:1105))
        (PORT datad (588:588:588) (588:588:588))
        (PORT dataf (714:714:714) (714:714:714))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (541:541:541) (541:541:541))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1109:1109:1109) (1109:1109:1109))
        (PORT datad (607:607:607) (607:607:607))
        (PORT dataf (1484:1484:1484) (1484:1484:1484))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (541:541:541) (541:541:541))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1109:1109:1109) (1109:1109:1109))
        (PORT datac (872:872:872) (872:872:872))
        (PORT dataf (834:834:834) (834:834:834))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (541:541:541) (541:541:541))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1112:1112:1112) (1112:1112:1112))
        (PORT datad (803:803:803) (803:803:803))
        (PORT dataf (541:541:541) (541:541:541))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (541:541:541) (541:541:541))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1112:1112:1112) (1112:1112:1112))
        (PORT datad (902:902:902) (902:902:902))
        (PORT dataf (657:657:657) (657:657:657))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (403:403:403) (403:403:403))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (368:368:368) (368:368:368))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (101:101:101) (101:101:101))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1119:1119:1119) (1119:1119:1119))
        (PORT datad (1192:1192:1192) (1192:1192:1192))
        (PORT dataf (809:809:809) (809:809:809))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (541:541:541) (541:541:541))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1119:1119:1119) (1119:1119:1119))
        (PORT datad (837:837:837) (837:837:837))
        (PORT dataf (1020:1020:1020) (1020:1020:1020))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (541:541:541) (541:541:541))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1118:1118:1118) (1118:1118:1118))
        (PORT datac (880:880:880) (880:880:880))
        (PORT dataf (649:649:649) (649:649:649))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (541:541:541) (541:541:541))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (800:800:800))
        (PORT datab (1118:1118:1118) (1118:1118:1118))
        (PORT datad (795:795:795) (795:795:795))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (541:541:541) (541:541:541))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[66\]\~375\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1064:1064:1064))
        (PORT datab (1532:1532:1532) (1532:1532:1532))
        (PORT datac (374:374:374) (374:374:374))
        (PORT datad (638:638:638) (638:638:638))
        (PORT datae (232:232:232) (232:232:232))
        (PORT dataf (901:901:901) (901:901:901))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[130\]\~424\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (923:923:923))
        (PORT datab (963:963:963) (963:963:963))
        (PORT datac (1085:1085:1085) (1085:1085:1085))
        (PORT datad (861:861:861) (861:861:861))
        (PORT datae (223:223:223) (223:223:223))
        (PORT dataf (661:661:661) (661:661:661))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[18\]\~357\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (889:889:889))
        (PORT datab (903:903:903) (903:903:903))
        (PORT datac (249:249:249) (249:249:249))
        (PORT datad (770:770:770) (770:770:770))
        (PORT dataf (729:729:729) (729:729:729))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[18\]\~358\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (877:877:877))
        (PORT datab (923:923:923) (923:923:923))
        (PORT datac (749:749:749) (749:749:749))
        (PORT datae (875:875:875) (875:875:875))
        (PORT dataf (703:703:703) (703:703:703))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (890:890:890) (890:890:890))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1196:1196:1196) (1196:1196:1196))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (2030:2030:2030) (2030:2030:2030))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst1\|inst8\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (348:348:348) (348:348:348))
        (PORT dataf (1184:1184:1184) (1184:1184:1184))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (909:909:909) (909:909:909))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1848:1848:1848) (1848:1848:1848))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w18_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2069:2069:2069) (2069:2069:2069))
        (PORT datab (1863:1863:1863) (1863:1863:1863))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (361:361:361) (361:361:361))
        (PORT datae (811:811:811) (811:811:811))
        (PORT dataf (639:639:639) (639:639:639))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w18_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1871:1871:1871) (1871:1871:1871))
        (PORT datab (1750:1750:1750) (1750:1750:1750))
        (PORT datac (865:865:865) (865:865:865))
        (PORT datad (255:255:255) (255:255:255))
        (PORT datae (327:327:327) (327:327:327))
        (PORT dataf (602:602:602) (602:602:602))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w18_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1714:1714:1714) (1714:1714:1714))
        (PORT datab (1672:1672:1672) (1672:1672:1672))
        (PORT datac (364:364:364) (364:364:364))
        (PORT datad (262:262:262) (262:262:262))
        (PORT dataf (654:654:654) (654:654:654))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w18_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1856:1856:1856) (1856:1856:1856))
        (PORT datab (277:277:277) (277:277:277))
        (PORT datac (2117:2117:2117) (2117:2117:2117))
        (PORT datad (365:365:365) (365:365:365))
        (PORT datae (235:235:235) (235:235:235))
        (PORT dataf (660:660:660) (660:660:660))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w18_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1940:1940:1940) (1940:1940:1940))
        (PORT datab (1270:1270:1270) (1270:1270:1270))
        (PORT datac (255:255:255) (255:255:255))
        (PORT datad (676:676:676) (676:676:676))
        (PORT datae (643:643:643) (643:643:643))
        (PORT dataf (764:764:764) (764:764:764))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w18_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1141:1141:1141) (1141:1141:1141))
        (PORT datab (1669:1669:1669) (1669:1669:1669))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (266:266:266) (266:266:266))
        (PORT datae (571:571:571) (571:571:571))
        (PORT dataf (605:605:605) (605:605:605))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (1537:1537:1537) (1537:1537:1537))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1651:1651:1651) (1651:1651:1651))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w18_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1725:1725:1725) (1725:1725:1725))
        (PORT datab (659:659:659) (659:659:659))
        (PORT datac (275:275:275) (275:275:275))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (234:234:234) (234:234:234))
        (PORT dataf (319:319:319) (319:319:319))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w18_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1376:1376:1376) (1376:1376:1376))
        (PORT dataf (222:222:222) (222:222:222))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w18_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1157:1157:1157))
        (PORT datab (370:370:370) (370:370:370))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (1659:1659:1659) (1659:1659:1659))
        (PORT datae (315:315:315) (315:315:315))
        (PORT dataf (490:490:490) (490:490:490))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w18_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (288:288:288))
        (PORT datab (1691:1691:1691) (1691:1691:1691))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (346:346:346) (346:346:346))
        (PORT datae (1170:1170:1170) (1170:1170:1170))
        (PORT dataf (570:570:570) (570:570:570))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w18_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1484:1484:1484) (1484:1484:1484))
        (PORT datab (1377:1377:1377) (1377:1377:1377))
        (PORT datac (250:250:250) (250:250:250))
        (PORT datad (675:675:675) (675:675:675))
        (PORT datae (908:908:908) (908:908:908))
        (PORT dataf (653:653:653) (653:653:653))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[18\]\~308\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (1025:1025:1025))
        (PORT datab (970:970:970) (970:970:970))
        (PORT datac (907:907:907) (907:907:907))
        (PORT datad (884:884:884) (884:884:884))
        (PORT dataf (1481:1481:1481) (1481:1481:1481))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (1019:1019:1019))
        (PORT datac (347:347:347) (347:347:347))
        (PORT datad (254:254:254) (254:254:254))
        (PORT datae (1301:1301:1301) (1301:1301:1301))
        (PORT dataf (916:916:916) (916:916:916))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part2\|inst2\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (646:646:646) (646:646:646))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (PORT adatasdata (896:896:896) (896:896:896))
        (PORT aclr (1909:1909:1909) (1909:1909:1909))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[16\]\~305\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1222:1222:1222))
        (PORT datab (1546:1546:1546) (1546:1546:1546))
        (PORT datac (383:383:383) (383:383:383))
        (PORT datad (1120:1120:1120) (1120:1120:1120))
        (PORT dataf (1379:1379:1379) (1379:1379:1379))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w16_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1986:1986:1986) (1986:1986:1986))
        (PORT dataf (218:218:218) (218:218:218))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w16_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1695:1695:1695) (1695:1695:1695))
        (PORT datab (910:910:910) (910:910:910))
        (PORT datac (281:281:281) (281:281:281))
        (PORT datad (255:255:255) (255:255:255))
        (PORT datae (253:253:253) (253:253:253))
        (PORT dataf (322:322:322) (322:322:322))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w16_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (287:287:287))
        (PORT datab (892:892:892) (892:892:892))
        (PORT datac (586:586:586) (586:586:586))
        (PORT datad (783:783:783) (783:783:783))
        (PORT datae (317:317:317) (317:317:317))
        (PORT dataf (1345:1345:1345) (1345:1345:1345))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w16_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1892:1892:1892) (1892:1892:1892))
        (PORT datab (876:876:876) (876:876:876))
        (PORT datac (561:561:561) (561:561:561))
        (PORT datad (565:565:565) (565:565:565))
        (PORT datae (227:227:227) (227:227:227))
        (PORT dataf (349:349:349) (349:349:349))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w16_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1889:1889:1889) (1889:1889:1889))
        (PORT datab (884:884:884) (884:884:884))
        (PORT datac (250:250:250) (250:250:250))
        (PORT datad (283:283:283) (283:283:283))
        (PORT datae (593:593:593) (593:593:593))
        (PORT dataf (777:777:777) (777:777:777))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w16_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1902:1902:1902) (1902:1902:1902))
        (PORT datab (2043:2043:2043) (2043:2043:2043))
        (PORT datac (256:256:256) (256:256:256))
        (PORT datad (684:684:684) (684:684:684))
        (PORT dataf (322:322:322) (322:322:322))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w16_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2106:2106:2106) (2106:2106:2106))
        (PORT datab (1667:1667:1667) (1667:1667:1667))
        (PORT datac (254:254:254) (254:254:254))
        (PORT datad (251:251:251) (251:251:251))
        (PORT dataf (316:316:316) (316:316:316))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (1617:1617:1617) (1617:1617:1617))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1633:1633:1633) (1633:1633:1633))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w16_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2141:2141:2141) (2141:2141:2141))
        (PORT datab (2059:2059:2059) (2059:2059:2059))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (664:664:664) (664:664:664))
        (PORT dataf (321:321:321) (321:321:321))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w16_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (382:382:382))
        (PORT datab (1200:1200:1200) (1200:1200:1200))
        (PORT datac (1991:1991:1991) (1991:1991:1991))
        (PORT datad (252:252:252) (252:252:252))
        (PORT datae (623:623:623) (623:623:623))
        (PORT dataf (610:610:610) (610:610:610))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w16_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1039:1039:1039))
        (PORT datab (1026:1026:1026) (1026:1026:1026))
        (PORT datac (246:246:246) (246:246:246))
        (PORT datad (1234:1234:1234) (1234:1234:1234))
        (PORT datae (1195:1195:1195) (1195:1195:1195))
        (PORT dataf (924:924:924) (924:924:924))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1382:1382:1382))
        (PORT datab (919:919:919) (919:919:919))
        (PORT datac (544:544:544) (544:544:544))
        (PORT datad (1033:1033:1033) (1033:1033:1033))
        (PORT dataf (210:210:210) (210:210:210))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (900:900:900) (900:900:900))
        (PORT aclr (1896:1896:1896) (1896:1896:1896))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part2\|inst\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1255:1255:1255) (1255:1255:1255))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[17\]\~320\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (277:277:277))
        (PORT datab (1292:1292:1292) (1292:1292:1292))
        (PORT datac (1152:1152:1152) (1152:1152:1152))
        (PORT datad (1618:1618:1618) (1618:1618:1618))
        (PORT datae (1372:1372:1372) (1372:1372:1372))
        (PORT dataf (1451:1451:1451) (1451:1451:1451))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1902:1902:1902) (1902:1902:1902))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1570:1570:1570) (1570:1570:1570))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst1\|inst1\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (849:849:849) (849:849:849))
        (PORT dataf (741:741:741) (741:741:741))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1790:1790:1790) (1790:1790:1790))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (1636:1636:1636) (1636:1636:1636))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (2179:2179:2179) (2179:2179:2179))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2202:2202:2202) (2202:2202:2202))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1790:1790:1790) (1790:1790:1790))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (PORT adatasdata (1773:1773:1773) (1773:1773:1773))
        (PORT aclr (1909:1909:1909) (1909:1909:1909))
        (PORT ena (2236:2236:2236) (2236:2236:2236))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w17_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2207:2207:2207) (2207:2207:2207))
        (PORT datab (1428:1428:1428) (1428:1428:1428))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (541:541:541) (541:541:541))
        (PORT datae (225:225:225) (225:225:225))
        (PORT dataf (498:498:498) (498:498:498))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2211:2211:2211))
        (PORT adatasdata (1439:1439:1439) (1439:1439:1439))
        (PORT aclr (1930:1930:1930) (1930:1930:1930))
        (PORT ena (1789:1789:1789) (1789:1789:1789))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1609:1609:1609) (1609:1609:1609))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1810:1810:1810) (1810:1810:1810))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1432:1432:1432) (1432:1432:1432))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1967:1967:1967) (1967:1967:1967))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1610:1610:1610) (1610:1610:1610))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2395:2395:2395) (2395:2395:2395))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w17_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1594:1594:1594) (1594:1594:1594))
        (PORT datab (1679:1679:1679) (1679:1679:1679))
        (PORT datac (360:360:360) (360:360:360))
        (PORT datad (261:261:261) (261:261:261))
        (PORT datae (229:229:229) (229:229:229))
        (PORT dataf (228:228:228) (228:228:228))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (926:926:926) (926:926:926))
        (PORT aclr (1896:1896:1896) (1896:1896:1896))
        (PORT ena (1872:1872:1872) (1872:1872:1872))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1094:1094:1094) (1094:1094:1094))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2331:2331:2331) (2331:2331:2331))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1094:1094:1094) (1094:1094:1094))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w17_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (294:294:294))
        (PORT datab (1762:1762:1762) (1762:1762:1762))
        (PORT datac (262:262:262) (262:262:262))
        (PORT datad (1348:1348:1348) (1348:1348:1348))
        (PORT datae (738:738:738) (738:738:738))
        (PORT dataf (712:712:712) (712:712:712))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1474:1474:1474) (1474:1474:1474))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2204:2204:2204) (2204:2204:2204))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1469:1469:1469) (1469:1469:1469))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2025:2025:2025) (2025:2025:2025))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1472:1472:1472) (1472:1472:1472))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (1986:1986:1986) (1986:1986:1986))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1459:1459:1459) (1459:1459:1459))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2185:2185:2185) (2185:2185:2185))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w17_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1948:1948:1948) (1948:1948:1948))
        (PORT datab (278:278:278) (278:278:278))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (256:256:256) (256:256:256))
        (PORT datae (1658:1658:1658) (1658:1658:1658))
        (PORT dataf (317:317:317) (317:317:317))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT adatasdata (877:877:877) (877:877:877))
        (PORT aclr (1935:1935:1935) (1935:1935:1935))
        (PORT ena (2309:2309:2309) (2309:2309:2309))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (572:572:572) (572:572:572))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2391:2391:2391) (2391:2391:2391))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1121:1121:1121) (1121:1121:1121))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2373:2373:2373) (2373:2373:2373))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT adatasdata (876:876:876) (876:876:876))
        (PORT aclr (1935:1935:1935) (1935:1935:1935))
        (PORT ena (2120:2120:2120) (2120:2120:2120))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w17_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1384:1384:1384) (1384:1384:1384))
        (PORT datab (1784:1784:1784) (1784:1784:1784))
        (PORT datac (262:262:262) (262:262:262))
        (PORT datad (360:360:360) (360:360:360))
        (PORT datae (794:794:794) (794:794:794))
        (PORT dataf (226:226:226) (226:226:226))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w17_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1211:1211:1211))
        (PORT datab (1639:1639:1639) (1639:1639:1639))
        (PORT datac (1111:1111:1111) (1111:1111:1111))
        (PORT datad (266:266:266) (266:266:266))
        (PORT datae (1070:1070:1070) (1070:1070:1070))
        (PORT dataf (551:551:551) (551:551:551))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1792:1792:1792) (1792:1792:1792))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2011:2011:2011) (2011:2011:2011))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1994:1994:1994) (1994:1994:1994))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (2036:2036:2036) (2036:2036:2036))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1981:1981:1981) (1981:1981:1981))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (1825:1825:1825) (1825:1825:1825))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1995:1995:1995) (1995:1995:1995))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (1647:1647:1647) (1647:1647:1647))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w17_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2210:2210:2210) (2210:2210:2210))
        (PORT datab (1424:1424:1424) (1424:1424:1424))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (364:364:364) (364:364:364))
        (PORT datae (333:333:333) (333:333:333))
        (PORT dataf (327:327:327) (327:327:327))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1893:1893:1893) (1893:1893:1893))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (2259:2259:2259) (2259:2259:2259))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1961:1961:1961) (1961:1961:1961))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1508:1508:1508) (1508:1508:1508))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1950:1950:1950) (1950:1950:1950))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (2239:2239:2239) (2239:2239:2239))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1950:1950:1950) (1950:1950:1950))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (2210:2210:2210) (2210:2210:2210))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1959:1959:1959) (1959:1959:1959))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (2291:2291:2291) (2291:2291:2291))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w17_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1796:1796:1796) (1796:1796:1796))
        (PORT datab (2030:2030:2030) (2030:2030:2030))
        (PORT datac (361:361:361) (361:361:361))
        (PORT datad (255:255:255) (255:255:255))
        (PORT datae (234:234:234) (234:234:234))
        (PORT dataf (318:318:318) (318:318:318))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT adatasdata (870:870:870) (870:870:870))
        (PORT aclr (1935:1935:1935) (1935:1935:1935))
        (PORT ena (1757:1757:1757) (1757:1757:1757))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part2\|inst1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1406:1406:1406) (1406:1406:1406))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (2237:2237:2237) (2237:2237:2237))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w17_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2184:2184:2184) (2184:2184:2184))
        (PORT dataf (224:224:224) (224:224:224))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w17_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1647:1647:1647) (1647:1647:1647))
        (PORT datab (367:367:367) (367:367:367))
        (PORT datac (1606:1606:1606) (1606:1606:1606))
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (1104:1104:1104) (1104:1104:1104))
        (PORT dataf (756:756:756) (756:756:756))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w17_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1249:1249:1249))
        (PORT datab (1358:1358:1358) (1358:1358:1358))
        (PORT datac (1205:1205:1205) (1205:1205:1205))
        (PORT datad (255:255:255) (255:255:255))
        (PORT datae (1262:1262:1262) (1262:1262:1262))
        (PORT dataf (1307:1307:1307) (1307:1307:1307))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[17\]\~321\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (881:881:881) (881:881:881))
        (PORT datae (546:546:546) (546:546:546))
        (PORT dataf (209:209:209) (209:209:209))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (897:897:897))
        (PORT datab (952:952:952) (952:952:952))
        (PORT datac (925:925:925) (925:925:925))
        (PORT datad (1019:1019:1019) (1019:1019:1019))
        (PORT datae (1140:1140:1140) (1140:1140:1140))
        (PORT dataf (210:210:210) (210:210:210))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (853:853:853) (853:853:853))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst1\|inst1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (220:220:220) (220:220:220))
        (PORT dataf (899:899:899) (899:899:899))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[41\]\~339\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1131:1131:1131))
        (PORT datab (771:771:771) (771:771:771))
        (PORT datac (846:846:846) (846:846:846))
        (PORT datad (668:668:668) (668:668:668))
        (PORT dataf (961:961:961) (961:961:961))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[43\]\~337\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1131:1131:1131))
        (PORT datab (771:771:771) (771:771:771))
        (PORT datac (889:889:889) (889:889:889))
        (PORT datad (669:669:669) (669:669:669))
        (PORT dataf (807:807:807) (807:807:807))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[39\]\~340\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (921:921:921))
        (PORT datab (1530:1530:1530) (1530:1530:1530))
        (PORT datac (891:891:891) (891:891:891))
        (PORT datad (854:854:854) (854:854:854))
        (PORT dataf (1079:1079:1079) (1079:1079:1079))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[73\]\~341\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1377:1377:1377))
        (PORT datab (639:639:639) (639:639:639))
        (PORT datac (602:602:602) (602:602:602))
        (PORT datad (598:598:598) (598:598:598))
        (PORT dataf (714:714:714) (714:714:714))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[35\]\~345\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1315:1315:1315))
        (PORT datab (667:667:667) (667:667:667))
        (PORT datac (850:850:850) (850:850:850))
        (PORT datad (600:600:600) (600:600:600))
        (PORT dataf (879:879:879) (879:879:879))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[69\]\~346\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1377:1377:1377))
        (PORT datab (639:639:639) (639:639:639))
        (PORT datac (648:648:648) (648:648:648))
        (PORT datad (751:751:751) (751:751:751))
        (PORT dataf (715:715:715) (715:715:715))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[105\]\~414\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1627:1627:1627) (1627:1627:1627))
        (PORT datab (1566:1566:1566) (1566:1566:1566))
        (PORT datac (276:276:276) (276:276:276))
        (PORT datad (528:528:528) (528:528:528))
        (PORT dataf (237:237:237) (237:237:237))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[129\]\~428\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (280:280:280))
        (PORT datab (968:968:968) (968:968:968))
        (PORT datac (1424:1424:1424) (1424:1424:1424))
        (PORT datad (1553:1553:1553) (1553:1553:1553))
        (PORT datae (239:239:239) (239:239:239))
        (PORT dataf (232:232:232) (232:232:232))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[17\]\~370\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (898:898:898))
        (PORT datab (674:674:674) (674:674:674))
        (PORT datac (965:965:965) (965:965:965))
        (PORT datad (880:880:880) (880:880:880))
        (PORT datae (615:615:615) (615:615:615))
        (PORT dataf (222:222:222) (222:222:222))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[17\]\~371\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (755:755:755))
        (PORT datab (968:968:968) (968:968:968))
        (PORT datac (257:257:257) (257:257:257))
        (PORT datad (670:670:670) (670:670:670))
        (PORT dataf (679:679:679) (679:679:679))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part2\|inst1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1030:1030:1030) (1030:1030:1030))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[6\]\~310\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (650:650:650))
        (PORT datab (1122:1122:1122) (1122:1122:1122))
        (PORT datac (1479:1479:1479) (1479:1479:1479))
        (PORT dataf (1336:1336:1336) (1336:1336:1336))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w6_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1152:1152:1152) (1152:1152:1152))
        (PORT datab (572:572:572) (572:572:572))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (1660:1660:1660) (1660:1660:1660))
        (PORT datae (238:238:238) (238:238:238))
        (PORT dataf (504:504:504) (504:504:504))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w6_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1726:1726:1726) (1726:1726:1726))
        (PORT datab (658:658:658) (658:658:658))
        (PORT datac (256:256:256) (256:256:256))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (333:333:333) (333:333:333))
        (PORT dataf (226:226:226) (226:226:226))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w6_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1651:1651:1651) (1651:1651:1651))
        (PORT datab (1770:1770:1770) (1770:1770:1770))
        (PORT datac (262:262:262) (262:262:262))
        (PORT datad (270:270:270) (270:270:270))
        (PORT datae (617:617:617) (617:617:617))
        (PORT dataf (641:641:641) (641:641:641))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w6_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1717:1717:1717) (1717:1717:1717))
        (PORT datab (1661:1661:1661) (1661:1661:1661))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (374:374:374) (374:374:374))
        (PORT dataf (650:650:650) (650:650:650))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w6_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1587:1587:1587) (1587:1587:1587))
        (PORT datab (276:276:276) (276:276:276))
        (PORT datac (1730:1730:1730) (1730:1730:1730))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (546:546:546) (546:546:546))
        (PORT dataf (560:560:560) (560:560:560))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w6_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1866:1866:1866) (1866:1866:1866))
        (PORT datab (1752:1752:1752) (1752:1752:1752))
        (PORT datac (253:253:253) (253:253:253))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (759:759:759) (759:759:759))
        (PORT dataf (799:799:799) (799:799:799))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w6_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1909:1909:1909) (1909:1909:1909))
        (PORT datab (951:951:951) (951:951:951))
        (PORT datac (352:352:352) (352:352:352))
        (PORT datad (252:252:252) (252:252:252))
        (PORT datae (559:559:559) (559:559:559))
        (PORT dataf (314:314:314) (314:314:314))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w6_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1635:1635:1635) (1635:1635:1635))
        (PORT datae (239:239:239) (239:239:239))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w6_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1694:1694:1694) (1694:1694:1694))
        (PORT datab (912:912:912) (912:912:912))
        (PORT datac (274:274:274) (274:274:274))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (317:317:317) (317:317:317))
        (PORT dataf (507:507:507) (507:507:507))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w6_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1725:1725:1725) (1725:1725:1725))
        (PORT datab (282:282:282) (282:282:282))
        (PORT datac (1444:1444:1444) (1444:1444:1444))
        (PORT datad (360:360:360) (360:360:360))
        (PORT datae (220:220:220) (220:220:220))
        (PORT dataf (485:485:485) (485:485:485))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w6_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1488:1488:1488) (1488:1488:1488))
        (PORT datab (1379:1379:1379) (1379:1379:1379))
        (PORT datac (685:685:685) (685:685:685))
        (PORT datad (971:971:971) (971:971:971))
        (PORT datae (651:651:651) (651:651:651))
        (PORT dataf (834:834:834) (834:834:834))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (974:974:974))
        (PORT datab (1488:1488:1488) (1488:1488:1488))
        (PORT datac (346:346:346) (346:346:346))
        (PORT datad (245:245:245) (245:245:245))
        (PORT dataf (825:825:825) (825:825:825))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT adatasdata (675:675:675) (675:675:675))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst3\|inst9\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (282:282:282))
        (PORT datac (288:288:288) (288:288:288))
        (PORT dataf (690:690:690) (690:690:690))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[37\]\~344\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (927:927:927))
        (PORT datab (1528:1528:1528) (1528:1528:1528))
        (PORT datac (632:632:632) (632:632:632))
        (PORT datad (349:349:349) (349:349:349))
        (PORT dataf (827:827:827) (827:827:827))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[71\]\~384\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1126:1126:1126) (1126:1126:1126))
        (PORT datab (480:480:480) (480:480:480))
        (PORT datac (575:575:575) (575:575:575))
        (PORT datad (238:238:238) (238:238:238))
        (PORT dataf (700:700:700) (700:700:700))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[67\]\~386\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (645:645:645) (645:645:645))
        (PORT datac (784:784:784) (784:784:784))
        (PORT datad (1553:1553:1553) (1553:1553:1553))
        (PORT datae (627:627:627) (627:627:627))
        (PORT dataf (752:752:752) (752:752:752))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[79\]\~444\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1031:1031:1031) (1031:1031:1031))
        (PORT datad (1097:1097:1097) (1097:1097:1097))
        (PORT dataf (816:816:816) (816:816:816))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[79\]\~378\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (827:827:827))
        (PORT datab (1008:1008:1008) (1008:1008:1008))
        (PORT datac (763:763:763) (763:763:763))
        (PORT datad (786:786:786) (786:786:786))
        (PORT dataf (702:702:702) (702:702:702))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[47\]\~328\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1134:1134:1134))
        (PORT datab (773:773:773) (773:773:773))
        (PORT datac (889:889:889) (889:889:889))
        (PORT datad (560:560:560) (560:560:560))
        (PORT dataf (620:620:620) (620:620:620))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[79\]\~379\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1140:1140:1140))
        (PORT datab (488:488:488) (488:488:488))
        (PORT datac (275:275:275) (275:275:275))
        (PORT datad (218:218:218) (218:218:218))
        (PORT dataf (232:232:232) (232:232:232))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[75\]\~383\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1140:1140:1140))
        (PORT datab (488:488:488) (488:488:488))
        (PORT datac (445:445:445) (445:445:445))
        (PORT datad (243:243:243) (243:243:243))
        (PORT dataf (236:236:236) (236:236:236))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[107\]\~385\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1257:1257:1257) (1257:1257:1257))
        (PORT datab (1833:1833:1833) (1833:1833:1833))
        (PORT datac (380:380:380) (380:380:380))
        (PORT datad (345:345:345) (345:345:345))
        (PORT dataf (583:583:583) (583:583:583))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[131\]\~427\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1261:1261:1261))
        (PORT datab (1838:1838:1838) (1838:1838:1838))
        (PORT datac (388:388:388) (388:388:388))
        (PORT datad (585:585:585) (585:585:585))
        (PORT datae (255:255:255) (255:255:255))
        (PORT dataf (779:779:779) (779:779:779))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (1914:1914:1914) (1914:1914:1914))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (556:556:556) (556:556:556))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst1\|inst5\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1148:1148:1148) (1148:1148:1148))
        (PORT datac (249:249:249) (249:249:249))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (2039:2039:2039) (2039:2039:2039))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1563:1563:1563) (1563:1563:1563))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1491:1491:1491) (1491:1491:1491))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1020:1020:1020) (1020:1020:1020))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1546:1546:1546) (1546:1546:1546))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1814:1814:1814) (1814:1814:1814))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1555:1555:1555) (1555:1555:1555))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1440:1440:1440) (1440:1440:1440))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w19_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2334:2334:2334) (2334:2334:2334))
        (PORT datab (1260:1260:1260) (1260:1260:1260))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (548:548:548) (548:548:548))
        (PORT datae (830:830:830) (830:830:830))
        (PORT dataf (839:839:839) (839:839:839))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (1817:1817:1817) (1817:1817:1817))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (PORT ena (1513:1513:1513) (1513:1513:1513))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (2049:2049:2049) (2049:2049:2049))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1884:1884:1884) (1884:1884:1884))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (2052:2052:2052) (2052:2052:2052))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1118:1118:1118) (1118:1118:1118))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (2054:2054:2054) (2054:2054:2054))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1505:1505:1505) (1505:1505:1505))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1819:1819:1819) (1819:1819:1819))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w19_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1521:1521:1521) (1521:1521:1521))
        (PORT datab (2143:2143:2143) (2143:2143:2143))
        (PORT datac (274:274:274) (274:274:274))
        (PORT datad (261:261:261) (261:261:261))
        (PORT dataf (321:321:321) (321:321:321))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (1814:1814:1814) (1814:1814:1814))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (PORT ena (1627:1627:1627) (1627:1627:1627))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w19_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1582:1582:1582) (1582:1582:1582))
        (PORT dataf (320:320:320) (320:320:320))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (1815:1815:1815) (1815:1815:1815))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (PORT ena (1597:1597:1597) (1597:1597:1597))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w19_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1521:1521:1521) (1521:1521:1521))
        (PORT datab (1413:1413:1413) (1413:1413:1413))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (612:612:612) (612:612:612))
        (PORT datae (220:220:220) (220:220:220))
        (PORT dataf (312:312:312) (312:312:312))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2108:2108:2108) (2108:2108:2108))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (2030:2030:2030) (2030:2030:2030))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (1861:1861:1861) (1861:1861:1861))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1403:1403:1403) (1403:1403:1403))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2125:2125:2125) (2125:2125:2125))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1561:1561:1561) (1561:1561:1561))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2117:2117:2117) (2117:2117:2117))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w19_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1470:1470:1470) (1470:1470:1470))
        (PORT datab (1733:1733:1733) (1733:1733:1733))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (863:863:863) (863:863:863))
        (PORT datae (782:782:782) (782:782:782))
        (PORT dataf (318:318:318) (318:318:318))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1744:1744:1744) (1744:1744:1744))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2083:2083:2083) (2083:2083:2083))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1157:1157:1157) (1157:1157:1157))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1885:1885:1885) (1885:1885:1885))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1398:1398:1398) (1398:1398:1398))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2313:2313:2313) (2313:2313:2313))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1412:1412:1412) (1412:1412:1412))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w19_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1456:1456:1456) (1456:1456:1456))
        (PORT datab (1742:1742:1742) (1742:1742:1742))
        (PORT datac (549:549:549) (549:549:549))
        (PORT datad (597:597:597) (597:597:597))
        (PORT datae (557:557:557) (557:557:557))
        (PORT dataf (216:216:216) (216:216:216))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1750:1750:1750) (1750:1750:1750))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (1756:1756:1756) (1756:1756:1756))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1874:1874:1874) (1874:1874:1874))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (2049:2049:2049) (2049:2049:2049))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part2\|inst3\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (843:843:843) (843:843:843))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2239:2239:2239) (2239:2239:2239))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1755:1755:1755) (1755:1755:1755))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (1623:1623:1623) (1623:1623:1623))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w19_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2126:2126:2126) (2126:2126:2126))
        (PORT datab (1411:1411:1411) (1411:1411:1411))
        (PORT datac (769:769:769) (769:769:769))
        (PORT datad (268:268:268) (268:268:268))
        (PORT datae (647:647:647) (647:647:647))
        (PORT dataf (735:735:735) (735:735:735))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT adatasdata (1128:1128:1128) (1128:1128:1128))
        (PORT aclr (1935:1935:1935) (1935:1935:1935))
        (PORT ena (2395:2395:2395) (2395:2395:2395))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT adatasdata (1127:1127:1127) (1127:1127:1127))
        (PORT aclr (1935:1935:1935) (1935:1935:1935))
        (PORT ena (2132:2132:2132) (2132:2132:2132))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1179:1179:1179) (1179:1179:1179))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (1985:1985:1985) (1985:1985:1985))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2131:2131:2131) (2131:2131:2131))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w19_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2052:2052:2052) (2052:2052:2052))
        (PORT datab (273:273:273) (273:273:273))
        (PORT datac (1760:1760:1760) (1760:1760:1760))
        (PORT datad (261:261:261) (261:261:261))
        (PORT datae (656:656:656) (656:656:656))
        (PORT dataf (807:807:807) (807:807:807))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w19_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1694:1694:1694) (1694:1694:1694))
        (PORT datab (2014:2014:2014) (2014:2014:2014))
        (PORT datac (361:361:361) (361:361:361))
        (PORT datad (355:355:355) (355:355:355))
        (PORT datae (649:649:649) (649:649:649))
        (PORT dataf (607:607:607) (607:607:607))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w19_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (594:594:594))
        (PORT datab (578:578:578) (578:578:578))
        (PORT datac (1795:1795:1795) (1795:1795:1795))
        (PORT datad (1548:1548:1548) (1548:1548:1548))
        (PORT datae (562:562:562) (562:562:562))
        (PORT dataf (894:894:894) (894:894:894))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[19\]\~309\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (759:759:759))
        (PORT datac (970:970:970) (970:970:970))
        (PORT datad (1364:1364:1364) (1364:1364:1364))
        (PORT datae (933:933:933) (933:933:933))
        (PORT dataf (1564:1564:1564) (1564:1564:1564))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1521:1521:1521) (1521:1521:1521))
        (PORT datac (1344:1344:1344) (1344:1344:1344))
        (PORT datad (1590:1590:1590) (1590:1590:1590))
        (PORT datae (216:216:216) (216:216:216))
        (PORT dataf (902:902:902) (902:902:902))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1725:1725:1725) (1725:1725:1725))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst1\|inst5\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (879:879:879) (879:879:879))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst1\|inst5\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1007:1007:1007) (1007:1007:1007))
        (PORT datad (667:667:667) (667:667:667))
        (PORT dataf (798:798:798) (798:798:798))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1117:1117:1117) (1117:1117:1117))
        (PORT datac (351:351:351) (351:351:351))
        (PORT dataf (315:315:315) (315:315:315))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (541:541:541) (541:541:541))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[19\]\~416\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (520:520:520) (520:520:520))
        (PORT datae (494:494:494) (494:494:494))
        (PORT dataf (1088:1088:1088) (1088:1088:1088))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[19\]\~362\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (942:942:942))
        (PORT datac (1187:1187:1187) (1187:1187:1187))
        (PORT datad (1523:1523:1523) (1523:1523:1523))
        (PORT datae (877:877:877) (877:877:877))
        (PORT dataf (314:314:314) (314:314:314))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[19\]\~363\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (950:950:950))
        (PORT datab (878:878:878) (878:878:878))
        (PORT datac (262:262:262) (262:262:262))
        (PORT datad (588:588:588) (588:588:588))
        (PORT dataf (794:794:794) (794:794:794))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[19\]\~364\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (278:278:278))
        (PORT datab (1421:1421:1421) (1421:1421:1421))
        (PORT datac (1060:1060:1060) (1060:1060:1060))
        (PORT datad (235:235:235) (235:235:235))
        (PORT dataf (215:215:215) (215:215:215))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (1212:1212:1212) (1212:1212:1212))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[19\]\~309\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1188:1188:1188))
        (PORT datab (1289:1289:1289) (1289:1289:1289))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (1097:1097:1097) (1097:1097:1097))
        (PORT dataf (1394:1394:1394) (1394:1394:1394))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w19_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1505:1505:1505) (1505:1505:1505))
        (PORT datab (1348:1348:1348) (1348:1348:1348))
        (PORT datac (558:558:558) (558:558:558))
        (PORT datad (639:639:639) (639:639:639))
        (PORT dataf (614:614:614) (614:614:614))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (2039:2039:2039) (2039:2039:2039))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1562:1562:1562) (1562:1562:1562))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (2038:2038:2038) (2038:2038:2038))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1380:1380:1380) (1380:1380:1380))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part2\|inst3\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1165:1165:1165) (1165:1165:1165))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1842:1842:1842) (1842:1842:1842))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (2036:2036:2036) (2036:2036:2036))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1479:1479:1479) (1479:1479:1479))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w19_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1430:1430:1430) (1430:1430:1430))
        (PORT datab (1225:1225:1225) (1225:1225:1225))
        (PORT datac (262:262:262) (262:262:262))
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (565:565:565) (565:565:565))
        (PORT dataf (625:625:625) (625:625:625))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w19_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1356:1356:1356) (1356:1356:1356))
        (PORT datad (242:242:242) (242:242:242))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w19_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1506:1506:1506) (1506:1506:1506))
        (PORT datab (1349:1349:1349) (1349:1349:1349))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (370:370:370) (370:370:370))
        (PORT datae (332:332:332) (332:332:332))
        (PORT dataf (320:320:320) (320:320:320))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w19_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1229:1229:1229) (1229:1229:1229))
        (PORT datab (1687:1687:1687) (1687:1687:1687))
        (PORT datac (249:249:249) (249:249:249))
        (PORT datad (359:359:359) (359:359:359))
        (PORT datae (224:224:224) (224:224:224))
        (PORT dataf (742:742:742) (742:742:742))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w19_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2270:2270:2270) (2270:2270:2270))
        (PORT datab (1461:1461:1461) (1461:1461:1461))
        (PORT datac (437:437:437) (437:437:437))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (515:515:515) (515:515:515))
        (PORT dataf (319:319:319) (319:319:319))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w19_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1646:1646:1646) (1646:1646:1646))
        (PORT datab (1777:1777:1777) (1777:1777:1777))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (283:283:283) (283:283:283))
        (PORT datae (743:743:743) (743:743:743))
        (PORT dataf (836:836:836) (836:836:836))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w19_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1727:1727:1727) (1727:1727:1727))
        (PORT datab (1401:1401:1401) (1401:1401:1401))
        (PORT datac (672:672:672) (672:672:672))
        (PORT datad (369:369:369) (369:369:369))
        (PORT datae (847:847:847) (847:847:847))
        (PORT dataf (643:643:643) (643:643:643))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w19_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (287:287:287))
        (PORT datab (2030:2030:2030) (2030:2030:2030))
        (PORT datac (656:656:656) (656:656:656))
        (PORT datad (1417:1417:1417) (1417:1417:1417))
        (PORT datae (777:777:777) (777:777:777))
        (PORT dataf (776:776:776) (776:776:776))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w19_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1280:1280:1280))
        (PORT datab (1494:1494:1494) (1494:1494:1494))
        (PORT datac (873:873:873) (873:873:873))
        (PORT datad (636:636:636) (636:636:636))
        (PORT datae (842:842:842) (842:842:842))
        (PORT dataf (799:799:799) (799:799:799))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w19_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1380:1380:1380) (1380:1380:1380))
        (PORT datab (1471:1471:1471) (1471:1471:1471))
        (PORT datac (922:922:922) (922:922:922))
        (PORT datad (874:874:874) (874:874:874))
        (PORT datae (613:613:613) (613:613:613))
        (PORT dataf (210:210:210) (210:210:210))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (721:721:721))
        (PORT datab (1293:1293:1293) (1293:1293:1293))
        (PORT datac (250:250:250) (250:250:250))
        (PORT datad (892:892:892) (892:892:892))
        (PORT dataf (1067:1067:1067) (1067:1067:1067))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (551:551:551) (551:551:551))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[50\]\~357\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1606:1606:1606) (1606:1606:1606))
        (PORT datab (990:990:990) (990:990:990))
        (PORT datac (890:890:890) (890:890:890))
        (PORT datad (1301:1301:1301) (1301:1301:1301))
        (PORT dataf (802:802:802) (802:802:802))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[84\]\~391\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1358:1358:1358) (1358:1358:1358))
        (PORT datab (619:619:619) (619:619:619))
        (PORT datac (270:270:270) (270:270:270))
        (PORT datad (227:227:227) (227:227:227))
        (PORT dataf (917:917:917) (917:917:917))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[88\]\~390\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1124:1124:1124))
        (PORT datab (1401:1401:1401) (1401:1401:1401))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (228:228:228) (228:228:228))
        (PORT dataf (239:239:239) (239:239:239))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[120\]\~412\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1613:1613:1613) (1613:1613:1613))
        (PORT datab (1168:1168:1168) (1168:1168:1168))
        (PORT datac (567:567:567) (567:567:567))
        (PORT datad (347:347:347) (347:347:347))
        (PORT dataf (1430:1430:1430) (1430:1430:1430))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[30\]\~294\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (686:686:686))
        (PORT datab (1724:1724:1724) (1724:1724:1724))
        (PORT datac (868:868:868) (868:868:868))
        (PORT dataf (823:823:823) (823:823:823))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[30\]\~397\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (283:283:283))
        (PORT datab (449:449:449) (449:449:449))
        (PORT datac (868:868:868) (868:868:868))
        (PORT datad (1702:1702:1702) (1702:1702:1702))
        (PORT datae (1419:1419:1419) (1419:1419:1419))
        (PORT dataf (232:232:232) (232:232:232))
        (PORT datag (224:224:224) (224:224:224))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
        (IOPATH datag combout (246:246:246) (246:246:246))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst\|inst9\|inst3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (278:278:278) (278:278:278))
        (PORT datad (876:876:876) (876:876:876))
        (PORT dataf (912:912:912) (912:912:912))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2209:2209:2209))
        (PORT adatasdata (569:569:569) (569:569:569))
        (PORT aclr (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst\|inst\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (833:833:833) (833:833:833))
        (PORT datad (933:933:933) (933:933:933))
        (PORT dataf (959:959:959) (959:959:959))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1376:1376:1376) (1376:1376:1376))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst\|inst1\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1340:1340:1340) (1340:1340:1340))
        (PORT datad (853:853:853) (853:853:853))
        (PORT dataf (950:950:950) (950:950:950))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[97\]\~415\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1627:1627:1627) (1627:1627:1627))
        (PORT datab (1566:1566:1566) (1566:1566:1566))
        (PORT datac (630:630:630) (630:630:630))
        (PORT datad (627:627:627) (627:627:627))
        (PORT dataf (751:751:751) (751:751:751))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[137\]\~416\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1378:1378:1378) (1378:1378:1378))
        (PORT datab (965:965:965) (965:965:965))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (238:238:238) (238:238:238))
        (PORT dataf (217:217:217) (217:217:217))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[25\]\~324\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (877:877:877) (877:877:877))
        (PORT datad (847:847:847) (847:847:847))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[51\]\~330\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1146:1146:1146))
        (PORT datab (861:861:861) (861:861:861))
        (PORT datac (941:941:941) (941:941:941))
        (PORT datad (952:952:952) (952:952:952))
        (PORT dataf (748:748:748) (748:748:748))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[89\]\~324\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (703:703:703))
        (PORT datab (887:887:887) (887:887:887))
        (PORT datac (1116:1116:1116) (1116:1116:1116))
        (PORT datad (1085:1085:1085) (1085:1085:1085))
        (PORT dataf (1069:1069:1069) (1069:1069:1069))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[85\]\~331\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (605:605:605) (605:605:605))
        (PORT datac (643:643:643) (643:643:643))
        (PORT datad (561:561:561) (561:561:561))
        (PORT dataf (543:543:543) (543:543:543))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[59\]\~320\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (992:992:992))
        (PORT datab (1346:1346:1346) (1346:1346:1346))
        (PORT datac (916:916:916) (916:916:916))
        (PORT datad (1058:1058:1058) (1058:1058:1058))
        (PORT dataf (869:869:869) (869:869:869))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[89\]\~325\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (615:615:615))
        (PORT datac (595:595:595) (595:595:595))
        (PORT datad (553:553:553) (553:553:553))
        (PORT dataf (324:324:324) (324:324:324))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1179:1179:1179) (1179:1179:1179))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (658:658:658) (658:658:658))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1298:1298:1298) (1298:1298:1298))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1898:1898:1898) (1898:1898:1898))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (677:677:677) (677:677:677))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT adatasdata (570:570:570) (570:570:570))
        (PORT aclr (1935:1935:1935) (1935:1935:1935))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2507:2507:2507) (2507:2507:2507))
        (PORT d[1] (2877:2877:2877) (2877:2877:2877))
        (PORT d[2] (2647:2647:2647) (2647:2647:2647))
        (PORT d[3] (2126:2126:2126) (2126:2126:2126))
        (PORT d[4] (2552:2552:2552) (2552:2552:2552))
        (PORT d[5] (2162:2162:2162) (2162:2162:2162))
        (PORT d[6] (1931:1931:1931) (1931:1931:1931))
        (PORT d[7] (1907:1907:1907) (1907:1907:1907))
        (PORT d[8] (2267:2267:2267) (2267:2267:2267))
        (PORT clk (1995:1995:1995) (1995:1995:1995))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (255:255:255))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2834:2834:2834) (2834:2834:2834))
        (PORT d[1] (3098:3098:3098) (3098:3098:3098))
        (PORT d[2] (1848:1848:1848) (1848:1848:1848))
        (PORT d[3] (2640:2640:2640) (2640:2640:2640))
        (PORT d[4] (2949:2949:2949) (2949:2949:2949))
        (PORT d[5] (2051:2051:2051) (2051:2051:2051))
        (PORT d[6] (1917:1917:1917) (1917:1917:1917))
        (PORT d[7] (3111:3111:3111) (3111:3111:3111))
        (PORT d[8] (2688:2688:2688) (2688:2688:2688))
        (PORT d[9] (2597:2597:2597) (2597:2597:2597))
        (PORT d[10] (2275:2275:2275) (2275:2275:2275))
        (PORT d[11] (2877:2877:2877) (2877:2877:2877))
        (PORT d[12] (2758:2758:2758) (2758:2758:2758))
        (PORT d[13] (2907:2907:2907) (2907:2907:2907))
        (PORT d[14] (2099:2099:2099) (2099:2099:2099))
        (PORT d[15] (3395:3395:3395) (3395:3395:3395))
        (PORT clk (1995:1995:1995) (1995:1995:1995))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (618:618:618))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3025:3025:3025) (3025:3025:3025))
        (PORT clk (1995:1995:1995) (1995:1995:1995))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (151:151:151))
      (HOLD d (posedge clk) (40:40:40))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1995:1995:1995) (1995:1995:1995))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2118:2118:2118))
        (IOPATH (posedge clk) pulse (0:0:0) (1896:1896:1896))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2118:2118:2118))
        (IOPATH (posedge clk) pulse (0:0:0) (1779:1779:1779))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2118:2118:2118))
        (IOPATH (posedge clk) pulse (0:0:0) (2345:2345:2345))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a21\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (IOPATH (posedge clk) q (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[31\]\~290\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1048:1048:1048))
        (PORT datab (1296:1296:1296) (1296:1296:1296))
        (PORT datad (1545:1545:1545) (1545:1545:1545))
        (PORT datae (1750:1750:1750) (1750:1750:1750))
        (PORT dataf (972:972:972) (972:972:972))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (850:850:850) (850:850:850))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1591:1591:1591) (1591:1591:1591))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst\|inst6\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1375:1375:1375) (1375:1375:1375))
        (PORT dataf (212:212:212) (212:212:212))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1567:1567:1567) (1567:1567:1567))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2195:2195:2195) (2195:2195:2195))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1569:1569:1569) (1569:1569:1569))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2202:2202:2202) (2202:2202:2202))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (PORT adatasdata (1570:1570:1570) (1570:1570:1570))
        (PORT aclr (1909:1909:1909) (1909:1909:1909))
        (PORT ena (2236:2236:2236) (2236:2236:2236))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (1562:1562:1562) (1562:1562:1562))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (1992:1992:1992) (1992:1992:1992))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w31_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1647:1647:1647) (1647:1647:1647))
        (PORT datab (2418:2418:2418) (2418:2418:2418))
        (PORT datac (361:361:361) (361:361:361))
        (PORT datad (341:341:341) (341:341:341))
        (PORT datae (535:535:535) (535:535:535))
        (PORT dataf (500:500:500) (500:500:500))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1591:1591:1591) (1591:1591:1591))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (1647:1647:1647) (1647:1647:1647))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1579:1579:1579) (1579:1579:1579))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2011:2011:2011) (2011:2011:2011))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1603:1603:1603) (1603:1603:1603))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (1825:1825:1825) (1825:1825:1825))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part1\|inst4\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1257:1257:1257) (1257:1257:1257))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (2036:2036:2036) (2036:2036:2036))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w31_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2581:2581:2581) (2581:2581:2581))
        (PORT datab (1439:1439:1439) (1439:1439:1439))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (367:367:367) (367:367:367))
        (PORT datae (233:233:233) (233:233:233))
        (PORT dataf (223:223:223) (223:223:223))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2209:2209:2209))
        (PORT adatasdata (1529:1529:1529) (1529:1529:1529))
        (PORT aclr (1928:1928:1928) (1928:1928:1928))
        (PORT ena (1968:1968:1968) (1968:1968:1968))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2209:2209:2209))
        (PORT adatasdata (1526:1526:1526) (1526:1526:1526))
        (PORT aclr (1928:1928:1928) (1928:1928:1928))
        (PORT ena (2017:2017:2017) (2017:2017:2017))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2209:2209:2209))
        (PORT adatasdata (1528:1528:1528) (1528:1528:1528))
        (PORT aclr (1928:1928:1928) (1928:1928:1928))
        (PORT ena (2003:2003:2003) (2003:2003:2003))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1219:1219:1219) (1219:1219:1219))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (1986:1986:1986) (1986:1986:1986))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w31_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1701:1701:1701) (1701:1701:1701))
        (PORT datab (1689:1689:1689) (1689:1689:1689))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (232:232:232) (232:232:232))
        (PORT dataf (541:541:541) (541:541:541))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1153:1153:1153) (1153:1153:1153))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2331:2331:2331) (2331:2331:2331))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (1514:1514:1514) (1514:1514:1514))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (PORT ena (2352:2352:2352) (2352:2352:2352))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (1160:1160:1160) (1160:1160:1160))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (PORT ena (2343:2343:2343) (2343:2343:2343))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1155:1155:1155) (1155:1155:1155))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w31_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1787:1787:1787) (1787:1787:1787))
        (PORT datab (2054:2054:2054) (2054:2054:2054))
        (PORT datac (538:538:538) (538:538:538))
        (PORT datad (275:275:275) (275:275:275))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (497:497:497) (497:497:497))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1503:1503:1503) (1503:1503:1503))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2093:2093:2093) (2093:2093:2093))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1357:1357:1357) (1357:1357:1357))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (2277:2277:2277) (2277:2277:2277))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1502:1502:1502) (1502:1502:1502))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2313:2313:2313) (2313:2313:2313))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1506:1506:1506) (1506:1506:1506))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2109:2109:2109) (2109:2109:2109))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w31_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2086:2086:2086) (2086:2086:2086))
        (PORT datab (1408:1408:1408) (1408:1408:1408))
        (PORT datac (270:270:270) (270:270:270))
        (PORT datad (365:365:365) (365:365:365))
        (PORT dataf (248:248:248) (248:248:248))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1311:1311:1311) (1311:1311:1311))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2159:2159:2159) (2159:2159:2159))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1313:1313:1313) (1313:1313:1313))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2468:2468:2468) (2468:2468:2468))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1311:1311:1311) (1311:1311:1311))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2602:2602:2602) (2602:2602:2602))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (1197:1197:1197) (1197:1197:1197))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (PORT ena (2628:2628:2628) (2628:2628:2628))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w31_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2279:2279:2279) (2279:2279:2279))
        (PORT datab (1807:1807:1807) (1807:1807:1807))
        (PORT datac (277:277:277) (277:277:277))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (235:235:235) (235:235:235))
        (PORT dataf (610:610:610) (610:610:610))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w31_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1958:1958:1958) (1958:1958:1958))
        (PORT datab (1698:1698:1698) (1698:1698:1698))
        (PORT datac (243:243:243) (243:243:243))
        (PORT datad (694:694:694) (694:694:694))
        (PORT datae (837:837:837) (837:837:837))
        (PORT dataf (745:745:745) (745:745:745))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1546:1546:1546) (1546:1546:1546))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1550:1550:1550) (1550:1550:1550))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1576:1576:1576) (1576:1576:1576))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (2242:2242:2242) (2242:2242:2242))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1740:1740:1740) (1740:1740:1740))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (2237:2237:2237) (2237:2237:2237))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w31_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2199:2199:2199) (2199:2199:2199))
        (PORT dataf (222:222:222) (222:222:222))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1743:1743:1743) (1743:1743:1743))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (2291:2291:2291) (2291:2291:2291))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1576:1576:1576) (1576:1576:1576))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (2210:2210:2210) (2210:2210:2210))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1568:1568:1568) (1568:1568:1568))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (2238:2238:2238) (2238:2238:2238))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1545:1545:1545) (1545:1545:1545))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1508:1508:1508) (1508:1508:1508))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w31_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2032:2032:2032) (2032:2032:2032))
        (PORT datab (1941:1941:1941) (1941:1941:1941))
        (PORT datac (257:257:257) (257:257:257))
        (PORT datad (364:364:364) (364:364:364))
        (PORT datae (330:330:330) (330:330:330))
        (PORT dataf (230:230:230) (230:230:230))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w31_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1665:1665:1665) (1665:1665:1665))
        (PORT datab (1820:1820:1820) (1820:1820:1820))
        (PORT datac (349:349:349) (349:349:349))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (565:565:565) (565:565:565))
        (PORT dataf (309:309:309) (309:309:309))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w31_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1092:1092:1092) (1092:1092:1092))
        (PORT datab (723:723:723) (723:723:723))
        (PORT datac (1199:1199:1199) (1199:1199:1199))
        (PORT datad (974:974:974) (974:974:974))
        (PORT datae (619:619:619) (619:619:619))
        (PORT dataf (1108:1108:1108) (1108:1108:1108))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (401:401:401))
        (PORT datac (1452:1452:1452) (1452:1452:1452))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (817:817:817) (817:817:817))
        (PORT dataf (307:307:307) (307:307:307))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT adatasdata (557:557:557) (557:557:557))
        (PORT aclr (1935:1935:1935) (1935:1935:1935))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst\|inst6\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1327:1327:1327) (1327:1327:1327))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[95\]\~433\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (720:720:720))
        (PORT datab (657:657:657) (657:657:657))
        (PORT datac (810:810:810) (810:810:810))
        (PORT datad (649:649:649) (649:649:649))
        (PORT datae (938:938:938) (938:938:938))
        (PORT dataf (1319:1319:1319) (1319:1319:1319))
        (PORT datag (802:802:802) (802:802:802))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
        (IOPATH datag combout (246:246:246) (246:246:246))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|_\~342\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1093:1093:1093) (1093:1093:1093))
        (PORT dataf (814:814:814) (814:814:814))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[151\]\~406\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1437:1437:1437) (1437:1437:1437))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (347:347:347) (347:347:347))
        (PORT dataf (636:636:636) (636:636:636))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[31\]\~414\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1175:1175:1175) (1175:1175:1175))
        (PORT datab (1160:1160:1160) (1160:1160:1160))
        (PORT datac (1232:1232:1232) (1232:1232:1232))
        (PORT datae (826:826:826) (826:826:826))
        (PORT dataf (655:655:655) (655:655:655))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[119\]\~336\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1152:1152:1152) (1152:1152:1152))
        (PORT datae (1454:1454:1454) (1454:1454:1454))
        (PORT dataf (1544:1544:1544) (1544:1544:1544))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[49\]\~331\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1146:1146:1146))
        (PORT datab (861:861:861) (861:861:861))
        (PORT datac (1033:1033:1033) (1033:1033:1033))
        (PORT datad (1040:1040:1040) (1040:1040:1040))
        (PORT dataf (907:907:907) (907:907:907))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[53\]\~332\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1246:1246:1246) (1246:1246:1246))
        (PORT datab (1085:1085:1085) (1085:1085:1085))
        (PORT datac (1394:1394:1394) (1394:1394:1394))
        (PORT datad (864:864:864) (864:864:864))
        (PORT dataf (1183:1183:1183) (1183:1183:1183))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[83\]\~335\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (604:604:604))
        (PORT datab (1405:1405:1405) (1405:1405:1405))
        (PORT datac (622:622:622) (622:622:622))
        (PORT datad (236:236:236) (236:236:236))
        (PORT dataf (839:839:839) (839:839:839))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[119\]\~342\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1416:1416:1416) (1416:1416:1416))
        (PORT datab (1094:1094:1094) (1094:1094:1094))
        (PORT datac (355:355:355) (355:355:355))
        (PORT datad (1431:1431:1431) (1431:1431:1431))
        (PORT dataf (233:233:233) (233:233:233))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[119\]\~343\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (597:597:597) (597:597:597))
        (PORT datad (268:268:268) (268:268:268))
        (PORT datae (564:564:564) (564:564:564))
        (PORT dataf (552:552:552) (552:552:552))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst2\|inst\|inst6\|inst3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (566:566:566) (566:566:566))
        (PORT datad (356:356:356) (356:356:356))
        (PORT dataf (516:516:516) (516:516:516))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst2\|inst\|inst6\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1572:1572:1572) (1572:1572:1572))
        (PORT datab (1103:1103:1103) (1103:1103:1103))
        (PORT datac (1577:1577:1577) (1577:1577:1577))
        (PORT datad (711:711:711) (711:711:711))
        (PORT datae (665:665:665) (665:665:665))
        (PORT dataf (638:638:638) (638:638:638))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[112\]\~448\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1120:1120:1120) (1120:1120:1120))
        (PORT datad (1263:1263:1263) (1263:1263:1263))
        (PORT dataf (586:586:586) (586:586:586))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[111\]\~402\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (878:878:878))
        (PORT datab (976:976:976) (976:976:976))
        (PORT datac (766:766:766) (766:766:766))
        (PORT datad (368:368:368) (368:368:368))
        (PORT datae (530:530:530) (530:530:530))
        (PORT dataf (350:350:350) (350:350:350))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[111\]\~403\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1728:1728:1728) (1728:1728:1728))
        (PORT datab (722:722:722) (722:722:722))
        (PORT datac (949:949:949) (949:949:949))
        (PORT datad (888:888:888) (888:888:888))
        (PORT dataf (782:782:782) (782:782:782))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[103\]\~404\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1257:1257:1257) (1257:1257:1257))
        (PORT datab (1833:1833:1833) (1833:1833:1833))
        (PORT datac (617:617:617) (617:617:617))
        (PORT datad (350:350:350) (350:350:350))
        (PORT dataf (549:549:549) (549:549:549))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[143\]\~405\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1571:1571:1571) (1571:1571:1571))
        (PORT datab (1101:1101:1101) (1101:1101:1101))
        (PORT datac (875:875:875) (875:875:875))
        (PORT datad (694:694:694) (694:694:694))
        (PORT datae (675:675:675) (675:675:675))
        (PORT dataf (841:841:841) (841:841:841))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[31\]\~306\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (875:875:875))
        (PORT datab (263:263:263) (263:263:263))
        (PORT datac (914:914:914) (914:914:914))
        (PORT datad (655:655:655) (655:655:655))
        (PORT datae (1115:1115:1115) (1115:1115:1115))
        (PORT dataf (624:624:624) (624:624:624))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[29\]\~288\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (858:858:858))
        (PORT datab (1171:1171:1171) (1171:1171:1171))
        (PORT datac (1515:1515:1515) (1515:1515:1515))
        (PORT datad (1375:1375:1375) (1375:1375:1375))
        (PORT dataf (1454:1454:1454) (1454:1454:1454))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst\|inst3\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (865:865:865) (865:865:865))
        (PORT datad (897:897:897) (897:897:897))
        (PORT dataf (845:845:845) (845:845:845))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[29\]\~289\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (912:912:912) (912:912:912))
        (PORT datac (1479:1479:1479) (1479:1479:1479))
        (PORT datae (867:867:867) (867:867:867))
        (PORT dataf (223:223:223) (223:223:223))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[149\]\~334\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (385:385:385))
        (PORT datab (397:397:397) (397:397:397))
        (PORT datac (293:293:293) (293:293:293))
        (PORT datad (634:634:634) (634:634:634))
        (PORT datae (318:318:318) (318:318:318))
        (PORT dataf (1249:1249:1249) (1249:1249:1249))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[157\]\~335\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (915:915:915) (915:915:915))
        (PORT datac (849:849:849) (849:849:849))
        (PORT datad (1271:1271:1271) (1271:1271:1271))
        (PORT dataf (867:867:867) (867:867:867))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[29\]\~292\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (398:398:398))
        (PORT datab (276:276:276) (276:276:276))
        (PORT datac (860:860:860) (860:860:860))
        (PORT datad (221:221:221) (221:221:221))
        (PORT dataf (757:757:757) (757:757:757))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst\|inst7\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (904:904:904) (904:904:904))
        (PORT datad (821:821:821) (821:821:821))
        (PORT dataf (552:552:552) (552:552:552))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst\|inst5\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (862:862:862) (862:862:862))
        (PORT datad (1304:1304:1304) (1304:1304:1304))
        (PORT dataf (947:947:947) (947:947:947))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[27\]\~297\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1146:1146:1146))
        (PORT datab (1001:1001:1001) (1001:1001:1001))
        (PORT datac (545:545:545) (545:545:545))
        (PORT datad (357:357:357) (357:357:357))
        (PORT dataf (694:694:694) (694:694:694))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[115\]\~437\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datab (394:394:394) (394:394:394))
        (PORT datac (839:839:839) (839:839:839))
        (PORT datad (569:569:569) (569:569:569))
        (PORT datae (1024:1024:1024) (1024:1024:1024))
        (PORT dataf (484:484:484) (484:484:484))
        (PORT datag (586:586:586) (586:586:586))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
        (IOPATH datag combout (246:246:246) (246:246:246))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[139\]\~387\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1174:1174:1174) (1174:1174:1174))
        (PORT datab (555:555:555) (555:555:555))
        (PORT datac (1560:1560:1560) (1560:1560:1560))
        (PORT datad (1762:1762:1762) (1762:1762:1762))
        (PORT datae (630:630:630) (630:630:630))
        (PORT dataf (558:558:558) (558:558:558))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[155\]\~339\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1577:1577:1577) (1577:1577:1577))
        (PORT datab (1300:1300:1300) (1300:1300:1300))
        (PORT datac (669:669:669) (669:669:669))
        (PORT datad (347:347:347) (347:347:347))
        (PORT dataf (619:619:619) (619:619:619))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[27\]\~300\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1538:1538:1538) (1538:1538:1538))
        (PORT datab (274:274:274) (274:274:274))
        (PORT datac (687:687:687) (687:687:687))
        (PORT datad (916:916:916) (916:916:916))
        (PORT dataf (216:216:216) (216:216:216))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst\|inst8\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1102:1102:1102) (1102:1102:1102))
        (PORT datad (1089:1089:1089) (1089:1089:1089))
        (PORT dataf (840:840:840) (840:840:840))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[26\]\~292\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1356:1356:1356) (1356:1356:1356))
        (PORT datac (282:282:282) (282:282:282))
        (PORT datad (1372:1372:1372) (1372:1372:1372))
        (PORT datae (1262:1262:1262) (1262:1262:1262))
        (PORT dataf (1068:1068:1068) (1068:1068:1068))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1580:1580:1580) (1580:1580:1580))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (574:574:574) (574:574:574))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst\|inst8\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1319:1319:1319) (1319:1319:1319))
        (PORT datad (224:224:224) (224:224:224))
        (PORT dataf (226:226:226) (226:226:226))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1805:1805:1805) (1805:1805:1805))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (1825:1825:1825) (1825:1825:1825))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1807:1807:1807) (1807:1807:1807))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (1647:1647:1647) (1647:1647:1647))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1794:1794:1794) (1794:1794:1794))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2011:2011:2011) (2011:2011:2011))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1807:1807:1807) (1807:1807:1807))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (2036:2036:2036) (2036:2036:2036))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w26_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2585:2585:2585) (2585:2585:2585))
        (PORT datab (1436:1436:1436) (1436:1436:1436))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (270:270:270) (270:270:270))
        (PORT datae (323:323:323) (323:323:323))
        (PORT dataf (226:226:226) (226:226:226))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1791:1791:1791) (1791:1791:1791))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1333:1333:1333) (1333:1333:1333))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1784:1784:1784) (1784:1784:1784))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (2101:2101:2101) (2101:2101:2101))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part1\|inst2\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1405:1405:1405) (1405:1405:1405))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (2016:2016:2016) (2016:2016:2016))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1720:1720:1720) (1720:1720:1720))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (2210:2210:2210) (2210:2210:2210))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w26_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1757:1757:1757) (1757:1757:1757))
        (PORT datab (1987:1987:1987) (1987:1987:1987))
        (PORT datac (558:558:558) (558:558:558))
        (PORT datad (267:267:267) (267:267:267))
        (PORT datae (330:330:330) (330:330:330))
        (PORT dataf (537:537:537) (537:537:537))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1729:1729:1729) (1729:1729:1729))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (2055:2055:2055) (2055:2055:2055))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1559:1559:1559) (1559:1559:1559))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (1961:1961:1961) (1961:1961:1961))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w26_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2155:2155:2155) (2155:2155:2155))
        (PORT dataf (219:219:219) (219:219:219))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w26_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (549:549:549))
        (PORT datab (1522:1522:1522) (1522:1522:1522))
        (PORT datac (354:354:354) (354:354:354))
        (PORT datad (1365:1365:1365) (1365:1365:1365))
        (PORT dataf (774:774:774) (774:774:774))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1190:1190:1190) (1190:1190:1190))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2536:2536:2536) (2536:2536:2536))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1389:1389:1389) (1389:1389:1389))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2506:2506:2506) (2506:2506:2506))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1159:1159:1159) (1159:1159:1159))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2138:2138:2138) (2138:2138:2138))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1388:1388:1388) (1388:1388:1388))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2330:2330:2330) (2330:2330:2330))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w26_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2273:2273:2273) (2273:2273:2273))
        (PORT datab (299:299:299) (299:299:299))
        (PORT datac (2039:2039:2039) (2039:2039:2039))
        (PORT datad (573:573:573) (573:573:573))
        (PORT datae (324:324:324) (324:324:324))
        (PORT dataf (334:334:334) (334:334:334))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1446:1446:1446) (1446:1446:1446))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2093:2093:2093) (2093:2093:2093))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1436:1436:1436) (1436:1436:1436))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2109:2109:2109) (2109:2109:2109))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1445:1445:1445) (1445:1445:1445))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2313:2313:2313) (2313:2313:2313))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1430:1430:1430) (1430:1430:1430))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (2277:2277:2277) (2277:2277:2277))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w26_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2084:2084:2084) (2084:2084:2084))
        (PORT datab (1405:1405:1405) (1405:1405:1405))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (273:273:273) (273:273:273))
        (PORT dataf (318:318:318) (318:318:318))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1705:1705:1705) (1705:1705:1705))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2468:2468:2468) (2468:2468:2468))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1703:1703:1703) (1703:1703:1703))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2159:2159:2159) (2159:2159:2159))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1701:1701:1701) (1701:1701:1701))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2602:2602:2602) (2602:2602:2602))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1983:1983:1983) (1983:1983:1983))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2254:2254:2254) (2254:2254:2254))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w26_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2277:2277:2277) (2277:2277:2277))
        (PORT datab (1803:1803:1803) (1803:1803:1803))
        (PORT datac (262:262:262) (262:262:262))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (240:240:240) (240:240:240))
        (PORT dataf (640:640:640) (640:640:640))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1553:1553:1553) (1553:1553:1553))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (2049:2049:2049) (2049:2049:2049))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1722:1722:1722) (1722:1722:1722))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (2096:2096:2096) (2096:2096:2096))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1221:1221:1221) (1221:1221:1221))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2245:2245:2245) (2245:2245:2245))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1551:1551:1551) (1551:1551:1551))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (2410:2410:2410) (2410:2410:2410))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w26_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2133:2133:2133) (2133:2133:2133))
        (PORT datab (1409:1409:1409) (1409:1409:1409))
        (PORT datac (277:277:277) (277:277:277))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (670:670:670) (670:670:670))
        (PORT dataf (238:238:238) (238:238:238))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w26_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2439:2439:2439) (2439:2439:2439))
        (PORT datab (1893:1893:1893) (1893:1893:1893))
        (PORT datac (829:829:829) (829:829:829))
        (PORT datad (634:634:634) (634:634:634))
        (PORT datae (1149:1149:1149) (1149:1149:1149))
        (PORT dataf (1141:1141:1141) (1141:1141:1141))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w26_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1449:1449:1449) (1449:1449:1449))
        (PORT datab (607:607:607) (607:607:607))
        (PORT datac (592:592:592) (592:592:592))
        (PORT datad (983:983:983) (983:983:983))
        (PORT datae (937:937:937) (937:937:937))
        (PORT dataf (305:305:305) (305:305:305))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1220:1220:1220) (1220:1220:1220))
        (PORT datac (688:688:688) (688:688:688))
        (PORT datad (546:546:546) (546:546:546))
        (PORT datae (318:318:318) (318:318:318))
        (PORT dataf (219:219:219) (219:219:219))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2213:2213:2213))
        (PORT adatasdata (1663:1663:1663) (1663:1663:1663))
        (PORT aclr (1932:1932:1932) (1932:1932:1932))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst\|inst8\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (668:668:668) (668:668:668))
        (PORT dataf (1154:1154:1154) (1154:1154:1154))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1599:1599:1599) (1599:1599:1599))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (1611:1611:1611) (1611:1611:1611))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1598:1598:1598) (1598:1598:1598))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2006:2006:2006) (2006:2006:2006))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1215:1215:1215) (1215:1215:1215))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (1597:1597:1597) (1597:1597:1597))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w23_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1749:1749:1749) (1749:1749:1749))
        (PORT datab (1870:1870:1870) (1870:1870:1870))
        (PORT datac (530:530:530) (530:530:530))
        (PORT datad (360:360:360) (360:360:360))
        (PORT dataf (531:531:531) (531:531:531))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1909:1909:1909) (1909:1909:1909))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (2104:2104:2104) (2104:2104:2104))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1716:1716:1716) (1716:1716:1716))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1603:1603:1603) (1603:1603:1603))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1910:1910:1910) (1910:1910:1910))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (1949:1949:1949) (1949:1949:1949))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1911:1911:1911) (1911:1911:1911))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (1769:1769:1769) (1769:1769:1769))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w23_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2062:2062:2062) (2062:2062:2062))
        (PORT datab (2234:2234:2234) (2234:2234:2234))
        (PORT datac (271:271:271) (271:271:271))
        (PORT datad (723:723:723) (723:723:723))
        (PORT dataf (235:235:235) (235:235:235))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (2350:2350:2350) (2350:2350:2350))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2172:2172:2172) (2172:2172:2172))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (2348:2348:2348) (2348:2348:2348))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2248:2248:2248) (2248:2248:2248))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1320:1320:1320) (1320:1320:1320))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2089:2089:2089) (2089:2089:2089))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (2350:2350:2350) (2350:2350:2350))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2307:2307:2307) (2307:2307:2307))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w23_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1417:1417:1417) (1417:1417:1417))
        (PORT datab (389:389:389) (389:389:389))
        (PORT datac (365:365:365) (365:365:365))
        (PORT datad (1532:1532:1532) (1532:1532:1532))
        (PORT datae (320:320:320) (320:320:320))
        (PORT dataf (331:331:331) (331:331:331))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1206:1206:1206) (1206:1206:1206))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (1985:1985:1985) (1985:1985:1985))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1208:1208:1208) (1208:1208:1208))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2052:2052:2052) (2052:2052:2052))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1200:1200:1200) (1200:1200:1200))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2469:2469:2469) (2469:2469:2469))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part2\|inst4\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1047:1047:1047) (1047:1047:1047))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (1748:1748:1748) (1748:1748:1748))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w23_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1498:1498:1498) (1498:1498:1498))
        (PORT datab (266:266:266) (266:266:266))
        (PORT datac (273:273:273) (273:273:273))
        (PORT datad (1484:1484:1484) (1484:1484:1484))
        (PORT datae (334:334:334) (334:334:334))
        (PORT dataf (320:320:320) (320:320:320))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2211:2211:2211))
        (PORT adatasdata (1783:1783:1783) (1783:1783:1783))
        (PORT aclr (1930:1930:1930) (1930:1930:1930))
        (PORT ena (2405:2405:2405) (2405:2405:2405))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2211:2211:2211))
        (PORT adatasdata (1785:1785:1785) (1785:1785:1785))
        (PORT aclr (1930:1930:1930) (1930:1930:1930))
        (PORT ena (1789:1789:1789) (1789:1789:1789))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2211:2211:2211))
        (PORT adatasdata (1786:1786:1786) (1786:1786:1786))
        (PORT aclr (1930:1930:1930) (1930:1930:1930))
        (PORT ena (1813:1813:1813) (1813:1813:1813))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1419:1419:1419) (1419:1419:1419))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (1572:1572:1572) (1572:1572:1572))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w23_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1852:1852:1852) (1852:1852:1852))
        (PORT datab (1494:1494:1494) (1494:1494:1494))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (262:262:262) (262:262:262))
        (PORT dataf (553:553:553) (553:553:553))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1671:1671:1671) (1671:1671:1671))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2330:2330:2330) (2330:2330:2330))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1669:1669:1669) (1669:1669:1669))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2523:2523:2523) (2523:2523:2523))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1264:1264:1264) (1264:1264:1264))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2536:2536:2536) (2536:2536:2536))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1658:1658:1658) (1658:1658:1658))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2506:2506:2506) (2506:2506:2506))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w23_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2067:2067:2067) (2067:2067:2067))
        (PORT datab (2277:2277:2277) (2277:2277:2277))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (239:239:239) (239:239:239))
        (PORT dataf (314:314:314) (314:314:314))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w23_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1937:1937:1937) (1937:1937:1937))
        (PORT datab (371:371:371) (371:371:371))
        (PORT datac (655:655:655) (655:655:655))
        (PORT datad (1430:1430:1430) (1430:1430:1430))
        (PORT datae (614:614:614) (614:614:614))
        (PORT dataf (762:762:762) (762:762:762))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1706:1706:1706) (1706:1706:1706))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (1746:1746:1746) (1746:1746:1746))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1715:1715:1715) (1715:1715:1715))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1591:1591:1591) (1591:1591:1591))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (2014:2014:2014) (2014:2014:2014))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (1737:1737:1737) (1737:1737:1737))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (2013:2013:2013) (2013:2013:2013))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (1984:1984:1984) (1984:1984:1984))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (2012:2012:2012) (2012:2012:2012))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (1592:1592:1592) (1592:1592:1592))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT adatasdata (1587:1587:1587) (1587:1587:1587))
        (PORT aclr (1922:1922:1922) (1922:1922:1922))
        (PORT ena (2009:2009:2009) (2009:2009:2009))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w23_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1717:1717:1717) (1717:1717:1717))
        (PORT datab (1909:1909:1909) (1909:1909:1909))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (269:269:269) (269:269:269))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (616:616:616) (616:616:616))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1376:1376:1376) (1376:1376:1376))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (1886:1886:1886) (1886:1886:1886))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w23_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1754:1754:1754) (1754:1754:1754))
        (PORT dataf (236:236:236) (236:236:236))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w23_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1469:1469:1469) (1469:1469:1469))
        (PORT datab (1469:1469:1469) (1469:1469:1469))
        (PORT datac (425:425:425) (425:425:425))
        (PORT datad (583:583:583) (583:583:583))
        (PORT datae (335:335:335) (335:335:335))
        (PORT dataf (840:840:840) (840:840:840))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w23_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1116:1116:1116))
        (PORT datab (1503:1503:1503) (1503:1503:1503))
        (PORT datac (246:246:246) (246:246:246))
        (PORT datad (862:862:862) (862:862:862))
        (PORT datae (619:619:619) (619:619:619))
        (PORT dataf (583:583:583) (583:583:583))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[23\]\~327\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (270:270:270))
        (PORT datab (1192:1192:1192) (1192:1192:1192))
        (PORT datac (552:552:552) (552:552:552))
        (PORT datad (283:283:283) (283:283:283))
        (PORT datae (351:351:351) (351:351:351))
        (PORT dataf (642:642:642) (642:642:642))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|_\~341\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1136:1136:1136) (1136:1136:1136))
        (PORT dataf (1537:1537:1537) (1537:1537:1537))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[23\]\~328\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (1013:1013:1013))
        (PORT datab (1265:1265:1265) (1265:1265:1265))
        (PORT datac (712:712:712) (712:712:712))
        (PORT datad (1057:1057:1057) (1057:1057:1057))
        (PORT dataf (1335:1335:1335) (1335:1335:1335))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst1\|inst6\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (827:827:827))
        (PORT datab (1008:1008:1008) (1008:1008:1008))
        (PORT dataf (828:828:828) (828:828:828))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst1\|inst9\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1241:1241:1241) (1241:1241:1241))
        (PORT datad (896:896:896) (896:896:896))
        (PORT dataf (846:846:846) (846:846:846))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst1\|inst3\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1003:1003:1003) (1003:1003:1003))
        (PORT datad (662:662:662) (662:662:662))
        (PORT dataf (568:568:568) (568:568:568))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (565:565:565) (565:565:565))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1860:1860:1860) (1860:1860:1860))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1423:1423:1423) (1423:1423:1423))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst1\|inst3\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (266:266:266))
        (PORT datac (264:264:264) (264:264:264))
        (PORT dataf (1570:1570:1570) (1570:1570:1570))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1271:1271:1271) (1271:1271:1271))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2195:2195:2195) (2195:2195:2195))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1272:1272:1272) (1272:1272:1272))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2258:2258:2258) (2258:2258:2258))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1273:1273:1273) (1273:1273:1273))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2202:2202:2202) (2202:2202:2202))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part2\|inst6\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (893:893:893) (893:893:893))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (1992:1992:1992) (1992:1992:1992))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w21_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2435:2435:2435) (2435:2435:2435))
        (PORT datab (1584:1584:1584) (1584:1584:1584))
        (PORT datac (270:270:270) (270:270:270))
        (PORT datad (251:251:251) (251:251:251))
        (PORT datae (235:235:235) (235:235:235))
        (PORT dataf (319:319:319) (319:319:319))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (PORT adatasdata (1268:1268:1268) (1268:1268:1268))
        (PORT aclr (1909:1909:1909) (1909:1909:1909))
        (PORT ena (2032:2032:2032) (2032:2032:2032))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (PORT adatasdata (1273:1273:1273) (1273:1273:1273))
        (PORT aclr (1909:1909:1909) (1909:1909:1909))
        (PORT ena (1840:1840:1840) (1840:1840:1840))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1546:1546:1546) (1546:1546:1546))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2011:2011:2011) (2011:2011:2011))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part2\|inst6\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (946:946:946) (946:946:946))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (1825:1825:1825) (1825:1825:1825))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w21_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1639:1639:1639) (1639:1639:1639))
        (PORT datab (2426:2426:2426) (2426:2426:2426))
        (PORT datac (251:251:251) (251:251:251))
        (PORT datad (272:272:272) (272:272:272))
        (PORT datae (516:516:516) (516:516:516))
        (PORT dataf (485:485:485) (485:485:485))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1449:1449:1449) (1449:1449:1449))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2301:2301:2301) (2301:2301:2301))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1447:1447:1447) (1447:1447:1447))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2088:2088:2088) (2088:2088:2088))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1266:1266:1266) (1266:1266:1266))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2431:2431:2431) (2431:2431:2431))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1266:1266:1266) (1266:1266:1266))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w21_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1735:1735:1735) (1735:1735:1735))
        (PORT datab (1754:1754:1754) (1754:1754:1754))
        (PORT datac (275:275:275) (275:275:275))
        (PORT datad (283:283:283) (283:283:283))
        (PORT datae (329:329:329) (329:329:329))
        (PORT dataf (313:313:313) (313:313:313))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (941:941:941) (941:941:941))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2606:2606:2606) (2606:2606:2606))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (936:936:936) (936:936:936))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (940:940:940) (940:940:940))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2272:2272:2272) (2272:2272:2272))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1398:1398:1398) (1398:1398:1398))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1967:1967:1967) (1967:1967:1967))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w21_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2077:2077:2077) (2077:2077:2077))
        (PORT datab (1885:1885:1885) (1885:1885:1885))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (329:329:329) (329:329:329))
        (PORT dataf (573:573:573) (573:573:573))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (998:998:998) (998:998:998))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2506:2506:2506) (2506:2506:2506))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (995:995:995) (995:995:995))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2330:2330:2330) (2330:2330:2330))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (998:998:998) (998:998:998))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2138:2138:2138) (2138:2138:2138))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1463:1463:1463) (1463:1463:1463))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2536:2536:2536) (2536:2536:2536))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w21_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2296:2296:2296) (2296:2296:2296))
        (PORT datab (1818:1818:1818) (1818:1818:1818))
        (PORT datac (251:251:251) (251:251:251))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (236:236:236) (236:236:236))
        (PORT dataf (315:315:315) (315:315:315))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (674:674:674) (674:674:674))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2468:2468:2468) (2468:2468:2468))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (674:674:674) (674:674:674))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2602:2602:2602) (2602:2602:2602))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (672:672:672) (672:672:672))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2159:2159:2159) (2159:2159:2159))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1272:1272:1272) (1272:1272:1272))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2254:2254:2254) (2254:2254:2254))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w21_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2278:2278:2278) (2278:2278:2278))
        (PORT datab (1804:1804:1804) (1804:1804:1804))
        (PORT datac (257:257:257) (257:257:257))
        (PORT datad (277:277:277) (277:277:277))
        (PORT dataf (593:593:593) (593:593:593))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w21_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1638:1638:1638) (1638:1638:1638))
        (PORT datab (1967:1967:1967) (1967:1967:1967))
        (PORT datac (686:686:686) (686:686:686))
        (PORT datad (245:245:245) (245:245:245))
        (PORT datae (877:877:877) (877:877:877))
        (PORT dataf (488:488:488) (488:488:488))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1292:1292:1292) (1292:1292:1292))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1578:1578:1578) (1578:1578:1578))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1456:1456:1456) (1456:1456:1456))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (1746:1746:1746) (1746:1746:1746))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1272:1272:1272) (1272:1272:1272))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (1961:1961:1961) (1961:1961:1961))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w21_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2155:2155:2155) (2155:2155:2155))
        (PORT dataf (210:210:210) (210:210:210))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1412:1412:1412) (1412:1412:1412))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (2016:2016:2016) (2016:2016:2016))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1291:1291:1291) (1291:1291:1291))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1595:1595:1595) (1595:1595:1595))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1294:1294:1294) (1294:1294:1294))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1981:1981:1981) (1981:1981:1981))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1209:1209:1209) (1209:1209:1209))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (2210:2210:2210) (2210:2210:2210))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w21_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2133:2133:2133) (2133:2133:2133))
        (PORT datab (1641:1641:1641) (1641:1641:1641))
        (PORT datac (644:644:644) (644:644:644))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (229:229:229) (229:229:229))
        (PORT dataf (753:753:753) (753:753:753))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w21_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1462:1462:1462) (1462:1462:1462))
        (PORT datab (1472:1472:1472) (1472:1472:1472))
        (PORT datac (367:367:367) (367:367:367))
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (502:502:502) (502:502:502))
        (PORT dataf (324:324:324) (324:324:324))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w21_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1515:1515:1515) (1515:1515:1515))
        (PORT datab (1320:1320:1320) (1320:1320:1320))
        (PORT datac (855:855:855) (855:855:855))
        (PORT datad (841:841:841) (841:841:841))
        (PORT datae (220:220:220) (220:220:220))
        (PORT dataf (598:598:598) (598:598:598))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[21\]\~293\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1236:1236:1236))
        (PORT datab (295:295:295) (295:295:295))
        (PORT datac (1304:1304:1304) (1304:1304:1304))
        (PORT datad (1349:1349:1349) (1349:1349:1349))
        (PORT dataf (1057:1057:1057) (1057:1057:1057))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1009:1009:1009) (1009:1009:1009))
        (PORT datac (1307:1307:1307) (1307:1307:1307))
        (PORT datad (270:270:270) (270:270:270))
        (PORT datae (1130:1130:1130) (1130:1130:1130))
        (PORT dataf (228:228:228) (228:228:228))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (895:895:895) (895:895:895))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst1\|inst3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (582:582:582) (582:582:582))
        (PORT dataf (881:881:881) (881:881:881))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst1\|inst7\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1004:1004:1004) (1004:1004:1004))
        (PORT datad (664:664:664) (664:664:664))
        (PORT dataf (1030:1030:1030) (1030:1030:1030))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (580:580:580) (580:580:580))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[20\]\~294\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1152:1152:1152) (1152:1152:1152))
        (PORT datab (283:283:283) (283:283:283))
        (PORT datac (979:979:979) (979:979:979))
        (PORT datad (1023:1023:1023) (1023:1023:1023))
        (PORT dataf (2564:2564:2564) (2564:2564:2564))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (3321:3321:3321) (3321:3321:3321))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (840:840:840) (840:840:840))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst1\|inst7\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (553:553:553) (553:553:553))
        (PORT datac (1128:1128:1128) (1128:1128:1128))
        (PORT dataf (215:215:215) (215:215:215))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1524:1524:1524) (1524:1524:1524))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (1597:1597:1597) (1597:1597:1597))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1526:1526:1526) (1526:1526:1526))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (1611:1611:1611) (1611:1611:1611))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1523:1523:1523) (1523:1523:1523))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2323:2323:2323) (2323:2323:2323))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1521:1521:1521) (1521:1521:1521))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2006:2006:2006) (2006:2006:2006))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w20_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1754:1754:1754) (1754:1754:1754))
        (PORT datab (1867:1867:1867) (1867:1867:1867))
        (PORT datac (284:284:284) (284:284:284))
        (PORT datad (364:364:364) (364:364:364))
        (PORT datae (321:321:321) (321:321:321))
        (PORT dataf (317:317:317) (317:317:317))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1932:1932:1932) (1932:1932:1932))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (1769:1769:1769) (1769:1769:1769))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1931:1931:1931) (1931:1931:1931))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (2104:2104:2104) (2104:2104:2104))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1940:1940:1940) (1940:1940:1940))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (1949:1949:1949) (1949:1949:1949))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (1696:1696:1696) (1696:1696:1696))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1994:1994:1994) (1994:1994:1994))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w20_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2059:2059:2059) (2059:2059:2059))
        (PORT datab (2242:2242:2242) (2242:2242:2242))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (264:264:264) (264:264:264))
        (PORT dataf (316:316:316) (316:316:316))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1781:1781:1781) (1781:1781:1781))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1967:1967:1967) (1967:1967:1967))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2211:2211:2211))
        (PORT adatasdata (1054:1054:1054) (1054:1054:1054))
        (PORT aclr (1930:1930:1930) (1930:1930:1930))
        (PORT ena (1813:1813:1813) (1813:1813:1813))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2211:2211:2211))
        (PORT adatasdata (1268:1268:1268) (1268:1268:1268))
        (PORT aclr (1930:1930:1930) (1930:1930:1930))
        (PORT ena (1789:1789:1789) (1789:1789:1789))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2211:2211:2211))
        (PORT adatasdata (1050:1050:1050) (1050:1050:1050))
        (PORT aclr (1930:1930:1930) (1930:1930:1930))
        (PORT ena (2405:2405:2405) (2405:2405:2405))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w20_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1854:1854:1854) (1854:1854:1854))
        (PORT datab (1500:1500:1500) (1500:1500:1500))
        (PORT datac (356:356:356) (356:356:356))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (223:223:223) (223:223:223))
        (PORT dataf (224:224:224) (224:224:224))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1292:1292:1292) (1292:1292:1292))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (1985:1985:1985) (1985:1985:1985))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1290:1290:1290) (1290:1290:1290))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (1748:1748:1748) (1748:1748:1748))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1285:1285:1285) (1285:1285:1285))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2052:2052:2052) (2052:2052:2052))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1291:1291:1291) (1291:1291:1291))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2469:2469:2469) (2469:2469:2469))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w20_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1500:1500:1500) (1500:1500:1500))
        (PORT datab (1500:1500:1500) (1500:1500:1500))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (354:354:354) (354:354:354))
        (PORT datae (246:246:246) (246:246:246))
        (PORT dataf (216:216:216) (216:216:216))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1069:1069:1069) (1069:1069:1069))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2248:2248:2248) (2248:2248:2248))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1585:1585:1585) (1585:1585:1585))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (2192:2192:2192) (2192:2192:2192))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1060:1060:1060) (1060:1060:1060))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2307:2307:2307) (2307:2307:2307))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1066:1066:1066) (1066:1066:1066))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2172:2172:2172) (2172:2172:2172))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w20_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1967:1967:1967) (1967:1967:1967))
        (PORT datab (1858:1858:1858) (1858:1858:1858))
        (PORT datac (1035:1035:1035) (1035:1035:1035))
        (PORT datad (261:261:261) (261:261:261))
        (PORT datae (998:998:998) (998:998:998))
        (PORT dataf (1006:1006:1006) (1006:1006:1006))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1597:1597:1597) (1597:1597:1597))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2185:2185:2185) (2185:2185:2185))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1384:1384:1384) (1384:1384:1384))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2536:2536:2536) (2536:2536:2536))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1596:1596:1596) (1596:1596:1596))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1995:1995:1995) (1995:1995:1995))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1585:1585:1585) (1585:1585:1585))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (2021:2021:2021) (2021:2021:2021))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w20_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2054:2054:2054) (2054:2054:2054))
        (PORT datab (2268:2268:2268) (2268:2268:2268))
        (PORT datac (666:666:666) (666:666:666))
        (PORT datad (261:261:261) (261:261:261))
        (PORT datae (655:655:655) (655:655:655))
        (PORT dataf (659:659:659) (659:659:659))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w20_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2153:2153:2153) (2153:2153:2153))
        (PORT datab (1958:1958:1958) (1958:1958:1958))
        (PORT datac (749:749:749) (749:749:749))
        (PORT datad (731:731:731) (731:731:731))
        (PORT datae (213:213:213) (213:213:213))
        (PORT dataf (599:599:599) (599:599:599))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (2146:2146:2146) (2146:2146:2146))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1578:1578:1578) (1578:1578:1578))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (2167:2167:2167) (2167:2167:2167))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (1746:1746:1746) (1746:1746:1746))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (2177:2177:2177) (2177:2177:2177))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (1737:1737:1737) (1737:1737:1737))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (2172:2172:2172) (2172:2172:2172))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (1984:1984:1984) (1984:1984:1984))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (2175:2175:2175) (2175:2175:2175))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (1592:1592:1592) (1592:1592:1592))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT adatasdata (1351:1351:1351) (1351:1351:1351))
        (PORT aclr (1922:1922:1922) (1922:1922:1922))
        (PORT ena (2009:2009:2009) (2009:2009:2009))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w20_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1719:1719:1719) (1719:1719:1719))
        (PORT datab (1901:1901:1901) (1901:1901:1901))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (271:271:271) (271:271:271))
        (PORT datae (242:242:242) (242:242:242))
        (PORT dataf (573:573:573) (573:573:573))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1924:1924:1924) (1924:1924:1924))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (1961:1961:1961) (1961:1961:1961))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w20_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2162:2162:2162) (2162:2162:2162))
        (PORT dataf (304:304:304) (304:304:304))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w20_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1464:1464:1464) (1464:1464:1464))
        (PORT datab (1470:1470:1470) (1470:1470:1470))
        (PORT datac (577:577:577) (577:577:577))
        (PORT datad (268:268:268) (268:268:268))
        (PORT datae (331:331:331) (331:331:331))
        (PORT dataf (526:526:526) (526:526:526))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w20_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1389:1389:1389) (1389:1389:1389))
        (PORT datab (1207:1207:1207) (1207:1207:1207))
        (PORT datac (978:978:978) (978:978:978))
        (PORT datad (701:701:701) (701:701:701))
        (PORT datae (319:319:319) (319:319:319))
        (PORT dataf (825:825:825) (825:825:825))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (993:993:993) (993:993:993))
        (PORT datac (297:297:297) (297:297:297))
        (PORT datad (884:884:884) (884:884:884))
        (PORT datae (219:219:219) (219:219:219))
        (PORT dataf (1015:1015:1015) (1015:1015:1015))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst1\|inst7\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (612:612:612) (612:612:612))
        (PORT datad (630:630:630) (630:630:630))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1117:1117:1117) (1117:1117:1117))
        (PORT datad (331:331:331) (331:331:331))
        (PORT dataf (797:797:797) (797:797:797))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (541:541:541) (541:541:541))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1116:1116:1116) (1116:1116:1116))
        (PORT datac (361:361:361) (361:361:361))
        (PORT datad (543:543:543) (543:543:543))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (541:541:541) (541:541:541))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1116:1116:1116) (1116:1116:1116))
        (PORT datad (563:563:563) (563:563:563))
        (PORT dataf (588:588:588) (588:588:588))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (692:692:692) (692:692:692))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (553:553:553) (553:553:553))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (520:520:520) (520:520:520))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (210:210:210) (210:210:210))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1365:1365:1365) (1365:1365:1365))
        (PORT datad (564:564:564) (564:564:564))
        (PORT dataf (518:518:518) (518:518:518))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[23\]\~329\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1168:1168:1168) (1168:1168:1168))
        (PORT datab (1876:1876:1876) (1876:1876:1876))
        (PORT datac (1132:1132:1132) (1132:1132:1132))
        (PORT datad (678:678:678) (678:678:678))
        (PORT dataf (1140:1140:1140) (1140:1140:1140))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[23\]\~330\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (272:272:272))
        (PORT datab (1174:1174:1174) (1174:1174:1174))
        (PORT datad (577:577:577) (577:577:577))
        (PORT datae (1109:1109:1109) (1109:1109:1109))
        (PORT dataf (532:532:532) (532:532:532))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[23\]\~296\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (618:618:618))
        (PORT datab (954:954:954) (954:954:954))
        (PORT datac (1355:1355:1355) (1355:1355:1355))
        (PORT datad (1158:1158:1158) (1158:1158:1158))
        (PORT dataf (2579:2579:2579) (2579:2579:2579))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (1137:1137:1137))
        (PORT datab (1371:1371:1371) (1371:1371:1371))
        (PORT datac (889:889:889) (889:889:889))
        (PORT datad (564:564:564) (564:564:564))
        (PORT dataf (206:206:206) (206:206:206))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst1\|inst6\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (658:658:658) (658:658:658))
        (PORT dataf (948:948:948) (948:948:948))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1365:1365:1365) (1365:1365:1365))
        (PORT datac (256:256:256) (256:256:256))
        (PORT datad (635:635:635) (635:635:635))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1368:1368:1368) (1368:1368:1368))
        (PORT datad (648:648:648) (648:648:648))
        (PORT dataf (573:573:573) (573:573:573))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1368:1368:1368) (1368:1368:1368))
        (PORT datad (506:506:506) (506:506:506))
        (PORT dataf (536:536:536) (536:536:536))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1371:1371:1371) (1371:1371:1371))
        (PORT datad (346:346:346) (346:346:346))
        (PORT dataf (504:504:504) (504:504:504))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[27\]\~301\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (601:601:601))
        (PORT datab (666:666:666) (666:666:666))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (235:235:235) (235:235:235))
        (PORT dataf (567:567:567) (567:567:567))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1129:1129:1129) (1129:1129:1129))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[27\]\~317\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (444:444:444))
        (PORT datab (273:273:273) (273:273:273))
        (PORT datac (871:871:871) (871:871:871))
        (PORT datad (1871:1871:1871) (1871:1871:1871))
        (PORT datae (1690:1690:1690) (1690:1690:1690))
        (PORT dataf (840:840:840) (840:840:840))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (979:979:979) (979:979:979))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1472:1472:1472) (1472:1472:1472))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst\|inst5\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (700:700:700) (700:700:700))
        (PORT datae (1330:1330:1330) (1330:1330:1330))
        (PORT dataf (1037:1037:1037) (1037:1037:1037))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1438:1438:1438) (1438:1438:1438))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1643:1643:1643) (1643:1643:1643))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1437:1437:1437) (1437:1437:1437))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1635:1635:1635) (1635:1635:1635))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1421:1421:1421) (1421:1421:1421))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1815:1815:1815) (1815:1815:1815))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1438:1438:1438) (1438:1438:1438))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (2011:2011:2011) (2011:2011:2011))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w27_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1321:1321:1321) (1321:1321:1321))
        (PORT datab (2201:2201:2201) (2201:2201:2201))
        (PORT datac (251:251:251) (251:251:251))
        (PORT datad (269:269:269) (269:269:269))
        (PORT datae (332:332:332) (332:332:332))
        (PORT dataf (327:327:327) (327:327:327))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1393:1393:1393) (1393:1393:1393))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (2242:2242:2242) (2242:2242:2242))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1372:1372:1372) (1372:1372:1372))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (2291:2291:2291) (2291:2291:2291))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1389:1389:1389) (1389:1389:1389))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (2210:2210:2210) (2210:2210:2210))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1393:1393:1393) (1393:1393:1393))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (2238:2238:2238) (2238:2238:2238))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1535:1535:1535) (1535:1535:1535))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1333:1333:1333) (1333:1333:1333))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w27_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2456:2456:2456) (2456:2456:2456))
        (PORT datab (1938:1938:1938) (1938:1938:1938))
        (PORT datac (356:356:356) (356:356:356))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (322:322:322) (322:322:322))
        (PORT dataf (502:502:502) (502:502:502))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1388:1388:1388) (1388:1388:1388))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2199:2199:2199) (2199:2199:2199))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part1\|inst3\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1032:1032:1032) (1032:1032:1032))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (2212:2212:2212) (2212:2212:2212))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w27_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datae (2436:2436:2436) (2436:2436:2436))
        (PORT dataf (214:214:214) (214:214:214))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w27_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1674:1674:1674) (1674:1674:1674))
        (PORT datab (378:378:378) (378:378:378))
        (PORT datac (1801:1801:1801) (1801:1801:1801))
        (PORT datad (274:274:274) (274:274:274))
        (PORT datae (912:912:912) (912:912:912))
        (PORT dataf (594:594:594) (594:594:594))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1175:1175:1175) (1175:1175:1175))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2089:2089:2089) (2089:2089:2089))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1462:1462:1462) (1462:1462:1462))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2307:2307:2307) (2307:2307:2307))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1472:1472:1472) (1472:1472:1472))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2172:2172:2172) (2172:2172:2172))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w27_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (288:288:288))
        (PORT datab (1511:1511:1511) (1511:1511:1511))
        (PORT datac (1398:1398:1398) (1398:1398:1398))
        (PORT datad (370:370:370) (370:370:370))
        (PORT dataf (234:234:234) (234:234:234))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1386:1386:1386) (1386:1386:1386))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2364:2364:2364) (2364:2364:2364))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1231:1231:1231) (1231:1231:1231))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (2206:2206:2206) (2206:2206:2206))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1420:1420:1420) (1420:1420:1420))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2456:2456:2456) (2456:2456:2456))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1386:1386:1386) (1386:1386:1386))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2510:2510:2510) (2510:2510:2510))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w27_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2271:2271:2271) (2271:2271:2271))
        (PORT datab (1788:1788:1788) (1788:1788:1788))
        (PORT datac (255:255:255) (255:255:255))
        (PORT datad (360:360:360) (360:360:360))
        (PORT datae (634:634:634) (634:634:634))
        (PORT dataf (228:228:228) (228:228:228))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1238:1238:1238) (1238:1238:1238))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2512:2512:2512) (2512:2512:2512))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1233:1233:1233) (1233:1233:1233))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2515:2515:2515) (2515:2515:2515))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1226:1226:1226) (1226:1226:1226))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2303:2303:2303) (2303:2303:2303))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1242:1242:1242) (1242:1242:1242))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2138:2138:2138) (2138:2138:2138))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w27_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1962:1962:1962) (1962:1962:1962))
        (PORT datab (1926:1926:1926) (1926:1926:1926))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (236:236:236) (236:236:236))
        (PORT dataf (568:568:568) (568:568:568))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1444:1444:1444) (1444:1444:1444))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (2521:2521:2521) (2521:2521:2521))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1438:1438:1438) (1438:1438:1438))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (2277:2277:2277) (2277:2277:2277))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1439:1439:1439) (1439:1439:1439))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (2292:2292:2292) (2292:2292:2292))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1957:1957:1957) (1957:1957:1957))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w27_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2091:2091:2091) (2091:2091:2091))
        (PORT datab (279:279:279) (279:279:279))
        (PORT datac (1575:1575:1575) (1575:1575:1575))
        (PORT datad (267:267:267) (267:267:267))
        (PORT datae (235:235:235) (235:235:235))
        (PORT dataf (624:624:624) (624:624:624))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w27_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1630:1630:1630) (1630:1630:1630))
        (PORT datab (2232:2232:2232) (2232:2232:2232))
        (PORT datac (869:869:869) (869:869:869))
        (PORT datad (578:578:578) (578:578:578))
        (PORT datae (797:797:797) (797:797:797))
        (PORT dataf (616:616:616) (616:616:616))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w27_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1206:1206:1206) (1206:1206:1206))
        (PORT datab (727:727:727) (727:727:727))
        (PORT datac (1064:1064:1064) (1064:1064:1064))
        (PORT datad (1159:1159:1159) (1159:1159:1159))
        (PORT datae (1171:1171:1171) (1171:1171:1171))
        (PORT dataf (302:302:302) (302:302:302))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[27\]\~316\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1425:1425:1425) (1425:1425:1425))
        (PORT datab (1179:1179:1179) (1179:1179:1179))
        (PORT datac (1181:1181:1181) (1181:1181:1181))
        (PORT datad (239:239:239) (239:239:239))
        (PORT dataf (207:207:207) (207:207:207))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1501:1501:1501) (1501:1501:1501))
        (PORT datab (899:899:899) (899:899:899))
        (PORT datac (710:710:710) (710:710:710))
        (PORT datad (651:651:651) (651:651:651))
        (PORT datae (630:630:630) (630:630:630))
        (PORT dataf (209:209:209) (209:209:209))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (552:552:552) (552:552:552))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst\|inst5\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (649:649:649) (649:649:649))
        (PORT dataf (1155:1155:1155) (1155:1155:1155))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1371:1371:1371) (1371:1371:1371))
        (PORT datac (790:790:790) (790:790:790))
        (PORT datad (595:595:595) (595:595:595))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[63\]\~324\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1368:1368:1368) (1368:1368:1368))
        (PORT datac (971:971:971) (971:971:971))
        (PORT datad (626:626:626) (626:626:626))
        (PORT dataf (613:613:613) (613:613:613))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|_\~346\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1593:1593:1593) (1593:1593:1593))
        (PORT datad (617:617:617) (617:617:617))
        (PORT dataf (1434:1434:1434) (1434:1434:1434))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[156\]\~340\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (396:396:396))
        (PORT datab (391:391:391) (391:391:391))
        (PORT datac (257:257:257) (257:257:257))
        (PORT datad (658:658:658) (658:658:658))
        (PORT datae (339:339:339) (339:339:339))
        (PORT dataf (717:717:717) (717:717:717))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[156\]\~341\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1196:1196:1196))
        (PORT datab (1062:1062:1062) (1062:1062:1062))
        (PORT datac (887:887:887) (887:887:887))
        (PORT datad (697:697:697) (697:697:697))
        (PORT dataf (913:913:913) (913:913:913))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[28\]\~409\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1086:1086:1086) (1086:1086:1086))
        (PORT datac (1344:1344:1344) (1344:1344:1344))
        (PORT datad (816:816:816) (816:816:816))
        (PORT dataf (205:205:205) (205:205:205))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[123\]\~381\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (582:582:582) (582:582:582))
        (PORT datae (1452:1452:1452) (1452:1452:1452))
        (PORT dataf (1544:1544:1544) (1544:1544:1544))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[156\]\~393\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (674:674:674))
        (PORT datab (398:398:398) (398:398:398))
        (PORT datac (754:754:754) (754:754:754))
        (PORT datad (351:351:351) (351:351:351))
        (PORT dataf (321:321:321) (321:321:321))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[156\]\~394\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1196:1196:1196))
        (PORT datac (882:882:882) (882:882:882))
        (PORT datad (701:701:701) (701:701:701))
        (PORT dataf (1012:1012:1012) (1012:1012:1012))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[28\]\~408\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (925:925:925))
        (PORT datab (916:916:916) (916:916:916))
        (PORT datac (1343:1343:1343) (1343:1343:1343))
        (PORT datad (928:928:928) (928:928:928))
        (PORT datae (831:831:831) (831:831:831))
        (PORT dataf (1039:1039:1039) (1039:1039:1039))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[28\]\~305\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (717:717:717))
        (PORT datab (710:710:710) (710:710:710))
        (PORT datac (251:251:251) (251:251:251))
        (PORT datad (250:250:250) (250:250:250))
        (PORT datae (222:222:222) (222:222:222))
        (PORT dataf (316:316:316) (316:316:316))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (814:814:814) (814:814:814))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[28\]\~319\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (439:439:439))
        (PORT datab (887:887:887) (887:887:887))
        (PORT datac (1044:1044:1044) (1044:1044:1044))
        (PORT datad (1687:1687:1687) (1687:1687:1687))
        (PORT dataf (1833:1833:1833) (1833:1833:1833))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (571:571:571) (571:571:571))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part1\|inst7\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1271:1271:1271) (1271:1271:1271))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst\|inst7\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (587:587:587) (587:587:587))
        (PORT datac (1129:1129:1129) (1129:1129:1129))
        (PORT dataf (480:480:480) (480:480:480))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1842:1842:1842) (1842:1842:1842))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1643:1643:1643) (1643:1643:1643))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1808:1808:1808) (1808:1808:1808))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1635:1635:1635) (1635:1635:1635))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1839:1839:1839) (1839:1839:1839))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1815:1815:1815) (1815:1815:1815))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1850:1850:1850) (1850:1850:1850))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (2011:2011:2011) (2011:2011:2011))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w28_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1322:1322:1322) (1322:1322:1322))
        (PORT datab (2197:2197:2197) (2197:2197:2197))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (331:331:331) (331:331:331))
        (PORT dataf (320:320:320) (320:320:320))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1096:1096:1096) (1096:1096:1096))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2025:2025:2025) (2025:2025:2025))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1315:1315:1315) (1315:1315:1315))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1995:1995:1995) (1995:1995:1995))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1292:1292:1292) (1292:1292:1292))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2204:2204:2204) (2204:2204:2204))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1311:1311:1311) (1311:1311:1311))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2185:2185:2185) (2185:2185:2185))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w28_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1938:1938:1938) (1938:1938:1938))
        (PORT datab (1709:1709:1709) (1709:1709:1709))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (365:365:365) (365:365:365))
        (PORT datae (235:235:235) (235:235:235))
        (PORT dataf (530:530:530) (530:530:530))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1062:1062:1062) (1062:1062:1062))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2381:2381:2381) (2381:2381:2381))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (1258:1258:1258) (1258:1258:1258))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (PORT ena (2628:2628:2628) (2628:2628:2628))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1152:1152:1152) (1152:1152:1152))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1056:1056:1056) (1056:1056:1056))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2456:2456:2456) (2456:2456:2456))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w28_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1966:1966:1966) (1966:1966:1966))
        (PORT datab (1792:1792:1792) (1792:1792:1792))
        (PORT datac (359:359:359) (359:359:359))
        (PORT datad (266:266:266) (266:266:266))
        (PORT datae (332:332:332) (332:332:332))
        (PORT dataf (310:310:310) (310:310:310))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1328:1328:1328) (1328:1328:1328))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1810:1810:1810) (1810:1810:1810))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1325:1325:1325) (1325:1325:1325))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2395:2395:2395) (2395:2395:2395))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1306:1306:1306) (1306:1306:1306))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1967:1967:1967) (1967:1967:1967))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1308:1308:1308) (1308:1308:1308))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1984:1984:1984) (1984:1984:1984))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w28_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1593:1593:1593) (1593:1593:1593))
        (PORT datab (1680:1680:1680) (1680:1680:1680))
        (PORT datac (276:276:276) (276:276:276))
        (PORT datad (256:256:256) (256:256:256))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (518:518:518) (518:518:518))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (1250:1250:1250) (1250:1250:1250))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (PORT ena (2107:2107:2107) (2107:2107:2107))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (1258:1258:1258) (1258:1258:1258))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (PORT ena (2287:2287:2287) (2287:2287:2287))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (668:668:668) (668:668:668))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2421:2421:2421) (2421:2421:2421))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (562:562:562) (562:562:562))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2331:2331:2331) (2331:2331:2331))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w28_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1963:1963:1963) (1963:1963:1963))
        (PORT datab (1788:1788:1788) (1788:1788:1788))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (652:652:652) (652:652:652))
        (PORT dataf (633:633:633) (633:633:633))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w28_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2131:2131:2131) (2131:2131:2131))
        (PORT datab (1941:1941:1941) (1941:1941:1941))
        (PORT datac (250:250:250) (250:250:250))
        (PORT datad (621:621:621) (621:621:621))
        (PORT datae (538:538:538) (538:538:538))
        (PORT dataf (581:581:581) (581:581:581))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1661:1661:1661) (1661:1661:1661))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1651:1651:1651) (1651:1651:1651))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (1636:1636:1636) (1636:1636:1636))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part1\|inst7\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1131:1131:1131) (1131:1131:1131))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1909:1909:1909) (1909:1909:1909))
        (PORT ena (2236:2236:2236) (2236:2236:2236))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1793:1793:1793) (1793:1793:1793))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1603:1603:1603) (1603:1603:1603))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w28_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2211:2211:2211) (2211:2211:2211))
        (PORT datab (1423:1423:1423) (1423:1423:1423))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (515:515:515) (515:515:515))
        (PORT dataf (801:801:801) (801:801:801))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1582:1582:1582) (1582:1582:1582))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (2239:2239:2239) (2239:2239:2239))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1590:1590:1590) (1590:1590:1590))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (2210:2210:2210) (2210:2210:2210))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1431:1431:1431) (1431:1431:1431))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1508:1508:1508) (1508:1508:1508))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1431:1431:1431) (1431:1431:1431))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (2291:2291:2291) (2291:2291:2291))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w28_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1797:1797:1797) (1797:1797:1797))
        (PORT datab (2026:2026:2026) (2026:2026:2026))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (323:323:323) (323:323:323))
        (PORT dataf (322:322:322) (322:322:322))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1588:1588:1588) (1588:1588:1588))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (2259:2259:2259) (2259:2259:2259))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1422:1422:1422) (1422:1422:1422))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1550:1550:1550) (1550:1550:1550))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1297:1297:1297) (1297:1297:1297))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (2237:2237:2237) (2237:2237:2237))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w28_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2181:2181:2181) (2181:2181:2181))
        (PORT dataf (221:221:221) (221:221:221))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w28_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1652:1652:1652) (1652:1652:1652))
        (PORT datab (1617:1617:1617) (1617:1617:1617))
        (PORT datac (250:250:250) (250:250:250))
        (PORT datad (373:373:373) (373:373:373))
        (PORT datae (334:334:334) (334:334:334))
        (PORT dataf (741:741:741) (741:741:741))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w28_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1494:1494:1494) (1494:1494:1494))
        (PORT datab (949:949:949) (949:949:949))
        (PORT datac (859:859:859) (859:859:859))
        (PORT datad (252:252:252) (252:252:252))
        (PORT datae (803:803:803) (803:803:803))
        (PORT dataf (627:627:627) (627:627:627))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[28\]\~318\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1701:1701:1701) (1701:1701:1701))
        (PORT datab (1626:1626:1626) (1626:1626:1626))
        (PORT datad (1385:1385:1385) (1385:1385:1385))
        (PORT datae (873:873:873) (873:873:873))
        (PORT dataf (220:220:220) (220:220:220))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (379:379:379))
        (PORT datab (369:369:369) (369:369:369))
        (PORT datac (875:875:875) (875:875:875))
        (PORT datad (1475:1475:1475) (1475:1475:1475))
        (PORT datae (618:618:618) (618:618:618))
        (PORT dataf (832:832:832) (832:832:832))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (554:554:554) (554:554:554))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst\|inst7\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (858:858:858) (858:858:858))
        (PORT datae (929:929:929) (929:929:929))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1373:1373:1373) (1373:1373:1373))
        (PORT datac (883:883:883) (883:883:883))
        (PORT datad (794:794:794) (794:794:794))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[29\]\~288\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (270:270:270))
        (PORT datab (1544:1544:1544) (1544:1544:1544))
        (PORT datac (910:910:910) (910:910:910))
        (PORT datad (545:545:545) (545:545:545))
        (PORT dataf (1321:1321:1321) (1321:1321:1321))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[29\]\~293\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (640:640:640))
        (PORT datac (245:245:245) (245:245:245))
        (PORT datad (849:849:849) (849:849:849))
        (PORT dataf (207:207:207) (207:207:207))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1167:1167:1167) (1167:1167:1167))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (866:866:866) (866:866:866))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1619:1619:1619) (1619:1619:1619))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst\|inst3\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (584:584:584) (584:584:584))
        (PORT datac (254:254:254) (254:254:254))
        (PORT dataf (1550:1550:1550) (1550:1550:1550))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1760:1760:1760) (1760:1760:1760))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (1769:1769:1769) (1769:1769:1769))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (1600:1600:1600) (1600:1600:1600))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1994:1994:1994) (1994:1994:1994))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (1600:1600:1600) (1600:1600:1600))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (2107:2107:2107) (2107:2107:2107))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (1600:1600:1600) (1600:1600:1600))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1954:1954:1954) (1954:1954:1954))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w29_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2235:2235:2235) (2235:2235:2235))
        (PORT datab (1915:1915:1915) (1915:1915:1915))
        (PORT datac (359:359:359) (359:359:359))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (244:244:244) (244:244:244))
        (PORT dataf (235:235:235) (235:235:235))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1602:1602:1602) (1602:1602:1602))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2456:2456:2456) (2456:2456:2456))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part1\|inst6\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (736:736:736))
        (IOPATH dataa combout (384:384:384) (384:384:384))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (PORT ena (2628:2628:2628) (2628:2628:2628))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1602:1602:1602) (1602:1602:1602))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2381:2381:2381) (2381:2381:2381))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1602:1602:1602) (1602:1602:1602))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w29_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1964:1964:1964) (1964:1964:1964))
        (PORT datab (1790:1790:1790) (1790:1790:1790))
        (PORT datac (364:364:364) (364:364:364))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (495:495:495) (495:495:495))
        (PORT dataf (535:535:535) (535:535:535))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1408:1408:1408) (1408:1408:1408))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2301:2301:2301) (2301:2301:2301))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1406:1406:1406) (1406:1406:1406))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2088:2088:2088) (2088:2088:2088))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part1\|inst6\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (736:736:736))
        (IOPATH dataa combout (384:384:384) (384:384:384))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (PORT ena (2107:2107:2107) (2107:2107:2107))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1198:1198:1198) (1198:1198:1198))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w29_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1729:1729:1729) (1729:1729:1729))
        (PORT datab (1749:1749:1749) (1749:1749:1749))
        (PORT datac (270:270:270) (270:270:270))
        (PORT datad (274:274:274) (274:274:274))
        (PORT datae (549:549:549) (549:549:549))
        (PORT dataf (316:316:316) (316:316:316))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1206:1206:1206) (1206:1206:1206))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2512:2512:2512) (2512:2512:2512))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1208:1208:1208) (1208:1208:1208))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2515:2515:2515) (2515:2515:2515))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1209:1209:1209) (1209:1209:1209))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2303:2303:2303) (2303:2303:2303))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (896:896:896) (896:896:896))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2138:2138:2138) (2138:2138:2138))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w29_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1956:1956:1956) (1956:1956:1956))
        (PORT datab (1933:1933:1933) (1933:1933:1933))
        (PORT datac (262:262:262) (262:262:262))
        (PORT datad (261:261:261) (261:261:261))
        (PORT datae (238:238:238) (238:238:238))
        (PORT dataf (603:603:603) (603:603:603))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (880:880:880) (880:880:880))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2093:2093:2093) (2093:2093:2093))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (848:848:848) (848:848:848))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (2521:2521:2521) (2521:2521:2521))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (883:883:883) (883:883:883))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (2292:2292:2292) (2292:2292:2292))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (887:887:887) (887:887:887))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (2277:2277:2277) (2277:2277:2277))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w29_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2095:2095:2095) (2095:2095:2095))
        (PORT datab (1592:1592:1592) (1592:1592:1592))
        (PORT datac (363:363:363) (363:363:363))
        (PORT datad (278:278:278) (278:278:278))
        (PORT dataf (221:221:221) (221:221:221))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w29_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2128:2128:2128) (2128:2128:2128))
        (PORT datab (2256:2256:2256) (2256:2256:2256))
        (PORT datac (523:523:523) (523:523:523))
        (PORT datad (573:573:573) (573:573:573))
        (PORT datae (216:216:216) (216:216:216))
        (PORT dataf (776:776:776) (776:776:776))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1469:1469:1469) (1469:1469:1469))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (2242:2242:2242) (2242:2242:2242))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1293:1293:1293) (1293:1293:1293))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1550:1550:1550) (1550:1550:1550))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1290:1290:1290) (1290:1290:1290))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1508:1508:1508) (1508:1508:1508))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1288:1288:1288) (1288:1288:1288))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (2291:2291:2291) (2291:2291:2291))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1470:1470:1470) (1470:1470:1470))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (2238:2238:2238) (2238:2238:2238))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1466:1466:1466) (1466:1466:1466))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (2210:2210:2210) (2210:2210:2210))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w29_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2460:2460:2460) (2460:2460:2460))
        (PORT datab (1933:1933:1933) (1933:1933:1933))
        (PORT datac (356:356:356) (356:356:356))
        (PORT datad (357:357:357) (357:357:357))
        (PORT datae (322:322:322) (322:322:322))
        (PORT dataf (224:224:224) (224:224:224))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part1\|inst6\~DUPLICATE\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (1791:1791:1791) (1791:1791:1791))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (2212:2212:2212) (2212:2212:2212))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w29_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datae (2441:2441:2441) (2441:2441:2441))
        (PORT dataf (206:206:206) (206:206:206))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w29_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1662:1662:1662) (1662:1662:1662))
        (PORT datab (274:274:274) (274:274:274))
        (PORT datac (573:573:573) (573:573:573))
        (PORT datad (1803:1803:1803) (1803:1803:1803))
        (PORT datae (215:215:215) (215:215:215))
        (PORT dataf (609:609:609) (609:609:609))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1831:1831:1831) (1831:1831:1831))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (2007:2007:2007) (2007:2007:2007))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1793:1793:1793) (1793:1793:1793))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1621:1621:1621) (1621:1621:1621))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1831:1831:1831) (1831:1831:1831))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1815:1815:1815) (1815:1815:1815))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1616:1616:1616) (1616:1616:1616))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1635:1635:1635) (1635:1635:1635))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w29_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2396:2396:2396) (2396:2396:2396))
        (PORT datab (1155:1155:1155) (1155:1155:1155))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (270:270:270) (270:270:270))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (336:336:336) (336:336:336))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w29_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1176:1176:1176) (1176:1176:1176))
        (PORT datab (1182:1182:1182) (1182:1182:1182))
        (PORT datac (700:700:700) (700:700:700))
        (PORT datad (253:253:253) (253:253:253))
        (PORT datae (619:619:619) (619:619:619))
        (PORT dataf (1331:1331:1331) (1331:1331:1331))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1428:1428:1428) (1428:1428:1428))
        (PORT datab (861:861:861) (861:861:861))
        (PORT datac (248:248:248) (248:248:248))
        (PORT datad (846:846:846) (846:846:846))
        (PORT dataf (1040:1040:1040) (1040:1040:1040))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (547:547:547) (547:547:547))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst\|inst3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (910:910:910) (910:910:910))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1373:1373:1373) (1373:1373:1373))
        (PORT datad (816:816:816) (816:816:816))
        (PORT dataf (769:769:769) (769:769:769))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (612:612:612) (612:612:612))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (403:403:403) (403:403:403))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (368:368:368) (368:368:368))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (101:101:101) (101:101:101))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1356:1356:1356) (1356:1356:1356))
        (PORT datad (800:800:800) (800:800:800))
        (PORT dataf (852:852:852) (852:852:852))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH cin sumout (131:131:131) (131:131:131))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[31\]\~307\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (937:937:937))
        (PORT datab (1102:1102:1102) (1102:1102:1102))
        (PORT datac (1658:1658:1658) (1658:1658:1658))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (221:221:221) (221:221:221))
        (PORT dataf (852:852:852) (852:852:852))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2213:2213:2213))
        (PORT adatasdata (1111:1111:1111) (1111:1111:1111))
        (PORT aclr (1932:1932:1932) (1932:1932:1932))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[31\]\~290\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1347:1347:1347) (1347:1347:1347))
        (PORT datac (1344:1344:1344) (1344:1344:1344))
        (PORT datad (1039:1039:1039) (1039:1039:1039))
        (PORT datae (1144:1144:1144) (1144:1144:1144))
        (PORT dataf (1498:1498:1498) (1498:1498:1498))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w31_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1187:1187:1187) (1187:1187:1187))
        (PORT datab (1467:1467:1467) (1467:1467:1467))
        (PORT datac (569:569:569) (569:569:569))
        (PORT datad (276:276:276) (276:276:276))
        (PORT dataf (316:316:316) (316:316:316))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w31_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1415:1415:1415))
        (PORT datab (1592:1592:1592) (1592:1592:1592))
        (PORT datac (257:257:257) (257:257:257))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (229:229:229) (229:229:229))
        (PORT dataf (320:320:320) (320:320:320))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w31_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (936:936:936))
        (PORT datab (1578:1578:1578) (1578:1578:1578))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (276:276:276) (276:276:276))
        (PORT datae (238:238:238) (238:238:238))
        (PORT dataf (608:608:608) (608:608:608))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w31_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1314:1314:1314))
        (PORT datab (1788:1788:1788) (1788:1788:1788))
        (PORT datac (581:581:581) (581:581:581))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (505:505:505) (505:505:505))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w31_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1210:1210:1210))
        (PORT datab (1999:1999:1999) (1999:1999:1999))
        (PORT datac (262:262:262) (262:262:262))
        (PORT datad (364:364:364) (364:364:364))
        (PORT datae (238:238:238) (238:238:238))
        (PORT dataf (245:245:245) (245:245:245))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w31_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1186:1186:1186) (1186:1186:1186))
        (PORT datab (1713:1713:1713) (1713:1713:1713))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (234:234:234) (234:234:234))
        (PORT dataf (536:536:536) (536:536:536))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w31_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1711:1711:1711) (1711:1711:1711))
        (PORT datab (2193:2193:2193) (2193:2193:2193))
        (PORT datac (681:681:681) (681:681:681))
        (PORT datad (363:363:363) (363:363:363))
        (PORT datae (808:808:808) (808:808:808))
        (PORT dataf (854:854:854) (854:854:854))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w31_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1047:1047:1047))
        (PORT datab (1884:1884:1884) (1884:1884:1884))
        (PORT datac (366:366:366) (366:366:366))
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (326:326:326) (326:326:326))
        (PORT dataf (231:231:231) (231:231:231))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w31_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1167:1167:1167) (1167:1167:1167))
        (PORT dataf (224:224:224) (224:224:224))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w31_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1227:1227:1227))
        (PORT datab (1494:1494:1494) (1494:1494:1494))
        (PORT datac (365:365:365) (365:365:365))
        (PORT datad (251:251:251) (251:251:251))
        (PORT dataf (599:599:599) (599:599:599))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w31_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (409:409:409))
        (PORT datab (610:610:610) (610:610:610))
        (PORT datac (1198:1198:1198) (1198:1198:1198))
        (PORT datad (1152:1152:1152) (1152:1152:1152))
        (PORT datae (213:213:213) (213:213:213))
        (PORT dataf (920:920:920) (920:920:920))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (701:701:701))
        (PORT datac (1328:1328:1328) (1328:1328:1328))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (349:349:349) (349:349:349))
        (PORT dataf (548:548:548) (548:548:548))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT adatasdata (549:549:549) (549:549:549))
        (PORT aclr (1935:1935:1935) (1935:1935:1935))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst\|inst6\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (712:712:712) (712:712:712))
        (PORT datad (246:246:246) (246:246:246))
        (PORT dataf (960:960:960) (960:960:960))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[93\]\~441\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (992:992:992))
        (PORT datab (1346:1346:1346) (1346:1346:1346))
        (PORT datac (935:935:935) (935:935:935))
        (PORT dataf (219:219:219) (219:219:219))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[93\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (600:600:600))
        (PORT datab (619:619:619) (619:619:619))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (648:648:648) (648:648:648))
        (PORT datae (221:221:221) (221:221:221))
        (PORT dataf (215:215:215) (215:215:215))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[121\]\~443\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (639:639:639))
        (PORT datab (661:661:661) (661:661:661))
        (PORT datac (363:363:363) (363:363:363))
        (PORT datad (1425:1425:1425) (1425:1425:1425))
        (PORT dataf (234:234:234) (234:234:234))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[121\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1280:1280:1280))
        (PORT datab (393:393:393) (393:393:393))
        (PORT datac (358:358:358) (358:358:358))
        (PORT datad (1371:1371:1371) (1371:1371:1371))
        (PORT datae (227:227:227) (227:227:227))
        (PORT dataf (316:316:316) (316:316:316))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[25\]\~393\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1607:1607:1607) (1607:1607:1607))
        (PORT datab (294:294:294) (294:294:294))
        (PORT datac (1356:1356:1356) (1356:1356:1356))
        (PORT datad (653:653:653) (653:653:653))
        (PORT datae (1054:1054:1054) (1054:1054:1054))
        (PORT dataf (648:648:648) (648:648:648))
        (PORT datag (1048:1048:1048) (1048:1048:1048))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
        (IOPATH datag combout (246:246:246) (246:246:246))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[25\]\~312\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (915:915:915))
        (PORT datab (288:288:288) (288:288:288))
        (PORT datac (392:392:392) (392:392:392))
        (PORT datad (850:850:850) (850:850:850))
        (PORT datae (821:821:821) (821:821:821))
        (PORT dataf (759:759:759) (759:759:759))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (852:852:852) (852:852:852))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[25\]\~323\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (452:452:452))
        (PORT datab (274:274:274) (274:274:274))
        (PORT datac (895:895:895) (895:895:895))
        (PORT datad (880:880:880) (880:880:880))
        (PORT datae (1696:1696:1696) (1696:1696:1696))
        (PORT dataf (1830:1830:1830) (1830:1830:1830))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1076:1076:1076) (1076:1076:1076))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part1\|inst1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1599:1599:1599) (1599:1599:1599))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst\|inst1\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1364:1364:1364) (1364:1364:1364))
        (PORT dataf (216:216:216) (216:216:216))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1490:1490:1490) (1490:1490:1490))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1326:1326:1326) (1326:1326:1326))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1755:1755:1755) (1755:1755:1755))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1767:1767:1767) (1767:1767:1767))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1333:1333:1333) (1333:1333:1333))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1516:1516:1516) (1516:1516:1516))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (2016:2016:2016) (2016:2016:2016))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1766:1766:1766) (1766:1766:1766))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (2101:2101:2101) (2101:2101:2101))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w25_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1892:1892:1892) (1892:1892:1892))
        (PORT datab (1727:1727:1727) (1727:1727:1727))
        (PORT datac (356:356:356) (356:356:356))
        (PORT datad (362:362:362) (362:362:362))
        (PORT datae (241:241:241) (241:241:241))
        (PORT dataf (321:321:321) (321:321:321))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1515:1515:1515) (1515:1515:1515))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (2055:2055:2055) (2055:2055:2055))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1775:1775:1775) (1775:1775:1775))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (1961:1961:1961) (1961:1961:1961))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w25_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2141:2141:2141) (2141:2141:2141))
        (PORT dataf (225:225:225) (225:225:225))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w25_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1408:1408:1408) (1408:1408:1408))
        (PORT datab (384:384:384) (384:384:384))
        (PORT datac (1673:1673:1673) (1673:1673:1673))
        (PORT datad (247:247:247) (247:247:247))
        (PORT dataf (803:803:803) (803:803:803))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1523:1523:1523) (1523:1523:1523))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1643:1643:1643) (1643:1643:1643))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1530:1530:1530) (1530:1530:1530))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (2011:2011:2011) (2011:2011:2011))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1526:1526:1526) (1526:1526:1526))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1635:1635:1635) (1635:1635:1635))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1521:1521:1521) (1521:1521:1521))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (2036:2036:2036) (2036:2036:2036))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w25_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1318:1318:1318))
        (PORT datab (2204:2204:2204) (2204:2204:2204))
        (PORT datac (421:421:421) (421:421:421))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (241:241:241) (241:241:241))
        (PORT dataf (484:484:484) (484:484:484))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part1\|inst1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1100:1100:1100) (1100:1100:1100))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (2021:2021:2021) (2021:2021:2021))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part1\|inst1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1104:1104:1104) (1104:1104:1104))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (2056:2056:2056) (2056:2056:2056))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1443:1443:1443) (1443:1443:1443))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (2192:2192:2192) (2192:2192:2192))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1435:1435:1435) (1435:1435:1435))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (2039:2039:2039) (2039:2039:2039))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w25_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2123:2123:2123) (2123:2123:2123))
        (PORT datab (2047:2047:2047) (2047:2047:2047))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (492:492:492) (492:492:492))
        (PORT dataf (501:501:501) (501:501:501))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1444:1444:1444) (1444:1444:1444))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (2021:2021:2021) (2021:2021:2021))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1232:1232:1232) (1232:1232:1232))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1995:1995:1995) (1995:1995:1995))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1213:1213:1213) (1213:1213:1213))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2204:2204:2204) (2204:2204:2204))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1237:1237:1237) (1237:1237:1237))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2185:2185:2185) (2185:2185:2185))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w25_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1958:1958:1958) (1958:1958:1958))
        (PORT datab (1850:1850:1850) (1850:1850:1850))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (360:360:360) (360:360:360))
        (PORT datae (533:533:533) (533:533:533))
        (PORT dataf (320:320:320) (320:320:320))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1776:1776:1776) (1776:1776:1776))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2254:2254:2254) (2254:2254:2254))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1770:1770:1770) (1770:1770:1770))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2614:2614:2614) (2614:2614:2614))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1704:1704:1704) (1704:1704:1704))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2159:2159:2159) (2159:2159:2159))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1701:1701:1701) (1701:1701:1701))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2468:2468:2468) (2468:2468:2468))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w25_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2093:2093:2093) (2093:2093:2093))
        (PORT datab (2111:2111:2111) (2111:2111:2111))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (256:256:256) (256:256:256))
        (PORT datae (643:643:643) (643:643:643))
        (PORT dataf (590:590:590) (590:590:590))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1188:1188:1188) (1188:1188:1188))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (2521:2521:2521) (2521:2521:2521))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1183:1183:1183) (1183:1183:1183))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (2292:2292:2292) (2292:2292:2292))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1186:1186:1186) (1186:1186:1186))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (2277:2277:2277) (2277:2277:2277))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1242:1242:1242) (1242:1242:1242))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1984:1984:1984) (1984:1984:1984))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w25_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2092:2092:2092) (2092:2092:2092))
        (PORT datab (1585:1585:1585) (1585:1585:1585))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (271:271:271) (271:271:271))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (838:838:838) (838:838:838))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w25_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1956:1956:1956) (1956:1956:1956))
        (PORT datab (1699:1699:1699) (1699:1699:1699))
        (PORT datac (732:732:732) (732:732:732))
        (PORT datad (576:576:576) (576:576:576))
        (PORT datae (808:808:808) (808:808:808))
        (PORT dataf (607:607:607) (607:607:607))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1765:1765:1765) (1765:1765:1765))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (1949:1949:1949) (1949:1949:1949))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1762:1762:1762) (1762:1762:1762))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (2104:2104:2104) (2104:2104:2104))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1767:1767:1767) (1767:1767:1767))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (1769:1769:1769) (1769:1769:1769))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (1550:1550:1550) (1550:1550:1550))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1994:1994:1994) (1994:1994:1994))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w25_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2058:2058:2058) (2058:2058:2058))
        (PORT datab (2241:2241:2241) (2241:2241:2241))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (276:276:276) (276:276:276))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (320:320:320) (320:320:320))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w25_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (622:622:622))
        (PORT datab (602:602:602) (602:602:602))
        (PORT datac (1013:1013:1013) (1013:1013:1013))
        (PORT datad (988:988:988) (988:988:988))
        (PORT datae (658:658:658) (658:658:658))
        (PORT dataf (1175:1175:1175) (1175:1175:1175))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[25\]\~322\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (714:714:714))
        (PORT datab (1291:1291:1291) (1291:1291:1291))
        (PORT datac (1330:1330:1330) (1330:1330:1330))
        (PORT datad (1108:1108:1108) (1108:1108:1108))
        (PORT dataf (210:210:210) (210:210:210))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1218:1218:1218) (1218:1218:1218))
        (PORT datab (264:264:264) (264:264:264))
        (PORT datac (546:546:546) (546:546:546))
        (PORT datad (865:865:865) (865:865:865))
        (PORT datae (608:608:608) (608:608:608))
        (PORT dataf (210:210:210) (210:210:210))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2213:2213:2213))
        (PORT adatasdata (550:550:550) (550:550:550))
        (PORT aclr (1932:1932:1932) (1932:1932:1932))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst\|inst1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (666:666:666) (666:666:666))
        (PORT dataf (535:535:535) (535:535:535))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[25\]\~311\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1148:1148:1148) (1148:1148:1148))
        (PORT datab (1003:1003:1003) (1003:1003:1003))
        (PORT datac (604:604:604) (604:604:604))
        (PORT datad (646:646:646) (646:646:646))
        (PORT dataf (695:695:695) (695:695:695))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w25_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1951:1951:1951) (1951:1951:1951))
        (PORT datab (1169:1169:1169) (1169:1169:1169))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (276:276:276) (276:276:276))
        (PORT datae (229:229:229) (229:229:229))
        (PORT dataf (321:321:321) (321:321:321))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w25_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1437:1437:1437) (1437:1437:1437))
        (PORT datab (1132:1132:1132) (1132:1132:1132))
        (PORT datac (273:273:273) (273:273:273))
        (PORT datad (421:421:421) (421:421:421))
        (PORT dataf (483:483:483) (483:483:483))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w25_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1273:1273:1273) (1273:1273:1273))
        (PORT datab (1490:1490:1490) (1490:1490:1490))
        (PORT datac (367:367:367) (367:367:367))
        (PORT datad (359:359:359) (359:359:359))
        (PORT datae (239:239:239) (239:239:239))
        (PORT dataf (323:323:323) (323:323:323))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w25_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1339:1339:1339) (1339:1339:1339))
        (PORT dataf (229:229:229) (229:229:229))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w25_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (380:380:380))
        (PORT datab (272:272:272) (272:272:272))
        (PORT datac (1239:1239:1239) (1239:1239:1239))
        (PORT datad (965:965:965) (965:965:965))
        (PORT datae (317:317:317) (317:317:317))
        (PORT dataf (760:760:760) (760:760:760))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w25_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1721:1721:1721) (1721:1721:1721))
        (PORT datab (947:947:947) (947:947:947))
        (PORT datac (371:371:371) (371:371:371))
        (PORT datad (262:262:262) (262:262:262))
        (PORT datae (335:335:335) (335:335:335))
        (PORT dataf (229:229:229) (229:229:229))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w25_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1880:1880:1880) (1880:1880:1880))
        (PORT datab (928:928:928) (928:928:928))
        (PORT datac (258:258:258) (258:258:258))
        (PORT datad (546:546:546) (546:546:546))
        (PORT datae (235:235:235) (235:235:235))
        (PORT dataf (492:492:492) (492:492:492))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w25_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1774:1774:1774) (1774:1774:1774))
        (PORT datab (279:279:279) (279:279:279))
        (PORT datac (1700:1700:1700) (1700:1700:1700))
        (PORT datad (884:884:884) (884:884:884))
        (PORT datae (804:804:804) (804:804:804))
        (PORT dataf (804:804:804) (804:804:804))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w25_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (898:898:898))
        (PORT datab (1353:1353:1353) (1353:1353:1353))
        (PORT datac (258:258:258) (258:258:258))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (641:641:641) (641:641:641))
        (PORT dataf (592:592:592) (592:592:592))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w25_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1464:1464:1464) (1464:1464:1464))
        (PORT datab (259:259:259) (259:259:259))
        (PORT datac (348:348:348) (348:348:348))
        (PORT datad (1796:1796:1796) (1796:1796:1796))
        (PORT datae (216:216:216) (216:216:216))
        (PORT dataf (646:646:646) (646:646:646))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w25_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (1006:1006:1006))
        (PORT datab (1164:1164:1164) (1164:1164:1164))
        (PORT datac (852:852:852) (852:852:852))
        (PORT datad (678:678:678) (678:678:678))
        (PORT datae (627:627:627) (627:627:627))
        (PORT dataf (538:538:538) (538:538:538))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[25\]\~322\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (739:739:739))
        (PORT datab (1826:1826:1826) (1826:1826:1826))
        (PORT datac (1701:1701:1701) (1701:1701:1701))
        (PORT datad (1114:1114:1114) (1114:1114:1114))
        (PORT dataf (228:228:228) (228:228:228))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (661:661:661))
        (PORT datab (874:874:874) (874:874:874))
        (PORT datac (549:549:549) (549:549:549))
        (PORT datad (1298:1298:1298) (1298:1298:1298))
        (PORT datae (218:218:218) (218:218:218))
        (PORT dataf (658:658:658) (658:658:658))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part1\|inst1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (323:323:323) (323:323:323))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (550:550:550) (550:550:550))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[24\]\~291\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1175:1175:1175) (1175:1175:1175))
        (PORT datab (1202:1202:1202) (1202:1202:1202))
        (PORT datac (385:385:385) (385:385:385))
        (PORT datad (1158:1158:1158) (1158:1158:1158))
        (PORT dataf (1479:1479:1479) (1479:1479:1479))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1270:1270:1270) (1270:1270:1270))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1149:1149:1149) (1149:1149:1149))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst\|inst\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (261:261:261))
        (PORT dataf (1320:1320:1320) (1320:1320:1320))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1514:1514:1514) (1514:1514:1514))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (1647:1647:1647) (1647:1647:1647))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1514:1514:1514) (1514:1514:1514))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (1825:1825:1825) (1825:1825:1825))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1514:1514:1514) (1514:1514:1514))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (2036:2036:2036) (2036:2036:2036))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (2012:2012:2012) (2012:2012:2012))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2011:2011:2011) (2011:2011:2011))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w24_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2584:2584:2584) (2584:2584:2584))
        (PORT datab (1436:1436:1436) (1436:1436:1436))
        (PORT datac (258:258:258) (258:258:258))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (226:226:226) (226:226:226))
        (PORT dataf (321:321:321) (321:321:321))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1769:1769:1769) (1769:1769:1769))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2202:2202:2202) (2202:2202:2202))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1770:1770:1770) (1770:1770:1770))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2258:2258:2258) (2258:2258:2258))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1767:1767:1767) (1767:1767:1767))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2195:2195:2195) (2195:2195:2195))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1706:1706:1706) (1706:1706:1706))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1436:1436:1436) (1436:1436:1436))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w24_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2443:2443:2443) (2443:2443:2443))
        (PORT datab (285:285:285) (285:285:285))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (1563:1563:1563) (1563:1563:1563))
        (PORT datae (322:322:322) (322:322:322))
        (PORT dataf (696:696:696) (696:696:696))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1935:1935:1935) (1935:1935:1935))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1995:1995:1995) (1995:1995:1995))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1935:1935:1935) (1935:1935:1935))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2185:2185:2185) (2185:2185:2185))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1732:1732:1732) (1732:1732:1732))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2204:2204:2204) (2204:2204:2204))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1934:1934:1934) (1934:1934:1934))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (2021:2021:2021) (2021:2021:2021))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w24_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1969:1969:1969) (1969:1969:1969))
        (PORT datab (1859:1859:1859) (1859:1859:1859))
        (PORT datac (378:378:378) (378:378:378))
        (PORT datad (358:358:358) (358:358:358))
        (PORT datae (542:542:542) (542:542:542))
        (PORT dataf (224:224:224) (224:224:224))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1193:1193:1193) (1193:1193:1193))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2313:2313:2313) (2313:2313:2313))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1197:1197:1197) (1197:1197:1197))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2093:2093:2093) (2093:2093:2093))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1194:1194:1194) (1194:1194:1194))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2109:2109:2109) (2109:2109:2109))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1382:1382:1382) (1382:1382:1382))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2083:2083:2083) (2083:2083:2083))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w24_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2084:2084:2084) (2084:2084:2084))
        (PORT datab (1406:1406:1406) (1406:1406:1406))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (260:260:260) (260:260:260))
        (PORT dataf (520:520:520) (520:520:520))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (894:894:894) (894:894:894))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2456:2456:2456) (2456:2456:2456))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (1772:1772:1772) (1772:1772:1772))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (PORT ena (2628:2628:2628) (2628:2628:2628))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (891:891:891) (891:891:891))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (892:892:892) (892:892:892))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2381:2381:2381) (2381:2381:2381))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w24_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1961:1961:1961) (1961:1961:1961))
        (PORT datab (1785:1785:1785) (1785:1785:1785))
        (PORT datac (356:356:356) (356:356:356))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (333:333:333) (333:333:333))
        (PORT dataf (517:517:517) (517:517:517))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part1\|inst\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (543:543:543) (543:543:543))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (PORT ena (2287:2287:2287) (2287:2287:2287))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (1773:1773:1773) (1773:1773:1773))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (PORT ena (2107:2107:2107) (2107:2107:2107))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part1\|inst\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (554:554:554) (554:554:554))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (879:879:879) (879:879:879))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2117:2117:2117) (2117:2117:2117))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w24_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1960:1960:1960) (1960:1960:1960))
        (PORT datab (1778:1778:1778) (1778:1778:1778))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (266:266:266) (266:266:266))
        (PORT datae (564:564:564) (564:564:564))
        (PORT dataf (508:508:508) (508:508:508))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w24_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1955:1955:1955) (1955:1955:1955))
        (PORT datab (1701:1701:1701) (1701:1701:1701))
        (PORT datac (576:576:576) (576:576:576))
        (PORT datad (649:649:649) (649:649:649))
        (PORT datae (775:775:775) (775:775:775))
        (PORT dataf (772:772:772) (772:772:772))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1712:1712:1712) (1712:1712:1712))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1550:1550:1550) (1550:1550:1550))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1738:1738:1738) (1738:1738:1738))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1333:1333:1333) (1333:1333:1333))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1734:1734:1734) (1734:1734:1734))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (2016:2016:2016) (2016:2016:2016))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1231:1231:1231) (1231:1231:1231))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1738:1738:1738) (1738:1738:1738))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (2101:2101:2101) (2101:2101:2101))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w24_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1892:1892:1892) (1892:1892:1892))
        (PORT datab (370:370:370) (370:370:370))
        (PORT datac (363:363:363) (363:363:363))
        (PORT datad (1713:1713:1713) (1713:1713:1713))
        (PORT datae (217:217:217) (217:217:217))
        (PORT dataf (325:325:325) (325:325:325))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1230:1230:1230) (1230:1230:1230))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (2055:2055:2055) (2055:2055:2055))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part1\|inst\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1294:1294:1294) (1294:1294:1294))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (2237:2237:2237) (2237:2237:2237))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w24_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2178:2178:2178) (2178:2178:2178))
        (PORT datae (228:228:228) (228:228:228))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w24_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1408:1408:1408) (1408:1408:1408))
        (PORT datab (1524:1524:1524) (1524:1524:1524))
        (PORT datac (727:727:727) (727:727:727))
        (PORT datad (270:270:270) (270:270:270))
        (PORT dataf (797:797:797) (797:797:797))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w24_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (1015:1015:1015))
        (PORT datab (1176:1176:1176) (1176:1176:1176))
        (PORT datac (683:683:683) (683:683:683))
        (PORT datad (889:889:889) (889:889:889))
        (PORT datae (245:245:245) (245:245:245))
        (PORT dataf (635:635:635) (635:635:635))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (895:895:895))
        (PORT datab (1205:1205:1205) (1205:1205:1205))
        (PORT datac (252:252:252) (252:252:252))
        (PORT datad (860:860:860) (860:860:860))
        (PORT dataf (807:807:807) (807:807:807))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (832:832:832) (832:832:832))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst\|inst\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (909:909:909) (909:909:909))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[76\]\~395\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1126:1126:1126) (1126:1126:1126))
        (PORT datab (480:480:480) (480:480:480))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (230:230:230) (230:230:230))
        (PORT dataf (224:224:224) (224:224:224))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[68\]\~399\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (664:664:664))
        (PORT datab (1529:1529:1529) (1529:1529:1529))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (335:335:335) (335:335:335))
        (PORT dataf (238:238:238) (238:238:238))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[104\]\~410\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1603:1603:1603) (1603:1603:1603))
        (PORT datab (1460:1460:1460) (1460:1460:1460))
        (PORT datac (824:824:824) (824:824:824))
        (PORT datad (927:927:927) (927:927:927))
        (PORT dataf (951:951:951) (951:951:951))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[112\]\~407\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (876:876:876))
        (PORT datab (401:401:401) (401:401:401))
        (PORT datac (766:766:766) (766:766:766))
        (PORT datad (604:604:604) (604:604:604))
        (PORT datae (232:232:232) (232:232:232))
        (PORT dataf (925:925:925) (925:925:925))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[112\]\~408\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1610:1610:1610) (1610:1610:1610))
        (PORT datab (573:573:573) (573:573:573))
        (PORT datac (1461:1461:1461) (1461:1461:1461))
        (PORT datad (533:533:533) (533:533:533))
        (PORT dataf (1053:1053:1053) (1053:1053:1053))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[136\]\~411\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1602:1602:1602) (1602:1602:1602))
        (PORT datab (1192:1192:1192) (1192:1192:1192))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (920:920:920) (920:920:920))
        (PORT dataf (599:599:599) (599:599:599))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst2\|inst2\|inst\|inst3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1613:1613:1613) (1613:1613:1613))
        (PORT datac (1186:1186:1186) (1186:1186:1186))
        (PORT datad (585:585:585) (585:585:585))
        (PORT dataf (1514:1514:1514) (1514:1514:1514))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst2\|inst2\|inst\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1203:1203:1203))
        (PORT datab (770:770:770) (770:770:770))
        (PORT datac (249:249:249) (249:249:249))
        (PORT datad (558:558:558) (558:558:558))
        (PORT datae (643:643:643) (643:643:643))
        (PORT dataf (218:218:218) (218:218:218))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[24\]\~308\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1144:1144:1144))
        (PORT datab (1002:1002:1002) (1002:1002:1002))
        (PORT datac (570:570:570) (570:570:570))
        (PORT datad (627:627:627) (627:627:627))
        (PORT dataf (694:694:694) (694:694:694))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[24\]\~309\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (989:989:989))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (613:613:613) (613:613:613))
        (PORT datae (510:510:510) (510:510:510))
        (PORT dataf (605:605:605) (605:605:605))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[24\]\~310\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (677:677:677))
        (PORT datab (671:671:671) (671:671:671))
        (PORT datac (602:602:602) (602:602:602))
        (PORT datad (230:230:230) (230:230:230))
        (PORT dataf (202:202:202) (202:202:202))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[24\]\~291\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1222:1222:1222))
        (PORT datab (1546:1546:1546) (1546:1546:1546))
        (PORT datac (386:386:386) (386:386:386))
        (PORT datad (1119:1119:1119) (1119:1119:1119))
        (PORT dataf (1480:1480:1480) (1480:1480:1480))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w24_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1416:1416:1416) (1416:1416:1416))
        (PORT datab (1586:1586:1586) (1586:1586:1586))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (229:229:229) (229:229:229))
        (PORT dataf (326:326:326) (326:326:326))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w24_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (926:926:926))
        (PORT datab (1634:1634:1634) (1634:1634:1634))
        (PORT datac (770:770:770) (770:770:770))
        (PORT datad (732:732:732) (732:732:732))
        (PORT dataf (675:675:675) (675:675:675))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w24_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1271:1271:1271) (1271:1271:1271))
        (PORT datab (1494:1494:1494) (1494:1494:1494))
        (PORT datac (369:369:369) (369:369:369))
        (PORT datad (360:360:360) (360:360:360))
        (PORT dataf (326:326:326) (326:326:326))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w24_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1200:1200:1200) (1200:1200:1200))
        (PORT dataf (332:332:332) (332:332:332))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w24_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1220:1220:1220) (1220:1220:1220))
        (PORT datab (278:278:278) (278:278:278))
        (PORT datac (714:714:714) (714:714:714))
        (PORT datad (599:599:599) (599:599:599))
        (PORT datae (793:793:793) (793:793:793))
        (PORT dataf (1456:1456:1456) (1456:1456:1456))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w24_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1976:1976:1976) (1976:1976:1976))
        (PORT datab (1249:1249:1249) (1249:1249:1249))
        (PORT datac (589:589:589) (589:589:589))
        (PORT datad (267:267:267) (267:267:267))
        (PORT dataf (547:547:547) (547:547:547))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w24_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1492:1492:1492) (1492:1492:1492))
        (PORT datab (1974:1974:1974) (1974:1974:1974))
        (PORT datac (356:356:356) (356:356:356))
        (PORT datad (283:283:283) (283:283:283))
        (PORT dataf (323:323:323) (323:323:323))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w24_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (295:295:295))
        (PORT datab (943:943:943) (943:943:943))
        (PORT datac (372:372:372) (372:372:372))
        (PORT datad (1835:1835:1835) (1835:1835:1835))
        (PORT datae (229:229:229) (229:229:229))
        (PORT dataf (330:330:330) (330:330:330))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w24_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2260:2260:2260) (2260:2260:2260))
        (PORT datab (1470:1470:1470) (1470:1470:1470))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (542:542:542) (542:542:542))
        (PORT datae (543:543:543) (543:543:543))
        (PORT dataf (507:507:507) (507:507:507))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w24_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1968:1968:1968) (1968:1968:1968))
        (PORT datab (1683:1683:1683) (1683:1683:1683))
        (PORT datac (581:581:581) (581:581:581))
        (PORT datad (254:254:254) (254:254:254))
        (PORT datae (618:618:618) (618:618:618))
        (PORT dataf (979:979:979) (979:979:979))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w24_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1039:1039:1039))
        (PORT datab (1024:1024:1024) (1024:1024:1024))
        (PORT datac (1206:1206:1206) (1206:1206:1206))
        (PORT datad (1006:1006:1006) (1006:1006:1006))
        (PORT datae (1416:1416:1416) (1416:1416:1416))
        (PORT dataf (1074:1074:1074) (1074:1074:1074))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (927:927:927) (927:927:927))
        (PORT datac (1356:1356:1356) (1356:1356:1356))
        (PORT datad (894:894:894) (894:894:894))
        (PORT datae (212:212:212) (212:212:212))
        (PORT dataf (218:218:218) (218:218:218))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (667:667:667) (667:667:667))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT adatasdata (1057:1057:1057) (1057:1057:1057))
        (PORT aclr (1935:1935:1935) (1935:1935:1935))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[30\]\~289\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (548:548:548) (548:548:548))
        (PORT datac (1906:1906:1906) (1906:1906:1906))
        (PORT datad (1037:1037:1037) (1037:1037:1037))
        (PORT datae (939:939:939) (939:939:939))
        (PORT dataf (1614:1614:1614) (1614:1614:1614))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part1\|inst5\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (504:504:504) (504:504:504))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1264:1264:1264) (1264:1264:1264))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst\|inst9\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1102:1102:1102) (1102:1102:1102))
        (PORT datad (593:593:593) (593:593:593))
        (PORT dataf (587:587:587) (587:587:587))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1352:1352:1352) (1352:1352:1352))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (1986:1986:1986) (1986:1986:1986))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1283:1283:1283) (1283:1283:1283))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2025:2025:2025) (2025:2025:2025))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1253:1253:1253) (1253:1253:1253))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2185:2185:2185) (2185:2185:2185))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1282:1282:1282) (1282:1282:1282))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2204:2204:2204) (2204:2204:2204))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w30_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1947:1947:1947) (1947:1947:1947))
        (PORT datab (1701:1701:1701) (1701:1701:1701))
        (PORT datac (262:262:262) (262:262:262))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (325:325:325) (325:325:325))
        (PORT dataf (221:221:221) (221:221:221))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1206:1206:1206) (1206:1206:1206))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2088:2088:2088) (2088:2088:2088))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1210:1210:1210) (1210:1210:1210))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2301:2301:2301) (2301:2301:2301))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1383:1383:1383) (1383:1383:1383))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2431:2431:2431) (2431:2431:2431))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1188:1188:1188) (1188:1188:1188))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w30_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1726:1726:1726) (1726:1726:1726))
        (PORT datab (1746:1746:1746) (1746:1746:1746))
        (PORT datac (255:255:255) (255:255:255))
        (PORT datad (270:270:270) (270:270:270))
        (PORT datae (316:316:316) (316:316:316))
        (PORT dataf (315:315:315) (315:315:315))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1204:1204:1204) (1204:1204:1204))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (2277:2277:2277) (2277:2277:2277))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1206:1206:1206) (1206:1206:1206))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (2521:2521:2521) (2521:2521:2521))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1201:1201:1201) (1201:1201:1201))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (2292:2292:2292) (2292:2292:2292))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1285:1285:1285) (1285:1285:1285))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2266:2266:2266) (2266:2266:2266))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w30_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2096:2096:2096) (2096:2096:2096))
        (PORT datab (1592:1592:1592) (1592:1592:1592))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (269:269:269) (269:269:269))
        (PORT dataf (652:652:652) (652:652:652))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1038:1038:1038) (1038:1038:1038))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2381:2381:2381) (2381:2381:2381))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1036:1036:1036) (1036:1036:1036))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1039:1039:1039) (1039:1039:1039))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2456:2456:2456) (2456:2456:2456))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (1341:1341:1341) (1341:1341:1341))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (PORT ena (2628:2628:2628) (2628:2628:2628))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w30_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1959:1959:1959) (1959:1959:1959))
        (PORT datab (1781:1781:1781) (1781:1781:1781))
        (PORT datac (353:353:353) (353:353:353))
        (PORT datad (357:357:357) (357:357:357))
        (PORT datae (323:323:323) (323:323:323))
        (PORT dataf (224:224:224) (224:224:224))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w30_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1909:1909:1909) (1909:1909:1909))
        (PORT datab (2071:2071:2071) (2071:2071:2071))
        (PORT datac (872:872:872) (872:872:872))
        (PORT datad (648:648:648) (648:648:648))
        (PORT datae (220:220:220) (220:220:220))
        (PORT dataf (763:763:763) (763:763:763))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1837:1837:1837) (1837:1837:1837))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (2011:2011:2011) (2011:2011:2011))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1832:1832:1832) (1832:1832:1832))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1635:1635:1635) (1635:1635:1635))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1619:1619:1619) (1619:1619:1619))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (2036:2036:2036) (2036:2036:2036))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w30_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (297:297:297))
        (PORT datab (2195:2195:2195) (2195:2195:2195))
        (PORT datac (270:270:270) (270:270:270))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (1330:1330:1330) (1330:1330:1330))
        (PORT dataf (549:549:549) (549:549:549))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1606:1606:1606) (1606:1606:1606))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2383:2383:2383) (2383:2383:2383))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (PORT adatasdata (1621:1621:1621) (1621:1621:1621))
        (PORT aclr (1909:1909:1909) (1909:1909:1909))
        (PORT ena (2236:2236:2236) (2236:2236:2236))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1607:1607:1607) (1607:1607:1607))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (1636:1636:1636) (1636:1636:1636))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1602:1602:1602) (1602:1602:1602))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2202:2202:2202) (2202:2202:2202))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w30_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2198:2198:2198) (2198:2198:2198))
        (PORT datab (1431:1431:1431) (1431:1431:1431))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (553:553:553) (553:553:553))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (547:547:547) (547:547:547))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT adatasdata (1073:1073:1073) (1073:1073:1073))
        (PORT aclr (1935:1935:1935) (1935:1935:1935))
        (PORT ena (1757:1757:1757) (1757:1757:1757))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1781:1781:1781) (1781:1781:1781))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (2259:2259:2259) (2259:2259:2259))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1680:1680:1680) (1680:1680:1680))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (1886:1886:1886) (1886:1886:1886))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w30_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1762:1762:1762) (1762:1762:1762))
        (PORT dataf (211:211:211) (211:211:211))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1563:1563:1563) (1563:1563:1563))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (2210:2210:2210) (2210:2210:2210))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1560:1560:1560) (1560:1560:1560))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (2291:2291:2291) (2291:2291:2291))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT adatasdata (1770:1770:1770) (1770:1770:1770))
        (PORT aclr (1922:1922:1922) (1922:1922:1922))
        (PORT ena (1317:1317:1317) (1317:1317:1317))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1783:1783:1783) (1783:1783:1783))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1819:1819:1819) (1819:1819:1819))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w30_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1795:1795:1795) (1795:1795:1795))
        (PORT datab (2029:2029:2029) (2029:2029:2029))
        (PORT datac (281:281:281) (281:281:281))
        (PORT datad (352:352:352) (352:352:352))
        (PORT datae (548:548:548) (548:548:548))
        (PORT dataf (667:667:667) (667:667:667))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w30_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1654:1654:1654) (1654:1654:1654))
        (PORT datab (1613:1613:1613) (1613:1613:1613))
        (PORT datac (1193:1193:1193) (1193:1193:1193))
        (PORT datad (363:363:363) (363:363:363))
        (PORT datae (991:991:991) (991:991:991))
        (PORT dataf (209:209:209) (209:209:209))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w30_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (971:971:971))
        (PORT datab (751:751:751) (751:751:751))
        (PORT datac (362:362:362) (362:362:362))
        (PORT datad (975:975:975) (975:975:975))
        (PORT datae (952:952:952) (952:952:952))
        (PORT dataf (842:842:842) (842:842:842))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (741:741:741))
        (PORT datab (1631:1631:1631) (1631:1631:1631))
        (PORT datac (271:271:271) (271:271:271))
        (PORT datad (541:541:541) (541:541:541))
        (PORT dataf (662:662:662) (662:662:662))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2209:2209:2209))
        (PORT adatasdata (554:554:554) (554:554:554))
        (PORT aclr (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst\|inst9\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1106:1106:1106) (1106:1106:1106))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[30\]\~295\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (778:778:778))
        (PORT datab (1126:1126:1126) (1126:1126:1126))
        (PORT datac (251:251:251) (251:251:251))
        (PORT datad (1169:1169:1169) (1169:1169:1169))
        (PORT datae (831:831:831) (831:831:831))
        (PORT dataf (227:227:227) (227:227:227))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[30\]\~289\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1572:1572:1572) (1572:1572:1572))
        (PORT datab (894:894:894) (894:894:894))
        (PORT datad (528:528:528) (528:528:528))
        (PORT datae (957:957:957) (957:957:957))
        (PORT dataf (1522:1522:1522) (1522:1522:1522))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1834:1834:1834) (1834:1834:1834))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1643:1643:1643) (1643:1643:1643))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w30_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1431:1431:1431) (1431:1431:1431))
        (PORT datab (1139:1139:1139) (1139:1139:1139))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (271:271:271) (271:271:271))
        (PORT datae (493:493:493) (493:493:493))
        (PORT dataf (549:549:549) (549:549:549))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w30_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1151:1151:1151))
        (PORT datab (1418:1418:1418) (1418:1418:1418))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (595:595:595) (595:595:595))
        (PORT datae (237:237:237) (237:237:237))
        (PORT dataf (484:484:484) (484:484:484))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w30_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1601:1601:1601) (1601:1601:1601))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datad combout (350:350:350) (350:350:350))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w30_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1503:1503:1503) (1503:1503:1503))
        (PORT datab (1346:1346:1346) (1346:1346:1346))
        (PORT datac (272:272:272) (272:272:272))
        (PORT datad (567:567:567) (567:567:567))
        (PORT datae (768:768:768) (768:768:768))
        (PORT dataf (691:691:691) (691:691:691))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w30_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (303:303:303))
        (PORT datab (764:764:764) (764:764:764))
        (PORT datac (871:871:871) (871:871:871))
        (PORT datad (1185:1185:1185) (1185:1185:1185))
        (PORT datae (795:795:795) (795:795:795))
        (PORT dataf (938:938:938) (938:938:938))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w30_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (997:997:997))
        (PORT datab (1697:1697:1697) (1697:1697:1697))
        (PORT datac (358:358:358) (358:358:358))
        (PORT datad (261:261:261) (261:261:261))
        (PORT dataf (227:227:227) (227:227:227))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w30_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1960:1960:1960) (1960:1960:1960))
        (PORT datab (1215:1215:1215) (1215:1215:1215))
        (PORT datac (270:270:270) (270:270:270))
        (PORT datad (256:256:256) (256:256:256))
        (PORT datae (313:313:313) (313:313:313))
        (PORT dataf (316:316:316) (316:316:316))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w30_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1494:1494:1494) (1494:1494:1494))
        (PORT datab (1966:1966:1966) (1966:1966:1966))
        (PORT datac (365:365:365) (365:365:365))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (316:316:316) (316:316:316))
        (PORT dataf (226:226:226) (226:226:226))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w30_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1990:1990:1990) (1990:1990:1990))
        (PORT datab (1214:1214:1214) (1214:1214:1214))
        (PORT datac (270:270:270) (270:270:270))
        (PORT datad (341:341:341) (341:341:341))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (653:653:653) (653:653:653))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w30_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2052:2052:2052) (2052:2052:2052))
        (PORT datab (1474:1474:1474) (1474:1474:1474))
        (PORT datac (836:836:836) (836:836:836))
        (PORT datad (541:541:541) (541:541:541))
        (PORT datae (704:704:704) (704:704:704))
        (PORT dataf (761:761:761) (761:761:761))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w30_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (822:822:822))
        (PORT datab (635:635:635) (635:635:635))
        (PORT datac (1006:1006:1006) (1006:1006:1006))
        (PORT datad (1210:1210:1210) (1210:1210:1210))
        (PORT datae (216:216:216) (216:216:216))
        (PORT dataf (590:590:590) (590:590:590))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1453:1453:1453) (1453:1453:1453))
        (PORT datac (732:732:732) (732:732:732))
        (PORT datad (274:274:274) (274:274:274))
        (PORT datae (311:311:311) (311:311:311))
        (PORT dataf (589:589:589) (589:589:589))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2209:2209:2209))
        (PORT adatasdata (864:864:864) (864:864:864))
        (PORT aclr (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[62\]\~353\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (734:734:734))
        (PORT datab (1220:1220:1220) (1220:1220:1220))
        (PORT datac (1336:1336:1336) (1336:1336:1336))
        (PORT datad (632:632:632) (632:632:632))
        (PORT dataf (957:957:957) (957:957:957))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[92\]\~392\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1324:1324:1324) (1324:1324:1324))
        (PORT datac (620:620:620) (620:620:620))
        (PORT datad (878:878:878) (878:878:878))
        (PORT datae (582:582:582) (582:582:582))
        (PORT dataf (523:523:523) (523:523:523))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[144\]\~453\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (733:733:733) (733:733:733))
        (PORT datae (236:236:236) (236:236:236))
        (PORT dataf (548:548:548) (548:548:548))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[144\]\~425\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1601:1601:1601) (1601:1601:1601))
        (PORT datab (643:643:643) (643:643:643))
        (PORT datac (640:640:640) (640:640:640))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (1147:1147:1147) (1147:1147:1147))
        (PORT dataf (602:602:602) (602:602:602))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[16\]\~410\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (910:910:910))
        (PORT datab (882:882:882) (882:882:882))
        (PORT datac (963:963:963) (963:963:963))
        (PORT datad (1150:1150:1150) (1150:1150:1150))
        (PORT dataf (347:347:347) (347:347:347))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[16\]\~411\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (687:687:687) (687:687:687))
        (PORT dataf (220:220:220) (220:220:220))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[16\]\~372\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (989:989:989))
        (PORT datab (877:877:877) (877:877:877))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (769:769:769) (769:769:769))
        (PORT datae (861:861:861) (861:861:861))
        (PORT dataf (213:213:213) (213:213:213))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1363:1363:1363) (1363:1363:1363))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (2663:2663:2663) (2663:2663:2663))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst2\|inst6\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (710:710:710) (710:710:710))
        (PORT datad (854:854:854) (854:854:854))
        (PORT dataf (220:220:220) (220:220:220))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1574:1574:1574) (1574:1574:1574))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1851:1851:1851) (1851:1851:1851))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w15_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1727:1727:1727) (1727:1727:1727))
        (PORT datab (655:655:655) (655:655:655))
        (PORT datac (258:258:258) (258:258:258))
        (PORT datad (270:270:270) (270:270:270))
        (PORT datae (318:318:318) (318:318:318))
        (PORT dataf (229:229:229) (229:229:229))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT adatasdata (1593:1593:1593) (1593:1593:1593))
        (PORT aclr (1889:1889:1889) (1889:1889:1889))
        (PORT ena (1792:1792:1792) (1792:1792:1792))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w15_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1429:1429:1429) (1429:1429:1429))
        (PORT datab (1223:1223:1223) (1223:1223:1223))
        (PORT datac (257:257:257) (257:257:257))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (636:636:636) (636:636:636))
        (PORT dataf (984:984:984) (984:984:984))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w15_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1922:1922:1922) (1922:1922:1922))
        (PORT datab (1586:1586:1586) (1586:1586:1586))
        (PORT datac (258:258:258) (258:258:258))
        (PORT datad (261:261:261) (261:261:261))
        (PORT datae (543:543:543) (543:543:543))
        (PORT dataf (331:331:331) (331:331:331))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w15_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1713:1713:1713) (1713:1713:1713))
        (PORT datab (1667:1667:1667) (1667:1667:1667))
        (PORT datac (257:257:257) (257:257:257))
        (PORT datad (268:268:268) (268:268:268))
        (PORT datae (634:634:634) (634:634:634))
        (PORT dataf (652:652:652) (652:652:652))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w15_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (295:295:295))
        (PORT datab (1779:1779:1779) (1779:1779:1779))
        (PORT datac (1612:1612:1612) (1612:1612:1612))
        (PORT datad (258:258:258) (258:258:258))
        (PORT datae (710:710:710) (710:710:710))
        (PORT dataf (658:658:658) (658:658:658))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w15_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1764:1764:1764) (1764:1764:1764))
        (PORT datab (1412:1412:1412) (1412:1412:1412))
        (PORT datac (358:358:358) (358:358:358))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (499:499:499) (499:499:499))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w15_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1904:1904:1904) (1904:1904:1904))
        (PORT datab (964:964:964) (964:964:964))
        (PORT datac (522:522:522) (522:522:522))
        (PORT datad (255:255:255) (255:255:255))
        (PORT datae (318:318:318) (318:318:318))
        (PORT dataf (515:515:515) (515:515:515))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w15_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1609:1609:1609) (1609:1609:1609))
        (PORT dataf (228:228:228) (228:228:228))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w15_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1158:1158:1158))
        (PORT datab (1674:1674:1674) (1674:1674:1674))
        (PORT datac (356:356:356) (356:356:356))
        (PORT datad (274:274:274) (274:274:274))
        (PORT datae (514:514:514) (514:514:514))
        (PORT dataf (497:497:497) (497:497:497))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w15_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1722:1722:1722) (1722:1722:1722))
        (PORT datab (1489:1489:1489) (1489:1489:1489))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (357:357:357) (357:357:357))
        (PORT datae (240:240:240) (240:240:240))
        (PORT dataf (547:547:547) (547:547:547))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w15_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1276:1276:1276) (1276:1276:1276))
        (PORT datab (1184:1184:1184) (1184:1184:1184))
        (PORT datac (841:841:841) (841:841:841))
        (PORT datad (607:607:607) (607:607:607))
        (PORT datae (547:547:547) (547:547:547))
        (PORT dataf (601:601:601) (601:601:601))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[15\]\~311\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (877:877:877))
        (PORT datac (1205:1205:1205) (1205:1205:1205))
        (PORT datad (375:375:375) (375:375:375))
        (PORT datae (1106:1106:1106) (1106:1106:1106))
        (PORT dataf (2476:2476:2476) (2476:2476:2476))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1003:1003:1003) (1003:1003:1003))
        (PORT datac (1211:1211:1211) (1211:1211:1211))
        (PORT datad (270:270:270) (270:270:270))
        (PORT datae (1002:1002:1002) (1002:1002:1002))
        (PORT dataf (214:214:214) (214:214:214))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT adatasdata (650:650:650) (650:650:650))
        (PORT aclr (1886:1886:1886) (1886:1886:1886))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst2\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT adatasdata (2464:2464:2464) (2464:2464:2464))
        (PORT aclr (1886:1886:1886) (1886:1886:1886))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst2\|inst6\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (439:439:439) (439:439:439))
        (PORT dataf (1058:1058:1058) (1058:1058:1058))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[15\]\~379\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (644:644:644))
        (PORT datab (972:972:972) (972:972:972))
        (PORT datac (591:591:591) (591:591:591))
        (PORT datad (1130:1130:1130) (1130:1130:1130))
        (PORT dataf (632:632:632) (632:632:632))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst2\|inst\|inst6\|inst3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (831:831:831))
        (PORT datab (1507:1507:1507) (1507:1507:1507))
        (PORT datac (1258:1258:1258) (1258:1258:1258))
        (PORT datad (1006:1006:1006) (1006:1006:1006))
        (PORT dataf (1010:1010:1010) (1010:1010:1010))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[15\]\~380\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1111:1111:1111) (1111:1111:1111))
        (PORT datab (613:613:613) (613:613:613))
        (PORT datac (252:252:252) (252:252:252))
        (PORT datad (1118:1118:1118) (1118:1118:1118))
        (PORT datae (1023:1023:1023) (1023:1023:1023))
        (PORT dataf (1114:1114:1114) (1114:1114:1114))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT adatasdata (572:572:572) (572:572:572))
        (PORT aclr (1886:1886:1886) (1886:1886:1886))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (3453:3453:3453) (3453:3453:3453))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst1\|inst9\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (251:251:251) (251:251:251))
        (PORT dataf (1575:1575:1575) (1575:1575:1575))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (1396:1396:1396) (1396:1396:1396))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1954:1954:1954) (1954:1954:1954))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (1350:1350:1350) (1350:1350:1350))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (2107:2107:2107) (2107:2107:2107))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (1395:1395:1395) (1395:1395:1395))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1994:1994:1994) (1994:1994:1994))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (974:974:974) (974:974:974))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (1769:1769:1769) (1769:1769:1769))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w22_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2231:2231:2231) (2231:2231:2231))
        (PORT datab (1919:1919:1919) (1919:1919:1919))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (271:271:271) (271:271:271))
        (PORT datae (233:233:233) (233:233:233))
        (PORT dataf (326:326:326) (326:326:326))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1088:1088:1088) (1088:1088:1088))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (1611:1611:1611) (1611:1611:1611))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1084:1084:1084) (1084:1084:1084))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (1411:1411:1411) (1411:1411:1411))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1091:1091:1091) (1091:1091:1091))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2323:2323:2323) (2323:2323:2323))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1090:1090:1090) (1090:1090:1090))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2006:2006:2006) (2006:2006:2006))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w22_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1474:1474:1474) (1474:1474:1474))
        (PORT datab (1819:1819:1819) (1819:1819:1819))
        (PORT datac (544:544:544) (544:544:544))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (545:545:545) (545:545:545))
        (PORT dataf (541:541:541) (541:541:541))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1639:1639:1639) (1639:1639:1639))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2506:2506:2506) (2506:2506:2506))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (997:997:997) (997:997:997))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2330:2330:2330) (2330:2330:2330))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1657:1657:1657) (1657:1657:1657))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2523:2523:2523) (2523:2523:2523))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1658:1658:1658) (1658:1658:1658))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2536:2536:2536) (2536:2536:2536))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w22_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2066:2066:2066) (2066:2066:2066))
        (PORT datab (2277:2277:2277) (2277:2277:2277))
        (PORT datac (366:366:366) (366:366:366))
        (PORT datad (276:276:276) (276:276:276))
        (PORT datae (324:324:324) (324:324:324))
        (PORT dataf (223:223:223) (223:223:223))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part2\|inst5\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1079:1079:1079) (1079:1079:1079))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (1748:1748:1748) (1748:1748:1748))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2052:2052:2052) (2052:2052:2052))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1948:1948:1948) (1948:1948:1948))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2469:2469:2469) (2469:2469:2469))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w22_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (302:302:302))
        (PORT datab (1503:1503:1503) (1503:1503:1503))
        (PORT datac (365:365:365) (365:365:365))
        (PORT datad (269:269:269) (269:269:269))
        (PORT dataf (1434:1434:1434) (1434:1434:1434))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1426:1426:1426) (1426:1426:1426))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2089:2089:2089) (2089:2089:2089))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1966:1966:1966) (1966:1966:1966))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2245:2245:2245) (2245:2245:2245))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1968:1968:1968) (1968:1968:1968))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2144:2144:2144) (2144:2144:2144))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1228:1228:1228) (1228:1228:1228))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2117:2117:2117) (2117:2117:2117))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w22_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1557:1557:1557) (1557:1557:1557))
        (PORT datab (1543:1543:1543) (1543:1543:1543))
        (PORT datac (272:272:272) (272:272:272))
        (PORT datad (268:268:268) (268:268:268))
        (PORT datae (223:223:223) (223:223:223))
        (PORT dataf (531:531:531) (531:531:531))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2211:2211:2211))
        (PORT adatasdata (1773:1773:1773) (1773:1773:1773))
        (PORT aclr (1930:1930:1930) (1930:1930:1930))
        (PORT ena (1813:1813:1813) (1813:1813:1813))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2211:2211:2211))
        (PORT adatasdata (1776:1776:1776) (1776:1776:1776))
        (PORT aclr (1930:1930:1930) (1930:1930:1930))
        (PORT ena (1789:1789:1789) (1789:1789:1789))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2211:2211:2211))
        (PORT adatasdata (1774:1774:1774) (1774:1774:1774))
        (PORT aclr (1930:1930:1930) (1930:1930:1930))
        (PORT ena (2405:2405:2405) (2405:2405:2405))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1193:1193:1193) (1193:1193:1193))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1967:1967:1967) (1967:1967:1967))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w22_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1856:1856:1856) (1856:1856:1856))
        (PORT datab (1503:1503:1503) (1503:1503:1503))
        (PORT datac (347:347:347) (347:347:347))
        (PORT datad (272:272:272) (272:272:272))
        (PORT dataf (324:324:324) (324:324:324))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w22_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1635:1635:1635) (1635:1635:1635))
        (PORT datab (1968:1968:1968) (1968:1968:1968))
        (PORT datac (853:853:853) (853:853:853))
        (PORT datad (825:825:825) (825:825:825))
        (PORT datae (859:859:859) (859:859:859))
        (PORT dataf (797:797:797) (797:797:797))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1152:1152:1152) (1152:1152:1152))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (1961:1961:1961) (1961:1961:1961))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w22_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2162:2162:2162) (2162:2162:2162))
        (PORT dataf (224:224:224) (224:224:224))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1417:1417:1417) (1417:1417:1417))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (1585:1585:1585) (1585:1585:1585))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1417:1417:1417) (1417:1417:1417))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (1746:1746:1746) (1746:1746:1746))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1440:1440:1440) (1440:1440:1440))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (1592:1592:1592) (1592:1592:1592))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1435:1435:1435) (1435:1435:1435))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (1737:1737:1737) (1737:1737:1737))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1440:1440:1440) (1440:1440:1440))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (1984:1984:1984) (1984:1984:1984))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (1849:1849:1849) (1849:1849:1849))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (PORT ena (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w22_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1708:1708:1708) (1708:1708:1708))
        (PORT datab (272:272:272) (272:272:272))
        (PORT datac (2078:2078:2078) (2078:2078:2078))
        (PORT datad (262:262:262) (262:262:262))
        (PORT dataf (717:717:717) (717:717:717))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w22_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1467:1467:1467) (1467:1467:1467))
        (PORT datab (545:545:545) (545:545:545))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (1453:1453:1453) (1453:1453:1453))
        (PORT dataf (309:309:309) (309:309:309))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w22_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1517:1517:1517) (1517:1517:1517))
        (PORT datab (1318:1318:1318) (1318:1318:1318))
        (PORT datac (829:829:829) (829:829:829))
        (PORT datad (591:591:591) (591:591:591))
        (PORT datae (324:324:324) (324:324:324))
        (PORT dataf (632:632:632) (632:632:632))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[22\]\~295\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (763:763:763))
        (PORT datab (987:987:987) (987:987:987))
        (PORT datad (968:968:968) (968:968:968))
        (PORT datae (2579:2579:2579) (2579:2579:2579))
        (PORT dataf (1388:1388:1388) (1388:1388:1388))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1139:1139:1139) (1139:1139:1139))
        (PORT datac (1356:1356:1356) (1356:1356:1356))
        (PORT datad (699:699:699) (699:699:699))
        (PORT datae (1057:1057:1057) (1057:1057:1057))
        (PORT dataf (510:510:510) (510:510:510))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT adatasdata (1399:1399:1399) (1399:1399:1399))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst1\|inst9\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (249:249:249) (249:249:249))
        (PORT datad (1139:1139:1139) (1139:1139:1139))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[22\]\~401\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (281:281:281))
        (PORT datab (1174:1174:1174) (1174:1174:1174))
        (PORT datac (263:263:263) (263:263:263))
        (PORT dataf (927:927:927) (927:927:927))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[22\]\~324\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (891:891:891))
        (PORT datab (279:279:279) (279:279:279))
        (PORT datac (912:912:912) (912:912:912))
        (PORT datad (352:352:352) (352:352:352))
        (PORT datae (832:832:832) (832:832:832))
        (PORT dataf (572:572:572) (572:572:572))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[22\]\~325\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (294:294:294))
        (PORT datab (262:262:262) (262:262:262))
        (PORT datac (1467:1467:1467) (1467:1467:1467))
        (PORT datad (230:230:230) (230:230:230))
        (PORT dataf (891:891:891) (891:891:891))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1179:1179:1179) (1179:1179:1179))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[22\]\~295\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1264:1264:1264))
        (PORT datab (954:954:954) (954:954:954))
        (PORT datac (1063:1063:1063) (1063:1063:1063))
        (PORT datad (1114:1114:1114) (1114:1114:1114))
        (PORT dataf (2562:2562:2562) (2562:2562:2562))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w22_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1793:1793:1793) (1793:1793:1793))
        (PORT datab (1153:1153:1153) (1153:1153:1153))
        (PORT datac (256:256:256) (256:256:256))
        (PORT datad (264:264:264) (264:264:264))
        (PORT dataf (329:329:329) (329:329:329))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w22_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1440:1440:1440) (1440:1440:1440))
        (PORT datab (1411:1411:1411) (1411:1411:1411))
        (PORT datac (262:262:262) (262:262:262))
        (PORT datad (272:272:272) (272:272:272))
        (PORT datae (544:544:544) (544:544:544))
        (PORT dataf (232:232:232) (232:232:232))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1948:1948:1948) (1948:1948:1948))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (1985:1985:1985) (1985:1985:1985))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w22_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1952:1952:1952) (1952:1952:1952))
        (PORT datab (1414:1414:1414) (1414:1414:1414))
        (PORT datac (279:279:279) (279:279:279))
        (PORT datad (268:268:268) (268:268:268))
        (PORT datae (326:326:326) (326:326:326))
        (PORT dataf (230:230:230) (230:230:230))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w22_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2022:2022:2022) (2022:2022:2022))
        (PORT datab (994:994:994) (994:994:994))
        (PORT datac (370:370:370) (370:370:370))
        (PORT datad (561:561:561) (561:561:561))
        (PORT datae (233:233:233) (233:233:233))
        (PORT dataf (321:321:321) (321:321:321))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w22_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1949:1949:1949) (1949:1949:1949))
        (PORT datab (380:380:380) (380:380:380))
        (PORT datac (1200:1200:1200) (1200:1200:1200))
        (PORT datad (272:272:272) (272:272:272))
        (PORT dataf (222:222:222) (222:222:222))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w22_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1423:1423:1423) (1423:1423:1423))
        (PORT datab (2217:2217:2217) (2217:2217:2217))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (269:269:269) (269:269:269))
        (PORT datae (221:221:221) (221:221:221))
        (PORT dataf (536:536:536) (536:536:536))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w22_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1188:1188:1188))
        (PORT datab (1989:1989:1989) (1989:1989:1989))
        (PORT datac (1075:1075:1075) (1075:1075:1075))
        (PORT datad (530:530:530) (530:530:530))
        (PORT datae (1051:1051:1051) (1051:1051:1051))
        (PORT dataf (1016:1016:1016) (1016:1016:1016))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w22_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1339:1339:1339) (1339:1339:1339))
        (PORT dataf (226:226:226) (226:226:226))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w22_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1394:1394:1394) (1394:1394:1394))
        (PORT datab (1397:1397:1397) (1397:1397:1397))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (274:274:274) (274:274:274))
        (PORT datae (233:233:233) (233:233:233))
        (PORT dataf (713:713:713) (713:713:713))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w22_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1045:1045:1045))
        (PORT datab (1274:1274:1274) (1274:1274:1274))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (548:548:548) (548:548:548))
        (PORT dataf (319:319:319) (319:319:319))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w22_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (929:929:929))
        (PORT datab (1229:1229:1229) (1229:1229:1229))
        (PORT datac (950:950:950) (950:950:950))
        (PORT datad (893:893:893) (893:893:893))
        (PORT datae (228:228:228) (228:228:228))
        (PORT dataf (1135:1135:1135) (1135:1135:1135))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (891:891:891))
        (PORT datab (1179:1179:1179) (1179:1179:1179))
        (PORT datac (253:253:253) (253:253:253))
        (PORT datad (657:657:657) (657:657:657))
        (PORT dataf (963:963:963) (963:963:963))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (652:652:652) (652:652:652))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[55\]\~328\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (955:955:955))
        (PORT datab (1209:1209:1209) (1209:1209:1209))
        (PORT datac (1394:1394:1394) (1394:1394:1394))
        (PORT datad (1191:1191:1191) (1191:1191:1191))
        (PORT dataf (1180:1180:1180) (1180:1180:1180))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[87\]\~337\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1124:1124:1124))
        (PORT datab (1401:1401:1401) (1401:1401:1401))
        (PORT datac (271:271:271) (271:271:271))
        (PORT datad (238:238:238) (238:238:238))
        (PORT dataf (235:235:235) (235:235:235))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[123\]\~382\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (370:370:370) (370:370:370))
        (PORT datad (557:557:557) (557:557:557))
        (PORT dataf (337:337:337) (337:337:337))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[123\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1577:1577:1577) (1577:1577:1577))
        (PORT datab (1466:1466:1466) (1466:1466:1466))
        (PORT datac (680:680:680) (680:680:680))
        (PORT datad (365:365:365) (365:365:365))
        (PORT datae (570:570:570) (570:570:570))
        (PORT dataf (1729:1729:1729) (1729:1729:1729))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[27\]\~298\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1577:1577:1577) (1577:1577:1577))
        (PORT datab (1300:1300:1300) (1300:1300:1300))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (636:636:636) (636:636:636))
        (PORT dataf (612:612:612) (612:612:612))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[27\]\~317\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (446:446:446))
        (PORT datab (889:889:889) (889:889:889))
        (PORT datac (435:435:435) (435:435:435))
        (PORT datad (876:876:876) (876:876:876))
        (PORT datae (1508:1508:1508) (1508:1508:1508))
        (PORT dataf (1519:1519:1519) (1519:1519:1519))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w27_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1432:1432:1432) (1432:1432:1432))
        (PORT datab (1139:1139:1139) (1139:1139:1139))
        (PORT datac (254:254:254) (254:254:254))
        (PORT datad (273:273:273) (273:273:273))
        (PORT datae (325:325:325) (325:325:325))
        (PORT dataf (332:332:332) (332:332:332))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w27_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (872:872:872))
        (PORT datab (1846:1846:1846) (1846:1846:1846))
        (PORT datac (256:256:256) (256:256:256))
        (PORT datad (356:356:356) (356:356:356))
        (PORT datae (322:322:322) (322:322:322))
        (PORT dataf (502:502:502) (502:502:502))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w27_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datae (1092:1092:1092) (1092:1092:1092))
        (PORT dataf (215:215:215) (215:215:215))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w27_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1049:1049:1049))
        (PORT datab (552:552:552) (552:552:552))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (1131:1131:1131) (1131:1131:1131))
        (PORT datae (932:932:932) (932:932:932))
        (PORT dataf (923:923:923) (923:923:923))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w27_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (970:970:970))
        (PORT datab (1964:1964:1964) (1964:1964:1964))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (267:267:267) (267:267:267))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (568:568:568) (568:568:568))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w27_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1298:1298:1298) (1298:1298:1298))
        (PORT datab (1927:1927:1927) (1927:1927:1927))
        (PORT datac (359:359:359) (359:359:359))
        (PORT datad (253:253:253) (253:253:253))
        (PORT datae (633:633:633) (633:633:633))
        (PORT dataf (226:226:226) (226:226:226))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1618:1618:1618) (1618:1618:1618))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2248:2248:2248) (2248:2248:2248))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w27_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1997:1997:1997) (1997:1997:1997))
        (PORT datab (1268:1268:1268) (1268:1268:1268))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (254:254:254) (254:254:254))
        (PORT datae (331:331:331) (331:331:331))
        (PORT dataf (233:233:233) (233:233:233))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w27_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1996:1996:1996) (1996:1996:1996))
        (PORT datab (1204:1204:1204) (1204:1204:1204))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (621:621:621) (621:621:621))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w27_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2006:2006:2006) (2006:2006:2006))
        (PORT datab (1445:1445:1445) (1445:1445:1445))
        (PORT datac (614:614:614) (614:614:614))
        (PORT datad (250:250:250) (250:250:250))
        (PORT datae (787:787:787) (787:787:787))
        (PORT dataf (766:766:766) (766:766:766))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w27_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (1012:1012:1012))
        (PORT datab (796:796:796) (796:796:796))
        (PORT datac (1203:1203:1203) (1203:1203:1203))
        (PORT datad (598:598:598) (598:598:598))
        (PORT datae (209:209:209) (209:209:209))
        (PORT dataf (204:204:204) (204:204:204))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[27\]\~316\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1644:1644:1644) (1644:1644:1644))
        (PORT datab (1358:1358:1358) (1358:1358:1358))
        (PORT datac (871:871:871) (871:871:871))
        (PORT datad (945:945:945) (945:945:945))
        (PORT dataf (205:205:205) (205:205:205))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1757:1757:1757) (1757:1757:1757))
        (PORT datab (663:663:663) (663:663:663))
        (PORT datac (673:673:673) (673:673:673))
        (PORT datad (885:885:885) (885:885:885))
        (PORT datae (674:674:674) (674:674:674))
        (PORT dataf (495:495:495) (495:495:495))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (550:550:550) (550:550:550))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[58\]\~349\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (729:729:729))
        (PORT datab (1103:1103:1103) (1103:1103:1103))
        (PORT datac (1397:1397:1397) (1397:1397:1397))
        (PORT datad (874:874:874) (874:874:874))
        (PORT dataf (1184:1184:1184) (1184:1184:1184))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[122\]\~445\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (622:622:622))
        (PORT datab (1054:1054:1054) (1054:1054:1054))
        (PORT datac (427:427:427) (427:427:427))
        (PORT datad (576:576:576) (576:576:576))
        (PORT dataf (755:755:755) (755:755:755))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[122\]\~418\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (625:625:625))
        (PORT datab (396:396:396) (396:396:396))
        (PORT datac (1307:1307:1307) (1307:1307:1307))
        (PORT datad (1038:1038:1038) (1038:1038:1038))
        (PORT datae (217:217:217) (217:217:217))
        (PORT dataf (233:233:233) (233:233:233))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[26\]\~313\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1532:1532:1532) (1532:1532:1532))
        (PORT datab (1471:1471:1471) (1471:1471:1471))
        (PORT datac (1299:1299:1299) (1299:1299:1299))
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (1054:1054:1054) (1054:1054:1054))
        (PORT dataf (629:629:629) (629:629:629))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[26\]\~415\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (224:224:224) (224:224:224))
        (PORT dataf (1106:1106:1106) (1106:1106:1106))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[26\]\~314\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (292:292:292))
        (PORT datab (1596:1596:1596) (1596:1596:1596))
        (PORT datad (687:687:687) (687:687:687))
        (PORT datae (634:634:634) (634:634:634))
        (PORT dataf (666:666:666) (666:666:666))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[26\]\~315\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (857:857:857))
        (PORT datab (1317:1317:1317) (1317:1317:1317))
        (PORT datac (537:537:537) (537:537:537))
        (PORT datad (225:225:225) (225:225:225))
        (PORT dataf (655:655:655) (655:655:655))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[26\]\~316\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (894:894:894) (894:894:894))
        (PORT datac (581:581:581) (581:581:581))
        (PORT datad (253:253:253) (253:253:253))
        (PORT datae (906:906:906) (906:906:906))
        (PORT dataf (207:207:207) (207:207:207))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[26\]\~292\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1359:1359:1359) (1359:1359:1359))
        (PORT datac (289:289:289) (289:289:289))
        (PORT datad (1332:1332:1332) (1332:1332:1332))
        (PORT datae (1254:1254:1254) (1254:1254:1254))
        (PORT dataf (1071:1071:1071) (1071:1071:1071))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w26_n0_mux_dataout\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1409:1409:1409) (1409:1409:1409))
        (PORT datab (1599:1599:1599) (1599:1599:1599))
        (PORT datac (262:262:262) (262:262:262))
        (PORT datad (272:272:272) (272:272:272))
        (PORT datae (320:320:320) (320:320:320))
        (PORT dataf (228:228:228) (228:228:228))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (1973:1973:1973) (1973:1973:1973))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1994:1994:1994) (1994:1994:1994))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (1977:1977:1977) (1977:1977:1977))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (2107:2107:2107) (2107:2107:2107))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (1944:1944:1944) (1944:1944:1944))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1954:1954:1954) (1954:1954:1954))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1745:1745:1745) (1745:1745:1745))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (1769:1769:1769) (1769:1769:1769))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w26_n0_mux_dataout\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1794:1794:1794) (1794:1794:1794))
        (PORT datab (1155:1155:1155) (1155:1155:1155))
        (PORT datac (277:277:277) (277:277:277))
        (PORT datad (431:431:431) (431:431:431))
        (PORT datae (233:233:233) (233:233:233))
        (PORT dataf (321:321:321) (321:321:321))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w26_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1204:1204:1204))
        (PORT datab (2002:2002:2002) (2002:2002:2002))
        (PORT datac (274:274:274) (274:274:274))
        (PORT datad (267:267:267) (267:267:267))
        (PORT datae (219:219:219) (219:219:219))
        (PORT dataf (320:320:320) (320:320:320))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w26_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2021:2021:2021) (2021:2021:2021))
        (PORT datab (988:988:988) (988:988:988))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (269:269:269) (269:269:269))
        (PORT datae (327:327:327) (327:327:327))
        (PORT dataf (230:230:230) (230:230:230))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w26_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1483:1483:1483) (1483:1483:1483))
        (PORT datab (1362:1362:1362) (1362:1362:1362))
        (PORT datac (274:274:274) (274:274:274))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (675:675:675) (675:675:675))
        (PORT dataf (237:237:237) (237:237:237))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w26_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (943:943:943))
        (PORT datab (1583:1583:1583) (1583:1583:1583))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (258:258:258) (258:258:258))
        (PORT datae (239:239:239) (239:239:239))
        (PORT dataf (642:642:642) (642:642:642))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w26_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1616:1616:1616) (1616:1616:1616))
        (PORT datab (698:698:698) (698:698:698))
        (PORT datac (900:900:900) (900:900:900))
        (PORT datad (1016:1016:1016) (1016:1016:1016))
        (PORT datae (807:807:807) (807:807:807))
        (PORT dataf (794:794:794) (794:794:794))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w26_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (385:385:385))
        (PORT datab (1679:1679:1679) (1679:1679:1679))
        (PORT datac (577:577:577) (577:577:577))
        (PORT datad (1021:1021:1021) (1021:1021:1021))
        (PORT dataf (542:542:542) (542:542:542))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w26_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1331:1331:1331) (1331:1331:1331))
        (PORT dataf (222:222:222) (222:222:222))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w26_n0_mux_dataout\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (543:543:543))
        (PORT datab (980:980:980) (980:980:980))
        (PORT datac (1433:1433:1433) (1433:1433:1433))
        (PORT datad (586:586:586) (586:586:586))
        (PORT datae (220:220:220) (220:220:220))
        (PORT dataf (755:755:755) (755:755:755))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w26_n0_mux_dataout\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1313:1313:1313))
        (PORT datab (1268:1268:1268) (1268:1268:1268))
        (PORT datac (662:662:662) (662:662:662))
        (PORT datad (856:856:856) (856:856:856))
        (PORT datae (223:223:223) (223:223:223))
        (PORT dataf (208:208:208) (208:208:208))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (726:726:726))
        (PORT datab (1310:1310:1310) (1310:1310:1310))
        (PORT datad (546:546:546) (546:546:546))
        (PORT datae (312:312:312) (312:312:312))
        (PORT dataf (980:980:980) (980:980:980))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2213:2213:2213))
        (PORT adatasdata (550:550:550) (550:550:550))
        (PORT aclr (1932:1932:1932) (1932:1932:1932))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[57\]\~322\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (729:729:729))
        (PORT datab (1103:1103:1103) (1103:1103:1103))
        (PORT datac (935:935:935) (935:935:935))
        (PORT datad (1362:1362:1362) (1362:1362:1362))
        (PORT dataf (1186:1186:1186) (1186:1186:1186))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[117\]\~449\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (605:605:605))
        (PORT datab (404:404:404) (404:404:404))
        (PORT datac (617:617:617) (617:617:617))
        (PORT datad (639:639:639) (639:639:639))
        (PORT dataf (1243:1243:1243) (1243:1243:1243))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[78\]\~327\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (718:718:718))
        (PORT datac (1134:1134:1134) (1134:1134:1134))
        (PORT datad (837:837:837) (837:837:837))
        (PORT dataf (1059:1059:1059) (1059:1059:1059))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[81\]\~329\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (290:290:290))
        (PORT datab (953:953:953) (953:953:953))
        (PORT datac (586:586:586) (586:586:586))
        (PORT datad (414:414:414) (414:414:414))
        (PORT datae (1042:1042:1042) (1042:1042:1042))
        (PORT dataf (399:399:399) (399:399:399))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[81\]\~330\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (314:314:314))
        (PORT datab (273:273:273) (273:273:273))
        (PORT datac (262:262:262) (262:262:262))
        (PORT datad (217:217:217) (217:217:217))
        (PORT dataf (599:599:599) (599:599:599))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[117\]\~333\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1341:1341:1341) (1341:1341:1341))
        (PORT datab (277:277:277) (277:277:277))
        (PORT datac (299:299:299) (299:299:299))
        (PORT datad (1276:1276:1276) (1276:1276:1276))
        (PORT datae (257:257:257) (257:257:257))
        (PORT dataf (552:552:552) (552:552:552))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[109\]\~342\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (787:787:787))
        (PORT datab (1040:1040:1040) (1040:1040:1040))
        (PORT datac (945:945:945) (945:945:945))
        (PORT datad (791:791:791) (791:791:791))
        (PORT dataf (707:707:707) (707:707:707))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[141\]\~348\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (444:444:444))
        (PORT datab (1041:1041:1041) (1041:1041:1041))
        (PORT datad (641:641:641) (641:641:641))
        (PORT datae (833:833:833) (833:833:833))
        (PORT dataf (241:241:241) (241:241:241))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[13\]\~338\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (990:990:990))
        (PORT datab (1199:1199:1199) (1199:1199:1199))
        (PORT datac (1030:1030:1030) (1030:1030:1030))
        (PORT datad (353:353:353) (353:353:353))
        (PORT dataf (698:698:698) (698:698:698))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[13\]\~339\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (270:270:270))
        (PORT datab (1544:1544:1544) (1544:1544:1544))
        (PORT datac (853:853:853) (853:853:853))
        (PORT datad (226:226:226) (226:226:226))
        (PORT dataf (488:488:488) (488:488:488))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[13\]\~340\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (655:655:655) (655:655:655))
        (PORT datad (841:841:841) (841:841:841))
        (PORT dataf (1020:1020:1020) (1020:1020:1020))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[12\]\~303\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (827:827:827))
        (PORT datab (1206:1206:1206) (1206:1206:1206))
        (PORT datac (1162:1162:1162) (1162:1162:1162))
        (PORT datad (1116:1116:1116) (1116:1116:1116))
        (PORT dataf (1565:1565:1565) (1565:1565:1565))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w12_n0_mux_dataout\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2429:2429:2429) (2429:2429:2429))
        (PORT datab (1583:1583:1583) (1583:1583:1583))
        (PORT datac (270:270:270) (270:270:270))
        (PORT datad (430:430:430) (430:430:430))
        (PORT datae (317:317:317) (317:317:317))
        (PORT dataf (226:226:226) (226:226:226))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w12_n0_mux_dataout\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (924:924:924))
        (PORT datab (371:371:371) (371:371:371))
        (PORT datac (270:270:270) (270:270:270))
        (PORT datad (2016:2016:2016) (2016:2016:2016))
        (PORT datae (237:237:237) (237:237:237))
        (PORT dataf (225:225:225) (225:225:225))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w12_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1558:1558:1558) (1558:1558:1558))
        (PORT datab (1544:1544:1544) (1544:1544:1544))
        (PORT datac (273:273:273) (273:273:273))
        (PORT datad (358:358:358) (358:358:358))
        (PORT dataf (208:208:208) (208:208:208))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w12_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1227:1227:1227))
        (PORT datab (1004:1004:1004) (1004:1004:1004))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (276:276:276) (276:276:276))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (316:316:316) (316:316:316))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w12_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (286:286:286))
        (PORT datab (1240:1240:1240) (1240:1240:1240))
        (PORT datac (258:258:258) (258:258:258))
        (PORT datad (1238:1238:1238) (1238:1238:1238))
        (PORT dataf (534:534:534) (534:534:534))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w12_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1029:1029:1029))
        (PORT datab (1003:1003:1003) (1003:1003:1003))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (357:357:357) (357:357:357))
        (PORT dataf (848:848:848) (848:848:848))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w12_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1518:1518:1518) (1518:1518:1518))
        (PORT datab (1427:1427:1427) (1427:1427:1427))
        (PORT datac (847:847:847) (847:847:847))
        (PORT datad (528:528:528) (528:528:528))
        (PORT datae (218:218:218) (218:218:218))
        (PORT dataf (537:537:537) (537:537:537))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w12_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1844:1844:1844) (1844:1844:1844))
        (PORT dataf (227:227:227) (227:227:227))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w12_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1579:1579:1579) (1579:1579:1579))
        (PORT datab (2100:2100:2100) (2100:2100:2100))
        (PORT datac (272:272:272) (272:272:272))
        (PORT datad (275:275:275) (275:275:275))
        (PORT datae (242:242:242) (242:242:242))
        (PORT dataf (313:313:313) (313:313:313))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w12_n0_mux_dataout\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1472:1472:1472) (1472:1472:1472))
        (PORT datab (274:274:274) (274:274:274))
        (PORT datac (1508:1508:1508) (1508:1508:1508))
        (PORT datad (369:369:369) (369:369:369))
        (PORT datae (332:332:332) (332:332:332))
        (PORT dataf (764:764:764) (764:764:764))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w12_n0_mux_dataout\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1246:1246:1246) (1246:1246:1246))
        (PORT datab (1269:1269:1269) (1269:1269:1269))
        (PORT datac (1259:1259:1259) (1259:1259:1259))
        (PORT datad (900:900:900) (900:900:900))
        (PORT datae (218:218:218) (218:218:218))
        (PORT dataf (879:879:879) (879:879:879))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (899:899:899))
        (PORT datab (1203:1203:1203) (1203:1203:1203))
        (PORT datac (252:252:252) (252:252:252))
        (PORT datad (773:773:773) (773:773:773))
        (PORT dataf (627:627:627) (627:627:627))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (556:556:556) (556:556:556))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst2\|inst7\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1000:1000:1000) (1000:1000:1000))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[12\]\~412\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (990:990:990))
        (PORT datab (1199:1199:1199) (1199:1199:1199))
        (PORT datac (883:883:883) (883:883:883))
        (PORT datad (843:843:843) (843:843:843))
        (PORT dataf (346:346:346) (346:346:346))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[12\]\~413\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1570:1570:1570) (1570:1570:1570))
        (PORT datab (1185:1185:1185) (1185:1185:1185))
        (PORT datac (1595:1595:1595) (1595:1595:1595))
        (PORT datad (870:870:870) (870:870:870))
        (PORT datae (224:224:224) (224:224:224))
        (PORT dataf (215:215:215) (215:215:215))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[12\]\~354\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1323:1323:1323))
        (PORT datab (918:918:918) (918:918:918))
        (PORT datac (520:520:520) (520:520:520))
        (PORT datad (880:880:880) (880:880:880))
        (PORT datae (792:792:792) (792:792:792))
        (PORT dataf (788:788:788) (788:788:788))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[12\]\~355\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (267:267:267))
        (PORT datac (937:937:937) (937:937:937))
        (PORT dataf (618:618:618) (618:618:618))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (555:555:555) (555:555:555))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (2905:2905:2905) (2905:2905:2905))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (879:879:879) (879:879:879))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst1\|inst6\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (581:581:581) (581:581:581))
        (PORT dataf (849:849:849) (849:849:849))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1593:1593:1593) (1593:1593:1593))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2323:2323:2323) (2323:2323:2323))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w23_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1437:1437:1437) (1437:1437:1437))
        (PORT datab (1414:1414:1414) (1414:1414:1414))
        (PORT datac (285:285:285) (285:285:285))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (233:233:233) (233:233:233))
        (PORT dataf (535:535:535) (535:535:535))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w23_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1401:1401:1401) (1401:1401:1401))
        (PORT datab (1612:1612:1612) (1612:1612:1612))
        (PORT datac (738:738:738) (738:738:738))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (709:709:709) (709:709:709))
        (PORT dataf (686:686:686) (686:686:686))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w23_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1395:1395:1395) (1395:1395:1395))
        (PORT datab (1397:1397:1397) (1397:1397:1397))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (272:272:272) (272:272:272))
        (PORT datae (233:233:233) (233:233:233))
        (PORT dataf (619:619:619) (619:619:619))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w23_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1601:1601:1601) (1601:1601:1601))
        (PORT dataf (235:235:235) (235:235:235))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w23_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (599:599:599))
        (PORT datab (1299:1299:1299) (1299:1299:1299))
        (PORT datac (1476:1476:1476) (1476:1476:1476))
        (PORT datad (261:261:261) (261:261:261))
        (PORT datae (317:317:317) (317:317:317))
        (PORT dataf (636:636:636) (636:636:636))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w23_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1995:1995:1995) (1995:1995:1995))
        (PORT datab (1271:1271:1271) (1271:1271:1271))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (261:261:261) (261:261:261))
        (PORT datae (233:233:233) (233:233:233))
        (PORT dataf (314:314:314) (314:314:314))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w23_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1948:1948:1948) (1948:1948:1948))
        (PORT datab (1410:1410:1410) (1410:1410:1410))
        (PORT datac (255:255:255) (255:255:255))
        (PORT datad (375:375:375) (375:375:375))
        (PORT datae (238:238:238) (238:238:238))
        (PORT dataf (321:321:321) (321:321:321))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w23_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1217:1217:1217) (1217:1217:1217))
        (PORT datab (275:275:275) (275:275:275))
        (PORT datac (1926:1926:1926) (1926:1926:1926))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (234:234:234) (234:234:234))
        (PORT dataf (551:551:551) (551:551:551))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w23_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1992:1992:1992) (1992:1992:1992))
        (PORT datab (972:972:972) (972:972:972))
        (PORT datac (272:272:272) (272:272:272))
        (PORT datad (358:358:358) (358:358:358))
        (PORT datae (234:234:234) (234:234:234))
        (PORT dataf (230:230:230) (230:230:230))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w23_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2051:2051:2051) (2051:2051:2051))
        (PORT datab (552:552:552) (552:552:552))
        (PORT datac (649:649:649) (649:649:649))
        (PORT datad (1461:1461:1461) (1461:1461:1461))
        (PORT datae (624:624:624) (624:624:624))
        (PORT dataf (969:969:969) (969:969:969))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w23_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (1000:1000:1000))
        (PORT datab (1165:1165:1165) (1165:1165:1165))
        (PORT datac (642:642:642) (642:642:642))
        (PORT datad (652:652:652) (652:652:652))
        (PORT datae (669:669:669) (669:669:669))
        (PORT dataf (315:315:315) (315:315:315))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[23\]\~296\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1264:1264:1264))
        (PORT datab (954:954:954) (954:954:954))
        (PORT datac (1162:1162:1162) (1162:1162:1162))
        (PORT datad (561:561:561) (561:561:561))
        (PORT dataf (2579:2579:2579) (2579:2579:2579))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (891:891:891))
        (PORT datab (1179:1179:1179) (1179:1179:1179))
        (PORT datac (816:816:816) (816:816:816))
        (PORT datad (574:574:574) (574:574:574))
        (PORT dataf (208:208:208) (208:208:208))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[56\]\~351\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (955:955:955))
        (PORT datab (1209:1209:1209) (1209:1209:1209))
        (PORT datac (704:704:704) (704:704:704))
        (PORT datad (1358:1358:1358) (1358:1358:1358))
        (PORT dataf (1181:1181:1181) (1181:1181:1181))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[86\]\~361\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (310:310:310))
        (PORT datab (394:394:394) (394:394:394))
        (PORT datad (547:547:547) (547:547:547))
        (PORT dataf (333:333:333) (333:333:333))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[114\]\~417\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (595:595:595))
        (PORT datab (1588:1588:1588) (1588:1588:1588))
        (PORT datac (1481:1481:1481) (1481:1481:1481))
        (PORT datad (768:768:768) (768:768:768))
        (PORT datae (779:779:779) (779:779:779))
        (PORT dataf (547:547:547) (547:547:547))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[138\]\~420\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1531:1531:1531) (1531:1531:1531))
        (PORT datab (678:678:678) (678:678:678))
        (PORT datac (1316:1316:1316) (1316:1316:1316))
        (PORT datad (1274:1274:1274) (1274:1274:1274))
        (PORT dataf (1247:1247:1247) (1247:1247:1247))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[14\]\~332\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (241:241:241) (241:241:241))
        (PORT dataf (1550:1550:1550) (1550:1550:1550))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[10\]\~335\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (414:414:414))
        (PORT datab (1197:1197:1197) (1197:1197:1197))
        (PORT datac (257:257:257) (257:257:257))
        (PORT datad (762:762:762) (762:762:762))
        (PORT dataf (928:928:928) (928:928:928))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[10\]\~336\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (701:701:701))
        (PORT datab (1099:1099:1099) (1099:1099:1099))
        (PORT datac (608:608:608) (608:608:608))
        (PORT datad (798:798:798) (798:798:798))
        (PORT dataf (219:219:219) (219:219:219))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[10\]\~337\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (857:857:857))
        (PORT datab (1317:1317:1317) (1317:1317:1317))
        (PORT datac (255:255:255) (255:255:255))
        (PORT datad (216:216:216) (216:216:216))
        (PORT dataf (538:538:538) (538:538:538))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[5\]\~304\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1105:1105:1105))
        (PORT datac (985:985:985) (985:985:985))
        (PORT datad (666:666:666) (666:666:666))
        (PORT datae (594:594:594) (594:594:594))
        (PORT dataf (1692:1692:1692) (1692:1692:1692))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w5_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1881:1881:1881) (1881:1881:1881))
        (PORT datab (890:890:890) (890:890:890))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (652:652:652) (652:652:652))
        (PORT datae (594:594:594) (594:594:594))
        (PORT dataf (326:326:326) (326:326:326))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w5_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1891:1891:1891) (1891:1891:1891))
        (PORT datab (879:879:879) (879:879:879))
        (PORT datac (559:559:559) (559:559:559))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (571:571:571) (571:571:571))
        (PORT dataf (224:224:224) (224:224:224))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w5_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1360:1360:1360) (1360:1360:1360))
        (PORT dataf (314:314:314) (314:314:314))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w5_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1113:1113:1113))
        (PORT datab (1493:1493:1493) (1493:1493:1493))
        (PORT datac (274:274:274) (274:274:274))
        (PORT datad (266:266:266) (266:266:266))
        (PORT datae (234:234:234) (234:234:234))
        (PORT dataf (324:324:324) (324:324:324))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w5_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1226:1226:1226))
        (PORT datab (1690:1690:1690) (1690:1690:1690))
        (PORT datac (262:262:262) (262:262:262))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (224:224:224) (224:224:224))
        (PORT dataf (695:695:695) (695:695:695))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1060:1060:1060) (1060:1060:1060))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1339:1339:1339) (1339:1339:1339))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w5_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (388:388:388))
        (PORT datab (2050:2050:2050) (2050:2050:2050))
        (PORT datac (1852:1852:1852) (1852:1852:1852))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (229:229:229) (229:229:229))
        (PORT dataf (629:629:629) (629:629:629))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w5_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2136:2136:2136) (2136:2136:2136))
        (PORT datab (2062:2062:2062) (2062:2062:2062))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (365:365:365) (365:365:365))
        (PORT datae (629:629:629) (629:629:629))
        (PORT dataf (667:667:667) (667:667:667))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w5_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2105:2105:2105) (2105:2105:2105))
        (PORT datab (1673:1673:1673) (1673:1673:1673))
        (PORT datac (257:257:257) (257:257:257))
        (PORT datad (254:254:254) (254:254:254))
        (PORT datae (243:243:243) (243:243:243))
        (PORT dataf (775:775:775) (775:775:775))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w5_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (380:380:380))
        (PORT datab (1193:1193:1193) (1193:1193:1193))
        (PORT datac (1994:1994:1994) (1994:1994:1994))
        (PORT datad (253:253:253) (253:253:253))
        (PORT datae (647:647:647) (647:647:647))
        (PORT dataf (621:621:621) (621:621:621))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w5_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1617:1617:1617) (1617:1617:1617))
        (PORT datab (1382:1382:1382) (1382:1382:1382))
        (PORT datac (1240:1240:1240) (1240:1240:1240))
        (PORT datad (1183:1183:1183) (1183:1183:1183))
        (PORT datae (933:933:933) (933:933:933))
        (PORT dataf (650:650:650) (650:650:650))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1182:1182:1182))
        (PORT datab (716:716:716) (716:716:716))
        (PORT datac (363:363:363) (363:363:363))
        (PORT datad (862:862:862) (862:862:862))
        (PORT dataf (225:225:225) (225:225:225))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (880:880:880) (880:880:880))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst2\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (PORT adatasdata (2645:2645:2645) (2645:2645:2645))
        (PORT aclr (1893:1893:1893) (1893:1893:1893))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst3\|inst3\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (638:638:638) (638:638:638))
        (PORT dataf (1074:1074:1074) (1074:1074:1074))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[38\]\~371\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (931:931:931))
        (PORT datab (1527:1527:1527) (1527:1527:1527))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (863:863:863) (863:863:863))
        (PORT dataf (826:826:826) (826:826:826))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[72\]\~396\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (669:669:669))
        (PORT datab (1526:1526:1526) (1526:1526:1526))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (246:246:246) (246:246:246))
        (PORT dataf (548:548:548) (548:548:548))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[64\]\~398\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (659:659:659))
        (PORT datab (1530:1530:1530) (1530:1530:1530))
        (PORT datac (1045:1045:1045) (1045:1045:1045))
        (PORT datad (605:605:605) (605:605:605))
        (PORT dataf (904:904:904) (904:904:904))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[100\]\~400\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (292:292:292))
        (PORT datab (1223:1223:1223) (1223:1223:1223))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (1480:1480:1480) (1480:1480:1480))
        (PORT dataf (218:218:218) (218:218:218))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[108\]\~397\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1470:1470:1470) (1470:1470:1470))
        (PORT datab (941:941:941) (941:941:941))
        (PORT datac (912:912:912) (912:912:912))
        (PORT datad (744:744:744) (744:744:744))
        (PORT dataf (955:955:955) (955:955:955))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[140\]\~401\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1196:1196:1196))
        (PORT datab (1062:1062:1062) (1062:1062:1062))
        (PORT datac (730:730:730) (730:730:730))
        (PORT datad (1048:1048:1048) (1048:1048:1048))
        (PORT dataf (832:832:832) (832:832:832))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[28\]\~304\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (918:918:918))
        (PORT datab (267:267:267) (267:267:267))
        (PORT datac (249:249:249) (249:249:249))
        (PORT datad (662:662:662) (662:662:662))
        (PORT dataf (663:663:663) (663:663:663))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[28\]\~319\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1537:1537:1537) (1537:1537:1537))
        (PORT datac (1043:1043:1043) (1043:1043:1043))
        (PORT datad (1043:1043:1043) (1043:1043:1043))
        (PORT datae (1354:1354:1354) (1354:1354:1354))
        (PORT dataf (1305:1305:1305) (1305:1305:1305))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[28\]\~403\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (934:934:934) (934:934:934))
        (PORT datab (923:923:923) (923:923:923))
        (PORT datac (864:864:864) (864:864:864))
        (PORT datad (1532:1532:1532) (1532:1532:1532))
        (PORT datae (881:881:881) (881:881:881))
        (PORT dataf (551:551:551) (551:551:551))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[28\]\~302\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (750:750:750))
        (PORT datab (955:955:955) (955:955:955))
        (PORT datac (1050:1050:1050) (1050:1050:1050))
        (PORT datad (1177:1177:1177) (1177:1177:1177))
        (PORT datae (590:590:590) (590:590:590))
        (PORT dataf (896:896:896) (896:896:896))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w28_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1156:1156:1156))
        (PORT datab (1412:1412:1412) (1412:1412:1412))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (251:251:251) (251:251:251))
        (PORT datae (521:521:521) (521:521:521))
        (PORT dataf (796:796:796) (796:796:796))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w28_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1200:1200:1200) (1200:1200:1200))
        (PORT dataf (224:224:224) (224:224:224))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w28_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1336:1336:1336) (1336:1336:1336))
        (PORT datab (1686:1686:1686) (1686:1686:1686))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (330:330:330) (330:330:330))
        (PORT dataf (325:325:325) (325:325:325))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w28_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1225:1225:1225))
        (PORT datab (1498:1498:1498) (1498:1498:1498))
        (PORT datac (370:370:370) (370:370:370))
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (573:573:573) (573:573:573))
        (PORT dataf (313:313:313) (313:313:313))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w28_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1711:1711:1711) (1711:1711:1711))
        (PORT datab (942:942:942) (942:942:942))
        (PORT datac (368:368:368) (368:368:368))
        (PORT datad (363:363:363) (363:363:363))
        (PORT datae (337:337:337) (337:337:337))
        (PORT dataf (223:223:223) (223:223:223))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w28_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1210:1210:1210))
        (PORT datab (569:569:569) (569:569:569))
        (PORT datac (1904:1904:1904) (1904:1904:1904))
        (PORT datad (254:254:254) (254:254:254))
        (PORT datae (233:233:233) (233:233:233))
        (PORT dataf (235:235:235) (235:235:235))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w28_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1493:1493:1493) (1493:1493:1493))
        (PORT datab (1975:1975:1975) (1975:1975:1975))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (266:266:266) (266:266:266))
        (PORT datae (330:330:330) (330:330:330))
        (PORT dataf (321:321:321) (321:321:321))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w28_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1307:1307:1307))
        (PORT datab (1784:1784:1784) (1784:1784:1784))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (270:270:270) (270:270:270))
        (PORT datae (600:600:600) (600:600:600))
        (PORT dataf (629:629:629) (629:629:629))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w28_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1435:1435:1435) (1435:1435:1435))
        (PORT datab (1364:1364:1364) (1364:1364:1364))
        (PORT datac (535:535:535) (535:535:535))
        (PORT datad (252:252:252) (252:252:252))
        (PORT datae (808:808:808) (808:808:808))
        (PORT dataf (841:841:841) (841:841:841))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w28_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (715:715:715))
        (PORT datab (1161:1161:1161) (1161:1161:1161))
        (PORT datac (967:967:967) (967:967:967))
        (PORT datad (661:661:661) (661:661:661))
        (PORT datae (852:852:852) (852:852:852))
        (PORT dataf (224:224:224) (224:224:224))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[28\]\~318\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (739:739:739))
        (PORT datab (1826:1826:1826) (1826:1826:1826))
        (PORT datac (1571:1571:1571) (1571:1571:1571))
        (PORT datad (1668:1668:1668) (1668:1668:1668))
        (PORT dataf (203:203:203) (203:203:203))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1757:1757:1757) (1757:1757:1757))
        (PORT datab (368:368:368) (368:368:368))
        (PORT datac (875:875:875) (875:875:875))
        (PORT datad (596:596:596) (596:596:596))
        (PORT datae (323:323:323) (323:323:323))
        (PORT dataf (621:621:621) (621:621:621))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (872:872:872) (872:872:872))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|_\~343\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (688:688:688))
        (PORT datab (926:926:926) (926:926:926))
        (PORT datac (1207:1207:1207) (1207:1207:1207))
        (PORT datad (996:996:996) (996:996:996))
        (PORT datae (943:943:943) (943:943:943))
        (PORT dataf (1303:1303:1303) (1303:1303:1303))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[95\]\~325\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (721:721:721))
        (PORT datab (1368:1368:1368) (1368:1368:1368))
        (PORT datac (644:644:644) (644:644:644))
        (PORT datad (619:619:619) (619:619:619))
        (PORT dataf (212:212:212) (212:212:212))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[127\]\~327\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (409:409:409))
        (PORT datab (379:379:379) (379:379:379))
        (PORT datac (291:291:291) (291:291:291))
        (PORT datad (220:220:220) (220:220:220))
        (PORT dataf (635:635:635) (635:635:635))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[93\]\~323\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (395:395:395))
        (PORT datab (261:261:261) (261:261:261))
        (PORT datac (637:637:637) (637:637:637))
        (PORT datad (539:539:539) (539:539:539))
        (PORT dataf (569:569:569) (569:569:569))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[89\]\~326\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (679:679:679) (679:679:679))
        (PORT datac (391:391:391) (391:391:391))
        (PORT datad (560:560:560) (560:560:560))
        (PORT dataf (259:259:259) (259:259:259))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[85\]\~332\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (679:679:679) (679:679:679))
        (PORT datac (581:581:581) (581:581:581))
        (PORT datad (256:256:256) (256:256:256))
        (PORT dataf (348:348:348) (348:348:348))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[121\]\~344\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (398:398:398))
        (PORT datab (367:367:367) (367:367:367))
        (PORT datac (244:244:244) (244:244:244))
        (PORT datad (1320:1320:1320) (1320:1320:1320))
        (PORT datae (218:218:218) (218:218:218))
        (PORT dataf (1247:1247:1247) (1247:1247:1247))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[153\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1376:1376:1376) (1376:1376:1376))
        (PORT datab (967:967:967) (967:967:967))
        (PORT datac (368:368:368) (368:368:368))
        (PORT datad (350:350:350) (350:350:350))
        (PORT dataf (619:619:619) (619:619:619))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[9\]\~351\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (568:568:568))
        (PORT datab (976:976:976) (976:976:976))
        (PORT datac (601:601:601) (601:601:601))
        (PORT datad (1162:1162:1162) (1162:1162:1162))
        (PORT datae (539:539:539) (539:539:539))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[10\]\~333\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1542:1542:1542) (1542:1542:1542))
        (PORT datad (1150:1150:1150) (1150:1150:1150))
        (PORT dataf (846:846:846) (846:846:846))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[9\]\~352\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (861:861:861) (861:861:861))
        (PORT datad (1049:1049:1049) (1049:1049:1049))
        (PORT dataf (838:838:838) (838:838:838))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[9\]\~353\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (294:294:294))
        (PORT datab (297:297:297) (297:297:297))
        (PORT datac (655:655:655) (655:655:655))
        (PORT datad (654:654:654) (654:654:654))
        (PORT dataf (205:205:205) (205:205:205))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1130:1130:1130) (1130:1130:1130))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (2782:2782:2782) (2782:2782:2782))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst2\|inst\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (255:255:255) (255:255:255))
        (PORT datad (480:480:480) (480:480:480))
        (PORT dataf (1547:1547:1547) (1547:1547:1547))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (661:661:661) (661:661:661))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2335:2335:2335) (2335:2335:2335))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w8_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1751:1751:1751) (1751:1751:1751))
        (PORT datab (1994:1994:1994) (1994:1994:1994))
        (PORT datac (356:356:356) (356:356:356))
        (PORT datad (356:356:356) (356:356:356))
        (PORT datae (229:229:229) (229:229:229))
        (PORT dataf (239:239:239) (239:239:239))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w8_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1921:1921:1921) (1921:1921:1921))
        (PORT dataf (846:846:846) (846:846:846))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w8_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (876:876:876))
        (PORT datab (1492:1492:1492) (1492:1492:1492))
        (PORT datac (1069:1069:1069) (1069:1069:1069))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (862:862:862) (862:862:862))
        (PORT dataf (208:208:208) (208:208:208))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w8_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (293:293:293))
        (PORT datab (1709:1709:1709) (1709:1709:1709))
        (PORT datac (254:254:254) (254:254:254))
        (PORT datad (274:274:274) (274:274:274))
        (PORT datae (1791:1791:1791) (1791:1791:1791))
        (PORT dataf (334:334:334) (334:334:334))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w8_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2062:2062:2062) (2062:2062:2062))
        (PORT datab (2239:2239:2239) (2239:2239:2239))
        (PORT datac (253:253:253) (253:253:253))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (328:328:328) (328:328:328))
        (PORT dataf (313:313:313) (313:313:313))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w8_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1696:1696:1696) (1696:1696:1696))
        (PORT datab (1694:1694:1694) (1694:1694:1694))
        (PORT datac (251:251:251) (251:251:251))
        (PORT datad (258:258:258) (258:258:258))
        (PORT datae (508:508:508) (508:508:508))
        (PORT dataf (223:223:223) (223:223:223))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w8_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2087:2087:2087) (2087:2087:2087))
        (PORT datab (1407:1407:1407) (1407:1407:1407))
        (PORT datac (544:544:544) (544:544:544))
        (PORT datad (258:258:258) (258:258:258))
        (PORT dataf (521:521:521) (521:521:521))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w8_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (292:292:292))
        (PORT datab (2007:2007:2007) (2007:2007:2007))
        (PORT datac (2256:2256:2256) (2256:2256:2256))
        (PORT datad (833:833:833) (833:833:833))
        (PORT datae (806:806:806) (806:806:806))
        (PORT dataf (822:822:822) (822:822:822))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w8_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (282:282:282))
        (PORT datab (2030:2030:2030) (2030:2030:2030))
        (PORT datac (690:690:690) (690:690:690))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (620:620:620) (620:620:620))
        (PORT dataf (1379:1379:1379) (1379:1379:1379))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w8_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1944:1944:1944) (1944:1944:1944))
        (PORT datab (2334:2334:2334) (2334:2334:2334))
        (PORT datac (842:842:842) (842:842:842))
        (PORT datad (543:543:543) (543:543:543))
        (PORT datae (218:218:218) (218:218:218))
        (PORT dataf (543:543:543) (543:543:543))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w8_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (958:958:958))
        (PORT datab (259:259:259) (259:259:259))
        (PORT datac (845:845:845) (845:845:845))
        (PORT datad (1205:1205:1205) (1205:1205:1205))
        (PORT datae (1108:1108:1108) (1108:1108:1108))
        (PORT dataf (218:218:218) (218:218:218))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[8\]\~312\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (295:295:295))
        (PORT datab (1621:1621:1621) (1621:1621:1621))
        (PORT datac (1689:1689:1689) (1689:1689:1689))
        (PORT datad (1587:1587:1587) (1587:1587:1587))
        (PORT dataf (2453:2453:2453) (2453:2453:2453))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1087:1087:1087))
        (PORT datab (1704:1704:1704) (1704:1704:1704))
        (PORT datac (248:248:248) (248:248:248))
        (PORT datad (819:819:819) (819:819:819))
        (PORT dataf (209:209:209) (209:209:209))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (548:548:548) (548:548:548))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst2\|inst\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1130:1130:1130) (1130:1130:1130))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[8\]\~376\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1144:1144:1144))
        (PORT datab (1002:1002:1002) (1002:1002:1002))
        (PORT datac (672:672:672) (672:672:672))
        (PORT datad (1003:1003:1003) (1003:1003:1003))
        (PORT dataf (889:889:889) (889:889:889))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[8\]\~377\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (904:904:904))
        (PORT datac (966:966:966) (966:966:966))
        (PORT datad (583:583:583) (583:583:583))
        (PORT datae (227:227:227) (227:227:227))
        (PORT dataf (584:584:584) (584:584:584))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1354:1354:1354) (1354:1354:1354))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (2840:2840:2840) (2840:2840:2840))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (571:571:571) (571:571:571))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst3\|inst6\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1402:1402:1402) (1402:1402:1402))
        (PORT dataf (214:214:214) (214:214:214))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (2028:2028:2028) (2028:2028:2028))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1814:1814:1814) (1814:1814:1814))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w7_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1105:1105:1105))
        (PORT datab (279:279:279) (279:279:279))
        (PORT datac (359:359:359) (359:359:359))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (1584:1584:1584) (1584:1584:1584))
        (PORT dataf (218:218:218) (218:218:218))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w7_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (919:919:919))
        (PORT datab (1644:1644:1644) (1644:1644:1644))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (591:591:591) (591:591:591))
        (PORT datae (221:221:221) (221:221:221))
        (PORT dataf (564:564:564) (564:564:564))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1539:1539:1539) (1539:1539:1539))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1422:1422:1422) (1422:1422:1422))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w7_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1209:1209:1209))
        (PORT datab (274:274:274) (274:274:274))
        (PORT datac (1465:1465:1465) (1465:1465:1465))
        (PORT datad (395:395:395) (395:395:395))
        (PORT datae (341:341:341) (341:341:341))
        (PORT dataf (331:331:331) (331:331:331))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w7_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1642:1642:1642) (1642:1642:1642))
        (PORT dataf (228:228:228) (228:228:228))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w7_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1667:1667:1667) (1667:1667:1667))
        (PORT datab (367:367:367) (367:367:367))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (1465:1465:1465) (1465:1465:1465))
        (PORT datae (588:588:588) (588:588:588))
        (PORT dataf (220:220:220) (220:220:220))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1829:1829:1829) (1829:1829:1829))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2083:2083:2083) (2083:2083:2083))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w7_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2258:2258:2258) (2258:2258:2258))
        (PORT datab (543:543:543) (543:543:543))
        (PORT datac (1340:1340:1340) (1340:1340:1340))
        (PORT datad (727:727:727) (727:727:727))
        (PORT dataf (543:543:543) (543:543:543))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w7_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2003:2003:2003) (2003:2003:2003))
        (PORT datab (1429:1429:1429) (1429:1429:1429))
        (PORT datac (258:258:258) (258:258:258))
        (PORT datad (611:611:611) (611:611:611))
        (PORT datae (544:544:544) (544:544:544))
        (PORT dataf (841:841:841) (841:841:841))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w7_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1478:1478:1478) (1478:1478:1478))
        (PORT datab (1370:1370:1370) (1370:1370:1370))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (267:267:267) (267:267:267))
        (PORT datae (244:244:244) (244:244:244))
        (PORT dataf (630:630:630) (630:630:630))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w7_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1721:1721:1721) (1721:1721:1721))
        (PORT datab (275:275:275) (275:275:275))
        (PORT datac (1498:1498:1498) (1498:1498:1498))
        (PORT datad (702:702:702) (702:702:702))
        (PORT datae (635:635:635) (635:635:635))
        (PORT dataf (675:675:675) (675:675:675))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w7_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1841:1841:1841) (1841:1841:1841))
        (PORT datab (1225:1225:1225) (1225:1225:1225))
        (PORT datac (768:768:768) (768:768:768))
        (PORT datad (853:853:853) (853:853:853))
        (PORT datae (777:777:777) (777:777:777))
        (PORT dataf (708:708:708) (708:708:708))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w7_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1545:1545:1545) (1545:1545:1545))
        (PORT datab (1258:1258:1258) (1258:1258:1258))
        (PORT datac (783:783:783) (783:783:783))
        (PORT datad (1040:1040:1040) (1040:1040:1040))
        (PORT datae (721:721:721) (721:721:721))
        (PORT dataf (204:204:204) (204:204:204))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[7\]\~301\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (294:294:294))
        (PORT datab (1176:1176:1176) (1176:1176:1176))
        (PORT datac (960:960:960) (960:960:960))
        (PORT datad (1123:1123:1123) (1123:1123:1123))
        (PORT dataf (2516:2516:2516) (2516:2516:2516))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1219:1219:1219))
        (PORT datab (394:394:394) (394:394:394))
        (PORT datac (908:908:908) (908:908:908))
        (PORT datad (604:604:604) (604:604:604))
        (PORT dataf (213:213:213) (213:213:213))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part4\|inst4\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (219:219:219) (219:219:219))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst3\|inst6\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (686:686:686) (686:686:686))
        (PORT dataf (846:846:846) (846:846:846))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[7\]\~343\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1063:1063:1063))
        (PORT datab (970:970:970) (970:970:970))
        (PORT datac (258:258:258) (258:258:258))
        (PORT datad (624:624:624) (624:624:624))
        (PORT datae (1129:1129:1129) (1129:1129:1129))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[7\]\~344\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1738:1738:1738) (1738:1738:1738))
        (PORT datab (628:628:628) (628:628:628))
        (PORT datac (932:932:932) (932:932:932))
        (PORT datad (250:250:250) (250:250:250))
        (PORT datae (254:254:254) (254:254:254))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[151\]\~423\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1168:1168:1168) (1168:1168:1168))
        (PORT datab (1876:1876:1876) (1876:1876:1876))
        (PORT datac (1137:1137:1137) (1137:1137:1137))
        (PORT datad (678:678:678) (678:678:678))
        (PORT dataf (1385:1385:1385) (1385:1385:1385))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[7\]\~342\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (1013:1013:1013))
        (PORT datab (1265:1265:1265) (1265:1265:1265))
        (PORT datac (905:905:905) (905:905:905))
        (PORT datad (1100:1100:1100) (1100:1100:1100))
        (PORT dataf (1107:1107:1107) (1107:1107:1107))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[7\]\~345\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (938:938:938))
        (PORT datab (663:663:663) (663:663:663))
        (PORT datac (613:613:613) (613:613:613))
        (PORT datad (238:238:238) (238:238:238))
        (PORT dataf (579:579:579) (579:579:579))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (660:660:660) (660:660:660))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT adatasdata (2985:2985:2985) (2985:2985:2985))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst2\|inst5\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (547:547:547) (547:547:547))
        (PORT dataf (1065:1065:1065) (1065:1065:1065))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1750:1750:1750) (1750:1750:1750))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1586:1586:1586) (1586:1586:1586))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (1917:1917:1917) (1917:1917:1917))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1479:1479:1479) (1479:1479:1479))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (1918:1918:1918) (1918:1918:1918))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1623:1623:1623) (1623:1623:1623))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT adatasdata (2104:2104:2104) (2104:2104:2104))
        (PORT aclr (1889:1889:1889) (1889:1889:1889))
        (PORT ena (1814:1814:1814) (1814:1814:1814))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w11_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1847:1847:1847) (1847:1847:1847))
        (PORT datab (1240:1240:1240) (1240:1240:1240))
        (PORT datac (597:597:597) (597:597:597))
        (PORT datad (254:254:254) (254:254:254))
        (PORT dataf (690:690:690) (690:690:690))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1991:1991:1991) (1991:1991:1991))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1621:1621:1621) (1621:1621:1621))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1996:1996:1996) (1996:1996:1996))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1635:1635:1635) (1635:1635:1635))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1997:1997:1997) (1997:1997:1997))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1815:1815:1815) (1815:1815:1815))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w11_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (294:294:294))
        (PORT datab (2349:2349:2349) (2349:2349:2349))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (364:364:364) (364:364:364))
        (PORT datae (1112:1112:1112) (1112:1112:1112))
        (PORT dataf (233:233:233) (233:233:233))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (2481:2481:2481) (2481:2481:2481))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1149:1149:1149) (1149:1149:1149))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1716:1716:1716) (1716:1716:1716))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (1886:1886:1886) (1886:1886:1886))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w11_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1754:1754:1754) (1754:1754:1754))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datad combout (350:350:350) (350:350:350))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (2481:2481:2481) (2481:2481:2481))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1873:1873:1873) (1873:1873:1873))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1958:1958:1958) (1958:1958:1958))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1963:1963:1963) (1963:1963:1963))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1118:1118:1118) (1118:1118:1118))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1960:1960:1960) (1960:1960:1960))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1884:1884:1884) (1884:1884:1884))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (2448:2448:2448) (2448:2448:2448))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1819:1819:1819) (1819:1819:1819))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w11_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1528:1528:1528) (1528:1528:1528))
        (PORT datab (2133:2133:2133) (2133:2133:2133))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (229:229:229) (229:229:229))
        (PORT dataf (312:312:312) (312:312:312))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w11_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1448:1448:1448) (1448:1448:1448))
        (PORT datab (1509:1509:1509) (1509:1509:1509))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (660:660:660) (660:660:660))
        (PORT dataf (495:495:495) (495:495:495))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1391:1391:1391) (1391:1391:1391))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1885:1885:1885) (1885:1885:1885))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1386:1386:1386) (1386:1386:1386))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2083:2083:2083) (2083:2083:2083))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (2287:2287:2287) (2287:2287:2287))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (2295:2295:2295) (2295:2295:2295))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2313:2313:2313) (2313:2313:2313))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w11_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1468:1468:1468) (1468:1468:1468))
        (PORT datab (1735:1735:1735) (1735:1735:1735))
        (PORT datac (378:378:378) (378:378:378))
        (PORT datad (616:616:616) (616:616:616))
        (PORT datae (228:228:228) (228:228:228))
        (PORT dataf (498:498:498) (498:498:498))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (1389:1389:1389) (1389:1389:1389))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (PORT ena (1772:1772:1772) (1772:1772:1772))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1715:1715:1715) (1715:1715:1715))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (1748:1748:1748) (1748:1748:1748))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1717:1717:1717) (1717:1717:1717))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2436:2436:2436) (2436:2436:2436))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1218:1218:1218) (1218:1218:1218))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2052:2052:2052) (2052:2052:2052))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w11_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1497:1497:1497) (1497:1497:1497))
        (PORT datab (1454:1454:1454) (1454:1454:1454))
        (PORT datac (541:541:541) (541:541:541))
        (PORT datad (260:260:260) (260:260:260))
        (PORT dataf (319:319:319) (319:319:319))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1885:1885:1885) (1885:1885:1885))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2127:2127:2127) (2127:2127:2127))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (2291:2291:2291) (2291:2291:2291))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2108:2108:2108) (2108:2108:2108))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1888:1888:1888) (1888:1888:1888))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2125:2125:2125) (2125:2125:2125))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1716:1716:1716) (1716:1716:1716))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (1861:1861:1861) (1861:1861:1861))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w11_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1452:1452:1452) (1452:1452:1452))
        (PORT datab (1744:1744:1744) (1744:1744:1744))
        (PORT datac (646:646:646) (646:646:646))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (616:616:616) (616:616:616))
        (PORT dataf (706:706:706) (706:706:706))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (2269:2269:2269) (2269:2269:2269))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2117:2117:2117) (2117:2117:2117))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1904:1904:1904) (1904:1904:1904))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2301:2301:2301) (2301:2301:2301))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (2268:2268:2268) (2268:2268:2268))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2431:2431:2431) (2431:2431:2431))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (2267:2267:2267) (2267:2267:2267))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w11_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1532:1532:1532) (1532:1532:1532))
        (PORT datab (1525:1525:1525) (1525:1525:1525))
        (PORT datac (250:250:250) (250:250:250))
        (PORT datad (374:374:374) (374:374:374))
        (PORT dataf (218:218:218) (218:218:218))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w11_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1807:1807:1807) (1807:1807:1807))
        (PORT datab (1531:1531:1531) (1531:1531:1531))
        (PORT datac (688:688:688) (688:688:688))
        (PORT datad (632:632:632) (632:632:632))
        (PORT datae (648:648:648) (648:648:648))
        (PORT dataf (848:848:848) (848:848:848))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w11_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1610:1610:1610) (1610:1610:1610))
        (PORT datab (1302:1302:1302) (1302:1302:1302))
        (PORT datac (893:893:893) (893:893:893))
        (PORT datad (671:671:671) (671:671:671))
        (PORT datae (219:219:219) (219:219:219))
        (PORT dataf (204:204:204) (204:204:204))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[11\]\~297\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (848:848:848))
        (PORT datab (1132:1132:1132) (1132:1132:1132))
        (PORT datac (608:608:608) (608:608:608))
        (PORT datad (889:889:889) (889:889:889))
        (PORT dataf (2454:2454:2454) (2454:2454:2454))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1108:1108:1108))
        (PORT datab (1134:1134:1134) (1134:1134:1134))
        (PORT datac (1143:1143:1143) (1143:1143:1143))
        (PORT datad (1141:1141:1141) (1141:1141:1141))
        (PORT dataf (214:214:214) (214:214:214))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1707:1707:1707) (1707:1707:1707))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst2\|inst5\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (638:638:638) (638:638:638))
        (PORT dataf (211:211:211) (211:211:211))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[11\]\~389\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (598:598:598))
        (PORT datab (1156:1156:1156) (1156:1156:1156))
        (PORT datac (838:838:838) (838:838:838))
        (PORT datad (270:270:270) (270:270:270))
        (PORT datae (1343:1343:1343) (1343:1343:1343))
        (PORT dataf (810:810:810) (810:810:810))
        (PORT datag (1522:1522:1522) (1522:1522:1522))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
        (IOPATH datag combout (246:246:246) (246:246:246))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[11\]\~334\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (975:975:975))
        (PORT datab (264:264:264) (264:264:264))
        (PORT datac (251:251:251) (251:251:251))
        (PORT datad (863:863:863) (863:863:863))
        (PORT dataf (232:232:232) (232:232:232))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w11_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1608:1608:1608) (1608:1608:1608))
        (PORT datad (228:228:228) (228:228:228))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datad combout (236:236:236) (236:236:236))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w11_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1499:1499:1499) (1499:1499:1499))
        (PORT datab (1343:1343:1343) (1343:1343:1343))
        (PORT datac (278:278:278) (278:278:278))
        (PORT datad (372:372:372) (372:372:372))
        (PORT datae (567:567:567) (567:567:567))
        (PORT dataf (564:564:564) (564:564:564))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w11_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (970:970:970))
        (PORT datab (517:517:517) (517:517:517))
        (PORT datac (1652:1652:1652) (1652:1652:1652))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (629:629:629) (629:629:629))
        (PORT dataf (310:310:310) (310:310:310))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w11_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (303:303:303))
        (PORT datab (1165:1165:1165) (1165:1165:1165))
        (PORT datac (1423:1423:1423) (1423:1423:1423))
        (PORT datad (277:277:277) (277:277:277))
        (PORT datae (339:339:339) (339:339:339))
        (PORT dataf (224:224:224) (224:224:224))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w11_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (290:290:290))
        (PORT datab (1468:1468:1468) (1468:1468:1468))
        (PORT datac (365:365:365) (365:365:365))
        (PORT datad (2617:2617:2617) (2617:2617:2617))
        (PORT datae (499:499:499) (499:499:499))
        (PORT dataf (229:229:229) (229:229:229))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w11_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (383:383:383))
        (PORT datab (1406:1406:1406) (1406:1406:1406))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (2293:2293:2293) (2293:2293:2293))
        (PORT datae (219:219:219) (219:219:219))
        (PORT dataf (514:514:514) (514:514:514))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w11_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1978:1978:1978) (1978:1978:1978))
        (PORT datab (1250:1250:1250) (1250:1250:1250))
        (PORT datac (367:367:367) (367:367:367))
        (PORT datad (254:254:254) (254:254:254))
        (PORT dataf (226:226:226) (226:226:226))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w11_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1724:1724:1724) (1724:1724:1724))
        (PORT datab (1405:1405:1405) (1405:1405:1405))
        (PORT datac (670:670:670) (670:670:670))
        (PORT datad (664:664:664) (664:664:664))
        (PORT datae (747:747:747) (747:747:747))
        (PORT dataf (392:392:392) (392:392:392))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w11_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1606:1606:1606) (1606:1606:1606))
        (PORT datab (1398:1398:1398) (1398:1398:1398))
        (PORT datac (703:703:703) (703:703:703))
        (PORT datad (348:348:348) (348:348:348))
        (PORT datae (806:806:806) (806:806:806))
        (PORT dataf (617:617:617) (617:617:617))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w11_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1162:1162:1162) (1162:1162:1162))
        (PORT datab (1656:1656:1656) (1656:1656:1656))
        (PORT datac (591:591:591) (591:591:591))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (225:225:225) (225:225:225))
        (PORT dataf (690:690:690) (690:690:690))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w11_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1447:1447:1447) (1447:1447:1447))
        (PORT datab (1152:1152:1152) (1152:1152:1152))
        (PORT datac (656:656:656) (656:656:656))
        (PORT datad (675:675:675) (675:675:675))
        (PORT datae (209:209:209) (209:209:209))
        (PORT dataf (873:873:873) (873:873:873))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[11\]\~297\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (965:965:965))
        (PORT datab (933:933:933) (933:933:933))
        (PORT datac (929:929:929) (929:929:929))
        (PORT datad (536:536:536) (536:536:536))
        (PORT dataf (2451:2451:2451) (2451:2451:2451))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (961:961:961))
        (PORT datab (997:997:997) (997:997:997))
        (PORT datac (1099:1099:1099) (1099:1099:1099))
        (PORT datad (878:878:878) (878:878:878))
        (PORT dataf (212:212:212) (212:212:212))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst2\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT adatasdata (2451:2451:2451) (2451:2451:2451))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst2\|inst5\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (361:361:361) (361:361:361))
        (PORT dataf (557:557:557) (557:557:557))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[42\]\~367\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1138:1138:1138))
        (PORT datab (905:905:905) (905:905:905))
        (PORT datac (703:703:703) (703:703:703))
        (PORT datad (694:694:694) (694:694:694))
        (PORT dataf (804:804:804) (804:804:804))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[74\]\~369\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1140:1140:1140))
        (PORT datab (489:489:489) (489:489:489))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (350:350:350) (350:350:350))
        (PORT dataf (542:542:542) (542:542:542))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[110\]\~370\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1033:1033:1033))
        (PORT datab (645:645:645) (645:645:645))
        (PORT datac (790:790:790) (790:790:790))
        (PORT datad (775:775:775) (775:775:775))
        (PORT dataf (907:907:907) (907:907:907))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[102\]\~376\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1033:1033:1033))
        (PORT datab (645:645:645) (645:645:645))
        (PORT datac (941:941:941) (941:941:941))
        (PORT datad (818:818:818) (818:818:818))
        (PORT dataf (825:825:825) (825:825:825))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[142\]\~377\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (686:686:686))
        (PORT datab (1724:1724:1724) (1724:1724:1724))
        (PORT datac (563:563:563) (563:563:563))
        (PORT datad (553:553:553) (553:553:553))
        (PORT dataf (835:835:835) (835:835:835))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[14\]\~347\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (388:388:388))
        (PORT datab (622:622:622) (622:622:622))
        (PORT datac (871:871:871) (871:871:871))
        (PORT datad (516:516:516) (516:516:516))
        (PORT dataf (819:819:819) (819:819:819))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[126\]\~349\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (275:275:275) (275:275:275))
        (PORT datad (548:548:548) (548:548:548))
        (PORT dataf (550:550:550) (550:550:550))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|_\~345\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1365:1365:1365) (1365:1365:1365))
        (PORT datac (590:590:590) (590:590:590))
        (PORT dataf (926:926:926) (926:926:926))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[126\]\~333\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (581:581:581))
        (PORT datab (280:280:280) (280:280:280))
        (PORT datac (262:262:262) (262:262:262))
        (PORT datad (641:641:641) (641:641:641))
        (PORT datae (544:544:544) (544:544:544))
        (PORT dataf (389:389:389) (389:389:389))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[126\]\~334\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (315:315:315))
        (PORT datab (1374:1374:1374) (1374:1374:1374))
        (PORT datac (1424:1424:1424) (1424:1424:1424))
        (PORT datad (831:831:831) (831:831:831))
        (PORT datae (817:817:817) (817:817:817))
        (PORT dataf (783:783:783) (783:783:783))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[158\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (686:686:686))
        (PORT datab (1723:1723:1723) (1723:1723:1723))
        (PORT datac (689:689:689) (689:689:689))
        (PORT datad (574:574:574) (574:574:574))
        (PORT dataf (838:838:838) (838:838:838))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[14\]\~348\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (846:846:846) (846:846:846))
        (PORT datac (270:270:270) (270:270:270))
        (PORT datad (247:247:247) (247:247:247))
        (PORT datae (1319:1319:1319) (1319:1319:1319))
        (PORT dataf (223:223:223) (223:223:223))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[14\]\~315\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (735:735:735))
        (PORT datac (1229:1229:1229) (1229:1229:1229))
        (PORT datad (906:906:906) (906:906:906))
        (PORT datae (1053:1053:1053) (1053:1053:1053))
        (PORT dataf (2341:2341:2341) (2341:2341:2341))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w14_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (925:925:925))
        (PORT datab (1637:1637:1637) (1637:1637:1637))
        (PORT datac (593:593:593) (593:593:593))
        (PORT datad (258:258:258) (258:258:258))
        (PORT datae (321:321:321) (321:321:321))
        (PORT dataf (591:591:591) (591:591:591))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w14_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (290:290:290))
        (PORT datab (1165:1165:1165) (1165:1165:1165))
        (PORT datac (356:356:356) (356:356:356))
        (PORT datad (1423:1423:1423) (1423:1423:1423))
        (PORT datae (232:232:232) (232:232:232))
        (PORT dataf (232:232:232) (232:232:232))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w14_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1339:1339:1339) (1339:1339:1339))
        (PORT dataf (227:227:227) (227:227:227))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1732:1732:1732) (1732:1732:1732))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1595:1595:1595) (1595:1595:1595))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1728:1728:1728) (1728:1728:1728))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1981:1981:1981) (1981:1981:1981))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w14_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1373:1373:1373) (1373:1373:1373))
        (PORT datab (1568:1568:1568) (1568:1568:1568))
        (PORT datac (258:258:258) (258:258:258))
        (PORT datad (261:261:261) (261:261:261))
        (PORT datae (596:596:596) (596:596:596))
        (PORT dataf (490:490:490) (490:490:490))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1258:1258:1258) (1258:1258:1258))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2168:2168:2168) (2168:2168:2168))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w14_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (283:283:283))
        (PORT datab (1267:1267:1267) (1267:1267:1267))
        (PORT datac (517:517:517) (517:517:517))
        (PORT datad (1247:1247:1247) (1247:1247:1247))
        (PORT datae (217:217:217) (217:217:217))
        (PORT dataf (1090:1090:1090) (1090:1090:1090))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w14_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2000:2000:2000) (2000:2000:2000))
        (PORT datab (1262:1262:1262) (1262:1262:1262))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (358:358:358) (358:358:358))
        (PORT dataf (312:312:312) (312:312:312))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w14_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1978:1978:1978) (1978:1978:1978))
        (PORT datab (2245:2245:2245) (2245:2245:2245))
        (PORT datac (258:258:258) (258:258:258))
        (PORT datad (357:357:357) (357:357:357))
        (PORT datae (228:228:228) (228:228:228))
        (PORT dataf (317:317:317) (317:317:317))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1695:1695:1695) (1695:1695:1695))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2138:2138:2138) (2138:2138:2138))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1696:1696:1696) (1696:1696:1696))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2330:2330:2330) (2330:2330:2330))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1691:1691:1691) (1691:1691:1691))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2506:2506:2506) (2506:2506:2506))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part3\|inst5\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1339:1339:1339) (1339:1339:1339))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2536:2536:2536) (2536:2536:2536))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w14_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2015:2015:2015) (2015:2015:2015))
        (PORT datab (999:999:999) (999:999:999))
        (PORT datac (252:252:252) (252:252:252))
        (PORT datad (266:266:266) (266:266:266))
        (PORT datae (235:235:235) (235:235:235))
        (PORT dataf (310:310:310) (310:310:310))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w14_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1629:1629:1629) (1629:1629:1629))
        (PORT datab (1157:1157:1157) (1157:1157:1157))
        (PORT datac (273:273:273) (273:273:273))
        (PORT datad (258:258:258) (258:258:258))
        (PORT datae (226:226:226) (226:226:226))
        (PORT dataf (637:637:637) (637:637:637))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w14_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2077:2077:2077) (2077:2077:2077))
        (PORT datab (1316:1316:1316) (1316:1316:1316))
        (PORT datac (1043:1043:1043) (1043:1043:1043))
        (PORT datad (246:246:246) (246:246:246))
        (PORT datae (1431:1431:1431) (1431:1431:1431))
        (PORT dataf (1036:1036:1036) (1036:1036:1036))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w14_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1249:1249:1249))
        (PORT datab (1282:1282:1282) (1282:1282:1282))
        (PORT datac (1229:1229:1229) (1229:1229:1229))
        (PORT datad (1390:1390:1390) (1390:1390:1390))
        (PORT datae (1326:1326:1326) (1326:1326:1326))
        (PORT dataf (208:208:208) (208:208:208))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1163:1163:1163) (1163:1163:1163))
        (PORT datac (1226:1226:1226) (1226:1226:1226))
        (PORT datad (1097:1097:1097) (1097:1097:1097))
        (PORT datae (219:219:219) (219:219:219))
        (PORT dataf (209:209:209) (209:209:209))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (552:552:552) (552:552:552))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a206\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (3593:3593:3593) (3593:3593:3593))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a206\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (2822:2822:2822))
        (PORT d[1] (3842:3842:3842) (3842:3842:3842))
        (PORT d[2] (2754:2754:2754) (2754:2754:2754))
        (PORT d[3] (2683:2683:2683) (2683:2683:2683))
        (PORT d[4] (3203:3203:3203) (3203:3203:3203))
        (PORT d[5] (3665:3665:3665) (3665:3665:3665))
        (PORT d[6] (2649:2649:2649) (2649:2649:2649))
        (PORT d[7] (3011:3011:3011) (3011:3011:3011))
        (PORT d[8] (4240:4240:4240) (4240:4240:4240))
        (PORT d[9] (4411:4411:4411) (4411:4411:4411))
        (PORT d[10] (3843:3843:3843) (3843:3843:3843))
        (PORT d[11] (3854:3854:3854) (3854:3854:3854))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (3593:3593:3593) (3593:3593:3593))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a206\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT d[0] (3593:3593:3593) (3593:3593:3593))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a206\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a206\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a334\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT ena (2992:2992:2992) (2992:2992:2992))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a334\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3078:3078:3078) (3078:3078:3078))
        (PORT d[1] (4153:4153:4153) (4153:4153:4153))
        (PORT d[2] (2871:2871:2871) (2871:2871:2871))
        (PORT d[3] (2747:2747:2747) (2747:2747:2747))
        (PORT d[4] (3510:3510:3510) (3510:3510:3510))
        (PORT d[5] (4012:4012:4012) (4012:4012:4012))
        (PORT d[6] (3014:3014:3014) (3014:3014:3014))
        (PORT d[7] (3410:3410:3410) (3410:3410:3410))
        (PORT d[8] (3005:3005:3005) (3005:3005:3005))
        (PORT d[9] (3009:3009:3009) (3009:3009:3009))
        (PORT d[10] (3752:3752:3752) (3752:3752:3752))
        (PORT d[11] (3802:3802:3802) (3802:3802:3802))
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT ena (2992:2992:2992) (2992:2992:2992))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a334\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT d[0] (2992:2992:2992) (2992:2992:2992))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a334\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a334\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (PORT ena (3301:3301:3301) (3301:3301:3301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2302:2302:2302) (2302:2302:2302))
        (PORT d[1] (3387:3387:3387) (3387:3387:3387))
        (PORT d[2] (2278:2278:2278) (2278:2278:2278))
        (PORT d[3] (2166:2166:2166) (2166:2166:2166))
        (PORT d[4] (2742:2742:2742) (2742:2742:2742))
        (PORT d[5] (4381:4381:4381) (4381:4381:4381))
        (PORT d[6] (2856:2856:2856) (2856:2856:2856))
        (PORT d[7] (2936:2936:2936) (2936:2936:2936))
        (PORT d[8] (4226:4226:4226) (4226:4226:4226))
        (PORT d[9] (2607:2607:2607) (2607:2607:2607))
        (PORT d[10] (3108:3108:3108) (3108:3108:3108))
        (PORT d[11] (2960:2960:2960) (2960:2960:2960))
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (PORT ena (3301:3301:3301) (3301:3301:3301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a78\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (PORT d[0] (3301:3301:3301) (3301:3301:3301))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a78\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w14_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1420:1420:1420) (1420:1420:1420))
        (PORT datab (1306:1306:1306) (1306:1306:1306))
        (PORT datac (1369:1369:1369) (1369:1369:1369))
        (PORT datad (814:814:814) (814:814:814))
        (PORT datae (3572:3572:3572) (3572:3572:3572))
        (PORT dataf (3239:3239:3239) (3239:3239:3239))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a238\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (3361:3361:3361) (3361:3361:3361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a238\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2795:2795:2795) (2795:2795:2795))
        (PORT d[1] (3880:3880:3880) (3880:3880:3880))
        (PORT d[2] (2729:2729:2729) (2729:2729:2729))
        (PORT d[3] (2662:2662:2662) (2662:2662:2662))
        (PORT d[4] (3189:3189:3189) (3189:3189:3189))
        (PORT d[5] (3681:3681:3681) (3681:3681:3681))
        (PORT d[6] (3163:3163:3163) (3163:3163:3163))
        (PORT d[7] (2986:2986:2986) (2986:2986:2986))
        (PORT d[8] (4526:4526:4526) (4526:4526:4526))
        (PORT d[9] (4438:4438:4438) (4438:4438:4438))
        (PORT d[10] (3853:3853:3853) (3853:3853:3853))
        (PORT d[11] (3584:3584:3584) (3584:3584:3584))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (3361:3361:3361) (3361:3361:3361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a238\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d[0] (3361:3361:3361) (3361:3361:3361))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a238\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a238\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a366\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (2728:2728:2728) (2728:2728:2728))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a366\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2336:2336:2336) (2336:2336:2336))
        (PORT d[1] (3345:3345:3345) (3345:3345:3345))
        (PORT d[2] (2296:2296:2296) (2296:2296:2296))
        (PORT d[3] (2187:2187:2187) (2187:2187:2187))
        (PORT d[4] (2758:2758:2758) (2758:2758:2758))
        (PORT d[5] (3422:3422:3422) (3422:3422:3422))
        (PORT d[6] (2131:2131:2131) (2131:2131:2131))
        (PORT d[7] (2530:2530:2530) (2530:2530:2530))
        (PORT d[8] (3696:3696:3696) (3696:3696:3696))
        (PORT d[9] (2870:2870:2870) (2870:2870:2870))
        (PORT d[10] (3404:3404:3404) (3404:3404:3404))
        (PORT d[11] (3548:3548:3548) (3548:3548:3548))
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (2728:2728:2728) (2728:2728:2728))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a366\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT d[0] (2728:2728:2728) (2728:2728:2728))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a366\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a366\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a494\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (PORT ena (3138:3138:3138) (3138:3138:3138))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a494\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3550:3550:3550) (3550:3550:3550))
        (PORT d[1] (4075:4075:4075) (4075:4075:4075))
        (PORT d[2] (3005:3005:3005) (3005:3005:3005))
        (PORT d[3] (3240:3240:3240) (3240:3240:3240))
        (PORT d[4] (4044:4044:4044) (4044:4044:4044))
        (PORT d[5] (4294:4294:4294) (4294:4294:4294))
        (PORT d[6] (3476:3476:3476) (3476:3476:3476))
        (PORT d[7] (3512:3512:3512) (3512:3512:3512))
        (PORT d[8] (3515:3515:3515) (3515:3515:3515))
        (PORT d[9] (3842:3842:3842) (3842:3842:3842))
        (PORT d[10] (3760:3760:3760) (3760:3760:3760))
        (PORT d[11] (3899:3899:3899) (3899:3899:3899))
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (PORT ena (3138:3138:3138) (3138:3138:3138))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a494\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (PORT d[0] (3138:3138:3138) (3138:3138:3138))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a494\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a494\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2004:2004:2004))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w14_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (598:598:598))
        (PORT datab (1377:1377:1377) (1377:1377:1377))
        (PORT datac (762:762:762) (762:762:762))
        (PORT datad (3592:3592:3592) (3592:3592:3592))
        (PORT datae (2182:2182:2182) (2182:2182:2182))
        (PORT dataf (3249:3249:3249) (3249:3249:3249))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a302\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (2944:2944:2944) (2944:2944:2944))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a302\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2766:2766:2766) (2766:2766:2766))
        (PORT d[1] (3550:3550:3550) (3550:3550:3550))
        (PORT d[2] (2449:2449:2449) (2449:2449:2449))
        (PORT d[3] (2632:2632:2632) (2632:2632:2632))
        (PORT d[4] (3157:3157:3157) (3157:3157:3157))
        (PORT d[5] (3693:3693:3693) (3693:3693:3693))
        (PORT d[6] (3467:3467:3467) (3467:3467:3467))
        (PORT d[7] (2919:2919:2919) (2919:2919:2919))
        (PORT d[8] (4547:4547:4547) (4547:4547:4547))
        (PORT d[9] (2740:2740:2740) (2740:2740:2740))
        (PORT d[10] (3872:3872:3872) (3872:3872:3872))
        (PORT d[11] (3870:3870:3870) (3870:3870:3870))
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (2944:2944:2944) (2944:2944:2944))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a302\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT d[0] (2944:2944:2944) (2944:2944:2944))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a302\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a302\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a430\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (PORT ena (3697:3697:3697) (3697:3697:3697))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a430\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3539:3539:3539) (3539:3539:3539))
        (PORT d[1] (4115:4115:4115) (4115:4115:4115))
        (PORT d[2] (2715:2715:2715) (2715:2715:2715))
        (PORT d[3] (3327:3327:3327) (3327:3327:3327))
        (PORT d[4] (3715:3715:3715) (3715:3715:3715))
        (PORT d[5] (4299:4299:4299) (4299:4299:4299))
        (PORT d[6] (3453:3453:3453) (3453:3453:3453))
        (PORT d[7] (3485:3485:3485) (3485:3485:3485))
        (PORT d[8] (3493:3493:3493) (3493:3493:3493))
        (PORT d[9] (3855:3855:3855) (3855:3855:3855))
        (PORT d[10] (3724:3724:3724) (3724:3724:3724))
        (PORT d[11] (3849:3849:3849) (3849:3849:3849))
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (PORT ena (3697:3697:3697) (3697:3697:3697))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a430\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (PORT d[0] (3697:3697:3697) (3697:3697:3697))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a430\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a430\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2010:2010:2010))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (PORT ena (3493:3493:3493) (3493:3493:3493))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2819:2819:2819) (2819:2819:2819))
        (PORT d[1] (3567:3567:3567) (3567:3567:3567))
        (PORT d[2] (2508:2508:2508) (2508:2508:2508))
        (PORT d[3] (2683:2683:2683) (2683:2683:2683))
        (PORT d[4] (3218:3218:3218) (3218:3218:3218))
        (PORT d[5] (3629:3629:3629) (3629:3629:3629))
        (PORT d[6] (3450:3450:3450) (3450:3450:3450))
        (PORT d[7] (3026:3026:3026) (3026:3026:3026))
        (PORT d[8] (4443:4443:4443) (4443:4443:4443))
        (PORT d[9] (4119:4119:4119) (4119:4119:4119))
        (PORT d[10] (3553:3553:3553) (3553:3553:3553))
        (PORT d[11] (3883:3883:3883) (3883:3883:3883))
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (PORT ena (3493:3493:3493) (3493:3493:3493))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (PORT d[0] (3493:3493:3493) (3493:3493:3493))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a46\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2027:2027:2027))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w14_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1234:1234:1234) (1234:1234:1234))
        (PORT datab (1608:1608:1608) (1608:1608:1608))
        (PORT datac (2472:2472:2472) (2472:2472:2472))
        (PORT datad (1339:1339:1339) (1339:1339:1339))
        (PORT datae (3573:3573:3573) (3573:3573:3573))
        (PORT dataf (3242:3242:3242) (3242:3242:3242))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a270\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (3511:3511:3511) (3511:3511:3511))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a270\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3204:3204:3204) (3204:3204:3204))
        (PORT d[1] (4217:4217:4217) (4217:4217:4217))
        (PORT d[2] (3068:3068:3068) (3068:3068:3068))
        (PORT d[3] (2900:2900:2900) (2900:2900:2900))
        (PORT d[4] (3614:3614:3614) (3614:3614:3614))
        (PORT d[5] (3970:3970:3970) (3970:3970:3970))
        (PORT d[6] (2791:2791:2791) (2791:2791:2791))
        (PORT d[7] (2891:2891:2891) (2891:2891:2891))
        (PORT d[8] (3720:3720:3720) (3720:3720:3720))
        (PORT d[9] (3568:3568:3568) (3568:3568:3568))
        (PORT d[10] (3967:3967:3967) (3967:3967:3967))
        (PORT d[11] (3500:3500:3500) (3500:3500:3500))
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (3511:3511:3511) (3511:3511:3511))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a270\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT d[0] (3511:3511:3511) (3511:3511:3511))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a270\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a270\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a142\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2072:2072:2072))
        (PORT ena (3525:3525:3525) (3525:3525:3525))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a142\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3557:3557:3557) (3557:3557:3557))
        (PORT d[1] (4621:4621:4621) (4621:4621:4621))
        (PORT d[2] (3089:3089:3089) (3089:3089:3089))
        (PORT d[3] (3309:3309:3309) (3309:3309:3309))
        (PORT d[4] (4135:4135:4135) (4135:4135:4135))
        (PORT d[5] (4247:4247:4247) (4247:4247:4247))
        (PORT d[6] (3267:3267:3267) (3267:3267:3267))
        (PORT d[7] (3338:3338:3338) (3338:3338:3338))
        (PORT d[8] (3976:3976:3976) (3976:3976:3976))
        (PORT d[9] (3697:3697:3697) (3697:3697:3697))
        (PORT d[10] (4413:4413:4413) (4413:4413:4413))
        (PORT d[11] (3578:3578:3578) (3578:3578:3578))
        (PORT clk (2072:2072:2072) (2072:2072:2072))
        (PORT ena (3525:3525:3525) (3525:3525:3525))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a142\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2072:2072:2072))
        (PORT d[0] (3525:3525:3525) (3525:3525:3525))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a142\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a142\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT ena (3671:3671:3671) (3671:3671:3671))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3531:3531:3531) (3531:3531:3531))
        (PORT d[1] (4003:4003:4003) (4003:4003:4003))
        (PORT d[2] (2534:2534:2534) (2534:2534:2534))
        (PORT d[3] (3184:3184:3184) (3184:3184:3184))
        (PORT d[4] (3629:3629:3629) (3629:3629:3629))
        (PORT d[5] (3693:3693:3693) (3693:3693:3693))
        (PORT d[6] (4229:4229:4229) (4229:4229:4229))
        (PORT d[7] (2990:2990:2990) (2990:2990:2990))
        (PORT d[8] (3826:3826:3826) (3826:3826:3826))
        (PORT d[9] (3640:3640:3640) (3640:3640:3640))
        (PORT d[10] (3867:3867:3867) (3867:3867:3867))
        (PORT d[11] (4169:4169:4169) (4169:4169:4169))
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT ena (3671:3671:3671) (3671:3671:3671))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT d[0] (3671:3671:3671) (3671:3671:3671))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a14\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w14_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (908:908:908))
        (PORT datab (1510:1510:1510) (1510:1510:1510))
        (PORT datac (3111:3111:3111) (3111:3111:3111))
        (PORT datad (3057:3057:3057) (3057:3057:3057))
        (PORT datae (2440:2440:2440) (2440:2440:2440))
        (PORT dataf (1559:1559:1559) (1559:1559:1559))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w14_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2637:2637:2637) (2637:2637:2637))
        (PORT datab (256:256:256) (256:256:256))
        (PORT datac (2042:2042:2042) (2042:2042:2042))
        (PORT datad (254:254:254) (254:254:254))
        (PORT datae (213:213:213) (213:213:213))
        (PORT dataf (1212:1212:1212) (1212:1212:1212))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (3583:3583:3583) (3583:3583:3583))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst2\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (3290:3290:3290) (3290:3290:3290))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst2\|inst9\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (257:257:257))
        (PORT dataf (846:846:846) (846:846:846))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[45\]\~336\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1134:1134:1134))
        (PORT datab (773:773:773) (773:773:773))
        (PORT datac (914:914:914) (914:914:914))
        (PORT datad (667:667:667) (667:667:667))
        (PORT dataf (910:910:910) (910:910:910))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[77\]\~338\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1140:1140:1140))
        (PORT datab (489:489:489) (489:489:489))
        (PORT datac (276:276:276) (276:276:276))
        (PORT datad (353:353:353) (353:353:353))
        (PORT dataf (232:232:232) (232:232:232))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[113\]\~450\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (404:404:404) (404:404:404))
        (PORT datac (668:668:668) (668:668:668))
        (PORT dataf (544:544:544) (544:544:544))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[113\]\~413\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1452:1452:1452) (1452:1452:1452))
        (PORT datab (570:570:570) (570:570:570))
        (PORT datac (627:627:627) (627:627:627))
        (PORT datad (1553:1553:1553) (1553:1553:1553))
        (PORT datae (808:808:808) (808:808:808))
        (PORT dataf (619:619:619) (619:619:619))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[145\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1376:1376:1376) (1376:1376:1376))
        (PORT datab (967:967:967) (967:967:967))
        (PORT datac (271:271:271) (271:271:271))
        (PORT datad (240:240:240) (240:240:240))
        (PORT dataf (612:612:612) (612:612:612))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[17\]\~320\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (277:277:277))
        (PORT datab (1292:1292:1292) (1292:1292:1292))
        (PORT datac (1618:1618:1618) (1618:1618:1618))
        (PORT datad (1152:1152:1152) (1152:1152:1152))
        (PORT datae (1331:1331:1331) (1331:1331:1331))
        (PORT dataf (1508:1508:1508) (1508:1508:1508))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w17_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1156:1156:1156))
        (PORT datab (1414:1414:1414) (1414:1414:1414))
        (PORT datac (257:257:257) (257:257:257))
        (PORT datad (269:269:269) (269:269:269))
        (PORT datae (512:512:512) (512:512:512))
        (PORT dataf (498:498:498) (498:498:498))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w17_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1414:1414:1414))
        (PORT datab (1595:1595:1595) (1595:1595:1595))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (360:360:360) (360:360:360))
        (PORT datae (236:236:236) (236:236:236))
        (PORT dataf (238:238:238) (238:238:238))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w17_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datae (1142:1142:1142) (1142:1142:1142))
        (PORT dataf (223:223:223) (223:223:223))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w17_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1337:1337:1337) (1337:1337:1337))
        (PORT datab (1685:1685:1685) (1685:1685:1685))
        (PORT datac (250:250:250) (250:250:250))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (323:323:323) (323:323:323))
        (PORT dataf (318:318:318) (318:318:318))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w17_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (767:767:767))
        (PORT datab (883:883:883) (883:883:883))
        (PORT datac (1161:1161:1161) (1161:1161:1161))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (1057:1057:1057) (1057:1057:1057))
        (PORT dataf (1158:1158:1158) (1158:1158:1158))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w17_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2052:2052:2052) (2052:2052:2052))
        (PORT datab (1674:1674:1674) (1674:1674:1674))
        (PORT datac (352:352:352) (352:352:352))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (800:800:800) (800:800:800))
        (PORT dataf (227:227:227) (227:227:227))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w17_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1923:1923:1923) (1923:1923:1923))
        (PORT datab (1141:1141:1141) (1141:1141:1141))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (364:364:364) (364:364:364))
        (PORT datae (234:234:234) (234:234:234))
        (PORT dataf (231:231:231) (231:231:231))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (923:923:923) (923:923:923))
        (PORT aclr (1896:1896:1896) (1896:1896:1896))
        (PORT ena (2084:2084:2084) (2084:2084:2084))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w17_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1310:1310:1310))
        (PORT datab (437:437:437) (437:437:437))
        (PORT datac (1773:1773:1773) (1773:1773:1773))
        (PORT datad (261:261:261) (261:261:261))
        (PORT datae (766:766:766) (766:766:766))
        (PORT dataf (738:738:738) (738:738:738))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w17_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (989:989:989))
        (PORT datab (1703:1703:1703) (1703:1703:1703))
        (PORT datac (272:272:272) (272:272:272))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (229:229:229) (229:229:229))
        (PORT dataf (319:319:319) (319:319:319))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w17_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1728:1728:1728) (1728:1728:1728))
        (PORT datab (1735:1735:1735) (1735:1735:1735))
        (PORT datac (250:250:250) (250:250:250))
        (PORT datad (843:843:843) (843:843:843))
        (PORT datae (538:538:538) (538:538:538))
        (PORT dataf (820:820:820) (820:820:820))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w17_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (826:826:826))
        (PORT datab (642:642:642) (642:642:642))
        (PORT datac (1167:1167:1167) (1167:1167:1167))
        (PORT datad (1152:1152:1152) (1152:1152:1152))
        (PORT datae (212:212:212) (212:212:212))
        (PORT dataf (205:205:205) (205:205:205))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[17\]\~321\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (903:903:903) (903:903:903))
        (PORT datae (320:320:320) (320:320:320))
        (PORT dataf (215:215:215) (215:215:215))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (897:897:897))
        (PORT datab (952:952:952) (952:952:952))
        (PORT datac (1019:1019:1019) (1019:1019:1019))
        (PORT datad (925:925:925) (925:925:925))
        (PORT datae (1515:1515:1515) (1515:1515:1515))
        (PORT dataf (519:519:519) (519:519:519))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (543:543:543) (543:543:543))
        (PORT aclr (1896:1896:1896) (1896:1896:1896))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst1\|inst1\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (616:616:616) (616:616:616))
        (PORT datad (819:819:819) (819:819:819))
        (PORT dataf (802:802:802) (802:802:802))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[48\]\~355\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1606:1606:1606) (1606:1606:1606))
        (PORT datab (990:990:990) (990:990:990))
        (PORT datac (258:258:258) (258:258:258))
        (PORT datad (353:353:353) (353:353:353))
        (PORT dataf (836:836:836) (836:836:836))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[80\]\~447\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (887:887:887) (887:887:887))
        (PORT datad (1311:1311:1311) (1311:1311:1311))
        (PORT dataf (796:796:796) (796:796:796))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[80\]\~388\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (875:875:875))
        (PORT datab (600:600:600) (600:600:600))
        (PORT datac (1320:1320:1320) (1320:1320:1320))
        (PORT datad (226:226:226) (226:226:226))
        (PORT dataf (945:945:945) (945:945:945))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[80\]\~389\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1362:1362:1362))
        (PORT datab (969:969:969) (969:969:969))
        (PORT datac (383:383:383) (383:383:383))
        (PORT datad (690:690:690) (690:690:690))
        (PORT dataf (204:204:204) (204:204:204))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[116\]\~429\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (571:571:571))
        (PORT datab (399:399:399) (399:399:399))
        (PORT datac (539:539:539) (539:539:539))
        (PORT datad (385:385:385) (385:385:385))
        (PORT datae (1023:1023:1023) (1023:1023:1023))
        (PORT dataf (526:526:526) (526:526:526))
        (PORT datag (598:598:598) (598:598:598))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (246:246:246) (246:246:246))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
        (IOPATH datag combout (285:285:285) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[148\]\~422\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1467:1467:1467) (1467:1467:1467))
        (PORT datab (860:860:860) (860:860:860))
        (PORT datac (894:894:894) (894:894:894))
        (PORT datad (855:855:855) (855:855:855))
        (PORT dataf (244:244:244) (244:244:244))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[20\]\~406\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (647:647:647))
        (PORT datab (626:626:626) (626:626:626))
        (PORT datac (1183:1183:1183) (1183:1183:1183))
        (PORT datad (968:968:968) (968:968:968))
        (PORT datae (227:227:227) (227:227:227))
        (PORT dataf (360:360:360) (360:360:360))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[4\]\~321\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1470:1470:1470) (1470:1470:1470))
        (PORT datac (278:278:278) (278:278:278))
        (PORT datad (812:812:812) (812:812:812))
        (PORT dataf (855:855:855) (855:855:855))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[20\]\~407\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (274:274:274))
        (PORT datab (1061:1061:1061) (1061:1061:1061))
        (PORT datac (1070:1070:1070) (1070:1070:1070))
        (PORT datad (592:592:592) (592:592:592))
        (PORT dataf (800:800:800) (800:800:800))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[20\]\~322\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (947:947:947))
        (PORT datab (1031:1031:1031) (1031:1031:1031))
        (PORT datac (252:252:252) (252:252:252))
        (PORT datad (855:855:855) (855:855:855))
        (PORT datae (222:222:222) (222:222:222))
        (PORT dataf (222:222:222) (222:222:222))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w20_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1438:1438:1438) (1438:1438:1438))
        (PORT datab (1412:1412:1412) (1412:1412:1412))
        (PORT datac (270:270:270) (270:270:270))
        (PORT datad (355:355:355) (355:355:355))
        (PORT datae (321:321:321) (321:321:321))
        (PORT dataf (330:330:330) (330:330:330))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w20_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1958:1958:1958) (1958:1958:1958))
        (PORT datab (1159:1159:1159) (1159:1159:1159))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (271:271:271) (271:271:271))
        (PORT datae (221:221:221) (221:221:221))
        (PORT dataf (319:319:319) (319:319:319))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w20_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1297:1297:1297) (1297:1297:1297))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w20_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1532:1532:1532) (1532:1532:1532))
        (PORT datab (374:374:374) (374:374:374))
        (PORT datac (1377:1377:1377) (1377:1377:1377))
        (PORT datad (364:364:364) (364:364:364))
        (PORT datae (492:492:492) (492:492:492))
        (PORT dataf (620:620:620) (620:620:620))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w20_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1292:1292:1292) (1292:1292:1292))
        (PORT datab (1258:1258:1258) (1258:1258:1258))
        (PORT datac (525:525:525) (525:525:525))
        (PORT datad (362:362:362) (362:362:362))
        (PORT datae (517:517:517) (517:517:517))
        (PORT dataf (487:487:487) (487:487:487))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w20_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1945:1945:1945) (1945:1945:1945))
        (PORT datab (1207:1207:1207) (1207:1207:1207))
        (PORT datac (353:353:353) (353:353:353))
        (PORT datad (255:255:255) (255:255:255))
        (PORT dataf (228:228:228) (228:228:228))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w20_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1957:1957:1957) (1957:1957:1957))
        (PORT datab (1420:1420:1420) (1420:1420:1420))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (238:238:238) (238:238:238))
        (PORT dataf (314:314:314) (314:314:314))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w20_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1720:1720:1720) (1720:1720:1720))
        (PORT datab (371:371:371) (371:371:371))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (902:902:902) (902:902:902))
        (PORT dataf (650:650:650) (650:650:650))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w20_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1998:1998:1998) (1998:1998:1998))
        (PORT datab (1263:1263:1263) (1263:1263:1263))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (272:272:272) (272:272:272))
        (PORT datae (228:228:228) (228:228:228))
        (PORT dataf (992:992:992) (992:992:992))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w20_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1838:1838:1838) (1838:1838:1838))
        (PORT datab (1568:1568:1568) (1568:1568:1568))
        (PORT datac (661:661:661) (661:661:661))
        (PORT datad (866:866:866) (866:866:866))
        (PORT datae (821:821:821) (821:821:821))
        (PORT dataf (307:307:307) (307:307:307))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w20_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1002:1002:1002) (1002:1002:1002))
        (PORT datab (964:964:964) (964:964:964))
        (PORT datac (679:679:679) (679:679:679))
        (PORT datad (868:868:868) (868:868:868))
        (PORT datae (668:668:668) (668:668:668))
        (PORT dataf (212:212:212) (212:212:212))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[20\]\~294\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1152:1152:1152) (1152:1152:1152))
        (PORT datab (283:283:283) (283:283:283))
        (PORT datac (1155:1155:1155) (1155:1155:1155))
        (PORT datad (1122:1122:1122) (1122:1122:1122))
        (PORT dataf (2565:2565:2565) (2565:2565:2565))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1164:1164:1164) (1164:1164:1164))
        (PORT datac (962:962:962) (962:962:962))
        (PORT datad (296:296:296) (296:296:296))
        (PORT datae (847:847:847) (847:847:847))
        (PORT dataf (220:220:220) (220:220:220))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (551:551:551) (551:551:551))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[52\]\~356\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1365:1365:1365) (1365:1365:1365))
        (PORT datab (784:784:784) (784:784:784))
        (PORT datac (887:887:887) (887:887:887))
        (PORT datad (718:718:718) (718:718:718))
        (PORT dataf (951:951:951) (951:951:951))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[82\]\~358\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (290:290:290))
        (PORT datab (953:953:953) (953:953:953))
        (PORT datac (414:414:414) (414:414:414))
        (PORT datad (586:586:586) (586:586:586))
        (PORT datae (1096:1096:1096) (1096:1096:1096))
        (PORT dataf (576:576:576) (576:576:576))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[82\]\~359\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (310:310:310))
        (PORT datab (394:394:394) (394:394:394))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (324:324:324) (324:324:324))
        (PORT dataf (332:332:332) (332:332:332))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[22\]\~323\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (812:812:812))
        (PORT datab (963:963:963) (963:963:963))
        (PORT datac (1020:1020:1020) (1020:1020:1020))
        (PORT datad (280:280:280) (280:280:280))
        (PORT datae (775:775:775) (775:775:775))
        (PORT dataf (398:398:398) (398:398:398))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[6\]\~359\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (665:665:665))
        (PORT datab (893:893:893) (893:893:893))
        (PORT datac (305:305:305) (305:305:305))
        (PORT datad (577:577:577) (577:577:577))
        (PORT dataf (309:309:309) (309:309:309))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[150\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1039:1039:1039))
        (PORT datab (276:276:276) (276:276:276))
        (PORT datac (758:758:758) (758:758:758))
        (PORT datad (254:254:254) (254:254:254))
        (PORT dataf (803:803:803) (803:803:803))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[6\]\~360\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (262:262:262))
        (PORT datac (272:272:272) (272:272:272))
        (PORT datad (1438:1438:1438) (1438:1438:1438))
        (PORT dataf (879:879:879) (879:879:879))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[6\]\~361\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (932:932:932) (932:932:932))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (840:840:840) (840:840:840))
        (PORT dataf (218:218:218) (218:218:218))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT adatasdata (673:673:673) (673:673:673))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (3269:3269:3269) (3269:3269:3269))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (2923:2923:2923) (2923:2923:2923))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst3\|inst5\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (265:265:265))
        (PORT datac (1125:1125:1125) (1125:1125:1125))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1637:1637:1637) (1637:1637:1637))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (1887:1887:1887) (1887:1887:1887))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1638:1638:1638) (1638:1638:1638))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (1871:1871:1871) (1871:1871:1871))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (2020:2020:2020) (2020:2020:2020))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1436:1436:1436) (1436:1436:1436))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1931:1931:1931) (1931:1931:1931))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1970:1970:1970) (1970:1970:1970))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w3_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1453:1453:1453) (1453:1453:1453))
        (PORT datab (1379:1379:1379) (1379:1379:1379))
        (PORT datac (254:254:254) (254:254:254))
        (PORT datad (266:266:266) (266:266:266))
        (PORT datae (613:613:613) (613:613:613))
        (PORT dataf (613:613:613) (613:613:613))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1445:1445:1445) (1445:1445:1445))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (1575:1575:1575) (1575:1575:1575))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1669:1669:1669) (1669:1669:1669))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (1814:1814:1814) (1814:1814:1814))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (1848:1848:1848) (1848:1848:1848))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1518:1518:1518) (1518:1518:1518))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w3_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1655:1655:1655) (1655:1655:1655))
        (PORT dataf (218:218:218) (218:218:218))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1830:1830:1830) (1830:1830:1830))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1118:1118:1118) (1118:1118:1118))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1825:1825:1825) (1825:1825:1825))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1928:1928:1928) (1928:1928:1928))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1819:1819:1819) (1819:1819:1819))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1821:1821:1821) (1821:1821:1821))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1884:1884:1884) (1884:1884:1884))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w3_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1336:1336:1336) (1336:1336:1336))
        (PORT datab (1235:1235:1235) (1235:1235:1235))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (252:252:252) (252:252:252))
        (PORT datae (346:346:346) (346:346:346))
        (PORT dataf (228:228:228) (228:228:228))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w3_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (980:980:980))
        (PORT datab (1371:1371:1371) (1371:1371:1371))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (809:809:809) (809:809:809))
        (PORT dataf (665:665:665) (665:665:665))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1935:1935:1935) (1935:1935:1935))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (2007:2007:2007) (2007:2007:2007))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1950:1950:1950) (1950:1950:1950))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1635:1635:1635) (1635:1635:1635))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1762:1762:1762) (1762:1762:1762))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1815:1815:1815) (1815:1815:1815))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1759:1759:1759) (1759:1759:1759))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1621:1621:1621) (1621:1621:1621))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w3_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1601:1601:1601) (1601:1601:1601))
        (PORT datab (1166:1166:1166) (1166:1166:1166))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (355:355:355) (355:355:355))
        (PORT dataf (238:238:238) (238:238:238))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (PORT adatasdata (1669:1669:1669) (1669:1669:1669))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT ena (2035:2035:2035) (2035:2035:2035))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (1926:1926:1926) (1926:1926:1926))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (PORT ena (1552:1552:1552) (1552:1552:1552))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1442:1442:1442) (1442:1442:1442))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (2332:2332:2332) (2332:2332:2332))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1440:1440:1440) (1440:1440:1440))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (2485:2485:2485) (2485:2485:2485))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w3_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1745:1745:1745) (1745:1745:1745))
        (PORT datab (1419:1419:1419) (1419:1419:1419))
        (PORT datac (274:274:274) (274:274:274))
        (PORT datad (628:628:628) (628:628:628))
        (PORT datae (531:531:531) (531:531:531))
        (PORT dataf (535:535:535) (535:535:535))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1450:1450:1450) (1450:1450:1450))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (2049:2049:2049) (2049:2049:2049))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1443:1443:1443) (1443:1443:1443))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (2096:2096:2096) (2096:2096:2096))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1444:1444:1444) (1444:1444:1444))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (2410:2410:2410) (2410:2410:2410))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1393:1393:1393) (1393:1393:1393))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2245:2245:2245) (2245:2245:2245))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w3_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1472:1472:1472) (1472:1472:1472))
        (PORT datab (1372:1372:1372) (1372:1372:1372))
        (PORT datac (257:257:257) (257:257:257))
        (PORT datad (267:267:267) (267:267:267))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (652:652:652) (652:652:652))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1605:1605:1605) (1605:1605:1605))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2127:2127:2127) (2127:2127:2127))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1608:1608:1608) (1608:1608:1608))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2076:2076:2076) (2076:2076:2076))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1935:1935:1935) (1935:1935:1935))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2125:2125:2125) (2125:2125:2125))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1678:1678:1678) (1678:1678:1678))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (1861:1861:1861) (1861:1861:1861))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w3_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1455:1455:1455) (1455:1455:1455))
        (PORT datab (2233:2233:2233) (2233:2233:2233))
        (PORT datac (256:256:256) (256:256:256))
        (PORT datad (256:256:256) (256:256:256))
        (PORT datae (551:551:551) (551:551:551))
        (PORT dataf (736:736:736) (736:736:736))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (2020:2020:2020) (2020:2020:2020))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2083:2083:2083) (2083:2083:2083))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (1910:1910:1910) (1910:1910:1910))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (1843:1843:1843) (1843:1843:1843))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (1909:1909:1909) (1909:1909:1909))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (1661:1661:1661) (1661:1661:1661))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w3_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (290:290:290))
        (PORT datab (1460:1460:1460) (1460:1460:1460))
        (PORT datac (2619:2619:2619) (2619:2619:2619))
        (PORT datad (275:275:275) (275:275:275))
        (PORT datae (582:582:582) (582:582:582))
        (PORT dataf (560:560:560) (560:560:560))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w3_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1925:1925:1925) (1925:1925:1925))
        (PORT datab (1157:1157:1157) (1157:1157:1157))
        (PORT datac (248:248:248) (248:248:248))
        (PORT datad (595:595:595) (595:595:595))
        (PORT datae (749:749:749) (749:749:749))
        (PORT dataf (758:758:758) (758:758:758))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w3_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1278:1278:1278) (1278:1278:1278))
        (PORT datab (1185:1185:1185) (1185:1185:1185))
        (PORT datac (541:541:541) (541:541:541))
        (PORT datad (363:363:363) (363:363:363))
        (PORT datae (878:878:878) (878:878:878))
        (PORT dataf (212:212:212) (212:212:212))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[3\]\~314\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1094:1094:1094))
        (PORT datab (274:274:274) (274:274:274))
        (PORT datac (1230:1230:1230) (1230:1230:1230))
        (PORT datad (1139:1139:1139) (1139:1139:1139))
        (PORT dataf (2551:2551:2551) (2551:2551:2551))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (317:317:317))
        (PORT datab (1248:1248:1248) (1248:1248:1248))
        (PORT datac (1215:1215:1215) (1215:1215:1215))
        (PORT datad (936:936:936) (936:936:936))
        (PORT dataf (205:205:205) (205:205:205))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (1077:1077:1077) (1077:1077:1077))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst3\|inst5\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (907:907:907) (907:907:907))
        (PORT dataf (826:826:826) (826:826:826))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[34\]\~374\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (921:921:921))
        (PORT datab (1530:1530:1530) (1530:1530:1530))
        (PORT datac (639:639:639) (639:639:639))
        (PORT datad (898:898:898) (898:898:898))
        (PORT dataf (609:609:609) (609:609:609))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[96\]\~409\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (669:669:669))
        (PORT datab (1526:1526:1526) (1526:1526:1526))
        (PORT datac (1208:1208:1208) (1208:1208:1208))
        (PORT datad (236:236:236) (236:236:236))
        (PORT dataf (218:218:218) (218:218:218))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[128\]\~426\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (982:982:982))
        (PORT datab (1463:1463:1463) (1463:1463:1463))
        (PORT datac (1175:1175:1175) (1175:1175:1175))
        (PORT datad (1577:1577:1577) (1577:1577:1577))
        (PORT datae (919:919:919) (919:919:919))
        (PORT dataf (230:230:230) (230:230:230))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[0\]\~350\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (599:599:599))
        (PORT datab (291:291:291) (291:291:291))
        (PORT datac (864:864:864) (864:864:864))
        (PORT datad (243:243:243) (243:243:243))
        (PORT dataf (834:834:834) (834:834:834))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1657:1657:1657) (1657:1657:1657))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1440:1440:1440) (1440:1440:1440))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1657:1657:1657) (1657:1657:1657))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1788:1788:1788) (1788:1788:1788))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1652:1652:1652) (1652:1652:1652))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1839:1839:1839) (1839:1839:1839))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w0_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1111:1111:1111) (1111:1111:1111))
        (PORT datab (1841:1841:1841) (1841:1841:1841))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (430:430:430) (430:430:430))
        (PORT datae (223:223:223) (223:223:223))
        (PORT dataf (324:324:324) (324:324:324))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1236:1236:1236) (1236:1236:1236))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2091:2091:2091) (2091:2091:2091))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1240:1240:1240) (1240:1240:1240))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2144:2144:2144) (2144:2144:2144))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1193:1193:1193) (1193:1193:1193))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2088:2088:2088) (2088:2088:2088))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1234:1234:1234) (1234:1234:1234))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2239:2239:2239) (2239:2239:2239))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w0_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2032:2032:2032) (2032:2032:2032))
        (PORT datab (1417:1417:1417) (1417:1417:1417))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (256:256:256) (256:256:256))
        (PORT datae (511:511:511) (511:511:511))
        (PORT dataf (221:221:221) (221:221:221))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1218:1218:1218) (1218:1218:1218))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2125:2125:2125) (2125:2125:2125))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1238:1238:1238) (1238:1238:1238))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2076:2076:2076) (2076:2076:2076))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1231:1231:1231) (1231:1231:1231))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2127:2127:2127) (2127:2127:2127))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (2260:2260:2260) (2260:2260:2260))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (1861:1861:1861) (1861:1861:1861))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w0_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1462:1462:1462) (1462:1462:1462))
        (PORT datab (2236:2236:2236) (2236:2236:2236))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (279:279:279) (279:279:279))
        (PORT dataf (655:655:655) (655:655:655))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1267:1267:1267) (1267:1267:1267))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (1749:1749:1749) (1749:1749:1749))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1273:1273:1273) (1273:1273:1273))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (1587:1587:1587) (1587:1587:1587))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2211:2211:2211))
        (PORT adatasdata (1227:1227:1227) (1227:1227:1227))
        (PORT aclr (1930:1930:1930) (1930:1930:1930))
        (PORT ena (2405:2405:2405) (2405:2405:2405))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1272:1272:1272) (1272:1272:1272))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (1572:1572:1572) (1572:1572:1572))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w0_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1977:1977:1977) (1977:1977:1977))
        (PORT datab (1442:1442:1442) (1442:1442:1442))
        (PORT datac (252:252:252) (252:252:252))
        (PORT datad (274:274:274) (274:274:274))
        (PORT datae (520:520:520) (520:520:520))
        (PORT dataf (227:227:227) (227:227:227))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1005:1005:1005) (1005:1005:1005))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2469:2469:2469) (2469:2469:2469))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1221:1221:1221) (1221:1221:1221))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2052:2052:2052) (2052:2052:2052))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1214:1214:1214) (1214:1214:1214))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (1985:1985:1985) (1985:1985:1985))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1238:1238:1238) (1238:1238:1238))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (1748:1748:1748) (1748:1748:1748))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w0_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1958:1958:1958) (1958:1958:1958))
        (PORT datab (1420:1420:1420) (1420:1420:1420))
        (PORT datac (274:274:274) (274:274:274))
        (PORT datad (274:274:274) (274:274:274))
        (PORT datae (234:234:234) (234:234:234))
        (PORT dataf (326:326:326) (326:326:326))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w0_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1483:1483:1483) (1483:1483:1483))
        (PORT datab (1698:1698:1698) (1698:1698:1698))
        (PORT datac (251:251:251) (251:251:251))
        (PORT datad (367:367:367) (367:367:367))
        (PORT datae (640:640:640) (640:640:640))
        (PORT dataf (613:613:613) (613:613:613))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1654:1654:1654) (1654:1654:1654))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1436:1436:1436) (1436:1436:1436))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1402:1402:1402) (1402:1402:1402))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1603:1603:1603) (1603:1603:1603))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT adatasdata (1852:1852:1852) (1852:1852:1852))
        (PORT aclr (1889:1889:1889) (1889:1889:1889))
        (PORT ena (1792:1792:1792) (1792:1792:1792))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT adatasdata (1848:1848:1848) (1848:1848:1848))
        (PORT aclr (1889:1889:1889) (1889:1889:1889))
        (PORT ena (1814:1814:1814) (1814:1814:1814))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w0_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1403:1403:1403) (1403:1403:1403))
        (PORT datab (1611:1611:1611) (1611:1611:1611))
        (PORT datac (615:615:615) (615:615:615))
        (PORT datad (268:268:268) (268:268:268))
        (PORT datae (797:797:797) (797:797:797))
        (PORT dataf (784:784:784) (784:784:784))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1397:1397:1397) (1397:1397:1397))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1591:1591:1591) (1591:1591:1591))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1385:1385:1385) (1385:1385:1385))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1873:1873:1873) (1873:1873:1873))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1578:1578:1578) (1578:1578:1578))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (1749:1749:1749) (1749:1749:1749))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w0_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1372:1372:1372) (1372:1372:1372))
        (PORT dataf (323:323:323) (323:323:323))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT adatasdata (1715:1715:1715) (1715:1715:1715))
        (PORT aclr (1922:1922:1922) (1922:1922:1922))
        (PORT ena (2009:2009:2009) (2009:2009:2009))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT adatasdata (1709:1709:1709) (1709:1709:1709))
        (PORT aclr (1922:1922:1922) (1922:1922:1922))
        (PORT ena (2073:2073:2073) (2073:2073:2073))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT adatasdata (1919:1919:1919) (1919:1919:1919))
        (PORT aclr (1922:1922:1922) (1922:1922:1922))
        (PORT ena (1317:1317:1317) (1317:1317:1317))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1714:1714:1714) (1714:1714:1714))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (2016:2016:2016) (2016:2016:2016))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w0_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1117:1117:1117))
        (PORT datab (1487:1487:1487) (1487:1487:1487))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (278:278:278) (278:278:278))
        (PORT datae (241:241:241) (241:241:241))
        (PORT dataf (310:310:310) (310:310:310))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w0_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1505:1505:1505) (1505:1505:1505))
        (PORT datab (1301:1301:1301) (1301:1301:1301))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (593:593:593) (593:593:593))
        (PORT datae (317:317:317) (317:317:317))
        (PORT dataf (561:561:561) (561:561:561))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w0_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1191:1191:1191) (1191:1191:1191))
        (PORT datab (1201:1201:1201) (1201:1201:1201))
        (PORT datac (990:990:990) (990:990:990))
        (PORT datad (247:247:247) (247:247:247))
        (PORT datae (659:659:659) (659:659:659))
        (PORT dataf (652:652:652) (652:652:652))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT adatasdata (1096:1096:1096) (1096:1096:1096))
        (PORT aclr (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[0\]\~300\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (957:957:957))
        (PORT datab (584:584:584) (584:584:584))
        (PORT datac (1089:1089:1089) (1089:1089:1089))
        (PORT datad (1120:1120:1120) (1120:1120:1120))
        (PORT dataf (2419:2419:2419) (2419:2419:2419))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (971:971:971))
        (PORT datab (587:587:587) (587:587:587))
        (PORT datac (860:860:860) (860:860:860))
        (PORT datad (1121:1121:1121) (1121:1121:1121))
        (PORT dataf (212:212:212) (212:212:212))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (PORT adatasdata (2308:2308:2308) (2308:2308:2308))
        (PORT aclr (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part4\|inst\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (2498:2498:2498) (2498:2498:2498))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1036:1036:1036) (1036:1036:1036))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst3\|inst\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (786:786:786) (786:786:786))
        (PORT dataf (1083:1083:1083) (1083:1083:1083))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1654:1654:1654) (1654:1654:1654))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1814:1814:1814) (1814:1814:1814))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w0_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (921:921:921))
        (PORT datab (2140:2140:2140) (2140:2140:2140))
        (PORT datac (433:433:433) (433:433:433))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (234:234:234) (234:234:234))
        (PORT dataf (316:316:316) (316:316:316))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w0_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1300:1300:1300))
        (PORT datab (1510:1510:1510) (1510:1510:1510))
        (PORT datac (271:271:271) (271:271:271))
        (PORT datad (268:268:268) (268:268:268))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (654:654:654) (654:654:654))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w0_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1518:1518:1518) (1518:1518:1518))
        (PORT datab (1509:1509:1509) (1509:1509:1509))
        (PORT datac (257:257:257) (257:257:257))
        (PORT datad (252:252:252) (252:252:252))
        (PORT datae (233:233:233) (233:233:233))
        (PORT dataf (503:503:503) (503:503:503))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w0_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1493:1493:1493) (1493:1493:1493))
        (PORT datab (1451:1451:1451) (1451:1451:1451))
        (PORT datac (273:273:273) (273:273:273))
        (PORT datad (251:251:251) (251:251:251))
        (PORT datae (518:518:518) (518:518:518))
        (PORT dataf (227:227:227) (227:227:227))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w0_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1503:1503:1503) (1503:1503:1503))
        (PORT datab (1499:1499:1499) (1499:1499:1499))
        (PORT datac (273:273:273) (273:273:273))
        (PORT datad (273:273:273) (273:273:273))
        (PORT datae (237:237:237) (237:237:237))
        (PORT dataf (326:326:326) (326:326:326))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w0_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1754:1754:1754) (1754:1754:1754))
        (PORT datab (267:267:267) (267:267:267))
        (PORT datac (358:358:358) (358:358:358))
        (PORT datad (1396:1396:1396) (1396:1396:1396))
        (PORT datae (643:643:643) (643:643:643))
        (PORT dataf (803:803:803) (803:803:803))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w0_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1572:1572:1572) (1572:1572:1572))
        (PORT datab (2107:2107:2107) (2107:2107:2107))
        (PORT datac (281:281:281) (281:281:281))
        (PORT datad (271:271:271) (271:271:271))
        (PORT datae (237:237:237) (237:237:237))
        (PORT dataf (312:312:312) (312:312:312))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part4\|inst\~DUPLICATE\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1386:1386:1386) (1386:1386:1386))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1873:1873:1873) (1873:1873:1873))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w0_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1905:1905:1905) (1905:1905:1905))
        (PORT dataf (323:323:323) (323:323:323))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w0_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1447:1447:1447) (1447:1447:1447))
        (PORT datab (1510:1510:1510) (1510:1510:1510))
        (PORT datac (647:647:647) (647:647:647))
        (PORT datad (354:354:354) (354:354:354))
        (PORT datae (228:228:228) (228:228:228))
        (PORT dataf (597:597:597) (597:597:597))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w0_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2141:2141:2141) (2141:2141:2141))
        (PORT datab (1162:1162:1162) (1162:1162:1162))
        (PORT datac (270:270:270) (270:270:270))
        (PORT datad (358:358:358) (358:358:358))
        (PORT datae (545:545:545) (545:545:545))
        (PORT dataf (789:789:789) (789:789:789))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w0_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (986:986:986))
        (PORT datab (1031:1031:1031) (1031:1031:1031))
        (PORT datac (256:256:256) (256:256:256))
        (PORT datad (979:979:979) (979:979:979))
        (PORT datae (870:870:870) (870:870:870))
        (PORT dataf (1139:1139:1139) (1139:1139:1139))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[0\]\~300\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1260:1260:1260))
        (PORT datab (583:583:583) (583:583:583))
        (PORT datac (1116:1116:1116) (1116:1116:1116))
        (PORT datad (809:809:809) (809:809:809))
        (PORT dataf (2418:2418:2418) (2418:2418:2418))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (598:598:598))
        (PORT datab (752:752:752) (752:752:752))
        (PORT datac (943:943:943) (943:943:943))
        (PORT datad (1154:1154:1154) (1154:1154:1154))
        (PORT dataf (213:213:213) (213:213:213))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst3\|inst\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (271:271:271) (271:271:271))
        (PORT dataf (508:508:508) (508:508:508))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[33\]\~343\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (659:659:659))
        (PORT datab (1530:1530:1530) (1530:1530:1530))
        (PORT datac (937:937:937) (937:937:937))
        (PORT datad (1012:1012:1012) (1012:1012:1012))
        (PORT dataf (895:895:895) (895:895:895))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[101\]\~347\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1445:1445:1445) (1445:1445:1445))
        (PORT datab (1375:1375:1375) (1375:1375:1375))
        (PORT datac (645:645:645) (645:645:645))
        (PORT datad (793:793:793) (793:793:793))
        (PORT datae (339:339:339) (339:339:339))
        (PORT dataf (523:523:523) (523:523:523))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[5\]\~318\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1040:1040:1040) (1040:1040:1040))
        (PORT datac (629:629:629) (629:629:629))
        (PORT datad (831:831:831) (831:831:831))
        (PORT dataf (236:236:236) (236:236:236))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[5\]\~367\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (666:666:666))
        (PORT datab (895:895:895) (895:895:895))
        (PORT datac (306:306:306) (306:306:306))
        (PORT datad (876:876:876) (876:876:876))
        (PORT dataf (744:744:744) (744:744:744))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[149\]\~421\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (439:439:439))
        (PORT datab (1044:1044:1044) (1044:1044:1044))
        (PORT datac (896:896:896) (896:896:896))
        (PORT datad (638:638:638) (638:638:638))
        (PORT dataf (247:247:247) (247:247:247))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[125\]\~348\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (577:577:577))
        (PORT datab (651:651:651) (651:651:651))
        (PORT datac (614:614:614) (614:614:614))
        (PORT datad (663:663:663) (663:663:663))
        (PORT datae (336:336:336) (336:336:336))
        (PORT dataf (1246:1246:1246) (1246:1246:1246))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[125\]\~329\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (709:709:709))
        (PORT datab (1298:1298:1298) (1298:1298:1298))
        (PORT datac (290:290:290) (290:290:290))
        (PORT datad (358:358:358) (358:358:358))
        (PORT datae (215:215:215) (215:215:215))
        (PORT dataf (534:534:534) (534:534:534))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[149\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (439:439:439))
        (PORT datab (1044:1044:1044) (1044:1044:1044))
        (PORT datac (647:647:647) (647:647:647))
        (PORT datad (635:635:635) (635:635:635))
        (PORT dataf (246:246:246) (246:246:246))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[5\]\~368\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1073:1073:1073) (1073:1073:1073))
        (PORT datac (896:896:896) (896:896:896))
        (PORT datad (227:227:227) (227:227:227))
        (PORT dataf (217:217:217) (217:217:217))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[5\]\~369\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (383:383:383) (383:383:383))
        (PORT datac (931:931:931) (931:931:931))
        (PORT datad (772:772:772) (772:772:772))
        (PORT dataf (214:214:214) (214:214:214))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[1\]\~306\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (404:404:404))
        (PORT datab (991:991:991) (991:991:991))
        (PORT datac (1363:1363:1363) (1363:1363:1363))
        (PORT datad (589:589:589) (589:589:589))
        (PORT dataf (600:600:600) (600:600:600))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (665:665:665) (665:665:665))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1657:1657:1657) (1657:1657:1657))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst3\|inst1\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (788:788:788) (788:788:788))
        (PORT dataf (925:925:925) (925:925:925))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT adatasdata (1810:1810:1810) (1810:1810:1810))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (PORT ena (1561:1561:1561) (1561:1561:1561))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT adatasdata (1809:1809:1809) (1809:1809:1809))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (PORT ena (1811:1811:1811) (1811:1811:1811))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part4\|inst1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1257:1257:1257) (1257:1257:1257))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1525:1525:1525) (1525:1525:1525))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT adatasdata (1811:1811:1811) (1811:1811:1811))
        (PORT aclr (1889:1889:1889) (1889:1889:1889))
        (PORT ena (1847:1847:1847) (1847:1847:1847))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w1_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1864:1864:1864) (1864:1864:1864))
        (PORT datab (854:854:854) (854:854:854))
        (PORT datac (435:435:435) (435:435:435))
        (PORT datad (268:268:268) (268:268:268))
        (PORT datae (518:518:518) (518:518:518))
        (PORT dataf (326:326:326) (326:326:326))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1565:1565:1565) (1565:1565:1565))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (1576:1576:1576) (1576:1576:1576))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1575:1575:1575) (1575:1575:1575))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (1427:1427:1427) (1427:1427:1427))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w1_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1599:1599:1599) (1599:1599:1599))
        (PORT datad (229:229:229) (229:229:229))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datad combout (236:236:236) (236:236:236))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1569:1569:1569) (1569:1569:1569))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (1564:1564:1564) (1564:1564:1564))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (1817:1817:1817) (1817:1817:1817))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (PORT ena (1368:1368:1368) (1368:1368:1368))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (1825:1825:1825) (1825:1825:1825))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (PORT ena (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (1332:1332:1332) (1332:1332:1332))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (1017:1017:1017) (1017:1017:1017))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (1840:1840:1840) (1840:1840:1840))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (PORT ena (1809:1809:1809) (1809:1809:1809))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w1_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1552:1552:1552) (1552:1552:1552))
        (PORT datab (973:973:973) (973:973:973))
        (PORT datac (255:255:255) (255:255:255))
        (PORT datad (261:261:261) (261:261:261))
        (PORT datae (333:333:333) (333:333:333))
        (PORT dataf (380:380:380) (380:380:380))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w1_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1698:1698:1698) (1698:1698:1698))
        (PORT datab (268:268:268) (268:268:268))
        (PORT datac (252:252:252) (252:252:252))
        (PORT datad (1399:1399:1399) (1399:1399:1399))
        (PORT datae (237:237:237) (237:237:237))
        (PORT dataf (607:607:607) (607:607:607))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (1792:1792:1792) (1792:1792:1792))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1562:1562:1562) (1562:1562:1562))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT adatasdata (1807:1807:1807) (1807:1807:1807))
        (PORT aclr (1889:1889:1889) (1889:1889:1889))
        (PORT ena (1792:1792:1792) (1792:1792:1792))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT adatasdata (1810:1810:1810) (1810:1810:1810))
        (PORT aclr (1889:1889:1889) (1889:1889:1889))
        (PORT ena (1814:1814:1814) (1814:1814:1814))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (1791:1791:1791) (1791:1791:1791))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1380:1380:1380) (1380:1380:1380))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w1_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2136:2136:2136) (2136:2136:2136))
        (PORT datab (1167:1167:1167) (1167:1167:1167))
        (PORT datac (635:635:635) (635:635:635))
        (PORT datad (267:267:267) (267:267:267))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (599:599:599) (599:599:599))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (2107:2107:2107) (2107:2107:2107))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (1618:1618:1618) (1618:1618:1618))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (2110:2110:2110) (2110:2110:2110))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (1883:1883:1883) (1883:1883:1883))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (2108:2108:2108) (2108:2108:2108))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2027:2027:2027) (2027:2027:2027))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (1461:1461:1461) (1461:1461:1461))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1848:1848:1848) (1848:1848:1848))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w1_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1065:1065:1065))
        (PORT datab (1211:1211:1211) (1211:1211:1211))
        (PORT datac (425:425:425) (425:425:425))
        (PORT datad (266:266:266) (266:266:266))
        (PORT datae (238:238:238) (238:238:238))
        (PORT dataf (311:311:311) (311:311:311))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (1189:1189:1189) (1189:1189:1189))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1623:1623:1623) (1623:1623:1623))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (2253:2253:2253) (2253:2253:2253))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1636:1636:1636) (1636:1636:1636))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (1423:1423:1423) (1423:1423:1423))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (1845:1845:1845) (1845:1845:1845))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (1960:1960:1960) (1960:1960:1960))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (1661:1661:1661) (1661:1661:1661))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w1_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1051:1051:1051))
        (PORT datab (1464:1464:1464) (1464:1464:1464))
        (PORT datac (253:253:253) (253:253:253))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (323:323:323) (323:323:323))
        (PORT dataf (502:502:502) (502:502:502))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1254:1254:1254) (1254:1254:1254))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1357:1357:1357) (1357:1357:1357))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1221:1221:1221) (1221:1221:1221))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1378:1378:1378) (1378:1378:1378))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1229:1229:1229) (1229:1229:1229))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1327:1327:1327) (1327:1327:1327))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1257:1257:1257) (1257:1257:1257))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (1393:1393:1393) (1393:1393:1393))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w1_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1354:1354:1354))
        (PORT datab (999:999:999) (999:999:999))
        (PORT datac (360:360:360) (360:360:360))
        (PORT datad (267:267:267) (267:267:267))
        (PORT datae (227:227:227) (227:227:227))
        (PORT dataf (544:544:544) (544:544:544))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (1469:1469:1469) (1469:1469:1469))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (1685:1685:1685) (1685:1685:1685))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (1470:1470:1470) (1470:1470:1470))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (1184:1184:1184) (1184:1184:1184))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1633:1633:1633) (1633:1633:1633))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (2345:2345:2345) (2345:2345:2345))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w1_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1338:1338:1338))
        (PORT datab (292:292:292) (292:292:292))
        (PORT datac (1006:1006:1006) (1006:1006:1006))
        (PORT datad (258:258:258) (258:258:258))
        (PORT datae (325:325:325) (325:325:325))
        (PORT dataf (719:719:719) (719:719:719))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w1_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1601:1601:1601) (1601:1601:1601))
        (PORT datab (995:995:995) (995:995:995))
        (PORT datac (670:670:670) (670:670:670))
        (PORT datad (660:660:660) (660:660:660))
        (PORT datae (627:627:627) (627:627:627))
        (PORT dataf (626:626:626) (626:626:626))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w1_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1611:1611:1611) (1611:1611:1611))
        (PORT datab (1744:1744:1744) (1744:1744:1744))
        (PORT datac (811:811:811) (811:811:811))
        (PORT datad (254:254:254) (254:254:254))
        (PORT datae (832:832:832) (832:832:832))
        (PORT dataf (222:222:222) (222:222:222))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (668:668:668))
        (PORT datab (1128:1128:1128) (1128:1128:1128))
        (PORT datac (1257:1257:1257) (1257:1257:1257))
        (PORT datad (321:321:321) (321:321:321))
        (PORT dataf (907:907:907) (907:907:907))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (553:553:553) (553:553:553))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[86\]\~321\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1166:1166:1166) (1166:1166:1166))
        (PORT datab (680:680:680) (680:680:680))
        (PORT datac (1107:1107:1107) (1107:1107:1107))
        (PORT datad (1262:1262:1262) (1262:1262:1262))
        (PORT dataf (863:863:863) (863:863:863))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[90\]\~352\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (314:314:314))
        (PORT datac (378:378:378) (378:378:378))
        (PORT datad (551:551:551) (551:551:551))
        (PORT dataf (579:579:579) (579:579:579))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[122\]\~345\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (625:625:625))
        (PORT datab (396:396:396) (396:396:396))
        (PORT datac (1038:1038:1038) (1038:1038:1038))
        (PORT datad (1307:1307:1307) (1307:1307:1307))
        (PORT datae (219:219:219) (219:219:219))
        (PORT dataf (214:214:214) (214:214:214))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[146\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1376:1376:1376) (1376:1376:1376))
        (PORT datab (1100:1100:1100) (1100:1100:1100))
        (PORT datac (849:849:849) (849:849:849))
        (PORT datad (838:838:838) (838:838:838))
        (PORT dataf (774:774:774) (774:774:774))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[2\]\~341\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (666:666:666))
        (PORT datab (895:895:895) (895:895:895))
        (PORT datac (637:637:637) (637:637:637))
        (PORT datad (276:276:276) (276:276:276))
        (PORT dataf (927:927:927) (927:927:927))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[2\]\~385\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (289:289:289))
        (PORT datab (813:813:813) (813:813:813))
        (PORT datac (750:750:750) (750:750:750))
        (PORT datad (790:790:790) (790:790:790))
        (PORT datae (882:882:882) (882:882:882))
        (PORT dataf (776:776:776) (776:776:776))
        (PORT datag (874:874:874) (874:874:874))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
        (IOPATH datag combout (246:246:246) (246:246:246))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part4\|inst2\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (2140:2140:2140) (2140:2140:2140))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (570:570:570) (570:570:570))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst3\|inst8\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (984:984:984))
        (PORT datac (581:581:581) (581:581:581))
        (PORT datad (591:591:591) (591:591:591))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1747:1747:1747) (1747:1747:1747))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1815:1815:1815) (1815:1815:1815))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1490:1490:1490) (1490:1490:1490))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (1411:1411:1411) (1411:1411:1411))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1751:1751:1751) (1751:1751:1751))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1839:1839:1839) (1839:1839:1839))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w2_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (293:293:293))
        (PORT datab (1156:1156:1156) (1156:1156:1156))
        (PORT datac (1418:1418:1418) (1418:1418:1418))
        (PORT datad (416:416:416) (416:416:416))
        (PORT datae (794:794:794) (794:794:794))
        (PORT dataf (320:320:320) (320:320:320))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1780:1780:1780) (1780:1780:1780))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1970:1970:1970) (1970:1970:1970))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1490:1490:1490) (1490:1490:1490))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (1887:1887:1887) (1887:1887:1887))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1489:1489:1489) (1489:1489:1489))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (1871:1871:1871) (1871:1871:1871))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1754:1754:1754) (1754:1754:1754))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1436:1436:1436) (1436:1436:1436))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w2_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1455:1455:1455) (1455:1455:1455))
        (PORT datab (1377:1377:1377) (1377:1377:1377))
        (PORT datac (602:602:602) (602:602:602))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (631:631:631) (631:631:631))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1779:1779:1779) (1779:1779:1779))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (1861:1861:1861) (1861:1861:1861))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (PORT adatasdata (1456:1456:1456) (1456:1456:1456))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT ena (1844:1844:1844) (1844:1844:1844))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1228:1228:1228) (1228:1228:1228))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1858:1858:1858) (1858:1858:1858))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1225:1225:1225) (1225:1225:1225))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1821:1821:1821) (1821:1821:1821))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w2_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1931:1931:1931) (1931:1931:1931))
        (PORT datab (1578:1578:1578) (1578:1578:1578))
        (PORT datac (565:565:565) (565:565:565))
        (PORT datad (620:620:620) (620:620:620))
        (PORT datae (222:222:222) (222:222:222))
        (PORT dataf (223:223:223) (223:223:223))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (PORT adatasdata (1944:1944:1944) (1944:1944:1944))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT ena (2240:2240:2240) (2240:2240:2240))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1229:1229:1229) (1229:1229:1229))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (2106:2106:2106) (2106:2106:2106))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (PORT adatasdata (1461:1461:1461) (1461:1461:1461))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT ena (2035:2035:2035) (2035:2035:2035))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (1660:1660:1660) (1660:1660:1660))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (PORT ena (1552:1552:1552) (1552:1552:1552))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w2_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1763:1763:1763) (1763:1763:1763))
        (PORT datab (1411:1411:1411) (1411:1411:1411))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (360:360:360) (360:360:360))
        (PORT dataf (832:832:832) (832:832:832))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1492:1492:1492) (1492:1492:1492))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (2049:2049:2049) (2049:2049:2049))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1494:1494:1494) (1494:1494:1494))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (2410:2410:2410) (2410:2410:2410))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1496:1496:1496) (1496:1496:1496))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (2096:2096:2096) (2096:2096:2096))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1270:1270:1270) (1270:1270:1270))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2245:2245:2245) (2245:2245:2245))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w2_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1484:1484:1484) (1484:1484:1484))
        (PORT datab (1360:1360:1360) (1360:1360:1360))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (273:273:273) (273:273:273))
        (PORT dataf (625:625:625) (625:625:625))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1375:1375:1375) (1375:1375:1375))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2083:2083:2083) (2083:2083:2083))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (927:927:927) (927:927:927))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (1843:1843:1843) (1843:1843:1843))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (921:921:921) (921:921:921))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (1661:1661:1661) (1661:1661:1661))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w2_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (290:290:290))
        (PORT datab (1464:1464:1464) (1464:1464:1464))
        (PORT datac (2618:2618:2618) (2618:2618:2618))
        (PORT datad (268:268:268) (268:268:268))
        (PORT datae (548:548:548) (548:548:548))
        (PORT dataf (562:562:562) (562:562:562))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w2_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1903:1903:1903) (1903:1903:1903))
        (PORT datab (965:965:965) (965:965:965))
        (PORT datac (536:536:536) (536:536:536))
        (PORT datad (620:620:620) (620:620:620))
        (PORT datae (773:773:773) (773:773:773))
        (PORT dataf (1065:1065:1065) (1065:1065:1065))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1280:1280:1280) (1280:1280:1280))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (1575:1575:1575) (1575:1575:1575))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1271:1271:1271) (1271:1271:1271))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (1814:1814:1814) (1814:1814:1814))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1490:1490:1490) (1490:1490:1490))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1884:1884:1884) (1884:1884:1884))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part4\|inst2\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1165:1165:1165) (1165:1165:1165))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1118:1118:1118) (1118:1118:1118))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1779:1779:1779) (1779:1779:1779))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1819:1819:1819) (1819:1819:1819))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1804:1804:1804) (1804:1804:1804))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w2_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1340:1340:1340) (1340:1340:1340))
        (PORT datab (1238:1238:1238) (1238:1238:1238))
        (PORT datac (258:258:258) (258:258:258))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (341:341:341) (341:341:341))
        (PORT dataf (330:330:330) (330:330:330))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (1439:1439:1439) (1439:1439:1439))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1518:1518:1518) (1518:1518:1518))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w2_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1655:1655:1655) (1655:1655:1655))
        (PORT dataf (219:219:219) (219:219:219))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w2_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (985:985:985))
        (PORT datab (1369:1369:1369) (1369:1369:1369))
        (PORT datac (249:249:249) (249:249:249))
        (PORT datad (276:276:276) (276:276:276))
        (PORT datae (634:634:634) (634:634:634))
        (PORT dataf (862:862:862) (862:862:862))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w2_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1807:1807:1807) (1807:1807:1807))
        (PORT datab (1443:1443:1443) (1443:1443:1443))
        (PORT datac (1092:1092:1092) (1092:1092:1092))
        (PORT datad (741:741:741) (741:741:741))
        (PORT datae (316:316:316) (316:316:316))
        (PORT dataf (734:734:734) (734:734:734))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1268:1268:1268) (1268:1268:1268))
        (PORT datac (246:246:246) (246:246:246))
        (PORT datad (914:914:914) (914:914:914))
        (PORT datae (867:867:867) (867:867:867))
        (PORT dataf (845:845:845) (845:845:845))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (650:650:650) (650:650:650))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (832:832:832) (832:832:832))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[2\]\~313\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (301:301:301))
        (PORT datab (966:966:966) (966:966:966))
        (PORT datac (1195:1195:1195) (1195:1195:1195))
        (PORT datae (1179:1179:1179) (1179:1179:1179))
        (PORT dataf (2143:2143:2143) (2143:2143:2143))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1743:1743:1743) (1743:1743:1743))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (2007:2007:2007) (2007:2007:2007))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w2_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1486:1486:1486) (1486:1486:1486))
        (PORT datab (1806:1806:1806) (1806:1806:1806))
        (PORT datac (681:681:681) (681:681:681))
        (PORT datad (696:696:696) (696:696:696))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (822:822:822) (822:822:822))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w2_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1479:1479:1479) (1479:1479:1479))
        (PORT datab (1817:1817:1817) (1817:1817:1817))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (602:602:602) (602:602:602))
        (PORT datae (229:229:229) (229:229:229))
        (PORT dataf (634:634:634) (634:634:634))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w2_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1843:1843:1843) (1843:1843:1843))
        (PORT dataf (217:217:217) (217:217:217))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w2_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1526:1526:1526) (1526:1526:1526))
        (PORT datab (2141:2141:2141) (2141:2141:2141))
        (PORT datac (262:262:262) (262:262:262))
        (PORT datad (383:383:383) (383:383:383))
        (PORT dataf (328:328:328) (328:328:328))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w2_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (301:301:301))
        (PORT datab (1088:1088:1088) (1088:1088:1088))
        (PORT datac (775:775:775) (775:775:775))
        (PORT datad (832:832:832) (832:832:832))
        (PORT dataf (708:708:708) (708:708:708))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w2_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2128:2128:2128) (2128:2128:2128))
        (PORT datab (1412:1412:1412) (1412:1412:1412))
        (PORT datac (276:276:276) (276:276:276))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (224:224:224) (224:224:224))
        (PORT dataf (623:623:623) (623:623:623))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w2_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1206:1206:1206) (1206:1206:1206))
        (PORT datab (1589:1589:1589) (1589:1589:1589))
        (PORT datac (255:255:255) (255:255:255))
        (PORT datad (271:271:271) (271:271:271))
        (PORT datae (583:583:583) (583:583:583))
        (PORT dataf (530:530:530) (530:530:530))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w2_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (1207:1207:1207))
        (PORT datab (1582:1582:1582) (1582:1582:1582))
        (PORT datac (668:668:668) (668:668:668))
        (PORT datad (376:376:376) (376:376:376))
        (PORT datae (331:331:331) (331:331:331))
        (PORT dataf (232:232:232) (232:232:232))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1373:1373:1373) (1373:1373:1373))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1885:1885:1885) (1885:1885:1885))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w2_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1039:1039:1039))
        (PORT datab (1341:1341:1341) (1341:1341:1341))
        (PORT datac (369:369:369) (369:369:369))
        (PORT datad (269:269:269) (269:269:269))
        (PORT datae (553:553:553) (553:553:553))
        (PORT dataf (585:585:585) (585:585:585))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w2_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1485:1485:1485) (1485:1485:1485))
        (PORT datab (1813:1813:1813) (1813:1813:1813))
        (PORT datac (350:350:350) (350:350:350))
        (PORT datad (586:586:586) (586:586:586))
        (PORT datae (509:509:509) (509:509:509))
        (PORT dataf (829:829:829) (829:829:829))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w2_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1316:1316:1316))
        (PORT datab (259:259:259) (259:259:259))
        (PORT datac (253:253:253) (253:253:253))
        (PORT datad (1562:1562:1562) (1562:1562:1562))
        (PORT datae (500:500:500) (500:500:500))
        (PORT dataf (208:208:208) (208:208:208))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1234:1234:1234) (1234:1234:1234))
        (PORT datab (1139:1139:1139) (1139:1139:1139))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (819:819:819) (819:819:819))
        (PORT dataf (865:865:865) (865:865:865))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (554:554:554) (554:554:554))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst3\|inst8\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (874:874:874) (874:874:874))
        (PORT dataf (1075:1075:1075) (1075:1075:1075))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[123\]\~380\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1146:1146:1146) (1146:1146:1146))
        (PORT datae (1441:1441:1441) (1441:1441:1441))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[155\]\~338\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (396:396:396))
        (PORT datab (391:391:391) (391:391:391))
        (PORT datac (658:658:658) (658:658:658))
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (348:348:348) (348:348:348))
        (PORT dataf (555:555:555) (555:555:555))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[147\]\~347\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (311:311:311))
        (PORT datab (1839:1839:1839) (1839:1839:1839))
        (PORT datac (843:843:843) (843:843:843))
        (PORT datad (813:813:813) (813:813:813))
        (PORT dataf (779:779:779) (779:779:779))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[3\]\~373\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (665:665:665))
        (PORT datab (893:893:893) (893:893:893))
        (PORT datac (305:305:305) (305:305:305))
        (PORT datad (825:825:825) (825:825:825))
        (PORT dataf (907:907:907) (907:907:907))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[3\]\~374\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (620:620:620) (620:620:620))
        (PORT datad (1035:1035:1035) (1035:1035:1035))
        (PORT dataf (216:216:216) (216:216:216))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[3\]\~375\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (278:278:278))
        (PORT datab (1421:1421:1421) (1421:1421:1421))
        (PORT datac (1429:1429:1429) (1429:1429:1429))
        (PORT datad (236:236:236) (236:236:236))
        (PORT dataf (215:215:215) (215:215:215))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (588:588:588) (588:588:588))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[3\]\~314\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1094:1094:1094))
        (PORT datab (274:274:274) (274:274:274))
        (PORT datac (1563:1563:1563) (1563:1563:1563))
        (PORT datad (1314:1314:1314) (1314:1314:1314))
        (PORT dataf (2552:2552:2552) (2552:2552:2552))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w3_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2391:2391:2391) (2391:2391:2391))
        (PORT datab (1350:1350:1350) (1350:1350:1350))
        (PORT datac (271:271:271) (271:271:271))
        (PORT datad (258:258:258) (258:258:258))
        (PORT datae (319:319:319) (319:319:319))
        (PORT dataf (237:237:237) (237:237:237))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w3_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1484:1484:1484) (1484:1484:1484))
        (PORT datab (1810:1810:1810) (1810:1810:1810))
        (PORT datac (257:257:257) (257:257:257))
        (PORT datad (268:268:268) (268:268:268))
        (PORT datae (616:616:616) (616:616:616))
        (PORT dataf (611:611:611) (611:611:611))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w3_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1528:1528:1528) (1528:1528:1528))
        (PORT datab (2136:2136:2136) (2136:2136:2136))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (343:343:343) (343:343:343))
        (PORT dataf (223:223:223) (223:223:223))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w3_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datae (1786:1786:1786) (1786:1786:1786))
        (PORT dataf (218:218:218) (218:218:218))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w3_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1513:1513:1513) (1513:1513:1513))
        (PORT datab (851:851:851) (851:851:851))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (258:258:258) (258:258:258))
        (PORT datae (602:602:602) (602:602:602))
        (PORT dataf (745:745:745) (745:745:745))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w3_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2089:2089:2089) (2089:2089:2089))
        (PORT datab (1574:1574:1574) (1574:1574:1574))
        (PORT datac (262:262:262) (262:262:262))
        (PORT datad (261:261:261) (261:261:261))
        (PORT datae (574:574:574) (574:574:574))
        (PORT dataf (820:820:820) (820:820:820))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w3_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2135:2135:2135) (2135:2135:2135))
        (PORT datab (1406:1406:1406) (1406:1406:1406))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (258:258:258) (258:258:258))
        (PORT datae (232:232:232) (232:232:232))
        (PORT dataf (653:653:653) (653:653:653))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w3_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1301:1301:1301) (1301:1301:1301))
        (PORT datab (1511:1511:1511) (1511:1511:1511))
        (PORT datac (257:257:257) (257:257:257))
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (549:549:549) (549:549:549))
        (PORT dataf (737:737:737) (737:737:737))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (2021:2021:2021) (2021:2021:2021))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1885:1885:1885) (1885:1885:1885))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w3_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (286:286:286))
        (PORT datab (1015:1015:1015) (1015:1015:1015))
        (PORT datac (277:277:277) (277:277:277))
        (PORT datad (1326:1326:1326) (1326:1326:1326))
        (PORT datae (546:546:546) (546:546:546))
        (PORT dataf (547:547:547) (547:547:547))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w3_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1754:1754:1754) (1754:1754:1754))
        (PORT datab (1864:1864:1864) (1864:1864:1864))
        (PORT datac (251:251:251) (251:251:251))
        (PORT datad (357:357:357) (357:357:357))
        (PORT datae (812:812:812) (812:812:812))
        (PORT dataf (1037:1037:1037) (1037:1037:1037))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w3_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (1109:1109:1109))
        (PORT datab (1513:1513:1513) (1513:1513:1513))
        (PORT datac (636:636:636) (636:636:636))
        (PORT datad (557:557:557) (557:557:557))
        (PORT datae (504:504:504) (504:504:504))
        (PORT dataf (204:204:204) (204:204:204))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (315:315:315))
        (PORT datab (1021:1021:1021) (1021:1021:1021))
        (PORT datac (1570:1570:1570) (1570:1570:1570))
        (PORT datad (234:234:234) (234:234:234))
        (PORT dataf (1161:1161:1161) (1161:1161:1161))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT adatasdata (1208:1208:1208) (1208:1208:1208))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst3\|inst5\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (270:270:270) (270:270:270))
        (PORT datad (780:780:780) (780:780:780))
        (PORT dataf (213:213:213) (213:213:213))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[145\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1378:1378:1378) (1378:1378:1378))
        (PORT datab (965:965:965) (965:965:965))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (349:349:349) (349:349:349))
        (PORT dataf (618:618:618) (618:618:618))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[1\]\~378\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (667:667:667))
        (PORT datab (894:894:894) (894:894:894))
        (PORT datac (307:307:307) (307:307:307))
        (PORT datad (727:727:727) (727:727:727))
        (PORT dataf (965:965:965) (965:965:965))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[1\]\~381\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (755:755:755))
        (PORT datab (723:723:723) (723:723:723))
        (PORT datac (365:365:365) (365:365:365))
        (PORT datad (669:669:669) (669:669:669))
        (PORT datae (1701:1701:1701) (1701:1701:1701))
        (PORT dataf (326:326:326) (326:326:326))
        (PORT datag (329:329:329) (329:329:329))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
        (IOPATH datag combout (246:246:246) (246:246:246))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (1550:1550:1550) (1550:1550:1550))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[1\]\~306\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (685:685:685))
        (PORT datab (992:992:992) (992:992:992))
        (PORT datad (378:378:378) (378:378:378))
        (PORT datae (1331:1331:1331) (1331:1331:1331))
        (PORT dataf (650:650:650) (650:650:650))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w1_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1881:1881:1881) (1881:1881:1881))
        (PORT datab (890:890:890) (890:890:890))
        (PORT datac (270:270:270) (270:270:270))
        (PORT datad (550:550:550) (550:550:550))
        (PORT datae (225:225:225) (225:225:225))
        (PORT dataf (328:328:328) (328:328:328))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w1_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1430:1430:1430) (1430:1430:1430))
        (PORT datab (1220:1220:1220) (1220:1220:1220))
        (PORT datac (698:698:698) (698:698:698))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (656:656:656) (656:656:656))
        (PORT dataf (227:227:227) (227:227:227))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w1_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1376:1376:1376) (1376:1376:1376))
        (PORT datad (234:234:234) (234:234:234))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datad combout (236:236:236) (236:236:236))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w1_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1693:1693:1693) (1693:1693:1693))
        (PORT datab (914:914:914) (914:914:914))
        (PORT datac (256:256:256) (256:256:256))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (333:333:333) (333:333:333))
        (PORT dataf (381:381:381) (381:381:381))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w1_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1493:1493:1493) (1493:1493:1493))
        (PORT datab (1678:1678:1678) (1678:1678:1678))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (234:234:234) (234:234:234))
        (PORT dataf (565:565:565) (565:565:565))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w1_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2113:2113:2113) (2113:2113:2113))
        (PORT datab (1827:1827:1827) (1827:1827:1827))
        (PORT datac (252:252:252) (252:252:252))
        (PORT datad (362:362:362) (362:362:362))
        (PORT datae (239:239:239) (239:239:239))
        (PORT dataf (501:501:501) (501:501:501))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w1_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1601:1601:1601) (1601:1601:1601))
        (PORT datab (269:269:269) (269:269:269))
        (PORT datac (356:356:356) (356:356:356))
        (PORT datad (2045:2045:2045) (2045:2045:2045))
        (PORT datae (327:327:327) (327:327:327))
        (PORT dataf (321:321:321) (321:321:321))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w1_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2133:2133:2133) (2133:2133:2133))
        (PORT datab (2065:2065:2065) (2065:2065:2065))
        (PORT datac (361:361:361) (361:361:361))
        (PORT datad (276:276:276) (276:276:276))
        (PORT datae (229:229:229) (229:229:229))
        (PORT dataf (717:717:717) (717:717:717))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w1_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2057:2057:2057) (2057:2057:2057))
        (PORT datab (1906:1906:1906) (1906:1906:1906))
        (PORT datac (363:363:363) (363:363:363))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (229:229:229) (229:229:229))
        (PORT dataf (542:542:542) (542:542:542))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w1_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2054:2054:2054) (2054:2054:2054))
        (PORT datab (1510:1510:1510) (1510:1510:1510))
        (PORT datac (634:634:634) (634:634:634))
        (PORT datad (675:675:675) (675:675:675))
        (PORT datae (598:598:598) (598:598:598))
        (PORT dataf (857:857:857) (857:857:857))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w1_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1615:1615:1615) (1615:1615:1615))
        (PORT datab (1381:1381:1381) (1381:1381:1381))
        (PORT datac (1223:1223:1223) (1223:1223:1223))
        (PORT datad (1198:1198:1198) (1198:1198:1198))
        (PORT datae (926:926:926) (926:926:926))
        (PORT dataf (213:213:213) (213:213:213))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1182:1182:1182))
        (PORT datab (716:716:716) (716:716:716))
        (PORT datac (353:353:353) (353:353:353))
        (PORT datad (1228:1228:1228) (1228:1228:1228))
        (PORT dataf (205:205:205) (205:205:205))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part4\|inst1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (337:337:337) (337:337:337))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT adatasdata (650:650:650) (650:650:650))
        (PORT aclr (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[4\]\~307\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (1025:1025:1025))
        (PORT datab (970:970:970) (970:970:970))
        (PORT datac (962:962:962) (962:962:962))
        (PORT datad (1187:1187:1187) (1187:1187:1187))
        (PORT dataf (1386:1386:1386) (1386:1386:1386))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (2058:2058:2058) (2058:2058:2058))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1642:1642:1642) (1642:1642:1642))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst3\|inst7\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (262:262:262))
        (PORT datac (684:684:684) (684:684:684))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part4\|inst7\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1267:1267:1267) (1267:1267:1267))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1651:1651:1651) (1651:1651:1651))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1647:1647:1647) (1647:1647:1647))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1851:1851:1851) (1851:1851:1851))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1408:1408:1408) (1408:1408:1408))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1407:1407:1407) (1407:1407:1407))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1638:1638:1638) (1638:1638:1638))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1343:1343:1343) (1343:1343:1343))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w4_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (618:618:618))
        (PORT datab (374:374:374) (374:374:374))
        (PORT datac (258:258:258) (258:258:258))
        (PORT datad (1706:1706:1706) (1706:1706:1706))
        (PORT datae (250:250:250) (250:250:250))
        (PORT dataf (222:222:222) (222:222:222))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (1750:1750:1750) (1750:1750:1750))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1380:1380:1380) (1380:1380:1380))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part4\|inst7\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1290:1290:1290) (1290:1290:1290))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1909:1909:1909) (1909:1909:1909))
        (PORT ena (1401:1401:1401) (1401:1401:1401))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (1558:1558:1558) (1558:1558:1558))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1562:1562:1562) (1562:1562:1562))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part4\|inst7\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1286:1286:1286) (1286:1286:1286))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1909:1909:1909) (1909:1909:1909))
        (PORT ena (1340:1340:1340) (1340:1340:1340))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w4_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1430:1430:1430) (1430:1430:1430))
        (PORT datab (1228:1228:1228) (1228:1228:1228))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (550:550:550) (550:550:550))
        (PORT datae (229:229:229) (229:229:229))
        (PORT dataf (492:492:492) (492:492:492))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1253:1253:1253) (1253:1253:1253))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (1229:1229:1229) (1229:1229:1229))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1829:1829:1829) (1829:1829:1829))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (1232:1232:1232) (1232:1232:1232))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1848:1848:1848) (1848:1848:1848))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1254:1254:1254) (1254:1254:1254))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (1834:1834:1834) (1834:1834:1834))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w4_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2068:2068:2068) (2068:2068:2068))
        (PORT datab (1874:1874:1874) (1874:1874:1874))
        (PORT datac (367:367:367) (367:367:367))
        (PORT datad (270:270:270) (270:270:270))
        (PORT datae (237:237:237) (237:237:237))
        (PORT dataf (317:317:317) (317:317:317))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (1204:1204:1204) (1204:1204:1204))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (1685:1685:1685) (1685:1685:1685))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (948:948:948) (948:948:948))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (1233:1233:1233) (1233:1233:1233))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1633:1633:1633) (1633:1633:1633))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part4\|inst7\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (223:223:223) (223:223:223))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w4_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2134:2134:2134) (2134:2134:2134))
        (PORT datab (2066:2066:2066) (2066:2066:2066))
        (PORT datac (572:572:572) (572:572:572))
        (PORT datad (588:588:588) (588:588:588))
        (PORT datae (326:326:326) (326:326:326))
        (PORT dataf (624:624:624) (624:624:624))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (1235:1235:1235) (1235:1235:1235))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1623:1623:1623) (1623:1623:1623))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (1229:1229:1229) (1229:1229:1229))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (1636:1636:1636) (1636:1636:1636))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1256:1256:1256) (1256:1256:1256))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1337:1337:1337) (1337:1337:1337))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (1202:1202:1202) (1202:1202:1202))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (1845:1845:1845) (1845:1845:1845))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w4_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2106:2106:2106) (2106:2106:2106))
        (PORT datab (1837:1837:1837) (1837:1837:1837))
        (PORT datac (250:250:250) (250:250:250))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (632:632:632) (632:632:632))
        (PORT dataf (316:316:316) (316:316:316))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1258:1258:1258) (1258:1258:1258))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1378:1378:1378) (1378:1378:1378))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1265:1265:1265) (1265:1265:1265))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1327:1327:1327) (1327:1327:1327))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1240:1240:1240) (1240:1240:1240))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (PORT ena (1357:1357:1357) (1357:1357:1357))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1227:1227:1227) (1227:1227:1227))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (1393:1393:1393) (1393:1393:1393))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w4_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2054:2054:2054) (2054:2054:2054))
        (PORT datab (1908:1908:1908) (1908:1908:1908))
        (PORT datac (271:271:271) (271:271:271))
        (PORT datad (252:252:252) (252:252:252))
        (PORT datae (324:324:324) (324:324:324))
        (PORT dataf (562:562:562) (562:562:562))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w4_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1798:1798:1798) (1798:1798:1798))
        (PORT datab (1301:1301:1301) (1301:1301:1301))
        (PORT datac (613:613:613) (613:613:613))
        (PORT datad (359:359:359) (359:359:359))
        (PORT datae (334:334:334) (334:334:334))
        (PORT dataf (602:602:602) (602:602:602))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1587:1587:1587) (1587:1587:1587))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (1576:1576:1576) (1576:1576:1576))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part4\|inst7\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1283:1283:1283) (1283:1283:1283))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1909:1909:1909) (1909:1909:1909))
        (PORT ena (1426:1426:1426) (1426:1426:1426))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w4_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datae (1315:1315:1315) (1315:1315:1315))
        (PORT dataf (232:232:232) (232:232:232))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1594:1594:1594) (1594:1594:1594))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (1564:1564:1564) (1564:1564:1564))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (1641:1641:1641) (1641:1641:1641))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (PORT ena (1368:1368:1368) (1368:1368:1368))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (1644:1644:1644) (1644:1644:1644))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (PORT ena (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (1644:1644:1644) (1644:1644:1644))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (PORT ena (1809:1809:1809) (1809:1809:1809))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (1625:1625:1625) (1625:1625:1625))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (1017:1017:1017) (1017:1017:1017))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w4_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1697:1697:1697) (1697:1697:1697))
        (PORT datab (907:907:907) (907:907:907))
        (PORT datac (369:369:369) (369:369:369))
        (PORT datad (280:280:280) (280:280:280))
        (PORT datae (245:245:245) (245:245:245))
        (PORT dataf (315:315:315) (315:315:315))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w4_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1492:1492:1492) (1492:1492:1492))
        (PORT datab (269:269:269) (269:269:269))
        (PORT datac (355:355:355) (355:355:355))
        (PORT datad (1862:1862:1862) (1862:1862:1862))
        (PORT datae (241:241:241) (241:241:241))
        (PORT dataf (607:607:607) (607:607:607))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w4_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1625:1625:1625) (1625:1625:1625))
        (PORT datab (2181:2181:2181) (2181:2181:2181))
        (PORT datac (994:994:994) (994:994:994))
        (PORT datad (866:866:866) (866:866:866))
        (PORT datae (218:218:218) (218:218:218))
        (PORT dataf (645:645:645) (645:645:645))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1327:1327:1327) (1327:1327:1327))
        (PORT datab (260:260:260) (260:260:260))
        (PORT datac (962:962:962) (962:962:962))
        (PORT datad (1149:1149:1149) (1149:1149:1149))
        (PORT dataf (566:566:566) (566:566:566))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (533:533:533) (533:533:533))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst3\|inst7\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (907:907:907) (907:907:907))
        (PORT dataf (861:861:861) (861:861:861))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[4\]\~365\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (624:624:624))
        (PORT datab (909:909:909) (909:909:909))
        (PORT datac (368:368:368) (368:368:368))
        (PORT datad (616:616:616) (616:616:616))
        (PORT datae (221:221:221) (221:221:221))
        (PORT dataf (803:803:803) (803:803:803))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[4\]\~366\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (274:274:274))
        (PORT datab (1061:1061:1061) (1061:1061:1061))
        (PORT datac (262:262:262) (262:262:262))
        (PORT datad (580:580:580) (580:580:580))
        (PORT dataf (214:214:214) (214:214:214))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[4\]\~307\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (982:982:982))
        (PORT datab (975:975:975) (975:975:975))
        (PORT datac (1223:1223:1223) (1223:1223:1223))
        (PORT datad (1188:1188:1188) (1188:1188:1188))
        (PORT dataf (1388:1388:1388) (1388:1388:1388))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part4\|inst7\~DUPLICATEfeeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1287:1287:1287) (1287:1287:1287))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part4\|inst7\~DUPLICATE\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1909:1909:1909) (1909:1909:1909))
        (PORT ena (1340:1340:1340) (1340:1340:1340))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w4_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1306:1306:1306))
        (PORT datab (984:984:984) (984:984:984))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (248:248:248) (248:248:248))
        (PORT datae (554:554:554) (554:554:554))
        (PORT dataf (500:500:500) (500:500:500))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w4_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (687:687:687))
        (PORT datab (372:372:372) (372:372:372))
        (PORT datac (254:254:254) (254:254:254))
        (PORT datad (1764:1764:1764) (1764:1764:1764))
        (PORT datae (242:242:242) (242:242:242))
        (PORT dataf (229:229:229) (229:229:229))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w4_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1351:1351:1351) (1351:1351:1351))
        (PORT datab (1001:1001:1001) (1001:1001:1001))
        (PORT datac (253:253:253) (253:253:253))
        (PORT datad (262:262:262) (262:262:262))
        (PORT datae (328:328:328) (328:328:328))
        (PORT dataf (566:566:566) (566:566:566))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w4_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1051:1051:1051))
        (PORT datab (1464:1464:1464) (1464:1464:1464))
        (PORT datac (357:357:357) (357:357:357))
        (PORT datad (270:270:270) (270:270:270))
        (PORT datae (618:618:618) (618:618:618))
        (PORT dataf (311:311:311) (311:311:311))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w4_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1045:1045:1045))
        (PORT datab (1466:1466:1466) (1466:1466:1466))
        (PORT datac (255:255:255) (255:255:255))
        (PORT datad (255:255:255) (255:255:255))
        (PORT datae (623:623:623) (623:623:623))
        (PORT dataf (316:316:316) (316:316:316))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w4_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (635:635:635))
        (PORT datab (1197:1197:1197) (1197:1197:1197))
        (PORT datac (357:357:357) (357:357:357))
        (PORT datad (2064:2064:2064) (2064:2064:2064))
        (PORT datae (612:612:612) (612:612:612))
        (PORT dataf (616:616:616) (616:616:616))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w4_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datae (1252:1252:1252) (1252:1252:1252))
        (PORT dataf (230:230:230) (230:230:230))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w4_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1549:1549:1549) (1549:1549:1549))
        (PORT datab (973:973:973) (973:973:973))
        (PORT datac (373:373:373) (373:373:373))
        (PORT datad (274:274:274) (274:274:274))
        (PORT datae (242:242:242) (242:242:242))
        (PORT dataf (324:324:324) (324:324:324))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w4_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1420:1420:1420) (1420:1420:1420))
        (PORT datab (1706:1706:1706) (1706:1706:1706))
        (PORT datac (256:256:256) (256:256:256))
        (PORT datad (360:360:360) (360:360:360))
        (PORT datae (240:240:240) (240:240:240))
        (PORT dataf (811:811:811) (811:811:811))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w4_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1486:1486:1486) (1486:1486:1486))
        (PORT datab (1656:1656:1656) (1656:1656:1656))
        (PORT datac (665:665:665) (665:665:665))
        (PORT datad (639:639:639) (639:639:639))
        (PORT datae (222:222:222) (222:222:222))
        (PORT dataf (630:630:630) (630:630:630))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1349:1349:1349) (1349:1349:1349))
        (PORT datab (975:975:975) (975:975:975))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (1149:1149:1149) (1149:1149:1149))
        (PORT dataf (598:598:598) (598:598:598))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2209:2209:2209))
        (PORT adatasdata (1422:1422:1422) (1422:1422:1422))
        (PORT aclr (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst3\|inst7\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (749:749:749) (749:749:749))
        (PORT dataf (1111:1111:1111) (1111:1111:1111))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[16\]\~299\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (374:374:374) (374:374:374))
        (PORT dataf (792:792:792) (792:792:792))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[21\]\~405\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (955:955:955) (955:955:955))
        (PORT datad (226:226:226) (226:226:226))
        (PORT dataf (217:217:217) (217:217:217))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[21\]\~317\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (931:931:931))
        (PORT datac (1533:1533:1533) (1533:1533:1533))
        (PORT datad (1191:1191:1191) (1191:1191:1191))
        (PORT datae (884:884:884) (884:884:884))
        (PORT dataf (492:492:492) (492:492:492))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[21\]\~319\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (672:672:672))
        (PORT datab (383:383:383) (383:383:383))
        (PORT datac (377:377:377) (377:377:377))
        (PORT datad (548:548:548) (548:548:548))
        (PORT dataf (738:738:738) (738:738:738))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[21\]\~320\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (280:280:280))
        (PORT datab (1073:1073:1073) (1073:1073:1073))
        (PORT datac (932:932:932) (932:932:932))
        (PORT datad (226:226:226) (226:226:226))
        (PORT dataf (228:228:228) (228:228:228))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[21\]\~293\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1236:1236:1236))
        (PORT datab (295:295:295) (295:295:295))
        (PORT datac (1588:1588:1588) (1588:1588:1588))
        (PORT datad (1350:1350:1350) (1350:1350:1350))
        (PORT dataf (1182:1182:1182) (1182:1182:1182))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w21_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1166:1166:1166) (1166:1166:1166))
        (PORT datab (1367:1367:1367) (1367:1367:1367))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (255:255:255) (255:255:255))
        (PORT datae (514:514:514) (514:514:514))
        (PORT dataf (491:491:491) (491:491:491))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w21_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1379:1379:1379))
        (PORT datab (1173:1173:1173) (1173:1173:1173))
        (PORT datac (271:271:271) (271:271:271))
        (PORT datad (251:251:251) (251:251:251))
        (PORT datae (234:234:234) (234:234:234))
        (PORT dataf (319:319:319) (319:319:319))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w21_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2018:2018:2018) (2018:2018:2018))
        (PORT datab (996:996:996) (996:996:996))
        (PORT datac (254:254:254) (254:254:254))
        (PORT datad (272:272:272) (272:272:272))
        (PORT dataf (313:313:313) (313:313:313))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w21_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1977:1977:1977) (1977:1977:1977))
        (PORT datab (1250:1250:1250) (1250:1250:1250))
        (PORT datac (351:351:351) (351:351:351))
        (PORT datad (365:365:365) (365:365:365))
        (PORT dataf (328:328:328) (328:328:328))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w21_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (943:943:943))
        (PORT datab (270:270:270) (270:270:270))
        (PORT datac (255:255:255) (255:255:255))
        (PORT datad (274:274:274) (274:274:274))
        (PORT datae (1358:1358:1358) (1358:1358:1358))
        (PORT dataf (590:590:590) (590:590:590))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w21_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (386:386:386))
        (PORT datab (1161:1161:1161) (1161:1161:1161))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (1573:1573:1573) (1573:1573:1573))
        (PORT dataf (571:571:571) (571:571:571))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w21_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1598:1598:1598) (1598:1598:1598))
        (PORT datab (1830:1830:1830) (1830:1830:1830))
        (PORT datac (825:825:825) (825:825:825))
        (PORT datad (557:557:557) (557:557:557))
        (PORT datae (861:861:861) (861:861:861))
        (PORT dataf (599:599:599) (599:599:599))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w21_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1380:1380:1380) (1380:1380:1380))
        (PORT datab (1565:1565:1565) (1565:1565:1565))
        (PORT datac (645:645:645) (645:645:645))
        (PORT datad (258:258:258) (258:258:258))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (752:752:752) (752:752:752))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w21_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1339:1339:1339) (1339:1339:1339))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datad combout (350:350:350) (350:350:350))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w21_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1297:1297:1297))
        (PORT datab (1255:1255:1255) (1255:1255:1255))
        (PORT datac (364:364:364) (364:364:364))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (221:221:221) (221:221:221))
        (PORT dataf (501:501:501) (501:501:501))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w21_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1136:1136:1136))
        (PORT datab (923:923:923) (923:923:923))
        (PORT datac (1213:1213:1213) (1213:1213:1213))
        (PORT datad (1129:1129:1129) (1129:1129:1129))
        (PORT datae (211:211:211) (211:211:211))
        (PORT dataf (657:657:657) (657:657:657))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1602:1602:1602) (1602:1602:1602))
        (PORT datac (445:445:445) (445:445:445))
        (PORT datad (949:949:949) (949:949:949))
        (PORT datae (217:217:217) (217:217:217))
        (PORT dataf (844:844:844) (844:844:844))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (670:670:670) (670:670:670))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT adatasdata (1382:1382:1382) (1382:1382:1382))
        (PORT aclr (1935:1935:1935) (1935:1935:1935))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[29\]\~288\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (857:857:857))
        (PORT datab (1170:1170:1170) (1170:1170:1170))
        (PORT datac (1546:1546:1546) (1546:1546:1546))
        (PORT datad (1335:1335:1335) (1335:1335:1335))
        (PORT dataf (1478:1478:1478) (1478:1478:1478))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w29_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1795:1795:1795) (1795:1795:1795))
        (PORT datab (1156:1156:1156) (1156:1156:1156))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (280:280:280) (280:280:280))
        (PORT datae (325:325:325) (325:325:325))
        (PORT dataf (236:236:236) (236:236:236))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w29_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1600:1600:1600) (1600:1600:1600))
        (PORT datab (1159:1159:1159) (1159:1159:1159))
        (PORT datac (377:377:377) (377:377:377))
        (PORT datad (269:269:269) (269:269:269))
        (PORT datae (333:333:333) (333:333:333))
        (PORT dataf (327:327:327) (327:327:327))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w29_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1489:1489:1489) (1489:1489:1489))
        (PORT datab (1972:1972:1972) (1972:1972:1972))
        (PORT datac (369:369:369) (369:369:369))
        (PORT datad (277:277:277) (277:277:277))
        (PORT datae (323:323:323) (323:323:323))
        (PORT dataf (224:224:224) (224:224:224))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w29_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1951:1951:1951) (1951:1951:1951))
        (PORT datab (1223:1223:1223) (1223:1223:1223))
        (PORT datac (273:273:273) (273:273:273))
        (PORT datad (267:267:267) (267:267:267))
        (PORT datae (548:548:548) (548:548:548))
        (PORT dataf (322:322:322) (322:322:322))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w29_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1993:1993:1993) (1993:1993:1993))
        (PORT datab (1212:1212:1212) (1212:1212:1212))
        (PORT datac (280:280:280) (280:280:280))
        (PORT datad (254:254:254) (254:254:254))
        (PORT dataf (319:319:319) (319:319:319))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w29_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (975:975:975))
        (PORT datab (1969:1969:1969) (1969:1969:1969))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (266:266:266) (266:266:266))
        (PORT datae (237:237:237) (237:237:237))
        (PORT dataf (604:604:604) (604:604:604))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w29_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1971:1971:1971) (1971:1971:1971))
        (PORT datab (1683:1683:1683) (1683:1683:1683))
        (PORT datac (537:537:537) (537:537:537))
        (PORT datad (567:567:567) (567:567:567))
        (PORT datae (813:813:813) (813:813:813))
        (PORT dataf (309:309:309) (309:309:309))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w29_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (872:872:872))
        (PORT datab (1852:1852:1852) (1852:1852:1852))
        (PORT datac (253:253:253) (253:253:253))
        (PORT datad (361:361:361) (361:361:361))
        (PORT datae (329:329:329) (329:329:329))
        (PORT dataf (313:313:313) (313:313:313))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (1790:1790:1790) (1790:1790:1790))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (2212:2212:2212) (2212:2212:2212))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w29_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datae (990:990:990) (990:990:990))
        (PORT dataf (624:624:624) (624:624:624))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w29_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1221:1221:1221) (1221:1221:1221))
        (PORT datab (278:278:278) (278:278:278))
        (PORT datac (360:360:360) (360:360:360))
        (PORT datad (599:599:599) (599:599:599))
        (PORT datae (211:211:211) (211:211:211))
        (PORT dataf (1454:1454:1454) (1454:1454:1454))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w29_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (936:936:936))
        (PORT datab (1120:1120:1120) (1120:1120:1120))
        (PORT datac (689:689:689) (689:689:689))
        (PORT datad (1213:1213:1213) (1213:1213:1213))
        (PORT datae (215:215:215) (215:215:215))
        (PORT dataf (613:613:613) (613:613:613))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1382:1382:1382))
        (PORT datab (919:919:919) (919:919:919))
        (PORT datac (353:353:353) (353:353:353))
        (PORT datad (1050:1050:1050) (1050:1050:1050))
        (PORT dataf (1045:1045:1045) (1045:1045:1045))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[31\]\~DUPLICATE\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (701:701:701))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (1328:1328:1328) (1328:1328:1328))
        (PORT datae (344:344:344) (344:344:344))
        (PORT dataf (548:548:548) (548:548:548))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (282:282:282))
        (PORT datab (366:366:366) (366:366:366))
        (PORT datac (380:380:380) (380:380:380))
        (PORT datad (254:254:254) (254:254:254))
        (PORT datae (223:223:223) (223:223:223))
        (PORT dataf (228:228:228) (228:228:228))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (853:853:853))
        (PORT datab (757:757:757) (757:757:757))
        (PORT datac (902:902:902) (902:902:902))
        (PORT datad (835:835:835) (835:835:835))
        (PORT dataf (881:881:881) (881:881:881))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (897:897:897))
        (PORT datab (1307:1307:1307) (1307:1307:1307))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (255:255:255) (255:255:255))
        (PORT datae (229:229:229) (229:229:229))
        (PORT dataf (228:228:228) (228:228:228))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (770:770:770) (770:770:770))
        (PORT datad (807:807:807) (807:807:807))
        (PORT datae (735:735:735) (735:735:735))
        (PORT dataf (717:717:717) (717:717:717))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (659:659:659))
        (PORT datab (270:270:270) (270:270:270))
        (PORT datac (262:262:262) (262:262:262))
        (PORT datad (229:229:229) (229:229:229))
        (PORT dataf (220:220:220) (220:220:220))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (767:767:767))
        (PORT datac (750:750:750) (750:750:750))
        (PORT datad (353:353:353) (353:353:353))
        (PORT datae (228:228:228) (228:228:228))
        (PORT dataf (984:984:984) (984:984:984))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1122:1122:1122))
        (PORT datab (857:857:857) (857:857:857))
        (PORT datac (877:877:877) (877:877:877))
        (PORT datad (1043:1043:1043) (1043:1043:1043))
        (PORT datae (594:594:594) (594:594:594))
        (PORT dataf (1023:1023:1023) (1023:1023:1023))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (851:851:851))
        (PORT datab (1061:1061:1061) (1061:1061:1061))
        (PORT datac (1101:1101:1101) (1101:1101:1101))
        (PORT datad (804:804:804) (804:804:804))
        (PORT datae (223:223:223) (223:223:223))
        (PORT dataf (1015:1015:1015) (1015:1015:1015))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (284:284:284))
        (PORT datac (610:610:610) (610:610:610))
        (PORT datad (770:770:770) (770:770:770))
        (PORT dataf (884:884:884) (884:884:884))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (288:288:288))
        (PORT datab (837:837:837) (837:837:837))
        (PORT datac (592:592:592) (592:592:592))
        (PORT datad (252:252:252) (252:252:252))
        (PORT datae (867:867:867) (867:867:867))
        (PORT dataf (525:525:525) (525:525:525))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (290:290:290))
        (PORT datab (592:592:592) (592:592:592))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (229:229:229) (229:229:229))
        (PORT dataf (224:224:224) (224:224:224))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (665:665:665))
        (PORT datab (265:265:265) (265:265:265))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (517:517:517) (517:517:517))
        (PORT dataf (211:211:211) (211:211:211))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (232:232:232) (232:232:232))
        (PORT dataf (209:209:209) (209:209:209))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (609:609:609))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (1011:1011:1011) (1011:1011:1011))
        (PORT dataf (220:220:220) (220:220:220))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (805:805:805) (805:805:805))
        (PORT datac (1051:1051:1051) (1051:1051:1051))
        (PORT datad (233:233:233) (233:233:233))
        (PORT dataf (217:217:217) (217:217:217))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (621:621:621))
        (PORT datac (618:618:618) (618:618:618))
        (PORT datad (533:533:533) (533:533:533))
        (PORT datae (809:809:809) (809:809:809))
        (PORT dataf (713:713:713) (713:713:713))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1138:1138:1138))
        (PORT datab (630:630:630) (630:630:630))
        (PORT datac (624:624:624) (624:624:624))
        (PORT datad (786:786:786) (786:786:786))
        (PORT datae (213:213:213) (213:213:213))
        (PORT dataf (722:722:722) (722:722:722))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (923:923:923))
        (PORT datab (847:847:847) (847:847:847))
        (PORT datac (660:660:660) (660:660:660))
        (PORT datad (667:667:667) (667:667:667))
        (PORT datae (877:877:877) (877:877:877))
        (PORT dataf (204:204:204) (204:204:204))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (395:395:395))
        (PORT datab (262:262:262) (262:262:262))
        (PORT datac (357:357:357) (357:357:357))
        (PORT datad (379:379:379) (379:379:379))
        (PORT datae (335:335:335) (335:335:335))
        (PORT dataf (222:222:222) (222:222:222))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (757:757:757) (757:757:757))
        (PORT datac (254:254:254) (254:254:254))
        (PORT datad (616:616:616) (616:616:616))
        (PORT dataf (203:203:203) (203:203:203))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (292:292:292))
        (PORT datab (277:277:277) (277:277:277))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (217:217:217) (217:217:217))
        (PORT dataf (222:222:222) (222:222:222))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (670:670:670))
        (PORT datab (269:269:269) (269:269:269))
        (PORT datac (627:627:627) (627:627:627))
        (PORT datad (617:617:617) (617:617:617))
        (PORT dataf (765:765:765) (765:765:765))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (260:260:260) (260:260:260))
        (PORT datac (251:251:251) (251:251:251))
        (PORT datad (645:645:645) (645:645:645))
        (PORT datae (218:218:218) (218:218:218))
        (PORT dataf (571:571:571) (571:571:571))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst\|BRANCH\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1371:1371:1371) (1371:1371:1371))
        (PORT datab (2675:2675:2675) (2675:2675:2675))
        (PORT datac (3355:3355:3355) (3355:3355:3355))
        (PORT datad (2489:2489:2489) (2489:2489:2489))
        (PORT dataf (205:205:205) (205:205:205))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (554:554:554) (554:554:554))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1630:1630:1630) (1630:1630:1630))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (557:557:557) (557:557:557))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1630:1630:1630) (1630:1630:1630))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2535:2535:2535) (2535:2535:2535))
        (PORT datac (564:564:564) (564:564:564))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (541:541:541) (541:541:541))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (273:273:273))
        (PORT datab (2304:2304:2304) (2304:2304:2304))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (541:541:541) (541:541:541))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst1\|inst\|Adder8\-inst1\|inst7\|9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (379:379:379) (379:379:379))
        (PORT datac (597:597:597) (597:597:597))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst1\|inst\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5210:5210:5210) (5210:5210:5210))
        (PORT datab (840:840:840) (840:840:840))
        (PORT datac (384:384:384) (384:384:384))
        (PORT dataf (222:222:222) (222:222:222))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1026:1026:1026) (1026:1026:1026))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|deep_decode\|w_anode4226w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (740:740:740) (740:740:740))
        (PORT datac (1005:1005:1005) (1005:1005:1005))
        (PORT datad (666:666:666) (666:666:666))
        (PORT dataf (736:736:736) (736:736:736))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT ena (1913:1913:1913) (1913:1913:1913))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2491:2491:2491) (2491:2491:2491))
        (PORT d[1] (2183:2183:2183) (2183:2183:2183))
        (PORT d[2] (1551:1551:1551) (1551:1551:1551))
        (PORT d[3] (1501:1501:1501) (1501:1501:1501))
        (PORT d[4] (1230:1230:1230) (1230:1230:1230))
        (PORT d[5] (2189:2189:2189) (2189:2189:2189))
        (PORT d[6] (2110:2110:2110) (2110:2110:2110))
        (PORT d[7] (1266:1266:1266) (1266:1266:1266))
        (PORT d[8] (1960:1960:1960) (1960:1960:1960))
        (PORT d[9] (2415:2415:2415) (2415:2415:2415))
        (PORT d[10] (2009:2009:2009) (2009:2009:2009))
        (PORT d[11] (1743:1743:1743) (1743:1743:1743))
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT ena (1913:1913:1913) (1913:1913:1913))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT d[0] (1913:1913:1913) (1913:1913:1913))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a15\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT ena (3012:3012:3012) (3012:3012:3012))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3202:3202:3202) (3202:3202:3202))
        (PORT d[1] (1951:1951:1951) (1951:1951:1951))
        (PORT d[2] (2674:2674:2674) (2674:2674:2674))
        (PORT d[3] (2367:2367:2367) (2367:2367:2367))
        (PORT d[4] (4190:4190:4190) (4190:4190:4190))
        (PORT d[5] (4059:4059:4059) (4059:4059:4059))
        (PORT d[6] (4115:4115:4115) (4115:4115:4115))
        (PORT d[7] (2745:2745:2745) (2745:2745:2745))
        (PORT d[8] (3785:3785:3785) (3785:3785:3785))
        (PORT d[9] (3779:3779:3779) (3779:3779:3779))
        (PORT d[10] (2362:2362:2362) (2362:2362:2362))
        (PORT d[11] (4116:4116:4116) (4116:4116:4116))
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT ena (3012:3012:3012) (3012:3012:3012))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT d[0] (3012:3012:3012) (3012:3012:3012))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a47\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT ena (2318:2318:2318) (2318:2318:2318))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3850:3850:3850) (3850:3850:3850))
        (PORT d[1] (1946:1946:1946) (1946:1946:1946))
        (PORT d[2] (3246:3246:3246) (3246:3246:3246))
        (PORT d[3] (2092:2092:2092) (2092:2092:2092))
        (PORT d[4] (3574:3574:3574) (3574:3574:3574))
        (PORT d[5] (4415:4415:4415) (4415:4415:4415))
        (PORT d[6] (4338:4338:4338) (4338:4338:4338))
        (PORT d[7] (3108:3108:3108) (3108:3108:3108))
        (PORT d[8] (4235:4235:4235) (4235:4235:4235))
        (PORT d[9] (3844:3844:3844) (3844:3844:3844))
        (PORT d[10] (3030:3030:3030) (3030:3030:3030))
        (PORT d[11] (3780:3780:3780) (3780:3780:3780))
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT ena (2318:2318:2318) (2318:2318:2318))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a79\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT d[0] (2318:2318:2318) (2318:2318:2318))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a79\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a111\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (3419:3419:3419) (3419:3419:3419))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a111\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4045:4045:4045) (4045:4045:4045))
        (PORT d[1] (2824:2824:2824) (2824:2824:2824))
        (PORT d[2] (3333:3333:3333) (3333:3333:3333))
        (PORT d[3] (3384:3384:3384) (3384:3384:3384))
        (PORT d[4] (2758:2758:2758) (2758:2758:2758))
        (PORT d[5] (3182:3182:3182) (3182:3182:3182))
        (PORT d[6] (3451:3451:3451) (3451:3451:3451))
        (PORT d[7] (3698:3698:3698) (3698:3698:3698))
        (PORT d[8] (3439:3439:3439) (3439:3439:3439))
        (PORT d[9] (3691:3691:3691) (3691:3691:3691))
        (PORT d[10] (3002:3002:3002) (3002:3002:3002))
        (PORT d[11] (3207:3207:3207) (3207:3207:3207))
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (3419:3419:3419) (3419:3419:3419))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a111\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT d[0] (3419:3419:3419) (3419:3419:3419))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a111\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a111\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w15_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2472:2472:2472) (2472:2472:2472))
        (PORT datab (2629:2629:2629) (2629:2629:2629))
        (PORT datac (564:564:564) (564:564:564))
        (PORT datad (2050:2050:2050) (2050:2050:2050))
        (PORT datae (1914:1914:1914) (1914:1914:1914))
        (PORT dataf (2717:2717:2717) (2717:2717:2717))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a463\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (3369:3369:3369) (3369:3369:3369))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a463\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2922:2922:2922) (2922:2922:2922))
        (PORT d[1] (3489:3489:3489) (3489:3489:3489))
        (PORT d[2] (2591:2591:2591) (2591:2591:2591))
        (PORT d[3] (2970:2970:2970) (2970:2970:2970))
        (PORT d[4] (3434:3434:3434) (3434:3434:3434))
        (PORT d[5] (3136:3136:3136) (3136:3136:3136))
        (PORT d[6] (2797:2797:2797) (2797:2797:2797))
        (PORT d[7] (2280:2280:2280) (2280:2280:2280))
        (PORT d[8] (3566:3566:3566) (3566:3566:3566))
        (PORT d[9] (3217:3217:3217) (3217:3217:3217))
        (PORT d[10] (3665:3665:3665) (3665:3665:3665))
        (PORT d[11] (2987:2987:2987) (2987:2987:2987))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (3369:3369:3369) (3369:3369:3369))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a463\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT d[0] (3369:3369:3369) (3369:3369:3369))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a463\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a463\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2015:2015:2015))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a431\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT ena (3115:3115:3115) (3115:3115:3115))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a431\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2915:2915:2915) (2915:2915:2915))
        (PORT d[1] (3499:3499:3499) (3499:3499:3499))
        (PORT d[2] (2285:2285:2285) (2285:2285:2285))
        (PORT d[3] (2912:2912:2912) (2912:2912:2912))
        (PORT d[4] (3505:3505:3505) (3505:3505:3505))
        (PORT d[5] (3440:3440:3440) (3440:3440:3440))
        (PORT d[6] (2807:2807:2807) (2807:2807:2807))
        (PORT d[7] (2207:2207:2207) (2207:2207:2207))
        (PORT d[8] (3521:3521:3521) (3521:3521:3521))
        (PORT d[9] (3227:3227:3227) (3227:3227:3227))
        (PORT d[10] (3634:3634:3634) (3634:3634:3634))
        (PORT d[11] (3746:3746:3746) (3746:3746:3746))
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT ena (3115:3115:3115) (3115:3115:3115))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a431\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT d[0] (3115:3115:3115) (3115:3115:3115))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a431\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a431\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a495\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (PORT ena (2947:2947:2947) (2947:2947:2947))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a495\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2838:2838:2838) (2838:2838:2838))
        (PORT d[1] (3140:3140:3140) (3140:3140:3140))
        (PORT d[2] (2642:2642:2642) (2642:2642:2642))
        (PORT d[3] (2981:2981:2981) (2981:2981:2981))
        (PORT d[4] (3144:3144:3144) (3144:3144:3144))
        (PORT d[5] (3102:3102:3102) (3102:3102:3102))
        (PORT d[6] (2754:2754:2754) (2754:2754:2754))
        (PORT d[7] (2221:2221:2221) (2221:2221:2221))
        (PORT d[8] (3590:3590:3590) (3590:3590:3590))
        (PORT d[9] (3176:3176:3176) (3176:3176:3176))
        (PORT d[10] (2897:2897:2897) (2897:2897:2897))
        (PORT d[11] (3277:3277:3277) (3277:3277:3277))
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (PORT ena (2947:2947:2947) (2947:2947:2947))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a495\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (PORT d[0] (2947:2947:2947) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a495\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a495\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1997:1997:1997))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w15_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (853:853:853))
        (PORT datab (575:575:575) (575:575:575))
        (PORT datac (827:827:827) (827:827:827))
        (PORT datad (2227:2227:2227) (2227:2227:2227))
        (PORT datae (1081:1081:1081) (1081:1081:1081))
        (PORT dataf (2135:2135:2135) (2135:2135:2135))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a271\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (2143:2143:2143) (2143:2143:2143))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a271\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2203:2203:2203))
        (PORT d[1] (1908:1908:1908) (1908:1908:1908))
        (PORT d[2] (1632:1632:1632) (1632:1632:1632))
        (PORT d[3] (2048:2048:2048) (2048:2048:2048))
        (PORT d[4] (1542:1542:1542) (1542:1542:1542))
        (PORT d[5] (1301:1301:1301) (1301:1301:1301))
        (PORT d[6] (2734:2734:2734) (2734:2734:2734))
        (PORT d[7] (2069:2069:2069) (2069:2069:2069))
        (PORT d[8] (2304:2304:2304) (2304:2304:2304))
        (PORT d[9] (1536:1536:1536) (1536:1536:1536))
        (PORT d[10] (2350:2350:2350) (2350:2350:2350))
        (PORT d[11] (1755:1755:1755) (1755:1755:1755))
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (2143:2143:2143) (2143:2143:2143))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a271\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT d[0] (2143:2143:2143) (2143:2143:2143))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a271\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a271\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a303\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2082:2082:2082))
        (PORT ena (3061:3061:3061) (3061:3061:3061))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a303\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2566:2566:2566) (2566:2566:2566))
        (PORT d[1] (2427:2427:2427) (2427:2427:2427))
        (PORT d[2] (2802:2802:2802) (2802:2802:2802))
        (PORT d[3] (2976:2976:2976) (2976:2976:2976))
        (PORT d[4] (2444:2444:2444) (2444:2444:2444))
        (PORT d[5] (3175:3175:3175) (3175:3175:3175))
        (PORT d[6] (2726:2726:2726) (2726:2726:2726))
        (PORT d[7] (2710:2710:2710) (2710:2710:2710))
        (PORT d[8] (3491:3491:3491) (3491:3491:3491))
        (PORT d[9] (2150:2150:2150) (2150:2150:2150))
        (PORT d[10] (3096:3096:3096) (3096:3096:3096))
        (PORT d[11] (2230:2230:2230) (2230:2230:2230))
        (PORT clk (2082:2082:2082) (2082:2082:2082))
        (PORT ena (3061:3061:3061) (3061:3061:3061))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a303\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2082:2082:2082))
        (PORT d[0] (3061:3061:3061) (3061:3061:3061))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a303\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a303\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2072:2072:2072))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a335\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (2750:2750:2750) (2750:2750:2750))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a335\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2722:2722:2722) (2722:2722:2722))
        (PORT d[1] (2217:2217:2217) (2217:2217:2217))
        (PORT d[2] (2719:2719:2719) (2719:2719:2719))
        (PORT d[3] (2838:2838:2838) (2838:2838:2838))
        (PORT d[4] (4275:4275:4275) (4275:4275:4275))
        (PORT d[5] (3341:3341:3341) (3341:3341:3341))
        (PORT d[6] (3706:3706:3706) (3706:3706:3706))
        (PORT d[7] (2297:2297:2297) (2297:2297:2297))
        (PORT d[8] (3114:3114:3114) (3114:3114:3114))
        (PORT d[9] (3408:3408:3408) (3408:3408:3408))
        (PORT d[10] (2739:2739:2739) (2739:2739:2739))
        (PORT d[11] (3258:3258:3258) (3258:3258:3258))
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (2750:2750:2750) (2750:2750:2750))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a335\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT d[0] (2750:2750:2750) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a335\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a335\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a367\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (2661:2661:2661) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a367\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2619:2619:2619) (2619:2619:2619))
        (PORT d[1] (2209:2209:2209) (2209:2209:2209))
        (PORT d[2] (1574:1574:1574) (1574:1574:1574))
        (PORT d[3] (1498:1498:1498) (1498:1498:1498))
        (PORT d[4] (1294:1294:1294) (1294:1294:1294))
        (PORT d[5] (1946:1946:1946) (1946:1946:1946))
        (PORT d[6] (1870:1870:1870) (1870:1870:1870))
        (PORT d[7] (1625:1625:1625) (1625:1625:1625))
        (PORT d[8] (2072:2072:2072) (2072:2072:2072))
        (PORT d[9] (1306:1306:1306) (1306:1306:1306))
        (PORT d[10] (1958:1958:1958) (1958:1958:1958))
        (PORT d[11] (2271:2271:2271) (2271:2271:2271))
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (2661:2661:2661) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a367\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT d[0] (2661:2661:2661) (2661:2661:2661))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a367\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a367\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w15_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2461:2461:2461) (2461:2461:2461))
        (PORT datab (788:788:788) (788:788:788))
        (PORT datac (2015:2015:2015) (2015:2015:2015))
        (PORT datad (2609:2609:2609) (2609:2609:2609))
        (PORT datae (2031:2031:2031) (2031:2031:2031))
        (PORT dataf (501:501:501) (501:501:501))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w15_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (274:274:274))
        (PORT datab (261:261:261) (261:261:261))
        (PORT datac (2184:2184:2184) (2184:2184:2184))
        (PORT datad (912:912:912) (912:912:912))
        (PORT datae (2403:2403:2403) (2403:2403:2403))
        (PORT dataf (211:211:211) (211:211:211))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1903:1903:1903) (1903:1903:1903))
        (PORT ena (2218:2218:2218) (2218:2218:2218))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (541:541:541) (541:541:541))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1630:1630:1630) (1630:1630:1630))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1397:1397:1397) (1397:1397:1397))
        (PORT dataf (313:313:313) (313:313:313))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (649:649:649) (649:649:649))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (520:520:520) (520:520:520))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (210:210:210) (210:210:210))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst1\|inst1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (383:383:383))
        (PORT datab (583:583:583) (583:583:583))
        (PORT datac (5126:5126:5126) (5126:5126:5126))
        (PORT datad (262:262:262) (262:262:262))
        (PORT dataf (868:868:868) (868:868:868))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1026:1026:1026) (1026:1026:1026))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|address_reg_a\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (664:664:664) (664:664:664))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|out_address_reg_a\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (865:865:865) (865:865:865))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a347\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (PORT ena (2862:2862:2862) (2862:2862:2862))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a347\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3580:3580:3580) (3580:3580:3580))
        (PORT d[1] (3044:3044:3044) (3044:3044:3044))
        (PORT d[2] (2790:2790:2790) (2790:2790:2790))
        (PORT d[3] (3304:3304:3304) (3304:3304:3304))
        (PORT d[4] (3330:3330:3330) (3330:3330:3330))
        (PORT d[5] (3464:3464:3464) (3464:3464:3464))
        (PORT d[6] (3586:3586:3586) (3586:3586:3586))
        (PORT d[7] (3267:3267:3267) (3267:3267:3267))
        (PORT d[8] (3207:3207:3207) (3207:3207:3207))
        (PORT d[9] (4241:4241:4241) (4241:4241:4241))
        (PORT d[10] (2775:2775:2775) (2775:2775:2775))
        (PORT d[11] (3812:3812:3812) (3812:3812:3812))
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (PORT ena (2862:2862:2862) (2862:2862:2862))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a347\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (PORT d[0] (2862:2862:2862) (2862:2862:2862))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a347\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a347\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a379\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (PORT ena (2679:2679:2679) (2679:2679:2679))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a379\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3226:3226:3226) (3226:3226:3226))
        (PORT d[1] (2695:2695:2695) (2695:2695:2695))
        (PORT d[2] (2652:2652:2652) (2652:2652:2652))
        (PORT d[3] (2957:2957:2957) (2957:2957:2957))
        (PORT d[4] (3124:3124:3124) (3124:3124:3124))
        (PORT d[5] (3863:3863:3863) (3863:3863:3863))
        (PORT d[6] (3627:3627:3627) (3627:3627:3627))
        (PORT d[7] (2925:2925:2925) (2925:2925:2925))
        (PORT d[8] (3545:3545:3545) (3545:3545:3545))
        (PORT d[9] (4248:4248:4248) (4248:4248:4248))
        (PORT d[10] (2812:2812:2812) (2812:2812:2812))
        (PORT d[11] (3495:3495:3495) (3495:3495:3495))
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (PORT ena (2679:2679:2679) (2679:2679:2679))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a379\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (PORT d[0] (2679:2679:2679) (2679:2679:2679))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a379\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2138:2138:2138))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a379\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1986:1986:1986))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a283\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2005:2005:2005))
        (PORT ena (2638:2638:2638) (2638:2638:2638))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a283\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3146:3146:3146) (3146:3146:3146))
        (PORT d[1] (2664:2664:2664) (2664:2664:2664))
        (PORT d[2] (2876:2876:2876) (2876:2876:2876))
        (PORT d[3] (2658:2658:2658) (2658:2658:2658))
        (PORT d[4] (2905:2905:2905) (2905:2905:2905))
        (PORT d[5] (4107:4107:4107) (4107:4107:4107))
        (PORT d[6] (3869:3869:3869) (3869:3869:3869))
        (PORT d[7] (2903:2903:2903) (2903:2903:2903))
        (PORT d[8] (3563:3563:3563) (3563:3563:3563))
        (PORT d[9] (3852:3852:3852) (3852:3852:3852))
        (PORT d[10] (2802:2802:2802) (2802:2802:2802))
        (PORT d[11] (3460:3460:3460) (3460:3460:3460))
        (PORT clk (2005:2005:2005) (2005:2005:2005))
        (PORT ena (2638:2638:2638) (2638:2638:2638))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a283\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2005:2005:2005))
        (PORT d[0] (2638:2638:2638) (2638:2638:2638))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a283\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a283\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1995:1995:1995) (1995:1995:1995))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w27_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (900:900:900))
        (PORT datab (1766:1766:1766) (1766:1766:1766))
        (PORT datac (2107:2107:2107) (2107:2107:2107))
        (PORT datad (2493:2493:2493) (2493:2493:2493))
        (PORT datae (2273:2273:2273) (2273:2273:2273))
        (PORT dataf (2293:2293:2293) (2293:2293:2293))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a411\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (2442:2442:2442) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a411\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2882:2882:2882) (2882:2882:2882))
        (PORT d[1] (2574:2574:2574) (2574:2574:2574))
        (PORT d[2] (2144:2144:2144) (2144:2144:2144))
        (PORT d[3] (2797:2797:2797) (2797:2797:2797))
        (PORT d[4] (2135:2135:2135) (2135:2135:2135))
        (PORT d[5] (2327:2327:2327) (2327:2327:2327))
        (PORT d[6] (3750:3750:3750) (3750:3750:3750))
        (PORT d[7] (3095:3095:3095) (3095:3095:3095))
        (PORT d[8] (2337:2337:2337) (2337:2337:2337))
        (PORT d[9] (3328:3328:3328) (3328:3328:3328))
        (PORT d[10] (3229:3229:3229) (3229:3229:3229))
        (PORT d[11] (3108:3108:3108) (3108:3108:3108))
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (2442:2442:2442) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a411\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT d[0] (2442:2442:2442) (2442:2442:2442))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a411\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a411\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a443\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2027:2027:2027))
        (PORT ena (2669:2669:2669) (2669:2669:2669))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a443\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3336:3336:3336) (3336:3336:3336))
        (PORT d[1] (3815:3815:3815) (3815:3815:3815))
        (PORT d[2] (2583:2583:2583) (2583:2583:2583))
        (PORT d[3] (3258:3258:3258) (3258:3258:3258))
        (PORT d[4] (2615:2615:2615) (2615:2615:2615))
        (PORT d[5] (3093:3093:3093) (3093:3093:3093))
        (PORT d[6] (3563:3563:3563) (3563:3563:3563))
        (PORT d[7] (3550:3550:3550) (3550:3550:3550))
        (PORT d[8] (2805:2805:2805) (2805:2805:2805))
        (PORT d[9] (3363:3363:3363) (3363:3363:3363))
        (PORT d[10] (3012:3012:3012) (3012:3012:3012))
        (PORT d[11] (3044:3044:3044) (3044:3044:3044))
        (PORT clk (2027:2027:2027) (2027:2027:2027))
        (PORT ena (2669:2669:2669) (2669:2669:2669))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a443\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2027:2027:2027))
        (PORT d[0] (2669:2669:2669) (2669:2669:2669))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a443\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a443\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a475\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (2786:2786:2786) (2786:2786:2786))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a475\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3892:3892:3892) (3892:3892:3892))
        (PORT d[1] (3377:3377:3377) (3377:3377:3377))
        (PORT d[2] (2627:2627:2627) (2627:2627:2627))
        (PORT d[3] (3579:3579:3579) (3579:3579:3579))
        (PORT d[4] (2977:2977:2977) (2977:2977:2977))
        (PORT d[5] (3132:3132:3132) (3132:3132:3132))
        (PORT d[6] (3547:3547:3547) (3547:3547:3547))
        (PORT d[7] (3530:3530:3530) (3530:3530:3530))
        (PORT d[8] (2838:2838:2838) (2838:2838:2838))
        (PORT d[9] (3361:3361:3361) (3361:3361:3361))
        (PORT d[10] (2777:2777:2777) (2777:2777:2777))
        (PORT d[11] (3312:3312:3312) (3312:3312:3312))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (2786:2786:2786) (2786:2786:2786))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a475\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT d[0] (2786:2786:2786) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a475\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a475\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2015:2015:2015))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a507\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1995:1995:1995) (1995:1995:1995))
        (PORT ena (2991:2991:2991) (2991:2991:2991))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a507\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3317:3317:3317) (3317:3317:3317))
        (PORT d[1] (3009:3009:3009) (3009:3009:3009))
        (PORT d[2] (2826:2826:2826) (2826:2826:2826))
        (PORT d[3] (3600:3600:3600) (3600:3600:3600))
        (PORT d[4] (3258:3258:3258) (3258:3258:3258))
        (PORT d[5] (3224:3224:3224) (3224:3224:3224))
        (PORT d[6] (3506:3506:3506) (3506:3506:3506))
        (PORT d[7] (3112:3112:3112) (3112:3112:3112))
        (PORT d[8] (3356:3356:3356) (3356:3356:3356))
        (PORT d[9] (3310:3310:3310) (3310:3310:3310))
        (PORT d[10] (3495:3495:3495) (3495:3495:3495))
        (PORT d[11] (3351:3351:3351) (3351:3351:3351))
        (PORT clk (1995:1995:1995) (1995:1995:1995))
        (PORT ena (2991:2991:2991) (2991:2991:2991))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a507\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1995:1995:1995) (1995:1995:1995))
        (PORT d[0] (2991:2991:2991) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a507\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2137:2137:2137))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a507\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (1985:1985:1985))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w27_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2504:2504:2504) (2504:2504:2504))
        (PORT datab (650:650:650) (650:650:650))
        (PORT datac (985:985:985) (985:985:985))
        (PORT datad (851:851:851) (851:851:851))
        (PORT datae (1118:1118:1118) (1118:1118:1118))
        (PORT dataf (3068:3068:3068) (3068:3068:3068))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (3166:3166:3166) (3166:3166:3166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4197:4197:4197) (4197:4197:4197))
        (PORT d[1] (4191:4191:4191) (4191:4191:4191))
        (PORT d[2] (3155:3155:3155) (3155:3155:3155))
        (PORT d[3] (4317:4317:4317) (4317:4317:4317))
        (PORT d[4] (3884:3884:3884) (3884:3884:3884))
        (PORT d[5] (3257:3257:3257) (3257:3257:3257))
        (PORT d[6] (4001:4001:4001) (4001:4001:4001))
        (PORT d[7] (3834:3834:3834) (3834:3834:3834))
        (PORT d[8] (3374:3374:3374) (3374:3374:3374))
        (PORT d[9] (4076:4076:4076) (4076:4076:4076))
        (PORT d[10] (4092:4092:4092) (4092:4092:4092))
        (PORT d[11] (3840:3840:3840) (3840:3840:3840))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (3166:3166:3166) (3166:3166:3166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT d[0] (3166:3166:3166) (3166:3166:3166))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a27\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2015:2015:2015))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a91\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT ena (2430:2430:2430) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3498:3498:3498) (3498:3498:3498))
        (PORT d[1] (2259:2259:2259) (2259:2259:2259))
        (PORT d[2] (2014:2014:2014) (2014:2014:2014))
        (PORT d[3] (2499:2499:2499) (2499:2499:2499))
        (PORT d[4] (2744:2744:2744) (2744:2744:2744))
        (PORT d[5] (2886:2886:2886) (2886:2886:2886))
        (PORT d[6] (3870:3870:3870) (3870:3870:3870))
        (PORT d[7] (2766:2766:2766) (2766:2766:2766))
        (PORT d[8] (2514:2514:2514) (2514:2514:2514))
        (PORT d[9] (3214:3214:3214) (3214:3214:3214))
        (PORT d[10] (2552:2552:2552) (2552:2552:2552))
        (PORT d[11] (2755:2755:2755) (2755:2755:2755))
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT ena (2430:2430:2430) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a91\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT d[0] (2430:2430:2430) (2430:2430:2430))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a91\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (2292:2292:2292) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3207:3207:3207) (3207:3207:3207))
        (PORT d[1] (2313:2313:2313) (2313:2313:2313))
        (PORT d[2] (2031:2031:2031) (2031:2031:2031))
        (PORT d[3] (2239:2239:2239) (2239:2239:2239))
        (PORT d[4] (2749:2749:2749) (2749:2749:2749))
        (PORT d[5] (2174:2174:2174) (2174:2174:2174))
        (PORT d[6] (3048:3048:3048) (3048:3048:3048))
        (PORT d[7] (2776:2776:2776) (2776:2776:2776))
        (PORT d[8] (2495:2495:2495) (2495:2495:2495))
        (PORT d[9] (3169:3169:3169) (3169:3169:3169))
        (PORT d[10] (2883:2883:2883) (2883:2883:2883))
        (PORT d[11] (2795:2795:2795) (2795:2795:2795))
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (2292:2292:2292) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT d[0] (2292:2292:2292) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a59\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a123\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (3438:3438:3438) (3438:3438:3438))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a123\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3290:3290:3290) (3290:3290:3290))
        (PORT d[1] (2869:2869:2869) (2869:2869:2869))
        (PORT d[2] (3363:3363:3363) (3363:3363:3363))
        (PORT d[3] (3418:3418:3418) (3418:3418:3418))
        (PORT d[4] (3046:3046:3046) (3046:3046:3046))
        (PORT d[5] (3567:3567:3567) (3567:3567:3567))
        (PORT d[6] (3680:3680:3680) (3680:3680:3680))
        (PORT d[7] (3722:3722:3722) (3722:3722:3722))
        (PORT d[8] (3196:3196:3196) (3196:3196:3196))
        (PORT d[9] (2769:2769:2769) (2769:2769:2769))
        (PORT d[10] (2644:2644:2644) (2644:2644:2644))
        (PORT d[11] (2924:2924:2924) (2924:2924:2924))
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (3438:3438:3438) (3438:3438:3438))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a123\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT d[0] (3438:3438:3438) (3438:3438:3438))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a123\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a123\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w27_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2320:2320:2320) (2320:2320:2320))
        (PORT datab (2737:2737:2737) (2737:2737:2737))
        (PORT datac (2485:2485:2485) (2485:2485:2485))
        (PORT datad (563:563:563) (563:563:563))
        (PORT datae (292:292:292) (292:292:292))
        (PORT dataf (2546:2546:2546) (2546:2546:2546))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a219\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (2704:2704:2704) (2704:2704:2704))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a219\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3396:3396:3396) (3396:3396:3396))
        (PORT d[1] (3340:3340:3340) (3340:3340:3340))
        (PORT d[2] (2256:2256:2256) (2256:2256:2256))
        (PORT d[3] (3781:3781:3781) (3781:3781:3781))
        (PORT d[4] (3000:3000:3000) (3000:3000:3000))
        (PORT d[5] (2782:2782:2782) (2782:2782:2782))
        (PORT d[6] (3850:3850:3850) (3850:3850:3850))
        (PORT d[7] (3766:3766:3766) (3766:3766:3766))
        (PORT d[8] (2704:2704:2704) (2704:2704:2704))
        (PORT d[9] (3660:3660:3660) (3660:3660:3660))
        (PORT d[10] (2746:2746:2746) (2746:2746:2746))
        (PORT d[11] (2748:2748:2748) (2748:2748:2748))
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (2704:2704:2704) (2704:2704:2704))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a219\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT d[0] (2704:2704:2704) (2704:2704:2704))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a219\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a219\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a155\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (1981:1981:1981))
        (PORT ena (2953:2953:2953) (2953:2953:2953))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a155\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4580:4580:4580) (4580:4580:4580))
        (PORT d[1] (2653:2653:2653) (2653:2653:2653))
        (PORT d[2] (2673:2673:2673) (2673:2673:2673))
        (PORT d[3] (4344:4344:4344) (4344:4344:4344))
        (PORT d[4] (3245:3245:3245) (3245:3245:3245))
        (PORT d[5] (2887:2887:2887) (2887:2887:2887))
        (PORT d[6] (3652:3652:3652) (3652:3652:3652))
        (PORT d[7] (3154:3154:3154) (3154:3154:3154))
        (PORT d[8] (3001:3001:3001) (3001:3001:3001))
        (PORT d[9] (3655:3655:3655) (3655:3655:3655))
        (PORT d[10] (3628:3628:3628) (3628:3628:3628))
        (PORT d[11] (4107:4107:4107) (4107:4107:4107))
        (PORT clk (1981:1981:1981) (1981:1981:1981))
        (PORT ena (2953:2953:2953) (2953:2953:2953))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a155\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (1981:1981:1981))
        (PORT d[0] (2953:2953:2953) (2953:2953:2953))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a155\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2123:2123:2123))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a155\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (1971:1971:1971))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a251\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1988:1988:1988))
        (PORT ena (2879:2879:2879) (2879:2879:2879))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a251\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3332:3332:3332) (3332:3332:3332))
        (PORT d[1] (2997:2997:2997) (2997:2997:2997))
        (PORT d[2] (2277:2277:2277) (2277:2277:2277))
        (PORT d[3] (3568:3568:3568) (3568:3568:3568))
        (PORT d[4] (2996:2996:2996) (2996:2996:2996))
        (PORT d[5] (3503:3503:3503) (3503:3503:3503))
        (PORT d[6] (3528:3528:3528) (3528:3528:3528))
        (PORT d[7] (3028:3028:3028) (3028:3028:3028))
        (PORT d[8] (3284:3284:3284) (3284:3284:3284))
        (PORT d[9] (3265:3265:3265) (3265:3265:3265))
        (PORT d[10] (3945:3945:3945) (3945:3945:3945))
        (PORT d[11] (3632:3632:3632) (3632:3632:3632))
        (PORT clk (1988:1988:1988) (1988:1988:1988))
        (PORT ena (2879:2879:2879) (2879:2879:2879))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a251\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1988:1988:1988))
        (PORT d[0] (2879:2879:2879) (2879:2879:2879))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a251\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2130:2130:2130))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a251\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1978:1978:1978))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w27_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1298:1298:1298) (1298:1298:1298))
        (PORT datab (753:753:753) (753:753:753))
        (PORT datac (2483:2483:2483) (2483:2483:2483))
        (PORT datad (1619:1619:1619) (1619:1619:1619))
        (PORT datae (1077:1077:1077) (1077:1077:1077))
        (PORT dataf (3069:3069:3069) (3069:3069:3069))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w27_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1055:1055:1055))
        (PORT datab (2022:2022:2022) (2022:2022:2022))
        (PORT datac (249:249:249) (249:249:249))
        (PORT datad (1287:1287:1287) (1287:1287:1287))
        (PORT datae (217:217:217) (217:217:217))
        (PORT dataf (1220:1220:1220) (1220:1220:1220))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1867:1867:1867) (1867:1867:1867))
        (PORT ena (2787:2787:2787) (2787:2787:2787))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a223\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT ena (2701:2701:2701) (2701:2701:2701))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a223\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3427:3427:3427) (3427:3427:3427))
        (PORT d[1] (3049:3049:3049) (3049:3049:3049))
        (PORT d[2] (2927:2927:2927) (2927:2927:2927))
        (PORT d[3] (3806:3806:3806) (3806:3806:3806))
        (PORT d[4] (2543:2543:2543) (2543:2543:2543))
        (PORT d[5] (2674:2674:2674) (2674:2674:2674))
        (PORT d[6] (3876:3876:3876) (3876:3876:3876))
        (PORT d[7] (3825:3825:3825) (3825:3825:3825))
        (PORT d[8] (2487:2487:2487) (2487:2487:2487))
        (PORT d[9] (3680:3680:3680) (3680:3680:3680))
        (PORT d[10] (2771:2771:2771) (2771:2771:2771))
        (PORT d[11] (2966:2966:2966) (2966:2966:2966))
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT ena (2701:2701:2701) (2701:2701:2701))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a223\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT d[0] (2701:2701:2701) (2701:2701:2701))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a223\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a223\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a191\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (3248:3248:3248) (3248:3248:3248))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a191\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3875:3875:3875) (3875:3875:3875))
        (PORT d[1] (4186:4186:4186) (4186:4186:4186))
        (PORT d[2] (3132:3132:3132) (3132:3132:3132))
        (PORT d[3] (3798:3798:3798) (3798:3798:3798))
        (PORT d[4] (3617:3617:3617) (3617:3617:3617))
        (PORT d[5] (3518:3518:3518) (3518:3518:3518))
        (PORT d[6] (3977:3977:3977) (3977:3977:3977))
        (PORT d[7] (3574:3574:3574) (3574:3574:3574))
        (PORT d[8] (3408:3408:3408) (3408:3408:3408))
        (PORT d[9] (3567:3567:3567) (3567:3567:3567))
        (PORT d[10] (4511:4511:4511) (4511:4511:4511))
        (PORT d[11] (3899:3899:3899) (3899:3899:3899))
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (3248:3248:3248) (3248:3248:3248))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a191\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT d[0] (3248:3248:3248) (3248:3248:3248))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a191\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a191\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a159\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (1971:1971:1971))
        (PORT ena (3297:3297:3297) (3297:3297:3297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a159\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4594:4594:4594) (4594:4594:4594))
        (PORT d[1] (3152:3152:3152) (3152:3152:3152))
        (PORT d[2] (2651:2651:2651) (2651:2651:2651))
        (PORT d[3] (3318:3318:3318) (3318:3318:3318))
        (PORT d[4] (2965:2965:2965) (2965:2965:2965))
        (PORT d[5] (3480:3480:3480) (3480:3480:3480))
        (PORT d[6] (3799:3799:3799) (3799:3799:3799))
        (PORT d[7] (3127:3127:3127) (3127:3127:3127))
        (PORT d[8] (3041:3041:3041) (3041:3041:3041))
        (PORT d[9] (4189:4189:4189) (4189:4189:4189))
        (PORT d[10] (3639:3639:3639) (3639:3639:3639))
        (PORT d[11] (4167:4167:4167) (4167:4167:4167))
        (PORT clk (1971:1971:1971) (1971:1971:1971))
        (PORT ena (3297:3297:3297) (3297:3297:3297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a159\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (1971:1971:1971))
        (PORT d[0] (3297:3297:3297) (3297:3297:3297))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a159\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2113:2113:2113))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a159\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1961:1961:1961))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w31_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2262:2262:2262) (2262:2262:2262))
        (PORT datab (1017:1017:1017) (1017:1017:1017))
        (PORT datac (3067:3067:3067) (3067:3067:3067))
        (PORT datad (2301:2301:2301) (2301:2301:2301))
        (PORT datae (1562:1562:1562) (1562:1562:1562))
        (PORT dataf (2402:2402:2402) (2402:2402:2402))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a351\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (3059:3059:3059) (3059:3059:3059))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a351\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4374:4374:4374) (4374:4374:4374))
        (PORT d[1] (4123:4123:4123) (4123:4123:4123))
        (PORT d[2] (3143:3143:3143) (3143:3143:3143))
        (PORT d[3] (3883:3883:3883) (3883:3883:3883))
        (PORT d[4] (2967:2967:2967) (2967:2967:2967))
        (PORT d[5] (3412:3412:3412) (3412:3412:3412))
        (PORT d[6] (4291:4291:4291) (4291:4291:4291))
        (PORT d[7] (4591:4591:4591) (4591:4591:4591))
        (PORT d[8] (2881:2881:2881) (2881:2881:2881))
        (PORT d[9] (4066:4066:4066) (4066:4066:4066))
        (PORT d[10] (3275:3275:3275) (3275:3275:3275))
        (PORT d[11] (4274:4274:4274) (4274:4274:4274))
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (3059:3059:3059) (3059:3059:3059))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a351\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT d[0] (3059:3059:3059) (3059:3059:3059))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a351\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a351\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a319\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (2821:2821:2821) (2821:2821:2821))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a319\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3703:3703:3703) (3703:3703:3703))
        (PORT d[1] (3341:3341:3341) (3341:3341:3341))
        (PORT d[2] (2460:2460:2460) (2460:2460:2460))
        (PORT d[3] (3331:3331:3331) (3331:3331:3331))
        (PORT d[4] (2507:2507:2507) (2507:2507:2507))
        (PORT d[5] (2363:2363:2363) (2363:2363:2363))
        (PORT d[6] (3467:3467:3467) (3467:3467:3467))
        (PORT d[7] (3818:3818:3818) (3818:3818:3818))
        (PORT d[8] (2444:2444:2444) (2444:2444:2444))
        (PORT d[9] (3303:3303:3303) (3303:3303:3303))
        (PORT d[10] (2939:2939:2939) (2939:2939:2939))
        (PORT d[11] (3188:3188:3188) (3188:3188:3188))
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (2821:2821:2821) (2821:2821:2821))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a319\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT d[0] (2821:2821:2821) (2821:2821:2821))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a319\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a319\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a287\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1989:1989:1989))
        (PORT ena (2868:2868:2868) (2868:2868:2868))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a287\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4119:4119:4119) (4119:4119:4119))
        (PORT d[1] (3756:3756:3756) (3756:3756:3756))
        (PORT d[2] (2675:2675:2675) (2675:2675:2675))
        (PORT d[3] (4135:4135:4135) (4135:4135:4135))
        (PORT d[4] (3011:3011:3011) (3011:3011:3011))
        (PORT d[5] (2906:2906:2906) (2906:2906:2906))
        (PORT d[6] (3874:3874:3874) (3874:3874:3874))
        (PORT d[7] (3214:3214:3214) (3214:3214:3214))
        (PORT d[8] (3035:3035:3035) (3035:3035:3035))
        (PORT d[9] (3745:3745:3745) (3745:3745:3745))
        (PORT d[10] (3292:3292:3292) (3292:3292:3292))
        (PORT d[11] (3399:3399:3399) (3399:3399:3399))
        (PORT clk (1989:1989:1989) (1989:1989:1989))
        (PORT ena (2868:2868:2868) (2868:2868:2868))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a287\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1989:1989:1989))
        (PORT d[0] (2868:2868:2868) (2868:2868:2868))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a287\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2131:2131:2131))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a287\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (1979:1979:1979))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w31_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2268:2268:2268) (2268:2268:2268))
        (PORT datab (1761:1761:1761) (1761:1761:1761))
        (PORT datac (796:796:796) (796:796:796))
        (PORT datad (3069:3069:3069) (3069:3069:3069))
        (PORT datae (1646:1646:1646) (1646:1646:1646))
        (PORT dataf (2402:2402:2402) (2402:2402:2402))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (3014:3014:3014) (3014:3014:3014))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4409:4409:4409) (4409:4409:4409))
        (PORT d[1] (4127:4127:4127) (4127:4127:4127))
        (PORT d[2] (3095:3095:3095) (3095:3095:3095))
        (PORT d[3] (3849:3849:3849) (3849:3849:3849))
        (PORT d[4] (3488:3488:3488) (3488:3488:3488))
        (PORT d[5] (3284:3284:3284) (3284:3284:3284))
        (PORT d[6] (4347:4347:4347) (4347:4347:4347))
        (PORT d[7] (4298:4298:4298) (4298:4298:4298))
        (PORT d[8] (3096:3096:3096) (3096:3096:3096))
        (PORT d[9] (3995:3995:3995) (3995:3995:3995))
        (PORT d[10] (3308:3308:3308) (3308:3308:3308))
        (PORT d[11] (4151:4151:4151) (4151:4151:4151))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (3014:3014:3014) (3014:3014:3014))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a95\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT d[0] (3014:3014:3014) (3014:3014:3014))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a95\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2015:2015:2015))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (PORT ena (3327:3327:3327) (3327:3327:3327))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4223:4223:4223) (4223:4223:4223))
        (PORT d[1] (3997:3997:3997) (3997:3997:3997))
        (PORT d[2] (3129:3129:3129) (3129:3129:3129))
        (PORT d[3] (4309:4309:4309) (4309:4309:4309))
        (PORT d[4] (3869:3869:3869) (3869:3869:3869))
        (PORT d[5] (3533:3533:3533) (3533:3533:3533))
        (PORT d[6] (3966:3966:3966) (3966:3966:3966))
        (PORT d[7] (3813:3813:3813) (3813:3813:3813))
        (PORT d[8] (3633:3633:3633) (3633:3633:3633))
        (PORT d[9] (4331:4331:4331) (4331:4331:4331))
        (PORT d[10] (3839:3839:3839) (3839:3839:3839))
        (PORT d[11] (3845:3845:3845) (3845:3845:3845))
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (PORT ena (3327:3327:3327) (3327:3327:3327))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (PORT d[0] (3327:3327:3327) (3327:3327:3327))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a31\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a127\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT ena (3271:3271:3271) (3271:3271:3271))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a127\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4091:4091:4091) (4091:4091:4091))
        (PORT d[1] (3510:3510:3510) (3510:3510:3510))
        (PORT d[2] (2645:2645:2645) (2645:2645:2645))
        (PORT d[3] (3628:3628:3628) (3628:3628:3628))
        (PORT d[4] (2679:2679:2679) (2679:2679:2679))
        (PORT d[5] (3166:3166:3166) (3166:3166:3166))
        (PORT d[6] (3504:3504:3504) (3504:3504:3504))
        (PORT d[7] (3434:3434:3434) (3434:3434:3434))
        (PORT d[8] (3110:3110:3110) (3110:3110:3110))
        (PORT d[9] (3049:3049:3049) (3049:3049:3049))
        (PORT d[10] (3183:3183:3183) (3183:3183:3183))
        (PORT d[11] (3102:3102:3102) (3102:3102:3102))
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT ena (3271:3271:3271) (3271:3271:3271))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a127\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT d[0] (3271:3271:3271) (3271:3271:3271))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a127\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a127\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2009:2009:2009))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2030:2030:2030))
        (PORT ena (3348:3348:3348) (3348:3348:3348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3620:3620:3620) (3620:3620:3620))
        (PORT d[1] (3068:3068:3068) (3068:3068:3068))
        (PORT d[2] (2830:2830:2830) (2830:2830:2830))
        (PORT d[3] (3343:3343:3343) (3343:3343:3343))
        (PORT d[4] (3282:3282:3282) (3282:3282:3282))
        (PORT d[5] (3434:3434:3434) (3434:3434:3434))
        (PORT d[6] (3638:3638:3638) (3638:3638:3638))
        (PORT d[7] (3518:3518:3518) (3518:3518:3518))
        (PORT d[8] (2909:2909:2909) (2909:2909:2909))
        (PORT d[9] (4256:4256:4256) (4256:4256:4256))
        (PORT d[10] (2852:2852:2852) (2852:2852:2852))
        (PORT d[11] (4057:4057:4057) (4057:4057:4057))
        (PORT clk (2030:2030:2030) (2030:2030:2030))
        (PORT ena (3348:3348:3348) (3348:3348:3348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2030:2030:2030))
        (PORT d[0] (3348:3348:3348) (3348:3348:3348))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a63\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w31_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3126:3126:3126) (3126:3126:3126))
        (PORT datab (1529:1529:1529) (1529:1529:1529))
        (PORT datac (2478:2478:2478) (2478:2478:2478))
        (PORT datad (2339:2339:2339) (2339:2339:2339))
        (PORT datae (1000:1000:1000) (1000:1000:1000))
        (PORT dataf (2343:2343:2343) (2343:2343:2343))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w31_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1882:1882:1882) (1882:1882:1882))
        (PORT datab (926:926:926) (926:926:926))
        (PORT datac (249:249:249) (249:249:249))
        (PORT datad (249:249:249) (249:249:249))
        (PORT datae (2719:2719:2719) (2719:2719:2719))
        (PORT dataf (559:559:559) (559:559:559))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (3463:3463:3463) (3463:3463:3463))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst1\|_\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1952:1952:1952) (1952:1952:1952))
        (PORT datad (2019:2019:2019) (2019:2019:2019))
        (PORT dataf (1890:1890:1890) (1890:1890:1890))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst\|ALUIMM\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2321:2321:2321) (2321:2321:2321))
        (PORT datab (274:274:274) (274:274:274))
        (PORT datac (2323:2323:2323) (2323:2323:2323))
        (PORT datad (2152:2152:2152) (2152:2152:2152))
        (PORT dataf (238:238:238) (238:238:238))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst5\|y\[3\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1154:1154:1154) (1154:1154:1154))
        (PORT datad (1889:1889:1889) (1889:1889:1889))
        (PORT datae (2257:2257:2257) (2257:2257:2257))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst\|_\~114\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (1036:1036:1036))
        (PORT datab (283:283:283) (283:283:283))
        (PORT datac (280:280:280) (280:280:280))
        (PORT datad (1526:1526:1526) (1526:1526:1526))
        (PORT datae (1944:1944:1944) (1944:1944:1944))
        (PORT dataf (249:249:249) (249:249:249))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst\|_\~115\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (291:291:291))
        (PORT datab (285:285:285) (285:285:285))
        (PORT datac (1831:1831:1831) (1831:1831:1831))
        (PORT datad (1857:1857:1857) (1857:1857:1857))
        (PORT dataf (217:217:217) (217:217:217))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst1\|STALL\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (851:851:851))
        (PORT datad (671:671:671) (671:671:671))
        (PORT dataf (649:649:649) (649:649:649))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (553:553:553) (553:553:553))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (1641:1641:1641) (1641:1641:1641))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst2\|inst1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (870:870:870))
        (PORT datab (389:389:389) (389:389:389))
        (PORT datac (4966:4966:4966) (4966:4966:4966))
        (PORT datad (580:580:580) (580:580:580))
        (PORT dataf (1059:1059:1059) (1059:1059:1059))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (1365:1365:1365) (1365:1365:1365))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst1\|inst\|Adder8\-inst1\|inst1\|9\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (620:620:620) (620:620:620))
        (PORT datae (601:601:601) (601:601:601))
        (PORT dataf (224:224:224) (224:224:224))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst1\|inst\|Adder8\-inst1\|inst4\|9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (308:308:308))
        (PORT datab (561:561:561) (561:561:561))
        (PORT datac (266:266:266) (266:266:266))
        (PORT dataf (231:231:231) (231:231:231))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst2\|inst9\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5215:5215:5215) (5215:5215:5215))
        (PORT datab (644:644:644) (644:644:644))
        (PORT datac (559:559:559) (559:559:559))
        (PORT datad (381:381:381) (381:381:381))
        (PORT dataf (853:853:853) (853:853:853))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1026:1026:1026) (1026:1026:1026))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst1\|inst\|Adder8\-inst1\|inst6\|9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (546:546:546) (546:546:546))
        (PORT datac (616:616:616) (616:616:616))
        (PORT datad (228:228:228) (228:228:228))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst2\|inst6\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (PORT datab (379:379:379) (379:379:379))
        (PORT datac (5189:5189:5189) (5189:5189:5189))
        (PORT dataf (864:864:864) (864:864:864))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1026:1026:1026) (1026:1026:1026))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|deep_decode\|w_anode4383w\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (691:691:691) (691:691:691))
        (PORT datac (723:723:723) (723:723:723))
        (PORT datad (956:956:956) (956:956:956))
        (PORT dataf (749:749:749) (749:749:749))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a452\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2072:2072:2072))
        (PORT ena (3186:3186:3186) (3186:3186:3186))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a452\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3131:3131:3131) (3131:3131:3131))
        (PORT d[1] (2301:2301:2301) (2301:2301:2301))
        (PORT d[2] (3317:3317:3317) (3317:3317:3317))
        (PORT d[3] (2777:2777:2777) (2777:2777:2777))
        (PORT d[4] (2778:2778:2778) (2778:2778:2778))
        (PORT d[5] (2737:2737:2737) (2737:2737:2737))
        (PORT d[6] (2888:2888:2888) (2888:2888:2888))
        (PORT d[7] (2309:2309:2309) (2309:2309:2309))
        (PORT d[8] (2932:2932:2932) (2932:2932:2932))
        (PORT d[9] (1839:1839:1839) (1839:1839:1839))
        (PORT d[10] (2136:2136:2136) (2136:2136:2136))
        (PORT d[11] (2560:2560:2560) (2560:2560:2560))
        (PORT clk (2072:2072:2072) (2072:2072:2072))
        (PORT ena (3186:3186:3186) (3186:3186:3186))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a452\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2072:2072:2072))
        (PORT d[0] (3186:3186:3186) (3186:3186:3186))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a452\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a452\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT ena (3359:3359:3359) (3359:3359:3359))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4141:4141:4141) (4141:4141:4141))
        (PORT d[1] (2241:2241:2241) (2241:2241:2241))
        (PORT d[2] (3035:3035:3035) (3035:3035:3035))
        (PORT d[3] (3054:3054:3054) (3054:3054:3054))
        (PORT d[4] (4459:4459:4459) (4459:4459:4459))
        (PORT d[5] (3051:3051:3051) (3051:3051:3051))
        (PORT d[6] (4001:4001:4001) (4001:4001:4001))
        (PORT d[7] (3708:3708:3708) (3708:3708:3708))
        (PORT d[8] (3097:3097:3097) (3097:3097:3097))
        (PORT d[9] (3155:3155:3155) (3155:3155:3155))
        (PORT d[10] (3112:3112:3112) (3112:3112:3112))
        (PORT d[11] (2587:2587:2587) (2587:2587:2587))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT ena (3359:3359:3359) (3359:3359:3359))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a68\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT d[0] (3359:3359:3359) (3359:3359:3359))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a68\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a324\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (3175:3175:3175) (3175:3175:3175))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a324\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3301:3301:3301) (3301:3301:3301))
        (PORT d[1] (2767:2767:2767) (2767:2767:2767))
        (PORT d[2] (3039:3039:3039) (3039:3039:3039))
        (PORT d[3] (4390:4390:4390) (4390:4390:4390))
        (PORT d[4] (3676:3676:3676) (3676:3676:3676))
        (PORT d[5] (3905:3905:3905) (3905:3905:3905))
        (PORT d[6] (4006:4006:4006) (4006:4006:4006))
        (PORT d[7] (2942:2942:2942) (2942:2942:2942))
        (PORT d[8] (3676:3676:3676) (3676:3676:3676))
        (PORT d[9] (3716:3716:3716) (3716:3716:3716))
        (PORT d[10] (3315:3315:3315) (3315:3315:3315))
        (PORT d[11] (3375:3375:3375) (3375:3375:3375))
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (3175:3175:3175) (3175:3175:3175))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a324\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT d[0] (3175:3175:3175) (3175:3175:3175))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a324\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a324\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a196\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT ena (3348:3348:3348) (3348:3348:3348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a196\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3337:3337:3337) (3337:3337:3337))
        (PORT d[1] (2641:2641:2641) (2641:2641:2641))
        (PORT d[2] (3293:3293:3293) (3293:3293:3293))
        (PORT d[3] (3086:3086:3086) (3086:3086:3086))
        (PORT d[4] (2613:2613:2613) (2613:2613:2613))
        (PORT d[5] (2856:2856:2856) (2856:2856:2856))
        (PORT d[6] (3169:3169:3169) (3169:3169:3169))
        (PORT d[7] (2791:2791:2791) (2791:2791:2791))
        (PORT d[8] (3392:3392:3392) (3392:3392:3392))
        (PORT d[9] (3065:3065:3065) (3065:3065:3065))
        (PORT d[10] (2648:2648:2648) (2648:2648:2648))
        (PORT d[11] (2896:2896:2896) (2896:2896:2896))
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT ena (3348:3348:3348) (3348:3348:3348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a196\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT d[0] (3348:3348:3348) (3348:3348:3348))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a196\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a196\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w4_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2653:2653:2653) (2653:2653:2653))
        (PORT datab (1039:1039:1039) (1039:1039:1039))
        (PORT datac (1976:1976:1976) (1976:1976:1976))
        (PORT datad (2056:2056:2056) (2056:2056:2056))
        (PORT datae (2391:2391:2391) (2391:2391:2391))
        (PORT dataf (1676:1676:1676) (1676:1676:1676))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a356\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2078:2078:2078))
        (PORT ena (2908:2908:2908) (2908:2908:2908))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a356\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3777:3777:3777) (3777:3777:3777))
        (PORT d[1] (2577:2577:2577) (2577:2577:2577))
        (PORT d[2] (2904:2904:2904) (2904:2904:2904))
        (PORT d[3] (3120:3120:3120) (3120:3120:3120))
        (PORT d[4] (4101:4101:4101) (4101:4101:4101))
        (PORT d[5] (4383:4383:4383) (4383:4383:4383))
        (PORT d[6] (4686:4686:4686) (4686:4686:4686))
        (PORT d[7] (3336:3336:3336) (3336:3336:3336))
        (PORT d[8] (4306:4306:4306) (4306:4306:4306))
        (PORT d[9] (4408:4408:4408) (4408:4408:4408))
        (PORT d[10] (2864:2864:2864) (2864:2864:2864))
        (PORT d[11] (3382:3382:3382) (3382:3382:3382))
        (PORT clk (2078:2078:2078) (2078:2078:2078))
        (PORT ena (2908:2908:2908) (2908:2908:2908))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a356\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2078:2078:2078))
        (PORT d[0] (2908:2908:2908) (2908:2908:2908))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a356\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a356\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a100\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (3457:3457:3457) (3457:3457:3457))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a100\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4030:4030:4030) (4030:4030:4030))
        (PORT d[1] (2858:2858:2858) (2858:2858:2858))
        (PORT d[2] (3344:3344:3344) (3344:3344:3344))
        (PORT d[3] (3402:3402:3402) (3402:3402:3402))
        (PORT d[4] (2782:2782:2782) (2782:2782:2782))
        (PORT d[5] (3199:3199:3199) (3199:3199:3199))
        (PORT d[6] (3472:3472:3472) (3472:3472:3472))
        (PORT d[7] (3669:3669:3669) (3669:3669:3669))
        (PORT d[8] (3393:3393:3393) (3393:3393:3393))
        (PORT d[9] (3910:3910:3910) (3910:3910:3910))
        (PORT d[10] (2675:2675:2675) (2675:2675:2675))
        (PORT d[11] (3231:3231:3231) (3231:3231:3231))
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (3457:3457:3457) (3457:3457:3457))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a100\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT d[0] (3457:3457:3457) (3457:3457:3457))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a100\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a100\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a484\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (3078:3078:3078) (3078:3078:3078))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a484\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3702:3702:3702) (3702:3702:3702))
        (PORT d[1] (2631:2631:2631) (2631:2631:2631))
        (PORT d[2] (3360:3360:3360) (3360:3360:3360))
        (PORT d[3] (3684:3684:3684) (3684:3684:3684))
        (PORT d[4] (3091:3091:3091) (3091:3091:3091))
        (PORT d[5] (3256:3256:3256) (3256:3256:3256))
        (PORT d[6] (3792:3792:3792) (3792:3792:3792))
        (PORT d[7] (3354:3354:3354) (3354:3354:3354))
        (PORT d[8] (3731:3731:3731) (3731:3731:3731))
        (PORT d[9] (3635:3635:3635) (3635:3635:3635))
        (PORT d[10] (3009:3009:3009) (3009:3009:3009))
        (PORT d[11] (2858:2858:2858) (2858:2858:2858))
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (3078:3078:3078) (3078:3078:3078))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a484\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT d[0] (3078:3078:3078) (3078:3078:3078))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a484\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a484\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a228\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2081:2081:2081))
        (PORT ena (2980:2980:2980) (2980:2980:2980))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a228\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3760:3760:3760) (3760:3760:3760))
        (PORT d[1] (2571:2571:2571) (2571:2571:2571))
        (PORT d[2] (2963:2963:2963) (2963:2963:2963))
        (PORT d[3] (3556:3556:3556) (3556:3556:3556))
        (PORT d[4] (4095:4095:4095) (4095:4095:4095))
        (PORT d[5] (4580:4580:4580) (4580:4580:4580))
        (PORT d[6] (4678:4678:4678) (4678:4678:4678))
        (PORT d[7] (3319:3319:3319) (3319:3319:3319))
        (PORT d[8] (4283:4283:4283) (4283:4283:4283))
        (PORT d[9] (4390:4390:4390) (4390:4390:4390))
        (PORT d[10] (2874:2874:2874) (2874:2874:2874))
        (PORT d[11] (3021:3021:3021) (3021:3021:3021))
        (PORT clk (2081:2081:2081) (2081:2081:2081))
        (PORT ena (2980:2980:2980) (2980:2980:2980))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a228\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2081:2081:2081))
        (PORT d[0] (2980:2980:2980) (2980:2980:2980))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a228\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a228\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2071:2071:2071))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w4_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2664:2664:2664) (2664:2664:2664))
        (PORT datab (1975:1975:1975) (1975:1975:1975))
        (PORT datac (1556:1556:1556) (1556:1556:1556))
        (PORT datad (1968:1968:1968) (1968:1968:1968))
        (PORT datae (1544:1544:1544) (1544:1544:1544))
        (PORT dataf (1504:1504:1504) (1504:1504:1504))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (2945:2945:2945) (2945:2945:2945))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2683:2683:2683) (2683:2683:2683))
        (PORT d[1] (1917:1917:1917) (1917:1917:1917))
        (PORT d[2] (2746:2746:2746) (2746:2746:2746))
        (PORT d[3] (2753:2753:2753) (2753:2753:2753))
        (PORT d[4] (2136:2136:2136) (2136:2136:2136))
        (PORT d[5] (2358:2358:2358) (2358:2358:2358))
        (PORT d[6] (2811:2811:2811) (2811:2811:2811))
        (PORT d[7] (2607:2607:2607) (2607:2607:2607))
        (PORT d[8] (3192:3192:3192) (3192:3192:3192))
        (PORT d[9] (2579:2579:2579) (2579:2579:2579))
        (PORT d[10] (2379:2379:2379) (2379:2379:2379))
        (PORT d[11] (2750:2750:2750) (2750:2750:2750))
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (2945:2945:2945) (2945:2945:2945))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT d[0] (2945:2945:2945) (2945:2945:2945))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a4\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a132\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2079:2079:2079))
        (PORT ena (3785:3785:3785) (3785:3785:3785))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a132\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3604:3604:3604) (3604:3604:3604))
        (PORT d[1] (3002:3002:3002) (3002:3002:3002))
        (PORT d[2] (3382:3382:3382) (3382:3382:3382))
        (PORT d[3] (3434:3434:3434) (3434:3434:3434))
        (PORT d[4] (2765:2765:2765) (2765:2765:2765))
        (PORT d[5] (3571:3571:3571) (3571:3571:3571))
        (PORT d[6] (4165:4165:4165) (4165:4165:4165))
        (PORT d[7] (3260:3260:3260) (3260:3260:3260))
        (PORT d[8] (4093:4093:4093) (4093:4093:4093))
        (PORT d[9] (2965:2965:2965) (2965:2965:2965))
        (PORT d[10] (3371:3371:3371) (3371:3371:3371))
        (PORT d[11] (3270:3270:3270) (3270:3270:3270))
        (PORT clk (2079:2079:2079) (2079:2079:2079))
        (PORT ena (3785:3785:3785) (3785:3785:3785))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a132\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2079:2079:2079))
        (PORT d[0] (3785:3785:3785) (3785:3785:3785))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a132\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a132\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a260\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (3454:3454:3454) (3454:3454:3454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a260\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3642:3642:3642) (3642:3642:3642))
        (PORT d[1] (3092:3092:3092) (3092:3092:3092))
        (PORT d[2] (3394:3394:3394) (3394:3394:3394))
        (PORT d[3] (4034:4034:4034) (4034:4034:4034))
        (PORT d[4] (3694:3694:3694) (3694:3694:3694))
        (PORT d[5] (3329:3329:3329) (3329:3329:3329))
        (PORT d[6] (3646:3646:3646) (3646:3646:3646))
        (PORT d[7] (3031:3031:3031) (3031:3031:3031))
        (PORT d[8] (3606:3606:3606) (3606:3606:3606))
        (PORT d[9] (3349:3349:3349) (3349:3349:3349))
        (PORT d[10] (3052:3052:3052) (3052:3052:3052))
        (PORT d[11] (3420:3420:3420) (3420:3420:3420))
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (3454:3454:3454) (3454:3454:3454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a260\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT d[0] (3454:3454:3454) (3454:3454:3454))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a260\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a260\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a388\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2085:2085:2085))
        (PORT ena (3325:3325:3325) (3325:3325:3325))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a388\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3424:3424:3424) (3424:3424:3424))
        (PORT d[1] (2587:2587:2587) (2587:2587:2587))
        (PORT d[2] (2917:2917:2917) (2917:2917:2917))
        (PORT d[3] (3526:3526:3526) (3526:3526:3526))
        (PORT d[4] (4037:4037:4037) (4037:4037:4037))
        (PORT d[5] (4277:4277:4277) (4277:4277:4277))
        (PORT d[6] (4372:4372:4372) (4372:4372:4372))
        (PORT d[7] (3204:3204:3204) (3204:3204:3204))
        (PORT d[8] (3996:3996:3996) (3996:3996:3996))
        (PORT d[9] (4074:4074:4074) (4074:4074:4074))
        (PORT d[10] (2982:2982:2982) (2982:2982:2982))
        (PORT d[11] (3325:3325:3325) (3325:3325:3325))
        (PORT clk (2085:2085:2085) (2085:2085:2085))
        (PORT ena (3325:3325:3325) (3325:3325:3325))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a388\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2085:2085:2085))
        (PORT d[0] (3325:3325:3325) (3325:3325:3325))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a388\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a388\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2075:2075:2075))
        (IOPATH (posedge clk) q (195:195:195) (195:195:195))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w4_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2662:2662:2662) (2662:2662:2662))
        (PORT datab (1986:1986:1986) (1986:1986:1986))
        (PORT datac (1047:1047:1047) (1047:1047:1047))
        (PORT datad (2466:2466:2466) (2466:2466:2466))
        (PORT datae (2670:2670:2670) (2670:2670:2670))
        (PORT dataf (1527:1527:1527) (1527:1527:1527))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w4_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (277:277:277))
        (PORT datab (255:255:255) (255:255:255))
        (PORT datac (3268:3268:3268) (3268:3268:3268))
        (PORT datad (2539:2539:2539) (2539:2539:2539))
        (PORT datae (215:215:215) (215:215:215))
        (PORT dataf (209:209:209) (209:209:209))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (543:543:543) (543:543:543))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (3211:3211:3211) (3211:3211:3211))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst1\|_\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2086:2086:2086) (2086:2086:2086))
        (PORT datab (1926:1926:1926) (1926:1926:1926))
        (PORT datac (2328:2328:2328) (2328:2328:2328))
        (PORT datad (2270:2270:2270) (2270:2270:2270))
        (PORT dataf (1907:1907:1907) (1907:1907:1907))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst1\|srl\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2651:2651:2651) (2651:2651:2651))
        (PORT datac (2186:2186:2186) (2186:2186:2186))
        (PORT datae (229:229:229) (229:229:229))
        (PORT dataf (1331:1331:1331) (1331:1331:1331))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst1\|or_ins\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (881:881:881) (881:881:881))
        (PORT datad (2140:2140:2140) (2140:2140:2140))
        (PORT dataf (1542:1542:1542) (1542:1542:1542))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst\|WRITEREG\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3124:3124:3124) (3124:3124:3124))
        (PORT datab (908:908:908) (908:908:908))
        (PORT datac (3017:3017:3017) (3017:3017:3017))
        (PORT dataf (857:857:857) (857:857:857))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst3\|WRITEREG\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1538:1538:1538) (1538:1538:1538))
        (PORT datab (1083:1083:1083) (1083:1083:1083))
        (PORT datad (881:881:881) (881:881:881))
        (PORT datae (811:811:811) (811:811:811))
        (PORT dataf (859:859:859) (859:859:859))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst13\|inst\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst15\|inst\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (544:544:544) (544:544:544))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (553:553:553) (553:553:553))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1956:1956:1956) (1956:1956:1956))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (551:551:551) (551:551:551))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1588:1588:1588) (1588:1588:1588))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst1\|inst\|Adder8\-inst2\|inst1\|9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (661:661:661))
        (PORT datac (360:360:360) (360:360:360))
        (PORT datad (570:570:570) (570:570:570))
        (PORT dataf (320:320:320) (320:320:320))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1298:1298:1298) (1298:1298:1298))
        (PORT datac (599:599:599) (599:599:599))
        (PORT dataf (956:956:956) (956:956:956))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1026:1026:1026) (1026:1026:1026))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst1\|inst8\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5214:5214:5214) (5214:5214:5214))
        (PORT datab (274:274:274) (274:274:274))
        (PORT datac (681:681:681) (681:681:681))
        (PORT dataf (861:861:861) (861:861:861))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (552:552:552) (552:552:552))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (1630:1630:1630) (1630:1630:1630))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1298:1298:1298) (1298:1298:1298))
        (PORT datac (993:993:993) (993:993:993))
        (PORT datad (492:492:492) (492:492:492))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst1\|inst5\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5262:5262:5262) (5262:5262:5262))
        (PORT datab (397:397:397) (397:397:397))
        (PORT datac (825:825:825) (825:825:825))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (1132:1132:1132) (1132:1132:1132))
        (PORT dataf (1113:1113:1113) (1113:1113:1113))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (551:551:551) (551:551:551))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst1\|inst\|Adder8\-inst2\|inst3\|9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (834:834:834))
        (PORT datab (386:386:386) (386:386:386))
        (PORT datac (826:826:826) (826:826:826))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (543:543:543) (543:543:543))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1298:1298:1298) (1298:1298:1298))
        (PORT datab (1007:1007:1007) (1007:1007:1007))
        (PORT datac (345:345:345) (345:345:345))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (541:541:541) (541:541:541))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst1\|inst7\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5248:5248:5248) (5248:5248:5248))
        (PORT datab (305:305:305) (305:305:305))
        (PORT datac (592:592:592) (592:592:592))
        (PORT dataf (1239:1239:1239) (1239:1239:1239))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (541:541:541) (541:541:541))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1906:1906:1906) (1906:1906:1906))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1298:1298:1298) (1298:1298:1298))
        (PORT dataf (954:954:954) (954:954:954))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datad sumout (537:537:537) (537:537:537))
        (IOPATH datad cout (482:482:482) (482:482:482))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst1\|inst3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (563:563:563))
        (PORT datab (553:553:553) (553:553:553))
        (PORT datac (5422:5422:5422) (5422:5422:5422))
        (PORT datad (303:303:303) (303:303:303))
        (PORT dataf (1043:1043:1043) (1043:1043:1043))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1824:1824:1824) (1824:1824:1824))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst1\|inst\|Adder8\-inst2\|inst5\|9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (834:834:834))
        (PORT datab (386:386:386) (386:386:386))
        (PORT datac (351:351:351) (351:351:351))
        (PORT datad (797:797:797) (797:797:797))
        (PORT dataf (391:391:391) (391:391:391))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1294:1294:1294))
        (PORT datac (814:814:814) (814:814:814))
        (PORT dataf (953:953:953) (953:953:953))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst1\|inst9\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (305:305:305))
        (PORT datab (698:698:698) (698:698:698))
        (PORT datad (671:671:671) (671:671:671))
        (PORT datae (5111:5111:5111) (5111:5111:5111))
        (PORT dataf (1117:1117:1117) (1117:1117:1117))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1956:1956:1956) (1956:1956:1956))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1294:1294:1294))
        (PORT datac (990:990:990) (990:990:990))
        (PORT datad (317:317:317) (317:317:317))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (555:555:555) (555:555:555))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1588:1588:1588) (1588:1588:1588))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst1\|inst6\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5251:5251:5251) (5251:5251:5251))
        (PORT datab (286:286:286) (286:286:286))
        (PORT datac (365:365:365) (365:365:365))
        (PORT datad (375:375:375) (375:375:375))
        (PORT datae (1140:1140:1140) (1140:1140:1140))
        (PORT dataf (1116:1116:1116) (1116:1116:1116))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (551:551:551) (551:551:551))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst1\|inst\|Adder8\-inst2\|inst7\|9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (303:303:303))
        (PORT datab (681:681:681) (681:681:681))
        (PORT datad (626:626:626) (626:626:626))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datad combout (236:236:236) (236:236:236))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1295:1295:1295))
        (PORT datac (563:563:563) (563:563:563))
        (PORT dataf (951:951:951) (951:951:951))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (553:553:553) (553:553:553))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst\|inst\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5255:5255:5255) (5255:5255:5255))
        (PORT datab (551:551:551) (551:551:551))
        (PORT datac (662:662:662) (662:662:662))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (1140:1140:1140) (1140:1140:1140))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1295:1295:1295))
        (PORT datac (988:988:988) (988:988:988))
        (PORT dataf (618:618:618) (618:618:618))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (612:612:612) (612:612:612))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (496:496:496) (496:496:496))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (368:368:368) (368:368:368))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (101:101:101) (101:101:101))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst\|inst1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (673:673:673))
        (PORT datab (278:278:278) (278:278:278))
        (PORT datac (271:271:271) (271:271:271))
        (PORT datad (5139:5139:5139) (5139:5139:5139))
        (PORT datae (674:674:674) (674:674:674))
        (PORT dataf (1119:1119:1119) (1119:1119:1119))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1956:1956:1956) (1956:1956:1956))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1288:1288:1288))
        (PORT datad (827:827:827) (827:827:827))
        (PORT dataf (942:942:942) (942:942:942))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst\|inst8\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (294:294:294))
        (PORT datab (301:301:301) (301:301:301))
        (PORT datac (5146:5146:5146) (5146:5146:5146))
        (PORT datad (839:839:839) (839:839:839))
        (PORT dataf (1114:1114:1114) (1114:1114:1114))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (559:559:559) (559:559:559))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1588:1588:1588) (1588:1588:1588))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1956:1956:1956) (1956:1956:1956))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~101\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1288:1288:1288))
        (PORT datac (978:978:978) (978:978:978))
        (PORT datad (624:624:624) (624:624:624))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst1\|inst\|Adder8\-inst3\|inst1\|9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (303:303:303))
        (PORT datab (681:681:681) (681:681:681))
        (PORT datac (656:656:656) (656:656:656))
        (PORT datad (625:625:625) (625:625:625))
        (PORT dataf (241:241:241) (241:241:241))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst\|inst5\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (295:295:295))
        (PORT datab (303:303:303) (303:303:303))
        (PORT datac (679:679:679) (679:679:679))
        (PORT datad (269:269:269) (269:269:269))
        (PORT datae (5115:5115:5115) (5115:5115:5115))
        (PORT dataf (1105:1105:1105) (1105:1105:1105))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (542:542:542) (542:542:542))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1588:1588:1588) (1588:1588:1588))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst1\|inst\|Adder8\-inst3\|inst3\|9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (302:302:302))
        (PORT datac (278:278:278) (278:278:278))
        (PORT dataf (233:233:233) (233:233:233))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1956:1956:1956) (1956:1956:1956))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~105\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1288:1288:1288))
        (PORT datab (992:992:992) (992:992:992))
        (PORT dataf (827:827:827) (827:827:827))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (541:541:541) (541:541:541))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst\|inst7\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5159:5159:5159) (5159:5159:5159))
        (PORT datab (276:276:276) (276:276:276))
        (PORT datac (283:283:283) (283:283:283))
        (PORT datae (679:679:679) (679:679:679))
        (PORT dataf (1118:1118:1118) (1118:1118:1118))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (551:551:551) (551:551:551))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1588:1588:1588) (1588:1588:1588))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (553:553:553) (553:553:553))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1588:1588:1588) (1588:1588:1588))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~109\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1288:1288:1288))
        (PORT datac (977:977:977) (977:977:977))
        (PORT dataf (583:583:583) (583:583:583))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst\|inst3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5163:5163:5163) (5163:5163:5163))
        (PORT datab (300:300:300) (300:300:300))
        (PORT datac (576:576:576) (576:576:576))
        (PORT datad (699:699:699) (699:699:699))
        (PORT datae (232:232:232) (232:232:232))
        (PORT dataf (1120:1120:1120) (1120:1120:1120))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1956:1956:1956) (1956:1956:1956))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~113\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1291:1291:1291) (1291:1291:1291))
        (PORT datad (531:531:531) (531:531:531))
        (PORT dataf (939:939:939) (939:939:939))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst1\|inst\|Adder8\-inst3\|inst5\|9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (294:294:294))
        (PORT datab (301:301:301) (301:301:301))
        (PORT datac (290:290:290) (290:290:290))
        (PORT datad (546:546:546) (546:546:546))
        (PORT dataf (240:240:240) (240:240:240))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (553:553:553) (553:553:553))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst\|inst9\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5260:5260:5260) (5260:5260:5260))
        (PORT datab (391:391:391) (391:391:391))
        (PORT datac (667:667:667) (667:667:667))
        (PORT datad (375:375:375) (375:375:375))
        (PORT datae (1136:1136:1136) (1136:1136:1136))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~117\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1291:1291:1291) (1291:1291:1291))
        (PORT datac (975:975:975) (975:975:975))
        (PORT datad (314:314:314) (314:314:314))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH cin sumout (131:131:131) (131:131:131))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst\|inst6\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (287:287:287))
        (PORT datab (384:384:384) (384:384:384))
        (PORT datac (668:668:668) (668:668:668))
        (PORT datad (374:374:374) (374:374:374))
        (PORT datae (1134:1134:1134) (1134:1134:1134))
        (PORT dataf (5556:5556:5556) (5556:5556:5556))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (551:551:551) (551:551:551))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (1365:1365:1365) (1365:1365:1365))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst1\|_\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2317:2317:2317) (2317:2317:2317))
        (PORT datab (1935:1935:1935) (1935:1935:1935))
        (PORT datac (2181:2181:2181) (2181:2181:2181))
        (PORT datad (2322:2322:2322) (2322:2322:2322))
        (PORT datae (2026:2026:2026) (2026:2026:2026))
        (PORT dataf (1911:1911:1911) (1911:1911:1911))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (1641:1641:1641) (1641:1641:1641))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst3\|inst1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4981:4981:4981) (4981:4981:4981))
        (PORT datab (269:269:269) (269:269:269))
        (PORT datad (1068:1068:1068) (1068:1068:1068))
        (PORT dataf (1060:1060:1060) (1060:1060:1060))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (553:553:553) (553:553:553))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst3\|inst\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5257:5257:5257) (5257:5257:5257))
        (PORT datab (1367:1367:1367) (1367:1367:1367))
        (PORT datad (264:264:264) (264:264:264))
        (PORT dataf (1238:1238:1238) (1238:1238:1238))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTWRITEMEM\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3423:3423:3423) (3423:3423:3423))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINST\[31\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1638:1638:1638) (1638:1638:1638))
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINST\[30\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1675:1675:1675) (1675:1675:1675))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINST\[29\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2423:2423:2423) (2423:2423:2423))
        (IOPATH datain padio (2114:2114:2114) (2114:2114:2114))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINST\[28\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1628:1628:1628) (1628:1628:1628))
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINST\[27\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1450:1450:1450) (1450:1450:1450))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINST\[26\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1447:1447:1447) (1447:1447:1447))
        (IOPATH datain padio (2217:2217:2217) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINST\[25\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2124:2124:2124) (2124:2124:2124))
        (IOPATH datain padio (2046:2046:2046) (2046:2046:2046))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINST\[24\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3417:3417:3417) (3417:3417:3417))
        (IOPATH datain padio (2237:2237:2237) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINST\[23\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1434:1434:1434) (1434:1434:1434))
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINST\[22\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1772:1772:1772) (1772:1772:1772))
        (IOPATH datain padio (2217:2217:2217) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINST\[21\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1521:1521:1521) (1521:1521:1521))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINST\[20\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1539:1539:1539) (1539:1539:1539))
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINST\[19\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1535:1535:1535) (1535:1535:1535))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINST\[18\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1437:1437:1437) (1437:1437:1437))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINST\[17\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2362:2362:2362) (2362:2362:2362))
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINST\[16\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2169:2169:2169) (2169:2169:2169))
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINST\[15\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1428:1428:1428) (1428:1428:1428))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINST\[14\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1431:1431:1431) (1431:1431:1431))
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINST\[13\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1400:1400:1400) (1400:1400:1400))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINST\[12\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2154:2154:2154) (2154:2154:2154))
        (IOPATH datain padio (2056:2056:2056) (2056:2056:2056))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINST\[11\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1650:1650:1650) (1650:1650:1650))
        (IOPATH datain padio (2277:2277:2277) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINST\[10\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1673:1673:1673) (1673:1673:1673))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINST\[9\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1955:1955:1955) (1955:1955:1955))
        (IOPATH datain padio (2066:2066:2066) (2066:2066:2066))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINST\[8\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1711:1711:1711) (1711:1711:1711))
        (IOPATH datain padio (2217:2217:2217) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINST\[7\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1461:1461:1461) (1461:1461:1461))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINST\[6\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1952:1952:1952) (1952:1952:1952))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINST\[5\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1419:1419:1419) (1419:1419:1419))
        (IOPATH datain padio (2267:2267:2267) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINST\[4\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1358:1358:1358) (1358:1358:1358))
        (IOPATH datain padio (2217:2217:2217) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINST\[3\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1438:1438:1438) (1438:1438:1438))
        (IOPATH datain padio (2237:2237:2237) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINST\[2\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1626:1626:1626) (1626:1626:1626))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINST\[1\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1467:1467:1467) (1467:1467:1467))
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINST\[0\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1458:1458:1458) (1458:1458:1458))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTNEXTIADDR\[31\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3293:3293:3293) (3293:3293:3293))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTNEXTIADDR\[30\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3772:3772:3772) (3772:3772:3772))
        (IOPATH datain padio (2056:2056:2056) (2056:2056:2056))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTNEXTIADDR\[29\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2151:2151:2151) (2151:2151:2151))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTNEXTIADDR\[28\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2208:2208:2208) (2208:2208:2208))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTNEXTIADDR\[27\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2159:2159:2159) (2159:2159:2159))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTNEXTIADDR\[26\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2051:2051:2051) (2051:2051:2051))
        (IOPATH datain padio (2237:2237:2237) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTNEXTIADDR\[25\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2481:2481:2481) (2481:2481:2481))
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTNEXTIADDR\[24\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2364:2364:2364) (2364:2364:2364))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTNEXTIADDR\[23\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1668:1668:1668) (1668:1668:1668))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTNEXTIADDR\[22\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3079:3079:3079) (3079:3079:3079))
        (IOPATH datain padio (2217:2217:2217) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTNEXTIADDR\[21\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2356:2356:2356) (2356:2356:2356))
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTNEXTIADDR\[20\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2212:2212:2212) (2212:2212:2212))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTNEXTIADDR\[19\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2148:2148:2148) (2148:2148:2148))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTNEXTIADDR\[18\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1697:1697:1697) (1697:1697:1697))
        (IOPATH datain padio (2237:2237:2237) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTNEXTIADDR\[17\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2382:2382:2382) (2382:2382:2382))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTNEXTIADDR\[16\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1685:1685:1685) (1685:1685:1685))
        (IOPATH datain padio (2237:2237:2237) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTNEXTIADDR\[15\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3293:3293:3293) (3293:3293:3293))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTNEXTIADDR\[14\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2470:2470:2470) (2470:2470:2470))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTNEXTIADDR\[13\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2174:2174:2174) (2174:2174:2174))
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTNEXTIADDR\[12\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1985:1985:1985) (1985:1985:1985))
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTNEXTIADDR\[11\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3070:3070:3070) (3070:3070:3070))
        (IOPATH datain padio (2237:2237:2237) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTNEXTIADDR\[10\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3534:3534:3534) (3534:3534:3534))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTNEXTIADDR\[9\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2212:2212:2212) (2212:2212:2212))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTNEXTIADDR\[8\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2248:2248:2248) (2248:2248:2248))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTNEXTIADDR\[7\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2103:2103:2103) (2103:2103:2103))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTNEXTIADDR\[6\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1983:1983:1983) (1983:1983:1983))
        (IOPATH datain padio (2217:2217:2217) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTNEXTIADDR\[5\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2554:2554:2554) (2554:2554:2554))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTNEXTIADDR\[4\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1869:1869:1869) (1869:1869:1869))
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTNEXTIADDR\[3\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2443:2443:2443) (2443:2443:2443))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTNEXTIADDR\[2\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2290:2290:2290) (2290:2290:2290))
        (IOPATH datain padio (2237:2237:2237) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTNEXTIADDR\[1\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2126:2126:2126) (2126:2126:2126))
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTNEXTIADDR\[0\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1852:1852:1852) (1852:1852:1852))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[31\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1990:1990:1990) (1990:1990:1990))
        (IOPATH datain padio (2217:2217:2217) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[30\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2354:2354:2354) (2354:2354:2354))
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[29\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1807:1807:1807) (1807:1807:1807))
        (IOPATH datain padio (2237:2237:2237) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[28\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1882:1882:1882) (1882:1882:1882))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[27\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (4090:4090:4090) (4090:4090:4090))
        (IOPATH datain padio (2056:2056:2056) (2056:2056:2056))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[26\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2121:2121:2121) (2121:2121:2121))
        (IOPATH datain padio (2217:2217:2217) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[25\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2330:2330:2330) (2330:2330:2330))
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[24\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2159:2159:2159) (2159:2159:2159))
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[23\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1829:1829:1829) (1829:1829:1829))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[22\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2077:2077:2077) (2077:2077:2077))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[21\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2370:2370:2370) (2370:2370:2370))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[20\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3102:3102:3102) (3102:3102:3102))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[19\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2506:2506:2506) (2506:2506:2506))
        (IOPATH datain padio (2217:2217:2217) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[18\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3610:3610:3610) (3610:3610:3610))
        (IOPATH datain padio (2237:2237:2237) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[17\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2226:2226:2226) (2226:2226:2226))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[16\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3953:3953:3953) (3953:3953:3953))
        (IOPATH datain padio (2267:2267:2267) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[15\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3149:3149:3149) (3149:3149:3149))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[14\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3627:3627:3627) (3627:3627:3627))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[13\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (4449:4449:4449) (4449:4449:4449))
        (IOPATH datain padio (2066:2066:2066) (2066:2066:2066))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[12\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3803:3803:3803) (3803:3803:3803))
        (IOPATH datain padio (2036:2036:2036) (2036:2036:2036))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[11\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (4123:4123:4123) (4123:4123:4123))
        (IOPATH datain padio (2046:2046:2046) (2046:2046:2046))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[10\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (4337:4337:4337) (4337:4337:4337))
        (IOPATH datain padio (2046:2046:2046) (2046:2046:2046))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[9\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3583:3583:3583) (3583:3583:3583))
        (IOPATH datain padio (2056:2056:2056) (2056:2056:2056))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[8\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (4407:4407:4407) (4407:4407:4407))
        (IOPATH datain padio (2144:2144:2144) (2144:2144:2144))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[7\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3579:3579:3579) (3579:3579:3579))
        (IOPATH datain padio (2046:2046:2046) (2046:2046:2046))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[6\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (4812:4812:4812) (4812:4812:4812))
        (IOPATH datain padio (2144:2144:2144) (2144:2144:2144))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[5\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (6760:6760:6760) (6760:6760:6760))
        (IOPATH datain padio (2046:2046:2046) (2046:2046:2046))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[4\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3612:3612:3612) (3612:3612:3612))
        (IOPATH datain padio (2066:2066:2066) (2066:2066:2066))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[3\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (4469:4469:4469) (4469:4469:4469))
        (IOPATH datain padio (2076:2076:2076) (2076:2076:2076))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[2\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (4860:4860:4860) (4860:4860:4860))
        (IOPATH datain padio (2134:2134:2134) (2134:2134:2134))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[1\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2178:2178:2178) (2178:2178:2178))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[0\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2116:2116:2116) (2116:2116:2116))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
)
