/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [13:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [21:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire [9:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [6:0] celloutsig_0_32z;
  reg [7:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [45:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [10:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~celloutsig_1_2z[4];
  assign celloutsig_0_1z = ~celloutsig_0_0z[11];
  assign celloutsig_0_19z = ~celloutsig_0_16z[1];
  assign celloutsig_1_0z = ~((in_data[186] | in_data[153]) & in_data[156]);
  assign celloutsig_1_7z = ~((celloutsig_1_0z | celloutsig_1_0z) & celloutsig_1_4z[6]);
  assign celloutsig_0_4z = ~((celloutsig_0_3z[5] | in_data[14]) & in_data[76]);
  assign celloutsig_1_19z = ~((celloutsig_1_13z[5] | celloutsig_1_4z[4]) & celloutsig_1_15z);
  assign celloutsig_0_22z = ~((celloutsig_0_15z | celloutsig_0_12z[18]) & celloutsig_0_19z);
  assign celloutsig_0_6z = ~((celloutsig_0_5z | celloutsig_0_5z) & (celloutsig_0_5z | celloutsig_0_1z));
  assign celloutsig_0_14z = ~(celloutsig_0_13z[2] ^ celloutsig_0_13z[1]);
  assign celloutsig_0_15z = ~(celloutsig_0_13z[0] ^ celloutsig_0_13z[1]);
  assign celloutsig_0_31z = ~(celloutsig_0_1z ^ celloutsig_0_17z[8]);
  assign celloutsig_0_32z = { celloutsig_0_3z[7:2], celloutsig_0_1z } + celloutsig_0_27z[8:2];
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } + { in_data[171:169], celloutsig_1_0z };
  assign celloutsig_0_7z = { in_data[92:75], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z } + { in_data[69:38], celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_0z[12], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z } + celloutsig_0_3z[5:2];
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_3z } == celloutsig_0_0z[9:1];
  assign celloutsig_0_10z = { in_data[89:87], celloutsig_0_6z, celloutsig_0_1z } == { celloutsig_0_3z[5:2], celloutsig_0_5z };
  assign celloutsig_1_3z = { in_data[134:133], celloutsig_1_2z } < { in_data[133:130], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_23z = { celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_0z[11], celloutsig_0_13z, celloutsig_0_14z } < celloutsig_0_7z[18:4];
  assign celloutsig_1_11z = in_data[182:171] * { celloutsig_1_1z[2], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_21z = { celloutsig_0_9z[5:4], celloutsig_0_2z } * { celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_2z = celloutsig_1_0z ? { in_data[152], celloutsig_1_1z, 3'h7 } : { celloutsig_1_1z[2:0], 1'h0, celloutsig_1_1z };
  assign celloutsig_1_5z = celloutsig_1_0z ? { celloutsig_1_4z[6:1], 1'h1 } : in_data[145:139];
  assign celloutsig_0_12z = celloutsig_0_3z[5] ? { in_data[81:72], celloutsig_0_4z, celloutsig_0_0z[11], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_9z } : celloutsig_0_7z[43:22];
  assign celloutsig_0_17z = celloutsig_0_12z[13] ? { in_data[88:86], celloutsig_0_4z, celloutsig_0_3z } : { celloutsig_0_0z[8:0], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[69:56] | in_data[71:58];
  assign celloutsig_0_9z = { in_data[36:31], celloutsig_0_6z } | celloutsig_0_3z[7:1];
  assign celloutsig_1_6z = celloutsig_1_3z & in_data[103];
  assign celloutsig_0_2z = in_data[60] & celloutsig_0_0z[11];
  assign celloutsig_0_20z = celloutsig_0_14z & celloutsig_0_13z[1];
  assign celloutsig_1_13z = celloutsig_1_4z[10:1] >> { celloutsig_1_4z[6:0], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_8z };
  assign celloutsig_0_24z = { celloutsig_0_22z, celloutsig_0_18z } >> { celloutsig_0_12z[15:14], celloutsig_0_21z };
  assign celloutsig_0_27z = { celloutsig_0_18z[1], celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_0z[11] } >> { celloutsig_0_12z[17:9], celloutsig_0_19z };
  assign celloutsig_0_13z = celloutsig_0_3z[4:1] ^ celloutsig_0_12z[4:1];
  assign celloutsig_0_16z = celloutsig_0_12z[20:16] ^ { celloutsig_0_15z, celloutsig_0_13z };
  always_latch
    if (clkin_data[64]) celloutsig_1_4z = 11'h000;
    else if (clkin_data[0]) celloutsig_1_4z = { in_data[169:160], celloutsig_1_3z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_3z = 8'h00;
    else if (!celloutsig_1_2z[4]) celloutsig_0_3z = celloutsig_0_0z[13:6];
  assign celloutsig_1_8z = ~((celloutsig_1_7z & celloutsig_1_6z) | (celloutsig_1_0z & celloutsig_1_2z[6]));
  assign celloutsig_1_9z = ~((celloutsig_1_3z & celloutsig_1_4z[3]) | (celloutsig_1_1z[1] & celloutsig_1_6z));
  assign celloutsig_1_15z = ~((celloutsig_1_5z[5] & celloutsig_1_7z) | (celloutsig_1_5z[3] & celloutsig_1_11z[6]));
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
