{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525987848483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525987848492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 10 14:30:48 2018 " "Processing started: Thu May 10 14:30:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525987848492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525987848492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DRAM_Stack -c DRAM_Stack " "Command: quartus_map --read_settings_files=on --write_settings_files=off DRAM_Stack -c DRAM_Stack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525987848493 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525987849064 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525987849064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openhmc-master/openhmc-master/rtl/building_blocks/counter/openhmc_counter48_wrapper_xilinx.v 1 1 " "Found 1 design units, including 1 entities, in source file openhmc-master/openhmc-master/rtl/building_blocks/counter/openhmc_counter48_wrapper_xilinx.v" { { "Info" "ISGN_ENTITY_NAME" "1 openhmc_counter48_wrapper_xilinx " "Found entity 1: openhmc_counter48_wrapper_xilinx" {  } { { "openhmc-master/openhmc-master/rtl/building_blocks/counter/openhmc_counter48_wrapper_xilinx.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/building_blocks/counter/openhmc_counter48_wrapper_xilinx.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525987860884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525987860884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openhmc-master/openhmc-master/rtl/building_blocks/counter/openhmc_counter48.v 1 1 " "Found 1 design units, including 1 entities, in source file openhmc-master/openhmc-master/rtl/building_blocks/counter/openhmc_counter48.v" { { "Info" "ISGN_ENTITY_NAME" "1 openhmc_counter48 " "Found entity 1: openhmc_counter48" {  } { { "openhmc-master/openhmc-master/rtl/building_blocks/counter/openhmc_counter48.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/building_blocks/counter/openhmc_counter48.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525987860887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525987860887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openhmc-master/openhmc-master/rtl/building_blocks/fifos/sync/openhmc_sync_fifo_reg_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file openhmc-master/openhmc-master/rtl/building_blocks/fifos/sync/openhmc_sync_fifo_reg_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 openhmc_sync_fifo_reg_stage " "Found entity 1: openhmc_sync_fifo_reg_stage" {  } { { "openhmc-master/openhmc-master/rtl/building_blocks/fifos/sync/openhmc_sync_fifo_reg_stage.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/building_blocks/fifos/sync/openhmc_sync_fifo_reg_stage.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525987860889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525987860889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openhmc-master/openhmc-master/rtl/building_blocks/fifos/sync/openhmc_sync_fifo_reg_based.v 1 1 " "Found 1 design units, including 1 entities, in source file openhmc-master/openhmc-master/rtl/building_blocks/fifos/sync/openhmc_sync_fifo_reg_based.v" { { "Info" "ISGN_ENTITY_NAME" "1 openhmc_sync_fifo_reg_based " "Found entity 1: openhmc_sync_fifo_reg_based" {  } { { "openhmc-master/openhmc-master/rtl/building_blocks/fifos/sync/openhmc_sync_fifo_reg_based.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/building_blocks/fifos/sync/openhmc_sync_fifo_reg_based.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525987860891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525987860891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openhmc-master/openhmc-master/rtl/building_blocks/fifos/sync/openhmc_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file openhmc-master/openhmc-master/rtl/building_blocks/fifos/sync/openhmc_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 openhmc_sync_fifo " "Found entity 1: openhmc_sync_fifo" {  } { { "openhmc-master/openhmc-master/rtl/building_blocks/fifos/sync/openhmc_sync_fifo.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/building_blocks/fifos/sync/openhmc_sync_fifo.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525987860894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525987860894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openhmc-master/openhmc-master/rtl/building_blocks/fifos/async/openhmc_async_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file openhmc-master/openhmc-master/rtl/building_blocks/fifos/async/openhmc_async_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 openhmc_async_fifo " "Found entity 1: openhmc_async_fifo" {  } { { "openhmc-master/openhmc-master/rtl/building_blocks/fifos/async/openhmc_async_fifo.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/building_blocks/fifos/async/openhmc_async_fifo.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525987860897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525987860897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openhmc-master/openhmc-master/rtl/building_blocks/rams/openhmc_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file openhmc-master/openhmc-master/rtl/building_blocks/rams/openhmc_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 openhmc_ram " "Found entity 1: openhmc_ram" {  } { { "openhmc-master/openhmc-master/rtl/building_blocks/rams/openhmc_ram.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/building_blocks/rams/openhmc_ram.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525987860899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525987860899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openhmc-master/openhmc-master/rtl/hmc_controller/tx/tx_scrambler.v 1 1 " "Found 1 design units, including 1 entities, in source file openhmc-master/openhmc-master/rtl/hmc_controller/tx/tx_scrambler.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_scrambler " "Found entity 1: tx_scrambler" {  } { { "openhmc-master/openhmc-master/rtl/hmc_controller/tx/tx_scrambler.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/hmc_controller/tx/tx_scrambler.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525987860901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525987860901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openhmc-master/openhmc-master/rtl/hmc_controller/tx/tx_run_length_limiter.v 1 1 " "Found 1 design units, including 1 entities, in source file openhmc-master/openhmc-master/rtl/hmc_controller/tx/tx_run_length_limiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_run_length_limiter " "Found entity 1: tx_run_length_limiter" {  } { { "openhmc-master/openhmc-master/rtl/hmc_controller/tx/tx_run_length_limiter.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/hmc_controller/tx/tx_run_length_limiter.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525987860904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525987860904 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "hmc_field_functions.h tx_link.v(130) " "Verilog HDL File I/O error at tx_link.v(130): can't open Verilog Design File \"hmc_field_functions.h\"" {  } { { "openhmc-master/openhmc-master/rtl/hmc_controller/tx/tx_link.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/hmc_controller/tx/tx_link.v" 130 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525987860908 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "tx_link.v(224) " "Verilog HDL error at tx_link.v(224): this block requires a name" {  } { { "openhmc-master/openhmc-master/rtl/hmc_controller/tx/tx_link.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/hmc_controller/tx/tx_link.v" 224 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1525987860908 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "tx_link.v(245) " "Verilog HDL error at tx_link.v(245): this block requires a name" {  } { { "openhmc-master/openhmc-master/rtl/hmc_controller/tx/tx_link.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/hmc_controller/tx/tx_link.v" 245 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1525987860909 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "tx_link tx_link.v(44) " "Ignored design unit \"tx_link\" at tx_link.v(44) due to previous errors" {  } { { "openhmc-master/openhmc-master/rtl/hmc_controller/tx/tx_link.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/hmc_controller/tx/tx_link.v" 44 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1525987860912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openhmc-master/openhmc-master/rtl/hmc_controller/tx/tx_link.v 0 0 " "Found 0 design units, including 0 entities, in source file openhmc-master/openhmc-master/rtl/hmc_controller/tx/tx_link.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525987860913 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "hmc_field_functions.h tx_crc_combine.v(76) " "Verilog HDL File I/O error at tx_crc_combine.v(76): can't open Verilog Design File \"hmc_field_functions.h\"" {  } { { "openhmc-master/openhmc-master/rtl/hmc_controller/tx/tx_crc_combine.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/hmc_controller/tx/tx_crc_combine.v" 76 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525987860917 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "tx_crc_combine.v(87) " "Verilog HDL error at tx_crc_combine.v(87): this block requires a name" {  } { { "openhmc-master/openhmc-master/rtl/hmc_controller/tx/tx_crc_combine.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/hmc_controller/tx/tx_crc_combine.v" 87 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1525987860917 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "tx_crc_combine.v(122) " "Verilog HDL error at tx_crc_combine.v(122): this block requires a name" {  } { { "openhmc-master/openhmc-master/rtl/hmc_controller/tx/tx_crc_combine.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/hmc_controller/tx/tx_crc_combine.v" 122 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1525987860918 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "tx_crc_combine.v(121) " "Verilog HDL error at tx_crc_combine.v(121): this block requires a name" {  } { { "openhmc-master/openhmc-master/rtl/hmc_controller/tx/tx_crc_combine.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/hmc_controller/tx/tx_crc_combine.v" 121 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1525987860918 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "tx_crc_combine tx_crc_combine.v(44) " "Ignored design unit \"tx_crc_combine\" at tx_crc_combine.v(44) due to previous errors" {  } { { "openhmc-master/openhmc-master/rtl/hmc_controller/tx/tx_crc_combine.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/hmc_controller/tx/tx_crc_combine.v" 44 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1525987860918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openhmc-master/openhmc-master/rtl/hmc_controller/tx/tx_crc_combine.v 0 0 " "Found 0 design units, including 0 entities, in source file openhmc-master/openhmc-master/rtl/hmc_controller/tx/tx_crc_combine.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525987860919 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "hmc_field_functions.h rx_link.v(121) " "Verilog HDL File I/O error at rx_link.v(121): can't open Verilog Design File \"hmc_field_functions.h\"" {  } { { "openhmc-master/openhmc-master/rtl/hmc_controller/rx/rx_link.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/hmc_controller/rx/rx_link.v" 121 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525987860922 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "rx_link.v(181) " "Verilog HDL error at rx_link.v(181): this block requires a name" {  } { { "openhmc-master/openhmc-master/rtl/hmc_controller/rx/rx_link.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/hmc_controller/rx/rx_link.v" 181 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1525987860922 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "rx_link.v(237) " "Verilog HDL error at rx_link.v(237): this block requires a name" {  } { { "openhmc-master/openhmc-master/rtl/hmc_controller/rx/rx_link.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/hmc_controller/rx/rx_link.v" 237 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1525987860923 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "rx_link.v(241) " "Verilog HDL error at rx_link.v(241): this block requires a name" {  } { { "openhmc-master/openhmc-master/rtl/hmc_controller/rx/rx_link.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/hmc_controller/rx/rx_link.v" 241 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1525987860923 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "rx_link rx_link.v(44) " "Ignored design unit \"rx_link\" at rx_link.v(44) due to previous errors" {  } { { "openhmc-master/openhmc-master/rtl/hmc_controller/rx/rx_link.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/hmc_controller/rx/rx_link.v" 44 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1525987860925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openhmc-master/openhmc-master/rtl/hmc_controller/rx/rx_link.v 0 0 " "Found 0 design units, including 0 entities, in source file openhmc-master/openhmc-master/rtl/hmc_controller/rx/rx_link.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525987860927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openhmc-master/openhmc-master/rtl/hmc_controller/rx/rx_lane_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file openhmc-master/openhmc-master/rtl/hmc_controller/rx/rx_lane_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_lane_logic " "Found entity 1: rx_lane_logic" {  } { { "openhmc-master/openhmc-master/rtl/hmc_controller/rx/rx_lane_logic.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/hmc_controller/rx/rx_lane_logic.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525987860929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525987860929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openhmc-master/openhmc-master/rtl/hmc_controller/rx/rx_descrambler.v 1 1 " "Found 1 design units, including 1 entities, in source file openhmc-master/openhmc-master/rtl/hmc_controller/rx/rx_descrambler.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_descrambler " "Found entity 1: rx_descrambler" {  } { { "openhmc-master/openhmc-master/rtl/hmc_controller/rx/rx_descrambler.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/hmc_controller/rx/rx_descrambler.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525987860932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525987860932 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "hmc_field_functions.h rx_crc_compare.v(85) " "Verilog HDL File I/O error at rx_crc_compare.v(85): can't open Verilog Design File \"hmc_field_functions.h\"" {  } { { "openhmc-master/openhmc-master/rtl/hmc_controller/rx/rx_crc_compare.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/hmc_controller/rx/rx_crc_compare.v" 85 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525987860935 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "rx_crc_compare.v(100) " "Verilog HDL error at rx_crc_compare.v(100): this block requires a name" {  } { { "openhmc-master/openhmc-master/rtl/hmc_controller/rx/rx_crc_compare.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/hmc_controller/rx/rx_crc_compare.v" 100 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1525987860935 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "rx_crc_compare.v(144) " "Verilog HDL error at rx_crc_compare.v(144): this block requires a name" {  } { { "openhmc-master/openhmc-master/rtl/hmc_controller/rx/rx_crc_compare.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/hmc_controller/rx/rx_crc_compare.v" 144 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1525987860936 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "rx_crc_compare.v(143) " "Verilog HDL error at rx_crc_compare.v(143): this block requires a name" {  } { { "openhmc-master/openhmc-master/rtl/hmc_controller/rx/rx_crc_compare.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/hmc_controller/rx/rx_crc_compare.v" 143 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1525987860936 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "rx_crc_compare rx_crc_compare.v(44) " "Ignored design unit \"rx_crc_compare\" at rx_crc_compare.v(44) due to previous errors" {  } { { "openhmc-master/openhmc-master/rtl/hmc_controller/rx/rx_crc_compare.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/hmc_controller/rx/rx_crc_compare.v" 44 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1525987860936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openhmc-master/openhmc-master/rtl/hmc_controller/rx/rx_crc_compare.v 0 0 " "Found 0 design units, including 0 entities, in source file openhmc-master/openhmc-master/rtl/hmc_controller/rx/rx_crc_compare.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525987860937 ""}
{ "Error" "EVRFX_VERI_BLOCK_ID_REQUIRED" "crc_accu.v(68) " "Verilog HDL error at crc_accu.v(68): this block requires a name" {  } { { "openhmc-master/openhmc-master/rtl/hmc_controller/crc/crc_accu.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/hmc_controller/crc/crc_accu.v" 68 0 0 } }  } 0 10644 "Verilog HDL error at %1!s!: this block requires a name" 0 0 "Analysis & Synthesis" 0 -1 1525987860939 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "crc_accu crc_accu.v(41) " "Ignored design unit \"crc_accu\" at crc_accu.v(41) due to previous errors" {  } { { "openhmc-master/openhmc-master/rtl/hmc_controller/crc/crc_accu.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/hmc_controller/crc/crc_accu.v" 41 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1525987860940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openhmc-master/openhmc-master/rtl/hmc_controller/crc/crc_accu.v 0 0 " "Found 0 design units, including 0 entities, in source file openhmc-master/openhmc-master/rtl/hmc_controller/crc/crc_accu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525987860941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openhmc-master/openhmc-master/rtl/hmc_controller/crc/crc_128_init.v 1 1 " "Found 1 design units, including 1 entities, in source file openhmc-master/openhmc-master/rtl/hmc_controller/crc/crc_128_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_128_init " "Found entity 1: crc_128_init" {  } { { "openhmc-master/openhmc-master/rtl/hmc_controller/crc/crc_128_init.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/hmc_controller/crc/crc_128_init.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525987860945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525987860945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openhmc-master/openhmc-master/rtl/hmc_controller/register_file/openhmc_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file openhmc-master/openhmc-master/rtl/hmc_controller/register_file/openhmc_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 openhmc_rf " "Found entity 1: openhmc_rf" {  } { { "openhmc-master/openhmc-master/rtl/hmc_controller/register_file/openhmc_rf.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/hmc_controller/register_file/openhmc_rf.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525987860949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525987860949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openhmc-master/openhmc-master/rtl/hmc_controller/openhmc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file openhmc-master/openhmc-master/rtl/hmc_controller/openhmc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 openhmc_top " "Found entity 1: openhmc_top" {  } { { "openhmc-master/openhmc-master/rtl/hmc_controller/openhmc_top.v" "" { Text "C:/Users/aaansari/Documents/SIPS_2018/DRAM_Model/openhmc-master/openhmc-master/rtl/hmc_controller/openhmc_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525987860953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525987860953 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 21 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 21 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "658 " "Peak virtual memory: 658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525987861038 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 10 14:31:01 2018 " "Processing ended: Thu May 10 14:31:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525987861038 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525987861038 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525987861038 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525987861038 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 23 s 1  " "Quartus Prime Full Compilation was unsuccessful. 23 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525987863737 ""}
