
ProcessAV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d950  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f44  0800dad8  0800dad8  0000ead8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ea1c  0800ea1c  00010068  2**0
                  CONTENTS
  4 .ARM          00000008  0800ea1c  0800ea1c  0000fa1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ea24  0800ea24  00010068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ea24  0800ea24  0000fa24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ea28  0800ea28  0000fa28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800ea2c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010068  2**0
                  CONTENTS
 10 .bss          000147fc  20000068  20000068  00010068  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20014864  20014864  00010068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00010068  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a7fa  00000000  00000000  00010098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003c2b  00000000  00000000  0002a892  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017e0  00000000  00000000  0002e4c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005076  00000000  00000000  0002fca0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f225  00000000  00000000  00034d16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d6be4  00000000  00000000  00053f3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012ab1f  2**0
                  CONTENTS, READONLY
 20 .debug_rnglists 00001286  00000000  00000000  0012ab62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000068a0  00000000  00000000  0012bde8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  00132688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000068 	.word	0x20000068
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800dac0 	.word	0x0800dac0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000006c 	.word	0x2000006c
 80001c4:	0800dac0 	.word	0x0800dac0

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b96a 	b.w	80004c4 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	460c      	mov	r4, r1
 8000210:	2b00      	cmp	r3, #0
 8000212:	d14e      	bne.n	80002b2 <__udivmoddi4+0xaa>
 8000214:	4694      	mov	ip, r2
 8000216:	458c      	cmp	ip, r1
 8000218:	4686      	mov	lr, r0
 800021a:	fab2 f282 	clz	r2, r2
 800021e:	d962      	bls.n	80002e6 <__udivmoddi4+0xde>
 8000220:	b14a      	cbz	r2, 8000236 <__udivmoddi4+0x2e>
 8000222:	f1c2 0320 	rsb	r3, r2, #32
 8000226:	4091      	lsls	r1, r2
 8000228:	fa20 f303 	lsr.w	r3, r0, r3
 800022c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000230:	4319      	orrs	r1, r3
 8000232:	fa00 fe02 	lsl.w	lr, r0, r2
 8000236:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800023a:	fa1f f68c 	uxth.w	r6, ip
 800023e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000242:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000246:	fb07 1114 	mls	r1, r7, r4, r1
 800024a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800024e:	fb04 f106 	mul.w	r1, r4, r6
 8000252:	4299      	cmp	r1, r3
 8000254:	d90a      	bls.n	800026c <__udivmoddi4+0x64>
 8000256:	eb1c 0303 	adds.w	r3, ip, r3
 800025a:	f104 30ff 	add.w	r0, r4, #4294967295
 800025e:	f080 8112 	bcs.w	8000486 <__udivmoddi4+0x27e>
 8000262:	4299      	cmp	r1, r3
 8000264:	f240 810f 	bls.w	8000486 <__udivmoddi4+0x27e>
 8000268:	3c02      	subs	r4, #2
 800026a:	4463      	add	r3, ip
 800026c:	1a59      	subs	r1, r3, r1
 800026e:	fa1f f38e 	uxth.w	r3, lr
 8000272:	fbb1 f0f7 	udiv	r0, r1, r7
 8000276:	fb07 1110 	mls	r1, r7, r0, r1
 800027a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800027e:	fb00 f606 	mul.w	r6, r0, r6
 8000282:	429e      	cmp	r6, r3
 8000284:	d90a      	bls.n	800029c <__udivmoddi4+0x94>
 8000286:	eb1c 0303 	adds.w	r3, ip, r3
 800028a:	f100 31ff 	add.w	r1, r0, #4294967295
 800028e:	f080 80fc 	bcs.w	800048a <__udivmoddi4+0x282>
 8000292:	429e      	cmp	r6, r3
 8000294:	f240 80f9 	bls.w	800048a <__udivmoddi4+0x282>
 8000298:	4463      	add	r3, ip
 800029a:	3802      	subs	r0, #2
 800029c:	1b9b      	subs	r3, r3, r6
 800029e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002a2:	2100      	movs	r1, #0
 80002a4:	b11d      	cbz	r5, 80002ae <__udivmoddi4+0xa6>
 80002a6:	40d3      	lsrs	r3, r2
 80002a8:	2200      	movs	r2, #0
 80002aa:	e9c5 3200 	strd	r3, r2, [r5]
 80002ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b2:	428b      	cmp	r3, r1
 80002b4:	d905      	bls.n	80002c2 <__udivmoddi4+0xba>
 80002b6:	b10d      	cbz	r5, 80002bc <__udivmoddi4+0xb4>
 80002b8:	e9c5 0100 	strd	r0, r1, [r5]
 80002bc:	2100      	movs	r1, #0
 80002be:	4608      	mov	r0, r1
 80002c0:	e7f5      	b.n	80002ae <__udivmoddi4+0xa6>
 80002c2:	fab3 f183 	clz	r1, r3
 80002c6:	2900      	cmp	r1, #0
 80002c8:	d146      	bne.n	8000358 <__udivmoddi4+0x150>
 80002ca:	42a3      	cmp	r3, r4
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xcc>
 80002ce:	4290      	cmp	r0, r2
 80002d0:	f0c0 80f0 	bcc.w	80004b4 <__udivmoddi4+0x2ac>
 80002d4:	1a86      	subs	r6, r0, r2
 80002d6:	eb64 0303 	sbc.w	r3, r4, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	2d00      	cmp	r5, #0
 80002de:	d0e6      	beq.n	80002ae <__udivmoddi4+0xa6>
 80002e0:	e9c5 6300 	strd	r6, r3, [r5]
 80002e4:	e7e3      	b.n	80002ae <__udivmoddi4+0xa6>
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	f040 8090 	bne.w	800040c <__udivmoddi4+0x204>
 80002ec:	eba1 040c 	sub.w	r4, r1, ip
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	fa1f f78c 	uxth.w	r7, ip
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb4 f6f8 	udiv	r6, r4, r8
 80002fe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000302:	fb08 4416 	mls	r4, r8, r6, r4
 8000306:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800030a:	fb07 f006 	mul.w	r0, r7, r6
 800030e:	4298      	cmp	r0, r3
 8000310:	d908      	bls.n	8000324 <__udivmoddi4+0x11c>
 8000312:	eb1c 0303 	adds.w	r3, ip, r3
 8000316:	f106 34ff 	add.w	r4, r6, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0x11a>
 800031c:	4298      	cmp	r0, r3
 800031e:	f200 80cd 	bhi.w	80004bc <__udivmoddi4+0x2b4>
 8000322:	4626      	mov	r6, r4
 8000324:	1a1c      	subs	r4, r3, r0
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb4 f0f8 	udiv	r0, r4, r8
 800032e:	fb08 4410 	mls	r4, r8, r0, r4
 8000332:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000336:	fb00 f707 	mul.w	r7, r0, r7
 800033a:	429f      	cmp	r7, r3
 800033c:	d908      	bls.n	8000350 <__udivmoddi4+0x148>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 34ff 	add.w	r4, r0, #4294967295
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x146>
 8000348:	429f      	cmp	r7, r3
 800034a:	f200 80b0 	bhi.w	80004ae <__udivmoddi4+0x2a6>
 800034e:	4620      	mov	r0, r4
 8000350:	1bdb      	subs	r3, r3, r7
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	e7a5      	b.n	80002a4 <__udivmoddi4+0x9c>
 8000358:	f1c1 0620 	rsb	r6, r1, #32
 800035c:	408b      	lsls	r3, r1
 800035e:	fa22 f706 	lsr.w	r7, r2, r6
 8000362:	431f      	orrs	r7, r3
 8000364:	fa20 fc06 	lsr.w	ip, r0, r6
 8000368:	fa04 f301 	lsl.w	r3, r4, r1
 800036c:	ea43 030c 	orr.w	r3, r3, ip
 8000370:	40f4      	lsrs	r4, r6
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	0c38      	lsrs	r0, r7, #16
 8000378:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800037c:	fbb4 fef0 	udiv	lr, r4, r0
 8000380:	fa1f fc87 	uxth.w	ip, r7
 8000384:	fb00 441e 	mls	r4, r0, lr, r4
 8000388:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800038c:	fb0e f90c 	mul.w	r9, lr, ip
 8000390:	45a1      	cmp	r9, r4
 8000392:	fa02 f201 	lsl.w	r2, r2, r1
 8000396:	d90a      	bls.n	80003ae <__udivmoddi4+0x1a6>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800039e:	f080 8084 	bcs.w	80004aa <__udivmoddi4+0x2a2>
 80003a2:	45a1      	cmp	r9, r4
 80003a4:	f240 8081 	bls.w	80004aa <__udivmoddi4+0x2a2>
 80003a8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003ac:	443c      	add	r4, r7
 80003ae:	eba4 0409 	sub.w	r4, r4, r9
 80003b2:	fa1f f983 	uxth.w	r9, r3
 80003b6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003ba:	fb00 4413 	mls	r4, r0, r3, r4
 80003be:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003c2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d907      	bls.n	80003da <__udivmoddi4+0x1d2>
 80003ca:	193c      	adds	r4, r7, r4
 80003cc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003d0:	d267      	bcs.n	80004a2 <__udivmoddi4+0x29a>
 80003d2:	45a4      	cmp	ip, r4
 80003d4:	d965      	bls.n	80004a2 <__udivmoddi4+0x29a>
 80003d6:	3b02      	subs	r3, #2
 80003d8:	443c      	add	r4, r7
 80003da:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003de:	fba0 9302 	umull	r9, r3, r0, r2
 80003e2:	eba4 040c 	sub.w	r4, r4, ip
 80003e6:	429c      	cmp	r4, r3
 80003e8:	46ce      	mov	lr, r9
 80003ea:	469c      	mov	ip, r3
 80003ec:	d351      	bcc.n	8000492 <__udivmoddi4+0x28a>
 80003ee:	d04e      	beq.n	800048e <__udivmoddi4+0x286>
 80003f0:	b155      	cbz	r5, 8000408 <__udivmoddi4+0x200>
 80003f2:	ebb8 030e 	subs.w	r3, r8, lr
 80003f6:	eb64 040c 	sbc.w	r4, r4, ip
 80003fa:	fa04 f606 	lsl.w	r6, r4, r6
 80003fe:	40cb      	lsrs	r3, r1
 8000400:	431e      	orrs	r6, r3
 8000402:	40cc      	lsrs	r4, r1
 8000404:	e9c5 6400 	strd	r6, r4, [r5]
 8000408:	2100      	movs	r1, #0
 800040a:	e750      	b.n	80002ae <__udivmoddi4+0xa6>
 800040c:	f1c2 0320 	rsb	r3, r2, #32
 8000410:	fa20 f103 	lsr.w	r1, r0, r3
 8000414:	fa0c fc02 	lsl.w	ip, ip, r2
 8000418:	fa24 f303 	lsr.w	r3, r4, r3
 800041c:	4094      	lsls	r4, r2
 800041e:	430c      	orrs	r4, r1
 8000420:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000424:	fa00 fe02 	lsl.w	lr, r0, r2
 8000428:	fa1f f78c 	uxth.w	r7, ip
 800042c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000430:	fb08 3110 	mls	r1, r8, r0, r3
 8000434:	0c23      	lsrs	r3, r4, #16
 8000436:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800043a:	fb00 f107 	mul.w	r1, r0, r7
 800043e:	4299      	cmp	r1, r3
 8000440:	d908      	bls.n	8000454 <__udivmoddi4+0x24c>
 8000442:	eb1c 0303 	adds.w	r3, ip, r3
 8000446:	f100 36ff 	add.w	r6, r0, #4294967295
 800044a:	d22c      	bcs.n	80004a6 <__udivmoddi4+0x29e>
 800044c:	4299      	cmp	r1, r3
 800044e:	d92a      	bls.n	80004a6 <__udivmoddi4+0x29e>
 8000450:	3802      	subs	r0, #2
 8000452:	4463      	add	r3, ip
 8000454:	1a5b      	subs	r3, r3, r1
 8000456:	b2a4      	uxth	r4, r4
 8000458:	fbb3 f1f8 	udiv	r1, r3, r8
 800045c:	fb08 3311 	mls	r3, r8, r1, r3
 8000460:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000464:	fb01 f307 	mul.w	r3, r1, r7
 8000468:	42a3      	cmp	r3, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x276>
 800046c:	eb1c 0404 	adds.w	r4, ip, r4
 8000470:	f101 36ff 	add.w	r6, r1, #4294967295
 8000474:	d213      	bcs.n	800049e <__udivmoddi4+0x296>
 8000476:	42a3      	cmp	r3, r4
 8000478:	d911      	bls.n	800049e <__udivmoddi4+0x296>
 800047a:	3902      	subs	r1, #2
 800047c:	4464      	add	r4, ip
 800047e:	1ae4      	subs	r4, r4, r3
 8000480:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000484:	e739      	b.n	80002fa <__udivmoddi4+0xf2>
 8000486:	4604      	mov	r4, r0
 8000488:	e6f0      	b.n	800026c <__udivmoddi4+0x64>
 800048a:	4608      	mov	r0, r1
 800048c:	e706      	b.n	800029c <__udivmoddi4+0x94>
 800048e:	45c8      	cmp	r8, r9
 8000490:	d2ae      	bcs.n	80003f0 <__udivmoddi4+0x1e8>
 8000492:	ebb9 0e02 	subs.w	lr, r9, r2
 8000496:	eb63 0c07 	sbc.w	ip, r3, r7
 800049a:	3801      	subs	r0, #1
 800049c:	e7a8      	b.n	80003f0 <__udivmoddi4+0x1e8>
 800049e:	4631      	mov	r1, r6
 80004a0:	e7ed      	b.n	800047e <__udivmoddi4+0x276>
 80004a2:	4603      	mov	r3, r0
 80004a4:	e799      	b.n	80003da <__udivmoddi4+0x1d2>
 80004a6:	4630      	mov	r0, r6
 80004a8:	e7d4      	b.n	8000454 <__udivmoddi4+0x24c>
 80004aa:	46d6      	mov	lr, sl
 80004ac:	e77f      	b.n	80003ae <__udivmoddi4+0x1a6>
 80004ae:	4463      	add	r3, ip
 80004b0:	3802      	subs	r0, #2
 80004b2:	e74d      	b.n	8000350 <__udivmoddi4+0x148>
 80004b4:	4606      	mov	r6, r0
 80004b6:	4623      	mov	r3, r4
 80004b8:	4608      	mov	r0, r1
 80004ba:	e70f      	b.n	80002dc <__udivmoddi4+0xd4>
 80004bc:	3e02      	subs	r6, #2
 80004be:	4463      	add	r3, ip
 80004c0:	e730      	b.n	8000324 <__udivmoddi4+0x11c>
 80004c2:	bf00      	nop

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <convert_color_16_to_18>:

uint16_t BackGroundColor = 0xFFFF; /*Variabila globala pentru culoarea de fundal curenta*/


void convert_color_16_to_18(uint16_t color, uint8_t *const pixel)
{
 80004c8:	b480      	push	{r7}
 80004ca:	b085      	sub	sp, #20
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	4603      	mov	r3, r0
 80004d0:	6039      	str	r1, [r7, #0]
 80004d2:	80fb      	strh	r3, [r7, #6]
	 * Output: Void
	 */

	uint8_t r,g,b;

	r = (color & 0xF800) >> 11;
 80004d4:	88fb      	ldrh	r3, [r7, #6]
 80004d6:	0adb      	lsrs	r3, r3, #11
 80004d8:	b29b      	uxth	r3, r3
 80004da:	73fb      	strb	r3, [r7, #15]
	g = (color & 0x07E0) >> 5;
 80004dc:	88fb      	ldrh	r3, [r7, #6]
 80004de:	115b      	asrs	r3, r3, #5
 80004e0:	b2db      	uxtb	r3, r3
 80004e2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80004e6:	73bb      	strb	r3, [r7, #14]
	b = color & 0x001F;
 80004e8:	88fb      	ldrh	r3, [r7, #6]
 80004ea:	b2db      	uxtb	r3, r3
 80004ec:	f003 031f 	and.w	r3, r3, #31
 80004f0:	737b      	strb	r3, [r7, #13]

	//16bit->18bit extindere respectand forma de transmisie

	r = (63*r)/31 << 2;
 80004f2:	7bfa      	ldrb	r2, [r7, #15]
 80004f4:	4613      	mov	r3, r2
 80004f6:	019b      	lsls	r3, r3, #6
 80004f8:	1a9b      	subs	r3, r3, r2
 80004fa:	4a16      	ldr	r2, [pc, #88]	@ (8000554 <convert_color_16_to_18+0x8c>)
 80004fc:	fb82 1203 	smull	r1, r2, r2, r3
 8000500:	441a      	add	r2, r3
 8000502:	1112      	asrs	r2, r2, #4
 8000504:	17db      	asrs	r3, r3, #31
 8000506:	1ad3      	subs	r3, r2, r3
 8000508:	b2db      	uxtb	r3, r3
 800050a:	009b      	lsls	r3, r3, #2
 800050c:	73fb      	strb	r3, [r7, #15]
	g = (63*g)/63 << 2;
 800050e:	7bbb      	ldrb	r3, [r7, #14]
 8000510:	009b      	lsls	r3, r3, #2
 8000512:	73bb      	strb	r3, [r7, #14]
	b = (63*b)/31 << 2;
 8000514:	7b7a      	ldrb	r2, [r7, #13]
 8000516:	4613      	mov	r3, r2
 8000518:	019b      	lsls	r3, r3, #6
 800051a:	1a9b      	subs	r3, r3, r2
 800051c:	4a0d      	ldr	r2, [pc, #52]	@ (8000554 <convert_color_16_to_18+0x8c>)
 800051e:	fb82 1203 	smull	r1, r2, r2, r3
 8000522:	441a      	add	r2, r3
 8000524:	1112      	asrs	r2, r2, #4
 8000526:	17db      	asrs	r3, r3, #31
 8000528:	1ad3      	subs	r3, r2, r3
 800052a:	b2db      	uxtb	r3, r3
 800052c:	009b      	lsls	r3, r3, #2
 800052e:	737b      	strb	r3, [r7, #13]

	pixel[0] = r;
 8000530:	683b      	ldr	r3, [r7, #0]
 8000532:	7bfa      	ldrb	r2, [r7, #15]
 8000534:	701a      	strb	r2, [r3, #0]
	pixel[1] = g;
 8000536:	683b      	ldr	r3, [r7, #0]
 8000538:	3301      	adds	r3, #1
 800053a:	7bba      	ldrb	r2, [r7, #14]
 800053c:	701a      	strb	r2, [r3, #0]
	pixel[2] = b;
 800053e:	683b      	ldr	r3, [r7, #0]
 8000540:	3302      	adds	r3, #2
 8000542:	7b7a      	ldrb	r2, [r7, #13]
 8000544:	701a      	strb	r2, [r3, #0]

}
 8000546:	bf00      	nop
 8000548:	3714      	adds	r7, #20
 800054a:	46bd      	mov	sp, r7
 800054c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000550:	4770      	bx	lr
 8000552:	bf00      	nop
 8000554:	84210843 	.word	0x84210843

08000558 <write_color>:


void write_color(uint16_t color)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b084      	sub	sp, #16
 800055c:	af00      	add	r7, sp, #0
 800055e:	4603      	mov	r3, r0
 8000560:	80fb      	strh	r3, [r7, #6]
	 * Output: Void
	 */


	uint8_t data[3];
	convert_color_16_to_18(color, data);
 8000562:	f107 020c 	add.w	r2, r7, #12
 8000566:	88fb      	ldrh	r3, [r7, #6]
 8000568:	4611      	mov	r1, r2
 800056a:	4618      	mov	r0, r3
 800056c:	f7ff ffac 	bl	80004c8 <convert_color_16_to_18>
	//flagDmaSpiTx = 0;

	//HAL_SPI_Transmit_DMA(&hspi1, data, 3);

	//while(flagDmaSpiTx == 0);
	HAL_SPI_Transmit(&hspi1, data, 3, HAL_MAX_DELAY);
 8000570:	f107 010c 	add.w	r1, r7, #12
 8000574:	f04f 33ff 	mov.w	r3, #4294967295
 8000578:	2203      	movs	r2, #3
 800057a:	4803      	ldr	r0, [pc, #12]	@ (8000588 <write_color+0x30>)
 800057c:	f006 f9f1 	bl	8006962 <HAL_SPI_Transmit>


}
 8000580:	bf00      	nop
 8000582:	3710      	adds	r7, #16
 8000584:	46bd      	mov	sp, r7
 8000586:	bd80      	pop	{r7, pc}
 8000588:	2001422c 	.word	0x2001422c

0800058c <draw_pixel>:


void draw_pixel(uint16_t x, uint16_t y, uint16_t color)
{
 800058c:	b590      	push	{r4, r7, lr}
 800058e:	b085      	sub	sp, #20
 8000590:	af02      	add	r7, sp, #8
 8000592:	4603      	mov	r3, r0
 8000594:	80fb      	strh	r3, [r7, #6]
 8000596:	460b      	mov	r3, r1
 8000598:	80bb      	strh	r3, [r7, #4]
 800059a:	4613      	mov	r3, r2
 800059c:	807b      	strh	r3, [r7, #2]
	 * Functie pentru afisarea unui pixel pe ecran.
	 * Parametrii: Coordonatele (x,y) si culoarea
	 * Output: Void
	 */

	set_adress_window(x,y,x,y, 'w');
 800059e:	88bb      	ldrh	r3, [r7, #4]
 80005a0:	88fa      	ldrh	r2, [r7, #6]
 80005a2:	88b9      	ldrh	r1, [r7, #4]
 80005a4:	88f8      	ldrh	r0, [r7, #6]
 80005a6:	2477      	movs	r4, #119	@ 0x77
 80005a8:	9400      	str	r4, [sp, #0]
 80005aa:	f001 fb77 	bl	8001c9c <set_adress_window>

	DC_DATA();
 80005ae:	2201      	movs	r2, #1
 80005b0:	2108      	movs	r1, #8
 80005b2:	480a      	ldr	r0, [pc, #40]	@ (80005dc <draw_pixel+0x50>)
 80005b4:	f004 fd02 	bl	8004fbc <HAL_GPIO_WritePin>
	CS_A();
 80005b8:	2200      	movs	r2, #0
 80005ba:	2110      	movs	r1, #16
 80005bc:	4807      	ldr	r0, [pc, #28]	@ (80005dc <draw_pixel+0x50>)
 80005be:	f004 fcfd 	bl	8004fbc <HAL_GPIO_WritePin>

	write_color(color);
 80005c2:	887b      	ldrh	r3, [r7, #2]
 80005c4:	4618      	mov	r0, r3
 80005c6:	f7ff ffc7 	bl	8000558 <write_color>

	CS_D();
 80005ca:	2201      	movs	r2, #1
 80005cc:	2110      	movs	r1, #16
 80005ce:	4803      	ldr	r0, [pc, #12]	@ (80005dc <draw_pixel+0x50>)
 80005d0:	f004 fcf4 	bl	8004fbc <HAL_GPIO_WritePin>

}
 80005d4:	bf00      	nop
 80005d6:	370c      	adds	r7, #12
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd90      	pop	{r4, r7, pc}
 80005dc:	40020c00 	.word	0x40020c00

080005e0 <draw_pixel_data>:


static inline void draw_pixel_data(uint16_t x, uint16_t y, uint8_t *data)
{
 80005e0:	b590      	push	{r4, r7, lr}
 80005e2:	b085      	sub	sp, #20
 80005e4:	af02      	add	r7, sp, #8
 80005e6:	4603      	mov	r3, r0
 80005e8:	603a      	str	r2, [r7, #0]
 80005ea:	80fb      	strh	r3, [r7, #6]
 80005ec:	460b      	mov	r3, r1
 80005ee:	80bb      	strh	r3, [r7, #4]
	set_adress_window(x,y,x,y, 'w');
 80005f0:	88bb      	ldrh	r3, [r7, #4]
 80005f2:	88fa      	ldrh	r2, [r7, #6]
 80005f4:	88b9      	ldrh	r1, [r7, #4]
 80005f6:	88f8      	ldrh	r0, [r7, #6]
 80005f8:	2477      	movs	r4, #119	@ 0x77
 80005fa:	9400      	str	r4, [sp, #0]
 80005fc:	f001 fb4e 	bl	8001c9c <set_adress_window>

	DC_DATA();
 8000600:	2201      	movs	r2, #1
 8000602:	2108      	movs	r1, #8
 8000604:	480b      	ldr	r0, [pc, #44]	@ (8000634 <draw_pixel_data+0x54>)
 8000606:	f004 fcd9 	bl	8004fbc <HAL_GPIO_WritePin>
	CS_A();
 800060a:	2200      	movs	r2, #0
 800060c:	2110      	movs	r1, #16
 800060e:	4809      	ldr	r0, [pc, #36]	@ (8000634 <draw_pixel_data+0x54>)
 8000610:	f004 fcd4 	bl	8004fbc <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi1, data, 3, HAL_MAX_DELAY);
 8000614:	f04f 33ff 	mov.w	r3, #4294967295
 8000618:	2203      	movs	r2, #3
 800061a:	6839      	ldr	r1, [r7, #0]
 800061c:	4806      	ldr	r0, [pc, #24]	@ (8000638 <draw_pixel_data+0x58>)
 800061e:	f006 f9a0 	bl	8006962 <HAL_SPI_Transmit>

	CS_D();
 8000622:	2201      	movs	r2, #1
 8000624:	2110      	movs	r1, #16
 8000626:	4803      	ldr	r0, [pc, #12]	@ (8000634 <draw_pixel_data+0x54>)
 8000628:	f004 fcc8 	bl	8004fbc <HAL_GPIO_WritePin>

}
 800062c:	bf00      	nop
 800062e:	370c      	adds	r7, #12
 8000630:	46bd      	mov	sp, r7
 8000632:	bd90      	pop	{r4, r7, pc}
 8000634:	40020c00 	.word	0x40020c00
 8000638:	2001422c 	.word	0x2001422c

0800063c <fill_screen1>:



void fill_screen1(uint16_t color)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b088      	sub	sp, #32
 8000640:	af02      	add	r7, sp, #8
 8000642:	4603      	mov	r3, r0
 8000644:	80fb      	strh	r3, [r7, #6]
	 * Output: Void
	 */


	uint8_t pixel[3];
	convert_color_16_to_18(color, pixel);
 8000646:	f107 020c 	add.w	r2, r7, #12
 800064a:	88fb      	ldrh	r3, [r7, #6]
 800064c:	4611      	mov	r1, r2
 800064e:	4618      	mov	r0, r3
 8000650:	f7ff ff3a 	bl	80004c8 <convert_color_16_to_18>

	uint8_t *line = malloc(320*sizeof(pixel));
 8000654:	f44f 7070 	mov.w	r0, #960	@ 0x3c0
 8000658:	f00d f85e 	bl	800d718 <malloc>
 800065c:	4603      	mov	r3, r0
 800065e:	613b      	str	r3, [r7, #16]

	set_adress_window(0, 0, LCD_Width-1, LCD_Length-1, 'w');
 8000660:	2377      	movs	r3, #119	@ 0x77
 8000662:	9300      	str	r3, [sp, #0]
 8000664:	f240 13df 	movw	r3, #479	@ 0x1df
 8000668:	f240 123f 	movw	r2, #319	@ 0x13f
 800066c:	2100      	movs	r1, #0
 800066e:	2000      	movs	r0, #0
 8000670:	f001 fb14 	bl	8001c9c <set_adress_window>

	DC_DATA();
 8000674:	2201      	movs	r2, #1
 8000676:	2108      	movs	r1, #8
 8000678:	481e      	ldr	r0, [pc, #120]	@ (80006f4 <fill_screen1+0xb8>)
 800067a:	f004 fc9f 	bl	8004fbc <HAL_GPIO_WritePin>
	CS_A();
 800067e:	2200      	movs	r2, #0
 8000680:	2110      	movs	r1, #16
 8000682:	481c      	ldr	r0, [pc, #112]	@ (80006f4 <fill_screen1+0xb8>)
 8000684:	f004 fc9a 	bl	8004fbc <HAL_GPIO_WritePin>

	for(uint16_t x=0; x<320; x++)
 8000688:	2300      	movs	r3, #0
 800068a:	82fb      	strh	r3, [r7, #22]
 800068c:	e00f      	b.n	80006ae <fill_screen1+0x72>
	{
		memcpy(line + x*sizeof(pixel), pixel, sizeof(pixel));
 800068e:	8afa      	ldrh	r2, [r7, #22]
 8000690:	4613      	mov	r3, r2
 8000692:	005b      	lsls	r3, r3, #1
 8000694:	4413      	add	r3, r2
 8000696:	693a      	ldr	r2, [r7, #16]
 8000698:	4413      	add	r3, r2
 800069a:	461a      	mov	r2, r3
 800069c:	f107 030c 	add.w	r3, r7, #12
 80006a0:	8819      	ldrh	r1, [r3, #0]
 80006a2:	789b      	ldrb	r3, [r3, #2]
 80006a4:	8011      	strh	r1, [r2, #0]
 80006a6:	7093      	strb	r3, [r2, #2]
	for(uint16_t x=0; x<320; x++)
 80006a8:	8afb      	ldrh	r3, [r7, #22]
 80006aa:	3301      	adds	r3, #1
 80006ac:	82fb      	strh	r3, [r7, #22]
 80006ae:	8afb      	ldrh	r3, [r7, #22]
 80006b0:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80006b4:	d3eb      	bcc.n	800068e <fill_screen1+0x52>
	}

	for(uint16_t y=0; y<480; y++)
 80006b6:	2300      	movs	r3, #0
 80006b8:	82bb      	strh	r3, [r7, #20]
 80006ba:	e00a      	b.n	80006d2 <fill_screen1+0x96>
	{

		HAL_SPI_Transmit(&hspi1, line, 320*sizeof(pixel), HAL_MAX_DELAY);
 80006bc:	f04f 33ff 	mov.w	r3, #4294967295
 80006c0:	f44f 7270 	mov.w	r2, #960	@ 0x3c0
 80006c4:	6939      	ldr	r1, [r7, #16]
 80006c6:	480c      	ldr	r0, [pc, #48]	@ (80006f8 <fill_screen1+0xbc>)
 80006c8:	f006 f94b 	bl	8006962 <HAL_SPI_Transmit>
	for(uint16_t y=0; y<480; y++)
 80006cc:	8abb      	ldrh	r3, [r7, #20]
 80006ce:	3301      	adds	r3, #1
 80006d0:	82bb      	strh	r3, [r7, #20]
 80006d2:	8abb      	ldrh	r3, [r7, #20]
 80006d4:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 80006d8:	d3f0      	bcc.n	80006bc <fill_screen1+0x80>

	}

	free(line);
 80006da:	6938      	ldr	r0, [r7, #16]
 80006dc:	f00d f824 	bl	800d728 <free>

	CS_D();
 80006e0:	2201      	movs	r2, #1
 80006e2:	2110      	movs	r1, #16
 80006e4:	4803      	ldr	r0, [pc, #12]	@ (80006f4 <fill_screen1+0xb8>)
 80006e6:	f004 fc69 	bl	8004fbc <HAL_GPIO_WritePin>

}
 80006ea:	bf00      	nop
 80006ec:	3718      	adds	r7, #24
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	40020c00 	.word	0x40020c00
 80006f8:	2001422c 	.word	0x2001422c

080006fc <fill_screen2>:


void fill_screen2(uint16_t color)
{
 80006fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000700:	b08f      	sub	sp, #60	@ 0x3c
 8000702:	af02      	add	r7, sp, #8
 8000704:	4603      	mov	r3, r0
 8000706:	80fb      	strh	r3, [r7, #6]
 8000708:	466b      	mov	r3, sp
 800070a:	461e      	mov	r6, r3
	set_adress_window(0, 0, LCD_Width-1, LCD_Length-1, 'w');
 800070c:	2377      	movs	r3, #119	@ 0x77
 800070e:	9300      	str	r3, [sp, #0]
 8000710:	f240 13df 	movw	r3, #479	@ 0x1df
 8000714:	f240 123f 	movw	r2, #319	@ 0x13f
 8000718:	2100      	movs	r1, #0
 800071a:	2000      	movs	r0, #0
 800071c:	f001 fabe 	bl	8001c9c <set_adress_window>

	uint32_t frameSize = 1200; //numarul de octeti dintr-un frame
 8000720:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 8000724:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t nrPixel = 320*480;
 8000726:	f44f 3316 	mov.w	r3, #153600	@ 0x25800
 800072a:	623b      	str	r3, [r7, #32]

	uint8_t r,g,b;

	r = (color & 0xF800) >> 11;
 800072c:	88fb      	ldrh	r3, [r7, #6]
 800072e:	0adb      	lsrs	r3, r3, #11
 8000730:	b29b      	uxth	r3, r3
 8000732:	77fb      	strb	r3, [r7, #31]
	g = (color & 0x07E0) >> 5;
 8000734:	88fb      	ldrh	r3, [r7, #6]
 8000736:	115b      	asrs	r3, r3, #5
 8000738:	b2db      	uxtb	r3, r3
 800073a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800073e:	77bb      	strb	r3, [r7, #30]
	b = color & 0x001F;
 8000740:	88fb      	ldrh	r3, [r7, #6]
 8000742:	b2db      	uxtb	r3, r3
 8000744:	f003 031f 	and.w	r3, r3, #31
 8000748:	777b      	strb	r3, [r7, #29]

	r = (255*r)/31;
 800074a:	7ffa      	ldrb	r2, [r7, #31]
 800074c:	4613      	mov	r3, r2
 800074e:	021b      	lsls	r3, r3, #8
 8000750:	1a9b      	subs	r3, r3, r2
 8000752:	4a4f      	ldr	r2, [pc, #316]	@ (8000890 <fill_screen2+0x194>)
 8000754:	fb82 1203 	smull	r1, r2, r2, r3
 8000758:	441a      	add	r2, r3
 800075a:	1112      	asrs	r2, r2, #4
 800075c:	17db      	asrs	r3, r3, #31
 800075e:	1ad3      	subs	r3, r2, r3
 8000760:	77fb      	strb	r3, [r7, #31]
	g = (255*g)/63;
 8000762:	7fba      	ldrb	r2, [r7, #30]
 8000764:	4613      	mov	r3, r2
 8000766:	021b      	lsls	r3, r3, #8
 8000768:	1a9b      	subs	r3, r3, r2
 800076a:	4a4a      	ldr	r2, [pc, #296]	@ (8000894 <fill_screen2+0x198>)
 800076c:	fb82 1203 	smull	r1, r2, r2, r3
 8000770:	441a      	add	r2, r3
 8000772:	1152      	asrs	r2, r2, #5
 8000774:	17db      	asrs	r3, r3, #31
 8000776:	1ad3      	subs	r3, r2, r3
 8000778:	77bb      	strb	r3, [r7, #30]
	b = (255*b)/31;
 800077a:	7f7a      	ldrb	r2, [r7, #29]
 800077c:	4613      	mov	r3, r2
 800077e:	021b      	lsls	r3, r3, #8
 8000780:	1a9b      	subs	r3, r3, r2
 8000782:	4a43      	ldr	r2, [pc, #268]	@ (8000890 <fill_screen2+0x194>)
 8000784:	fb82 1203 	smull	r1, r2, r2, r3
 8000788:	441a      	add	r2, r3
 800078a:	1112      	asrs	r2, r2, #4
 800078c:	17db      	asrs	r3, r3, #31
 800078e:	1ad3      	subs	r3, r2, r3
 8000790:	777b      	strb	r3, [r7, #29]

	DC_DATA();
 8000792:	2201      	movs	r2, #1
 8000794:	2108      	movs	r1, #8
 8000796:	4840      	ldr	r0, [pc, #256]	@ (8000898 <fill_screen2+0x19c>)
 8000798:	f004 fc10 	bl	8004fbc <HAL_GPIO_WritePin>
	CS_A();
 800079c:	2200      	movs	r2, #0
 800079e:	2110      	movs	r1, #16
 80007a0:	483d      	ldr	r0, [pc, #244]	@ (8000898 <fill_screen2+0x19c>)
 80007a2:	f004 fc0b 	bl	8004fbc <HAL_GPIO_WritePin>

	uint8_t frame[frameSize]; //nr de octeti de trimis intr-o tranmsisiune
 80007a6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80007a8:	460b      	mov	r3, r1
 80007aa:	3b01      	subs	r3, #1
 80007ac:	61bb      	str	r3, [r7, #24]
 80007ae:	2300      	movs	r3, #0
 80007b0:	4688      	mov	r8, r1
 80007b2:	4699      	mov	r9, r3
 80007b4:	f04f 0200 	mov.w	r2, #0
 80007b8:	f04f 0300 	mov.w	r3, #0
 80007bc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80007c0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80007c4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80007c8:	2300      	movs	r3, #0
 80007ca:	460c      	mov	r4, r1
 80007cc:	461d      	mov	r5, r3
 80007ce:	f04f 0200 	mov.w	r2, #0
 80007d2:	f04f 0300 	mov.w	r3, #0
 80007d6:	00eb      	lsls	r3, r5, #3
 80007d8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80007dc:	00e2      	lsls	r2, r4, #3
 80007de:	1dcb      	adds	r3, r1, #7
 80007e0:	08db      	lsrs	r3, r3, #3
 80007e2:	00db      	lsls	r3, r3, #3
 80007e4:	ebad 0d03 	sub.w	sp, sp, r3
 80007e8:	ab02      	add	r3, sp, #8
 80007ea:	3300      	adds	r3, #0
 80007ec:	617b      	str	r3, [r7, #20]

	for(uint32_t j=0; j<frameSize; j=j+3)
 80007ee:	2300      	movs	r3, #0
 80007f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80007f2:	e011      	b.n	8000818 <fill_screen2+0x11c>
	{
		frame[j] = r;
 80007f4:	697a      	ldr	r2, [r7, #20]
 80007f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80007f8:	4413      	add	r3, r2
 80007fa:	7ffa      	ldrb	r2, [r7, #31]
 80007fc:	701a      	strb	r2, [r3, #0]
		frame[j+1] = g;
 80007fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000800:	3301      	adds	r3, #1
 8000802:	697a      	ldr	r2, [r7, #20]
 8000804:	7fb9      	ldrb	r1, [r7, #30]
 8000806:	54d1      	strb	r1, [r2, r3]
		frame[j+2] = b;
 8000808:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800080a:	3302      	adds	r3, #2
 800080c:	697a      	ldr	r2, [r7, #20]
 800080e:	7f79      	ldrb	r1, [r7, #29]
 8000810:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j=0; j<frameSize; j=j+3)
 8000812:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000814:	3303      	adds	r3, #3
 8000816:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000818:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800081a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800081c:	429a      	cmp	r2, r3
 800081e:	d3e9      	bcc.n	80007f4 <fill_screen2+0xf8>
	}

	uint32_t data = nrPixel * 3; //nr de octeti de trimis
 8000820:	6a3a      	ldr	r2, [r7, #32]
 8000822:	4613      	mov	r3, r2
 8000824:	005b      	lsls	r3, r3, #1
 8000826:	4413      	add	r3, r2
 8000828:	613b      	str	r3, [r7, #16]
	uint32_t nrFrames = data / frameSize;
 800082a:	693a      	ldr	r2, [r7, #16]
 800082c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800082e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000832:	60fb      	str	r3, [r7, #12]

	flagDmaSpiTx = 1;
 8000834:	4b19      	ldr	r3, [pc, #100]	@ (800089c <fill_screen2+0x1a0>)
 8000836:	2201      	movs	r2, #1
 8000838:	701a      	strb	r2, [r3, #0]

	for(uint32_t j = 0; j < (nrFrames); j++)
 800083a:	2300      	movs	r3, #0
 800083c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800083e:	e012      	b.n	8000866 <fill_screen2+0x16a>
	{
		//HAL_SPI_Transmit(&hspi1, frame, frameSize, 10);

		while(flagDmaSpiTx == 0); //asteapta cat timp este 0
 8000840:	bf00      	nop
 8000842:	4b16      	ldr	r3, [pc, #88]	@ (800089c <fill_screen2+0x1a0>)
 8000844:	781b      	ldrb	r3, [r3, #0]
 8000846:	b2db      	uxtb	r3, r3
 8000848:	2b00      	cmp	r3, #0
 800084a:	d0fa      	beq.n	8000842 <fill_screen2+0x146>
		flagDmaSpiTx = 0;
 800084c:	4b13      	ldr	r3, [pc, #76]	@ (800089c <fill_screen2+0x1a0>)
 800084e:	2200      	movs	r2, #0
 8000850:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit_DMA(&hspi1, frame, frameSize);
 8000852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000854:	b29b      	uxth	r3, r3
 8000856:	461a      	mov	r2, r3
 8000858:	6979      	ldr	r1, [r7, #20]
 800085a:	4811      	ldr	r0, [pc, #68]	@ (80008a0 <fill_screen2+0x1a4>)
 800085c:	f006 fdae 	bl	80073bc <HAL_SPI_Transmit_DMA>
	for(uint32_t j = 0; j < (nrFrames); j++)
 8000860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000862:	3301      	adds	r3, #1
 8000864:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000866:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	429a      	cmp	r2, r3
 800086c:	d3e8      	bcc.n	8000840 <fill_screen2+0x144>

	}

	//asteptam sa se finalizeze ultimul transfer -> asteptam flag1

	while(flagDmaSpiTx == 0);
 800086e:	bf00      	nop
 8000870:	4b0a      	ldr	r3, [pc, #40]	@ (800089c <fill_screen2+0x1a0>)
 8000872:	781b      	ldrb	r3, [r3, #0]
 8000874:	b2db      	uxtb	r3, r3
 8000876:	2b00      	cmp	r3, #0
 8000878:	d0fa      	beq.n	8000870 <fill_screen2+0x174>
	CS_D();
 800087a:	2201      	movs	r2, #1
 800087c:	2110      	movs	r1, #16
 800087e:	4806      	ldr	r0, [pc, #24]	@ (8000898 <fill_screen2+0x19c>)
 8000880:	f004 fb9c 	bl	8004fbc <HAL_GPIO_WritePin>
 8000884:	46b5      	mov	sp, r6
}
 8000886:	bf00      	nop
 8000888:	3734      	adds	r7, #52	@ 0x34
 800088a:	46bd      	mov	sp, r7
 800088c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000890:	84210843 	.word	0x84210843
 8000894:	82082083 	.word	0x82082083
 8000898:	40020c00 	.word	0x40020c00
 800089c:	20014474 	.word	0x20014474
 80008a0:	2001422c 	.word	0x2001422c

080008a4 <print_character>:



void print_character(uint16_t x, uint16_t y, char c, uint16_t fontColor, uint16_t backColor)
{
 80008a4:	b590      	push	{r4, r7, lr}
 80008a6:	b089      	sub	sp, #36	@ 0x24
 80008a8:	af02      	add	r7, sp, #8
 80008aa:	4604      	mov	r4, r0
 80008ac:	4608      	mov	r0, r1
 80008ae:	4611      	mov	r1, r2
 80008b0:	461a      	mov	r2, r3
 80008b2:	4623      	mov	r3, r4
 80008b4:	80fb      	strh	r3, [r7, #6]
 80008b6:	4603      	mov	r3, r0
 80008b8:	80bb      	strh	r3, [r7, #4]
 80008ba:	460b      	mov	r3, r1
 80008bc:	70fb      	strb	r3, [r7, #3]
 80008be:	4613      	mov	r3, r2
 80008c0:	803b      	strh	r3, [r7, #0]
	set_adress_window(x, y, x+font.width-1, y+font.height-1, 'w');
 80008c2:	4b3a      	ldr	r3, [pc, #232]	@ (80009ac <print_character+0x108>)
 80008c4:	889a      	ldrh	r2, [r3, #4]
 80008c6:	88fb      	ldrh	r3, [r7, #6]
 80008c8:	4413      	add	r3, r2
 80008ca:	b29b      	uxth	r3, r3
 80008cc:	3b01      	subs	r3, #1
 80008ce:	b29c      	uxth	r4, r3
 80008d0:	4b36      	ldr	r3, [pc, #216]	@ (80009ac <print_character+0x108>)
 80008d2:	88da      	ldrh	r2, [r3, #6]
 80008d4:	88bb      	ldrh	r3, [r7, #4]
 80008d6:	4413      	add	r3, r2
 80008d8:	b29b      	uxth	r3, r3
 80008da:	3b01      	subs	r3, #1
 80008dc:	b29b      	uxth	r3, r3
 80008de:	88b9      	ldrh	r1, [r7, #4]
 80008e0:	88f8      	ldrh	r0, [r7, #6]
 80008e2:	2277      	movs	r2, #119	@ 0x77
 80008e4:	9200      	str	r2, [sp, #0]
 80008e6:	4622      	mov	r2, r4
 80008e8:	f001 f9d8 	bl	8001c9c <set_adress_window>

	uint16_t mask = 0x8000;
 80008ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80008f0:	82bb      	strh	r3, [r7, #20]

	uint8_t i,j;
	uint16_t line = 0;
 80008f2:	2300      	movs	r3, #0
 80008f4:	827b      	strh	r3, [r7, #18]

	uint8_t dataFont[3];
	uint8_t dataBack[3];

	convert_color_16_to_18(fontColor, dataFont);
 80008f6:	f107 020c 	add.w	r2, r7, #12
 80008fa:	883b      	ldrh	r3, [r7, #0]
 80008fc:	4611      	mov	r1, r2
 80008fe:	4618      	mov	r0, r3
 8000900:	f7ff fde2 	bl	80004c8 <convert_color_16_to_18>
	convert_color_16_to_18(backColor, dataBack);
 8000904:	f107 0208 	add.w	r2, r7, #8
 8000908:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800090a:	4611      	mov	r1, r2
 800090c:	4618      	mov	r0, r3
 800090e:	f7ff fddb 	bl	80004c8 <convert_color_16_to_18>


	DC_DATA();
 8000912:	2201      	movs	r2, #1
 8000914:	2108      	movs	r1, #8
 8000916:	4826      	ldr	r0, [pc, #152]	@ (80009b0 <print_character+0x10c>)
 8000918:	f004 fb50 	bl	8004fbc <HAL_GPIO_WritePin>
	CS_A();
 800091c:	2200      	movs	r2, #0
 800091e:	2110      	movs	r1, #16
 8000920:	4823      	ldr	r0, [pc, #140]	@ (80009b0 <print_character+0x10c>)
 8000922:	f004 fb4b 	bl	8004fbc <HAL_GPIO_WritePin>

	for(i=0; i<font.height; i++)
 8000926:	2300      	movs	r3, #0
 8000928:	75fb      	strb	r3, [r7, #23]
 800092a:	e030      	b.n	800098e <print_character+0xea>
	{
		line = font.data[((c-32)*font.height)+i];
 800092c:	4b1f      	ldr	r3, [pc, #124]	@ (80009ac <print_character+0x108>)
 800092e:	681a      	ldr	r2, [r3, #0]
 8000930:	78fb      	ldrb	r3, [r7, #3]
 8000932:	3b20      	subs	r3, #32
 8000934:	491d      	ldr	r1, [pc, #116]	@ (80009ac <print_character+0x108>)
 8000936:	88c9      	ldrh	r1, [r1, #6]
 8000938:	fb03 f101 	mul.w	r1, r3, r1
 800093c:	7dfb      	ldrb	r3, [r7, #23]
 800093e:	440b      	add	r3, r1
 8000940:	005b      	lsls	r3, r3, #1
 8000942:	4413      	add	r3, r2
 8000944:	881b      	ldrh	r3, [r3, #0]
 8000946:	827b      	strh	r3, [r7, #18]

		for(j=0; j<font.width; j++)
 8000948:	2300      	movs	r3, #0
 800094a:	75bb      	strb	r3, [r7, #22]
 800094c:	e016      	b.n	800097c <print_character+0xd8>
		{
			if(((line<<j) & (mask)) != 0)
 800094e:	8a7a      	ldrh	r2, [r7, #18]
 8000950:	7dbb      	ldrb	r3, [r7, #22]
 8000952:	409a      	lsls	r2, r3
 8000954:	8abb      	ldrh	r3, [r7, #20]
 8000956:	4013      	ands	r3, r2
 8000958:	2b00      	cmp	r3, #0
 800095a:	d006      	beq.n	800096a <print_character+0xc6>
			{
				LCD_send_data_multi(dataFont,3);
 800095c:	f107 030c 	add.w	r3, r7, #12
 8000960:	2103      	movs	r1, #3
 8000962:	4618      	mov	r0, r3
 8000964:	f001 f802 	bl	800196c <LCD_send_data_multi>
 8000968:	e005      	b.n	8000976 <print_character+0xd2>
			}

			else
			{
				LCD_send_data_multi(dataBack,3);
 800096a:	f107 0308 	add.w	r3, r7, #8
 800096e:	2103      	movs	r1, #3
 8000970:	4618      	mov	r0, r3
 8000972:	f000 fffb 	bl	800196c <LCD_send_data_multi>
		for(j=0; j<font.width; j++)
 8000976:	7dbb      	ldrb	r3, [r7, #22]
 8000978:	3301      	adds	r3, #1
 800097a:	75bb      	strb	r3, [r7, #22]
 800097c:	7dbb      	ldrb	r3, [r7, #22]
 800097e:	b29a      	uxth	r2, r3
 8000980:	4b0a      	ldr	r3, [pc, #40]	@ (80009ac <print_character+0x108>)
 8000982:	889b      	ldrh	r3, [r3, #4]
 8000984:	429a      	cmp	r2, r3
 8000986:	d3e2      	bcc.n	800094e <print_character+0xaa>
	for(i=0; i<font.height; i++)
 8000988:	7dfb      	ldrb	r3, [r7, #23]
 800098a:	3301      	adds	r3, #1
 800098c:	75fb      	strb	r3, [r7, #23]
 800098e:	7dfb      	ldrb	r3, [r7, #23]
 8000990:	b29a      	uxth	r2, r3
 8000992:	4b06      	ldr	r3, [pc, #24]	@ (80009ac <print_character+0x108>)
 8000994:	88db      	ldrh	r3, [r3, #6]
 8000996:	429a      	cmp	r2, r3
 8000998:	d3c8      	bcc.n	800092c <print_character+0x88>
			}
		}
	}

	CS_D();
 800099a:	2201      	movs	r2, #1
 800099c:	2110      	movs	r1, #16
 800099e:	4804      	ldr	r0, [pc, #16]	@ (80009b0 <print_character+0x10c>)
 80009a0:	f004 fb0c 	bl	8004fbc <HAL_GPIO_WritePin>

}
 80009a4:	bf00      	nop
 80009a6:	371c      	adds	r7, #28
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd90      	pop	{r4, r7, pc}
 80009ac:	20000000 	.word	0x20000000
 80009b0:	40020c00 	.word	0x40020c00

080009b4 <print_string>:


void print_string(uint16_t x, uint16_t y, char* string, uint16_t fontColor, uint16_t backColor)
{
 80009b4:	b590      	push	{r4, r7, lr}
 80009b6:	b089      	sub	sp, #36	@ 0x24
 80009b8:	af02      	add	r7, sp, #8
 80009ba:	60ba      	str	r2, [r7, #8]
 80009bc:	461a      	mov	r2, r3
 80009be:	4603      	mov	r3, r0
 80009c0:	81fb      	strh	r3, [r7, #14]
 80009c2:	460b      	mov	r3, r1
 80009c4:	81bb      	strh	r3, [r7, #12]
 80009c6:	4613      	mov	r3, r2
 80009c8:	80fb      	strh	r3, [r7, #6]

	char *temp = string;
 80009ca:	68bb      	ldr	r3, [r7, #8]
 80009cc:	617b      	str	r3, [r7, #20]

	while((*string)!='\0')
 80009ce:	e027      	b.n	8000a20 <print_string+0x6c>
	{
		if(x + font.width > 320)
 80009d0:	89fb      	ldrh	r3, [r7, #14]
 80009d2:	4a18      	ldr	r2, [pc, #96]	@ (8000a34 <print_string+0x80>)
 80009d4:	8892      	ldrh	r2, [r2, #4]
 80009d6:	4413      	add	r3, r2
 80009d8:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80009dc:	dd07      	ble.n	80009ee <print_string+0x3a>
		{
			x = font.width;
 80009de:	4b15      	ldr	r3, [pc, #84]	@ (8000a34 <print_string+0x80>)
 80009e0:	889b      	ldrh	r3, [r3, #4]
 80009e2:	81fb      	strh	r3, [r7, #14]
			y = y + font.height;
 80009e4:	4b13      	ldr	r3, [pc, #76]	@ (8000a34 <print_string+0x80>)
 80009e6:	88da      	ldrh	r2, [r3, #6]
 80009e8:	89bb      	ldrh	r3, [r7, #12]
 80009ea:	4413      	add	r3, r2
 80009ec:	81bb      	strh	r3, [r7, #12]
		}

		if((y + font.height) > 480)
 80009ee:	89bb      	ldrh	r3, [r7, #12]
 80009f0:	4a10      	ldr	r2, [pc, #64]	@ (8000a34 <print_string+0x80>)
 80009f2:	88d2      	ldrh	r2, [r2, #6]
 80009f4:	4413      	add	r3, r2
 80009f6:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 80009fa:	dc16      	bgt.n	8000a2a <print_string+0x76>
		{
			return;
		}

		print_character(x, y, *string, fontColor, backColor);
 80009fc:	68bb      	ldr	r3, [r7, #8]
 80009fe:	781a      	ldrb	r2, [r3, #0]
 8000a00:	88fc      	ldrh	r4, [r7, #6]
 8000a02:	89b9      	ldrh	r1, [r7, #12]
 8000a04:	89f8      	ldrh	r0, [r7, #14]
 8000a06:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000a08:	9300      	str	r3, [sp, #0]
 8000a0a:	4623      	mov	r3, r4
 8000a0c:	f7ff ff4a 	bl	80008a4 <print_character>
		string++;
 8000a10:	68bb      	ldr	r3, [r7, #8]
 8000a12:	3301      	adds	r3, #1
 8000a14:	60bb      	str	r3, [r7, #8]
		x = x + font.width;
 8000a16:	4b07      	ldr	r3, [pc, #28]	@ (8000a34 <print_string+0x80>)
 8000a18:	889a      	ldrh	r2, [r3, #4]
 8000a1a:	89fb      	ldrh	r3, [r7, #14]
 8000a1c:	4413      	add	r3, r2
 8000a1e:	81fb      	strh	r3, [r7, #14]
	while((*string)!='\0')
 8000a20:	68bb      	ldr	r3, [r7, #8]
 8000a22:	781b      	ldrb	r3, [r3, #0]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d1d3      	bne.n	80009d0 <print_string+0x1c>
 8000a28:	e000      	b.n	8000a2c <print_string+0x78>
			return;
 8000a2a:	bf00      	nop
	}

}
 8000a2c:	371c      	adds	r7, #28
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd90      	pop	{r4, r7, pc}
 8000a32:	bf00      	nop
 8000a34:	20000000 	.word	0x20000000

08000a38 <draw_horizontal_line>:


void draw_horizontal_line(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t color)
{
 8000a38:	b590      	push	{r4, r7, lr}
 8000a3a:	b087      	sub	sp, #28
 8000a3c:	af02      	add	r7, sp, #8
 8000a3e:	4604      	mov	r4, r0
 8000a40:	4608      	mov	r0, r1
 8000a42:	4611      	mov	r1, r2
 8000a44:	461a      	mov	r2, r3
 8000a46:	4623      	mov	r3, r4
 8000a48:	80fb      	strh	r3, [r7, #6]
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	80bb      	strh	r3, [r7, #4]
 8000a4e:	460b      	mov	r3, r1
 8000a50:	807b      	strh	r3, [r7, #2]
 8000a52:	4613      	mov	r3, r2
 8000a54:	803b      	strh	r3, [r7, #0]
	 * Functie pentru desenarea grafica unei linii orizontale.
	 * Input: x0 si y0 coordonatele initiale, x1 lungimea relativa liniei, si culoarea
	 * Output: Void
	 */

	x1 = x0+x1; //aflam lungimea efectiva
 8000a56:	88fa      	ldrh	r2, [r7, #6]
 8000a58:	887b      	ldrh	r3, [r7, #2]
 8000a5a:	4413      	add	r3, r2
 8000a5c:	807b      	strh	r3, [r7, #2]
	set_adress_window(x0, y0, x1-1, y0, 'w');
 8000a5e:	887b      	ldrh	r3, [r7, #2]
 8000a60:	3b01      	subs	r3, #1
 8000a62:	b29a      	uxth	r2, r3
 8000a64:	88bb      	ldrh	r3, [r7, #4]
 8000a66:	88b9      	ldrh	r1, [r7, #4]
 8000a68:	88f8      	ldrh	r0, [r7, #6]
 8000a6a:	2477      	movs	r4, #119	@ 0x77
 8000a6c:	9400      	str	r4, [sp, #0]
 8000a6e:	f001 f915 	bl	8001c9c <set_adress_window>

	uint8_t pixel[3];
	convert_color_16_to_18(color, pixel);
 8000a72:	f107 0208 	add.w	r2, r7, #8
 8000a76:	883b      	ldrh	r3, [r7, #0]
 8000a78:	4611      	mov	r1, r2
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f7ff fd24 	bl	80004c8 <convert_color_16_to_18>

	for(uint16_t i=0; i<x1-x0; i++)
 8000a80:	2300      	movs	r3, #0
 8000a82:	81fb      	strh	r3, [r7, #14]
 8000a84:	e008      	b.n	8000a98 <draw_horizontal_line+0x60>
	{
		LCD_send_data_multi(pixel,sizeof(pixel));
 8000a86:	f107 0308 	add.w	r3, r7, #8
 8000a8a:	2103      	movs	r1, #3
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	f000 ff6d 	bl	800196c <LCD_send_data_multi>
	for(uint16_t i=0; i<x1-x0; i++)
 8000a92:	89fb      	ldrh	r3, [r7, #14]
 8000a94:	3301      	adds	r3, #1
 8000a96:	81fb      	strh	r3, [r7, #14]
 8000a98:	89fa      	ldrh	r2, [r7, #14]
 8000a9a:	8879      	ldrh	r1, [r7, #2]
 8000a9c:	88fb      	ldrh	r3, [r7, #6]
 8000a9e:	1acb      	subs	r3, r1, r3
 8000aa0:	429a      	cmp	r2, r3
 8000aa2:	dbf0      	blt.n	8000a86 <draw_horizontal_line+0x4e>
	}


}
 8000aa4:	bf00      	nop
 8000aa6:	bf00      	nop
 8000aa8:	3714      	adds	r7, #20
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd90      	pop	{r4, r7, pc}

08000aae <draw_vertical_line>:


void draw_vertical_line(uint16_t x0, uint16_t y0, uint16_t y1, uint16_t color)
{
 8000aae:	b590      	push	{r4, r7, lr}
 8000ab0:	b087      	sub	sp, #28
 8000ab2:	af02      	add	r7, sp, #8
 8000ab4:	4604      	mov	r4, r0
 8000ab6:	4608      	mov	r0, r1
 8000ab8:	4611      	mov	r1, r2
 8000aba:	461a      	mov	r2, r3
 8000abc:	4623      	mov	r3, r4
 8000abe:	80fb      	strh	r3, [r7, #6]
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	80bb      	strh	r3, [r7, #4]
 8000ac4:	460b      	mov	r3, r1
 8000ac6:	807b      	strh	r3, [r7, #2]
 8000ac8:	4613      	mov	r3, r2
 8000aca:	803b      	strh	r3, [r7, #0]
	 * Functie pentru desenarea grafica unei linii verticale.
	 * Input: x0 si y0 coordonatele initiale, y1 lungimea relativa liniei, si culoarea
	 * Output: Void
	 */

	y1 = y0+y1; //aflam lungimea efectiva
 8000acc:	88ba      	ldrh	r2, [r7, #4]
 8000ace:	887b      	ldrh	r3, [r7, #2]
 8000ad0:	4413      	add	r3, r2
 8000ad2:	807b      	strh	r3, [r7, #2]
	set_adress_window(x0, y0, x0, y1-1, 'w');
 8000ad4:	887b      	ldrh	r3, [r7, #2]
 8000ad6:	3b01      	subs	r3, #1
 8000ad8:	b29b      	uxth	r3, r3
 8000ada:	88fa      	ldrh	r2, [r7, #6]
 8000adc:	88b9      	ldrh	r1, [r7, #4]
 8000ade:	88f8      	ldrh	r0, [r7, #6]
 8000ae0:	2477      	movs	r4, #119	@ 0x77
 8000ae2:	9400      	str	r4, [sp, #0]
 8000ae4:	f001 f8da 	bl	8001c9c <set_adress_window>

	uint8_t pixel[3];
	convert_color_16_to_18(color, pixel);
 8000ae8:	f107 0208 	add.w	r2, r7, #8
 8000aec:	883b      	ldrh	r3, [r7, #0]
 8000aee:	4611      	mov	r1, r2
 8000af0:	4618      	mov	r0, r3
 8000af2:	f7ff fce9 	bl	80004c8 <convert_color_16_to_18>

	for(uint16_t i=0; i<y1-y0; i++)
 8000af6:	2300      	movs	r3, #0
 8000af8:	81fb      	strh	r3, [r7, #14]
 8000afa:	e008      	b.n	8000b0e <draw_vertical_line+0x60>
	{
		LCD_send_data_multi(pixel,sizeof(pixel));
 8000afc:	f107 0308 	add.w	r3, r7, #8
 8000b00:	2103      	movs	r1, #3
 8000b02:	4618      	mov	r0, r3
 8000b04:	f000 ff32 	bl	800196c <LCD_send_data_multi>
	for(uint16_t i=0; i<y1-y0; i++)
 8000b08:	89fb      	ldrh	r3, [r7, #14]
 8000b0a:	3301      	adds	r3, #1
 8000b0c:	81fb      	strh	r3, [r7, #14]
 8000b0e:	89fa      	ldrh	r2, [r7, #14]
 8000b10:	8879      	ldrh	r1, [r7, #2]
 8000b12:	88bb      	ldrh	r3, [r7, #4]
 8000b14:	1acb      	subs	r3, r1, r3
 8000b16:	429a      	cmp	r2, r3
 8000b18:	dbf0      	blt.n	8000afc <draw_vertical_line+0x4e>
	}


}
 8000b1a:	bf00      	nop
 8000b1c:	bf00      	nop
 8000b1e:	3714      	adds	r7, #20
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bd90      	pop	{r4, r7, pc}

08000b24 <draw_rectangle>:


void draw_rectangle(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color)
{
 8000b24:	b590      	push	{r4, r7, lr}
 8000b26:	b089      	sub	sp, #36	@ 0x24
 8000b28:	af02      	add	r7, sp, #8
 8000b2a:	4604      	mov	r4, r0
 8000b2c:	4608      	mov	r0, r1
 8000b2e:	4611      	mov	r1, r2
 8000b30:	461a      	mov	r2, r3
 8000b32:	4623      	mov	r3, r4
 8000b34:	80fb      	strh	r3, [r7, #6]
 8000b36:	4603      	mov	r3, r0
 8000b38:	80bb      	strh	r3, [r7, #4]
 8000b3a:	460b      	mov	r3, r1
 8000b3c:	807b      	strh	r3, [r7, #2]
 8000b3e:	4613      	mov	r3, r2
 8000b40:	803b      	strh	r3, [r7, #0]
	 * Output: Void
	 */


	uint8_t pixel[3];
	uint16_t pixelNr = x1*y1;
 8000b42:	887a      	ldrh	r2, [r7, #2]
 8000b44:	883b      	ldrh	r3, [r7, #0]
 8000b46:	fb12 f303 	smulbb	r3, r2, r3
 8000b4a:	82bb      	strh	r3, [r7, #20]
	convert_color_16_to_18(color, pixel);
 8000b4c:	f107 020c 	add.w	r2, r7, #12
 8000b50:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000b52:	4611      	mov	r1, r2
 8000b54:	4618      	mov	r0, r3
 8000b56:	f7ff fcb7 	bl	80004c8 <convert_color_16_to_18>

	uint8_t *data = malloc(sizeof(pixel)*pixelNr);
 8000b5a:	8aba      	ldrh	r2, [r7, #20]
 8000b5c:	4613      	mov	r3, r2
 8000b5e:	005b      	lsls	r3, r3, #1
 8000b60:	4413      	add	r3, r2
 8000b62:	4618      	mov	r0, r3
 8000b64:	f00c fdd8 	bl	800d718 <malloc>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	613b      	str	r3, [r7, #16]

	for(uint16_t i=0; i<pixelNr; i++)
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	82fb      	strh	r3, [r7, #22]
 8000b70:	e00f      	b.n	8000b92 <draw_rectangle+0x6e>
	{
		memcpy(data + i*sizeof(pixel), pixel, sizeof(pixel));
 8000b72:	8afa      	ldrh	r2, [r7, #22]
 8000b74:	4613      	mov	r3, r2
 8000b76:	005b      	lsls	r3, r3, #1
 8000b78:	4413      	add	r3, r2
 8000b7a:	693a      	ldr	r2, [r7, #16]
 8000b7c:	4413      	add	r3, r2
 8000b7e:	461a      	mov	r2, r3
 8000b80:	f107 030c 	add.w	r3, r7, #12
 8000b84:	8819      	ldrh	r1, [r3, #0]
 8000b86:	789b      	ldrb	r3, [r3, #2]
 8000b88:	8011      	strh	r1, [r2, #0]
 8000b8a:	7093      	strb	r3, [r2, #2]
	for(uint16_t i=0; i<pixelNr; i++)
 8000b8c:	8afb      	ldrh	r3, [r7, #22]
 8000b8e:	3301      	adds	r3, #1
 8000b90:	82fb      	strh	r3, [r7, #22]
 8000b92:	8afa      	ldrh	r2, [r7, #22]
 8000b94:	8abb      	ldrh	r3, [r7, #20]
 8000b96:	429a      	cmp	r2, r3
 8000b98:	d3eb      	bcc.n	8000b72 <draw_rectangle+0x4e>
	}

	set_adress_window(x0, y0, x0+x1-1, y0+y1-1, 'w');
 8000b9a:	88fa      	ldrh	r2, [r7, #6]
 8000b9c:	887b      	ldrh	r3, [r7, #2]
 8000b9e:	4413      	add	r3, r2
 8000ba0:	b29b      	uxth	r3, r3
 8000ba2:	3b01      	subs	r3, #1
 8000ba4:	b29c      	uxth	r4, r3
 8000ba6:	88ba      	ldrh	r2, [r7, #4]
 8000ba8:	883b      	ldrh	r3, [r7, #0]
 8000baa:	4413      	add	r3, r2
 8000bac:	b29b      	uxth	r3, r3
 8000bae:	3b01      	subs	r3, #1
 8000bb0:	b29b      	uxth	r3, r3
 8000bb2:	88b9      	ldrh	r1, [r7, #4]
 8000bb4:	88f8      	ldrh	r0, [r7, #6]
 8000bb6:	2277      	movs	r2, #119	@ 0x77
 8000bb8:	9200      	str	r2, [sp, #0]
 8000bba:	4622      	mov	r2, r4
 8000bbc:	f001 f86e 	bl	8001c9c <set_adress_window>
	LCD_send_data_multi(data,pixelNr*sizeof(pixel));
 8000bc0:	8aba      	ldrh	r2, [r7, #20]
 8000bc2:	4613      	mov	r3, r2
 8000bc4:	005b      	lsls	r3, r3, #1
 8000bc6:	4413      	add	r3, r2
 8000bc8:	4619      	mov	r1, r3
 8000bca:	6938      	ldr	r0, [r7, #16]
 8000bcc:	f000 fece 	bl	800196c <LCD_send_data_multi>

	free(data);
 8000bd0:	6938      	ldr	r0, [r7, #16]
 8000bd2:	f00c fda9 	bl	800d728 <free>

}
 8000bd6:	bf00      	nop
 8000bd8:	371c      	adds	r7, #28
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd90      	pop	{r4, r7, pc}

08000bde <init_entity_sd>:


void init_entity_sd(ENTITY *entity)
{
 8000bde:	b580      	push	{r7, lr}
 8000be0:	b082      	sub	sp, #8
 8000be2:	af00      	add	r7, sp, #0
 8000be4:	6078      	str	r0, [r7, #4]
	entity->x0 = 0;
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	2200      	movs	r2, #0
 8000bea:	805a      	strh	r2, [r3, #2]
	entity->y0 = 0;
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	2200      	movs	r2, #0
 8000bf0:	809a      	strh	r2, [r3, #4]
	entity->y1 = 0;
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	811a      	strh	r2, [r3, #8]
	entity->x1 = 0;
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	80da      	strh	r2, [r3, #6]

	entity->ST.SD.filePathName = malloc(sizeof(char)*20);
 8000bfe:	2014      	movs	r0, #20
 8000c00:	f00c fd8a 	bl	800d718 <malloc>
 8000c04:	4603      	mov	r3, r0
 8000c06:	461a      	mov	r2, r3
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	611a      	str	r2, [r3, #16]
}
 8000c0c:	bf00      	nop
 8000c0e:	3708      	adds	r7, #8
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bd80      	pop	{r7, pc}

08000c14 <free_entity_sd>:


void free_entity_sd(ENTITY *entity)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
	free(entity->ST.SD.filePathName);
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	691b      	ldr	r3, [r3, #16]
 8000c20:	4618      	mov	r0, r3
 8000c22:	f00c fd81 	bl	800d728 <free>
	free(entity->ST.SD.data);
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	68db      	ldr	r3, [r3, #12]
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f00c fd7c 	bl	800d728 <free>
}
 8000c30:	bf00      	nop
 8000c32:	3708      	adds	r7, #8
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}

08000c38 <draw_entity>:


void draw_entity(ENTITY *entity)
{
 8000c38:	b590      	push	{r4, r7, lr}
 8000c3a:	b089      	sub	sp, #36	@ 0x24
 8000c3c:	af02      	add	r7, sp, #8
 8000c3e:	6078      	str	r0, [r7, #4]
	 * Feature: De dat ca parametru numele unui fisier ce contine datele imaginii
	 * de afisat si nu culoarea, parametrul color e doar de test
	 */

	uint8_t *data;
	bool flagImgDone = 0;
 8000c40:	2300      	movs	r3, #0
 8000c42:	73fb      	strb	r3, [r7, #15]

	if(((entity->id & 1<<7) != 0))
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	b25b      	sxtb	r3, r3
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	da72      	bge.n	8000d34 <draw_entity+0xfc>
	{
		/*Avem imagine monocolor <= 32x32 -> imagine nu se afla pe cardul SD!*/

		if((entity->id & (0xC0)) == 0xC0)
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	781b      	ldrb	r3, [r3, #0]
 8000c52:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8000c56:	2bc0      	cmp	r3, #192	@ 0xc0
 8000c58:	d108      	bne.n	8000c6c <draw_entity+0x34>
		{
			/*
			 * Imagine stocata local in bufferul *data din afara structurii
			 */

			LCD_send_data_multi(entity->ST.LC.data, entity->ST.LC.size);
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	68da      	ldr	r2, [r3, #12]
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	691b      	ldr	r3, [r3, #16]
 8000c62:	4619      	mov	r1, r3
 8000c64:	4610      	mov	r0, r2
 8000c66:	f000 fe81 	bl	800196c <LCD_send_data_multi>
 8000c6a:	e0e8      	b.n	8000e3e <draw_entity+0x206>
			return;

		}

		uint16_t pixelNr = (entity->x1)*(entity->y1);
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000c72:	b29a      	uxth	r2, r3
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8000c7a:	b29b      	uxth	r3, r3
 8000c7c:	fb12 f303 	smulbb	r3, r2, r3
 8000c80:	82bb      	strh	r3, [r7, #20]

		uint8_t pixel[3];
		convert_color_16_to_18(entity->ST.color, pixel);
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	899b      	ldrh	r3, [r3, #12]
 8000c86:	f107 020c 	add.w	r2, r7, #12
 8000c8a:	4611      	mov	r1, r2
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f7ff fc1b 	bl	80004c8 <convert_color_16_to_18>

		data = malloc(sizeof(pixel)*pixelNr);
 8000c92:	8aba      	ldrh	r2, [r7, #20]
 8000c94:	4613      	mov	r3, r2
 8000c96:	005b      	lsls	r3, r3, #1
 8000c98:	4413      	add	r3, r2
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f00c fd3c 	bl	800d718 <malloc>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	613b      	str	r3, [r7, #16]

		for(uint16_t i=0;i<pixelNr;i++ )
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	82fb      	strh	r3, [r7, #22]
 8000ca8:	e00f      	b.n	8000cca <draw_entity+0x92>
		{
			memcpy(data + i*sizeof(pixel), pixel, sizeof(pixel));
 8000caa:	8afa      	ldrh	r2, [r7, #22]
 8000cac:	4613      	mov	r3, r2
 8000cae:	005b      	lsls	r3, r3, #1
 8000cb0:	4413      	add	r3, r2
 8000cb2:	693a      	ldr	r2, [r7, #16]
 8000cb4:	4413      	add	r3, r2
 8000cb6:	461a      	mov	r2, r3
 8000cb8:	f107 030c 	add.w	r3, r7, #12
 8000cbc:	8819      	ldrh	r1, [r3, #0]
 8000cbe:	789b      	ldrb	r3, [r3, #2]
 8000cc0:	8011      	strh	r1, [r2, #0]
 8000cc2:	7093      	strb	r3, [r2, #2]
		for(uint16_t i=0;i<pixelNr;i++ )
 8000cc4:	8afb      	ldrh	r3, [r7, #22]
 8000cc6:	3301      	adds	r3, #1
 8000cc8:	82fb      	strh	r3, [r7, #22]
 8000cca:	8afa      	ldrh	r2, [r7, #22]
 8000ccc:	8abb      	ldrh	r3, [r7, #20]
 8000cce:	429a      	cmp	r2, r3
 8000cd0:	d3eb      	bcc.n	8000caa <draw_entity+0x72>
		}

		set_adress_window(entity->x0, entity->y0, (entity->x1)+(entity->x0)-1, (entity->y1)+(entity->y0)-1, 'w');
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000cd8:	b298      	uxth	r0, r3
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000ce0:	b299      	uxth	r1, r3
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000ce8:	b29a      	uxth	r2, r3
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000cf0:	b29b      	uxth	r3, r3
 8000cf2:	4413      	add	r3, r2
 8000cf4:	b29b      	uxth	r3, r3
 8000cf6:	3b01      	subs	r3, #1
 8000cf8:	b29c      	uxth	r4, r3
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8000d00:	b29a      	uxth	r2, r3
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000d08:	b29b      	uxth	r3, r3
 8000d0a:	4413      	add	r3, r2
 8000d0c:	b29b      	uxth	r3, r3
 8000d0e:	3b01      	subs	r3, #1
 8000d10:	b29b      	uxth	r3, r3
 8000d12:	2277      	movs	r2, #119	@ 0x77
 8000d14:	9200      	str	r2, [sp, #0]
 8000d16:	4622      	mov	r2, r4
 8000d18:	f000 ffc0 	bl	8001c9c <set_adress_window>
		LCD_send_data_multi(data,pixelNr*sizeof(pixel));
 8000d1c:	8aba      	ldrh	r2, [r7, #20]
 8000d1e:	4613      	mov	r3, r2
 8000d20:	005b      	lsls	r3, r3, #1
 8000d22:	4413      	add	r3, r2
 8000d24:	4619      	mov	r1, r3
 8000d26:	6938      	ldr	r0, [r7, #16]
 8000d28:	f000 fe20 	bl	800196c <LCD_send_data_multi>

		free(data);
 8000d2c:	6938      	ldr	r0, [r7, #16]
 8000d2e:	f00c fcfb 	bl	800d728 <free>
 8000d32:	e084      	b.n	8000e3e <draw_entity+0x206>

	else
	{
		/*Imagine stocata in bufferul *data din cardul SD*/

		uint16_t byteNr = 0; /*index*/
 8000d34:	2300      	movs	r3, #0
 8000d36:	817b      	strh	r3, [r7, #10]

		read_image_file(entity, &byteNr, &flagImgDone);
 8000d38:	f107 020f 	add.w	r2, r7, #15
 8000d3c:	f107 030a 	add.w	r3, r7, #10
 8000d40:	4619      	mov	r1, r3
 8000d42:	6878      	ldr	r0, [r7, #4]
 8000d44:	f002 f8d2 	bl	8002eec <read_image_file>

		set_adress_window(entity->x0, entity->y0, (entity->x1)+(entity->x0)-1, (entity->y1)+(entity->y0)-1, 'w');
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000d4e:	b298      	uxth	r0, r3
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000d56:	b299      	uxth	r1, r3
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000d5e:	b29a      	uxth	r2, r3
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000d66:	b29b      	uxth	r3, r3
 8000d68:	4413      	add	r3, r2
 8000d6a:	b29b      	uxth	r3, r3
 8000d6c:	3b01      	subs	r3, #1
 8000d6e:	b29c      	uxth	r4, r3
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8000d76:	b29a      	uxth	r2, r3
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000d7e:	b29b      	uxth	r3, r3
 8000d80:	4413      	add	r3, r2
 8000d82:	b29b      	uxth	r3, r3
 8000d84:	3b01      	subs	r3, #1
 8000d86:	b29b      	uxth	r3, r3
 8000d88:	2277      	movs	r2, #119	@ 0x77
 8000d8a:	9200      	str	r2, [sp, #0]
 8000d8c:	4622      	mov	r2, r4
 8000d8e:	f000 ff85 	bl	8001c9c <set_adress_window>

		DC_DATA();
 8000d92:	2201      	movs	r2, #1
 8000d94:	2108      	movs	r1, #8
 8000d96:	482b      	ldr	r0, [pc, #172]	@ (8000e44 <draw_entity+0x20c>)
 8000d98:	f004 f910 	bl	8004fbc <HAL_GPIO_WritePin>
		CS_A();
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	2110      	movs	r1, #16
 8000da0:	4828      	ldr	r0, [pc, #160]	@ (8000e44 <draw_entity+0x20c>)
 8000da2:	f004 f90b 	bl	8004fbc <HAL_GPIO_WritePin>

		if(byteNr < 3072)
 8000da6:	897b      	ldrh	r3, [r7, #10]
 8000da8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8000dac:	d20c      	bcs.n	8000dc8 <draw_entity+0x190>
		{
			/*
			 * Pentru cazul unui singur frame de transmis
			 */

			LCD_send_data_multi(entity->ST.SD.data, byteNr);
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	68db      	ldr	r3, [r3, #12]
 8000db2:	897a      	ldrh	r2, [r7, #10]
 8000db4:	4611      	mov	r1, r2
 8000db6:	4618      	mov	r0, r3
 8000db8:	f000 fdd8 	bl	800196c <LCD_send_data_multi>
			free(entity->ST.SD.data);
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	68db      	ldr	r3, [r3, #12]
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f00c fcb1 	bl	800d728 <free>
 8000dc6:	e03a      	b.n	8000e3e <draw_entity+0x206>
		else
		{
			/*
			 * Pentru cazul mai multor frameuri
			 */
			flagDmaSpiTx = 0;
 8000dc8:	4b1f      	ldr	r3, [pc, #124]	@ (8000e48 <draw_entity+0x210>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	701a      	strb	r2, [r3, #0]

			//LCD_send_data_multi(entity->data, byteNr);
			HAL_SPI_Transmit_DMA(&hspi1, entity->ST.SD.data, byteNr);
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	68db      	ldr	r3, [r3, #12]
 8000dd2:	897a      	ldrh	r2, [r7, #10]
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	481d      	ldr	r0, [pc, #116]	@ (8000e4c <draw_entity+0x214>)
 8000dd8:	f006 faf0 	bl	80073bc <HAL_SPI_Transmit_DMA>

			do
			{
				if(flagImgDone == 1)
 8000ddc:	7bfb      	ldrb	r3, [r7, #15]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d11c      	bne.n	8000e1c <draw_entity+0x1e4>
				{
					break;
				}

				read_image_file(entity, &byteNr, &flagImgDone);
 8000de2:	f107 020f 	add.w	r2, r7, #15
 8000de6:	f107 030a 	add.w	r3, r7, #10
 8000dea:	4619      	mov	r1, r3
 8000dec:	6878      	ldr	r0, [r7, #4]
 8000dee:	f002 f87d 	bl	8002eec <read_image_file>

				while(flagDmaSpiTx == 0);
 8000df2:	bf00      	nop
 8000df4:	4b14      	ldr	r3, [pc, #80]	@ (8000e48 <draw_entity+0x210>)
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	b2db      	uxtb	r3, r3
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d0fa      	beq.n	8000df4 <draw_entity+0x1bc>
				flagDmaSpiTx = 0;
 8000dfe:	4b12      	ldr	r3, [pc, #72]	@ (8000e48 <draw_entity+0x210>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	701a      	strb	r2, [r3, #0]
				HAL_SPI_Transmit_DMA(&hspi1, entity->ST.SD.data, byteNr);
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	68db      	ldr	r3, [r3, #12]
 8000e08:	897a      	ldrh	r2, [r7, #10]
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	480f      	ldr	r0, [pc, #60]	@ (8000e4c <draw_entity+0x214>)
 8000e0e:	f006 fad5 	bl	80073bc <HAL_SPI_Transmit_DMA>

			}while(byteNr >= 3072);
 8000e12:	897b      	ldrh	r3, [r7, #10]
 8000e14:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8000e18:	d2e0      	bcs.n	8000ddc <draw_entity+0x1a4>
 8000e1a:	e000      	b.n	8000e1e <draw_entity+0x1e6>
					break;
 8000e1c:	bf00      	nop

		}

		while(flagDmaSpiTx == 0);
 8000e1e:	bf00      	nop
 8000e20:	4b09      	ldr	r3, [pc, #36]	@ (8000e48 <draw_entity+0x210>)
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	b2db      	uxtb	r3, r3
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d0fa      	beq.n	8000e20 <draw_entity+0x1e8>
		free(entity->ST.SD.data);
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	68db      	ldr	r3, [r3, #12]
 8000e2e:	4618      	mov	r0, r3
 8000e30:	f00c fc7a 	bl	800d728 <free>
		CS_D();
 8000e34:	2201      	movs	r2, #1
 8000e36:	2110      	movs	r1, #16
 8000e38:	4802      	ldr	r0, [pc, #8]	@ (8000e44 <draw_entity+0x20c>)
 8000e3a:	f004 f8bf 	bl	8004fbc <HAL_GPIO_WritePin>

	}


}
 8000e3e:	371c      	adds	r7, #28
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd90      	pop	{r4, r7, pc}
 8000e44:	40020c00 	.word	0x40020c00
 8000e48:	20014474 	.word	0x20014474
 8000e4c:	2001422c 	.word	0x2001422c

08000e50 <translation_entity>:



void translation_entity(ENTITY *const restrict entity, int16_t x, int16_t y, bool TurnOnStep)
{
 8000e50:	b5b0      	push	{r4, r5, r7, lr}
 8000e52:	b08c      	sub	sp, #48	@ 0x30
 8000e54:	af02      	add	r7, sp, #8
 8000e56:	60f8      	str	r0, [r7, #12]
 8000e58:	4608      	mov	r0, r1
 8000e5a:	4611      	mov	r1, r2
 8000e5c:	461a      	mov	r2, r3
 8000e5e:	4603      	mov	r3, r0
 8000e60:	817b      	strh	r3, [r7, #10]
 8000e62:	460b      	mov	r3, r1
 8000e64:	813b      	strh	r3, [r7, #8]
 8000e66:	4613      	mov	r3, r2
 8000e68:	71fb      	strb	r3, [r7, #7]
	 * 		  Modul de Step activ 1, neactiv 0 (deplasare in interiorul ferestrei initiale)
	 * Output: Void
	 */


	if(x<0 || x>LCD_Width || y<0 || y> LCD_Length)
 8000e6a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	f2c0 810f 	blt.w	8001092 <translation_entity+0x242>
 8000e74:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000e78:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000e7c:	f300 8109 	bgt.w	8001092 <translation_entity+0x242>
 8000e80:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	f2c0 8104 	blt.w	8001092 <translation_entity+0x242>
 8000e8a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000e8e:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8000e92:	f300 80fe 	bgt.w	8001092 <translation_entity+0x242>

		return;
	}


	ENTITY temp = *entity;
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	f107 0414 	add.w	r4, r7, #20
 8000e9c:	461d      	mov	r5, r3
 8000e9e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ea0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ea2:	682b      	ldr	r3, [r5, #0]
 8000ea4:	6023      	str	r3, [r4, #0]

	entity->x0 = x;
 8000ea6:	68fb      	ldr	r3, [r7, #12]
 8000ea8:	897a      	ldrh	r2, [r7, #10]
 8000eaa:	805a      	strh	r2, [r3, #2]
	entity->y0 = y;
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	893a      	ldrh	r2, [r7, #8]
 8000eb0:	809a      	strh	r2, [r3, #4]


	if((temp.y0 == y) && (TurnOnStep==1))
 8000eb2:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8000eb6:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000eba:	429a      	cmp	r2, r3
 8000ebc:	d163      	bne.n	8000f86 <translation_entity+0x136>
 8000ebe:	79fb      	ldrb	r3, [r7, #7]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d060      	beq.n	8000f86 <translation_entity+0x136>
	{
		/*Pentru cazul unui Step cuprins in cadrul anterior pe axa x*/

		if((x < (temp.x0+temp.x1)) && (x > (temp.x0)))
 8000ec4:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8000ec8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000ecc:	4619      	mov	r1, r3
 8000ece:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000ed2:	440b      	add	r3, r1
 8000ed4:	429a      	cmp	r2, r3
 8000ed6:	da23      	bge.n	8000f20 <translation_entity+0xd0>
 8000ed8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000edc:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8000ee0:	429a      	cmp	r2, r3
 8000ee2:	dd1d      	ble.n	8000f20 <translation_entity+0xd0>
		{
			/*Pentru cazul deplasarii pe +x*/
			mutex = 1;
 8000ee4:	4b6f      	ldr	r3, [pc, #444]	@ (80010a4 <translation_entity+0x254>)
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	601a      	str	r2, [r3, #0]
			draw_entity(entity);
 8000eea:	68f8      	ldr	r0, [r7, #12]
 8000eec:	f7ff fea4 	bl	8000c38 <draw_entity>
			draw_rectangle(temp.x0, temp.y0, x-temp.x0, temp.y1, BackGroundColor); /*Culoare background*/
 8000ef0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000ef4:	b298      	uxth	r0, r3
 8000ef6:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8000efa:	b299      	uxth	r1, r3
 8000efc:	897a      	ldrh	r2, [r7, #10]
 8000efe:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000f02:	b29b      	uxth	r3, r3
 8000f04:	1ad3      	subs	r3, r2, r3
 8000f06:	b29a      	uxth	r2, r3
 8000f08:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8000f0c:	b29c      	uxth	r4, r3
 8000f0e:	4b66      	ldr	r3, [pc, #408]	@ (80010a8 <translation_entity+0x258>)
 8000f10:	881b      	ldrh	r3, [r3, #0]
 8000f12:	9300      	str	r3, [sp, #0]
 8000f14:	4623      	mov	r3, r4
 8000f16:	f7ff fe05 	bl	8000b24 <draw_rectangle>
			mutex = 0;
 8000f1a:	4b62      	ldr	r3, [pc, #392]	@ (80010a4 <translation_entity+0x254>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]
		}

		if((x+temp.x1 < (temp.x0+temp.x1)) && (x+temp.x1 > temp.x0))
 8000f20:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000f24:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8000f28:	429a      	cmp	r2, r3
 8000f2a:	f280 80b4 	bge.w	8001096 <translation_entity+0x246>
 8000f2e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000f32:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8000f36:	4413      	add	r3, r2
 8000f38:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8000f3c:	4293      	cmp	r3, r2
 8000f3e:	f340 80aa 	ble.w	8001096 <translation_entity+0x246>
		{
			/*Pentru cazul deplasarii pe -x*/
			mutex = 1;
 8000f42:	4b58      	ldr	r3, [pc, #352]	@ (80010a4 <translation_entity+0x254>)
 8000f44:	2201      	movs	r2, #1
 8000f46:	601a      	str	r2, [r3, #0]
			draw_entity(entity);
 8000f48:	68f8      	ldr	r0, [r7, #12]
 8000f4a:	f7ff fe75 	bl	8000c38 <draw_entity>
			draw_rectangle(temp.x0+temp.x1-(temp.x0-x), temp.y0, temp.x0-x, temp.y1, BackGroundColor); /*Culoare background*/
 8000f4e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000f52:	b29a      	uxth	r2, r3
 8000f54:	897b      	ldrh	r3, [r7, #10]
 8000f56:	4413      	add	r3, r2
 8000f58:	b298      	uxth	r0, r3
 8000f5a:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8000f5e:	b299      	uxth	r1, r3
 8000f60:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000f64:	b29a      	uxth	r2, r3
 8000f66:	897b      	ldrh	r3, [r7, #10]
 8000f68:	1ad3      	subs	r3, r2, r3
 8000f6a:	b29a      	uxth	r2, r3
 8000f6c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8000f70:	b29c      	uxth	r4, r3
 8000f72:	4b4d      	ldr	r3, [pc, #308]	@ (80010a8 <translation_entity+0x258>)
 8000f74:	881b      	ldrh	r3, [r3, #0]
 8000f76:	9300      	str	r3, [sp, #0]
 8000f78:	4623      	mov	r3, r4
 8000f7a:	f7ff fdd3 	bl	8000b24 <draw_rectangle>
			mutex = 0;
 8000f7e:	4b49      	ldr	r3, [pc, #292]	@ (80010a4 <translation_entity+0x254>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	601a      	str	r2, [r3, #0]
		if((x+temp.x1 < (temp.x0+temp.x1)) && (x+temp.x1 > temp.x0))
 8000f84:	e087      	b.n	8001096 <translation_entity+0x246>

	}

	else

		if((temp.x0==x) && (TurnOnStep==1))
 8000f86:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000f8a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8000f8e:	429a      	cmp	r2, r3
 8000f90:	d163      	bne.n	800105a <translation_entity+0x20a>
 8000f92:	79fb      	ldrb	r3, [r7, #7]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d060      	beq.n	800105a <translation_entity+0x20a>
		{
			if((y < (temp.y0+temp.y1)) && (y > (temp.y0)))
 8000f98:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000f9c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8000fa6:	440b      	add	r3, r1
 8000fa8:	429a      	cmp	r2, r3
 8000faa:	da24      	bge.n	8000ff6 <translation_entity+0x1a6>
 8000fac:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8000fb0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000fb4:	429a      	cmp	r2, r3
 8000fb6:	dd1e      	ble.n	8000ff6 <translation_entity+0x1a6>
			{
				/*Pentru cazul deplasarii pe +y*/
				mutex = 1;
 8000fb8:	4b3a      	ldr	r3, [pc, #232]	@ (80010a4 <translation_entity+0x254>)
 8000fba:	2201      	movs	r2, #1
 8000fbc:	601a      	str	r2, [r3, #0]
				draw_entity(entity);
 8000fbe:	68f8      	ldr	r0, [r7, #12]
 8000fc0:	f7ff fe3a 	bl	8000c38 <draw_entity>
				draw_rectangle(temp.x0, temp.y0, temp.x1, y-temp.y0, BackGroundColor);
 8000fc4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000fc8:	b298      	uxth	r0, r3
 8000fca:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8000fce:	b299      	uxth	r1, r3
 8000fd0:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000fd4:	b29c      	uxth	r4, r3
 8000fd6:	893a      	ldrh	r2, [r7, #8]
 8000fd8:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8000fdc:	b29b      	uxth	r3, r3
 8000fde:	1ad3      	subs	r3, r2, r3
 8000fe0:	b29a      	uxth	r2, r3
 8000fe2:	4b31      	ldr	r3, [pc, #196]	@ (80010a8 <translation_entity+0x258>)
 8000fe4:	881b      	ldrh	r3, [r3, #0]
 8000fe6:	9300      	str	r3, [sp, #0]
 8000fe8:	4613      	mov	r3, r2
 8000fea:	4622      	mov	r2, r4
 8000fec:	f7ff fd9a 	bl	8000b24 <draw_rectangle>
				mutex = 0;
 8000ff0:	4b2c      	ldr	r3, [pc, #176]	@ (80010a4 <translation_entity+0x254>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	601a      	str	r2, [r3, #0]
			}

			if((y+temp.y1 < (temp.y0+temp.y1)) && (y+temp.y1 > temp.y0))
 8000ff6:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8000ffa:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000ffe:	429a      	cmp	r2, r3
 8001000:	da4b      	bge.n	800109a <translation_entity+0x24a>
 8001002:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001006:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 800100a:	4413      	add	r3, r2
 800100c:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001010:	4293      	cmp	r3, r2
 8001012:	dd42      	ble.n	800109a <translation_entity+0x24a>
			{
				/*Pentru cazul deplasarii pe -y*/
				mutex = 1;
 8001014:	4b23      	ldr	r3, [pc, #140]	@ (80010a4 <translation_entity+0x254>)
 8001016:	2201      	movs	r2, #1
 8001018:	601a      	str	r2, [r3, #0]
				draw_entity(entity);
 800101a:	68f8      	ldr	r0, [r7, #12]
 800101c:	f7ff fe0c 	bl	8000c38 <draw_entity>
				draw_rectangle(temp.x0, temp.y0+temp.y1-(temp.y0-y), temp.x1, temp.y0-y, BackGroundColor);
 8001020:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001024:	b298      	uxth	r0, r3
 8001026:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800102a:	b29a      	uxth	r2, r3
 800102c:	893b      	ldrh	r3, [r7, #8]
 800102e:	4413      	add	r3, r2
 8001030:	b299      	uxth	r1, r3
 8001032:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001036:	b29c      	uxth	r4, r3
 8001038:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800103c:	b29a      	uxth	r2, r3
 800103e:	893b      	ldrh	r3, [r7, #8]
 8001040:	1ad3      	subs	r3, r2, r3
 8001042:	b29a      	uxth	r2, r3
 8001044:	4b18      	ldr	r3, [pc, #96]	@ (80010a8 <translation_entity+0x258>)
 8001046:	881b      	ldrh	r3, [r3, #0]
 8001048:	9300      	str	r3, [sp, #0]
 800104a:	4613      	mov	r3, r2
 800104c:	4622      	mov	r2, r4
 800104e:	f7ff fd69 	bl	8000b24 <draw_rectangle>
				mutex = 0;
 8001052:	4b14      	ldr	r3, [pc, #80]	@ (80010a4 <translation_entity+0x254>)
 8001054:	2200      	movs	r2, #0
 8001056:	601a      	str	r2, [r3, #0]
			if((y+temp.y1 < (temp.y0+temp.y1)) && (y+temp.y1 > temp.y0))
 8001058:	e01f      	b.n	800109a <translation_entity+0x24a>
		}

		else
		{
			/*Pentru orice alt caz (deplasare pe diagonala sau aleatoriu)*/
			mutex = 1;
 800105a:	4b12      	ldr	r3, [pc, #72]	@ (80010a4 <translation_entity+0x254>)
 800105c:	2201      	movs	r2, #1
 800105e:	601a      	str	r2, [r3, #0]
			draw_entity(entity);
 8001060:	68f8      	ldr	r0, [r7, #12]
 8001062:	f7ff fde9 	bl	8000c38 <draw_entity>
			draw_rectangle(temp.x0, temp.y0, temp.x1, temp.y1, BackGroundColor);
 8001066:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800106a:	b298      	uxth	r0, r3
 800106c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001070:	b299      	uxth	r1, r3
 8001072:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001076:	b29a      	uxth	r2, r3
 8001078:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800107c:	b29c      	uxth	r4, r3
 800107e:	4b0a      	ldr	r3, [pc, #40]	@ (80010a8 <translation_entity+0x258>)
 8001080:	881b      	ldrh	r3, [r3, #0]
 8001082:	9300      	str	r3, [sp, #0]
 8001084:	4623      	mov	r3, r4
 8001086:	f7ff fd4d 	bl	8000b24 <draw_rectangle>
			mutex = 0;
 800108a:	4b06      	ldr	r3, [pc, #24]	@ (80010a4 <translation_entity+0x254>)
 800108c:	2200      	movs	r2, #0
 800108e:	601a      	str	r2, [r3, #0]
 8001090:	e004      	b.n	800109c <translation_entity+0x24c>
		return;
 8001092:	bf00      	nop
 8001094:	e002      	b.n	800109c <translation_entity+0x24c>
		if((x+temp.x1 < (temp.x0+temp.x1)) && (x+temp.x1 > temp.x0))
 8001096:	bf00      	nop
 8001098:	e000      	b.n	800109c <translation_entity+0x24c>
			if((y+temp.y1 < (temp.y0+temp.y1)) && (y+temp.y1 > temp.y0))
 800109a:	bf00      	nop
		}


}
 800109c:	3728      	adds	r7, #40	@ 0x28
 800109e:	46bd      	mov	sp, r7
 80010a0:	bdb0      	pop	{r4, r5, r7, pc}
 80010a2:	bf00      	nop
 80010a4:	20000088 	.word	0x20000088
 80010a8:	20000008 	.word	0x20000008

080010ac <translation_test>:


void translation_test(ENTITY *entity, uint8_t step, uint16_t delay)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	460b      	mov	r3, r1
 80010b6:	70fb      	strb	r3, [r7, #3]
 80010b8:	4613      	mov	r3, r2
 80010ba:	803b      	strh	r3, [r7, #0]


	while(1)
	{
		while((entity->x0 + entity->x1) < LCD_Width)
 80010bc:	e013      	b.n	80010e6 <translation_test+0x3a>
		{
			translation_entity(entity, entity->x0+step, entity->y0, 1);//, color);
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80010c4:	b29a      	uxth	r2, r3
 80010c6:	78fb      	ldrb	r3, [r7, #3]
 80010c8:	b29b      	uxth	r3, r3
 80010ca:	4413      	add	r3, r2
 80010cc:	b29b      	uxth	r3, r3
 80010ce:	b219      	sxth	r1, r3
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 80010d6:	2301      	movs	r3, #1
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	f7ff feb9 	bl	8000e50 <translation_entity>
			HAL_Delay(delay);
 80010de:	883b      	ldrh	r3, [r7, #0]
 80010e0:	4618      	mov	r0, r3
 80010e2:	f003 f81d 	bl	8004120 <HAL_Delay>
		while((entity->x0 + entity->x1) < LCD_Width)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80010ec:	461a      	mov	r2, r3
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80010f4:	4413      	add	r3, r2
 80010f6:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80010fa:	dbe0      	blt.n	80010be <translation_test+0x12>
		}
		mutex = 1;
 80010fc:	4b54      	ldr	r3, [pc, #336]	@ (8001250 <translation_test+0x1a4>)
 80010fe:	2201      	movs	r2, #1
 8001100:	601a      	str	r2, [r3, #0]
		draw_entity(entity);
 8001102:	6878      	ldr	r0, [r7, #4]
 8001104:	f7ff fd98 	bl	8000c38 <draw_entity>
		mutex = 0;
 8001108:	4b51      	ldr	r3, [pc, #324]	@ (8001250 <translation_test+0x1a4>)
 800110a:	2200      	movs	r2, #0
 800110c:	601a      	str	r2, [r3, #0]
		entity->x0 = LCD_Width - entity->x1;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001114:	b29b      	uxth	r3, r3
 8001116:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 800111a:	b29b      	uxth	r3, r3
 800111c:	b21a      	sxth	r2, r3
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	805a      	strh	r2, [r3, #2]

		while((entity->y0 + entity->y1) < LCD_Length)
 8001122:	e013      	b.n	800114c <translation_test+0xa0>
		{

			translation_entity(entity, entity->x0, entity->y0+step, 1);//, color);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	f9b3 1002 	ldrsh.w	r1, [r3, #2]
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001130:	b29a      	uxth	r2, r3
 8001132:	78fb      	ldrb	r3, [r7, #3]
 8001134:	b29b      	uxth	r3, r3
 8001136:	4413      	add	r3, r2
 8001138:	b29b      	uxth	r3, r3
 800113a:	b21a      	sxth	r2, r3
 800113c:	2301      	movs	r3, #1
 800113e:	6878      	ldr	r0, [r7, #4]
 8001140:	f7ff fe86 	bl	8000e50 <translation_entity>
			HAL_Delay(delay);
 8001144:	883b      	ldrh	r3, [r7, #0]
 8001146:	4618      	mov	r0, r3
 8001148:	f002 ffea 	bl	8004120 <HAL_Delay>
		while((entity->y0 + entity->y1) < LCD_Length)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001152:	461a      	mov	r2, r3
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800115a:	4413      	add	r3, r2
 800115c:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8001160:	dbe0      	blt.n	8001124 <translation_test+0x78>
		}

		mutex = 1;
 8001162:	4b3b      	ldr	r3, [pc, #236]	@ (8001250 <translation_test+0x1a4>)
 8001164:	2201      	movs	r2, #1
 8001166:	601a      	str	r2, [r3, #0]
		draw_entity(entity);
 8001168:	6878      	ldr	r0, [r7, #4]
 800116a:	f7ff fd65 	bl	8000c38 <draw_entity>
		mutex = 0;
 800116e:	4b38      	ldr	r3, [pc, #224]	@ (8001250 <translation_test+0x1a4>)
 8001170:	2200      	movs	r2, #0
 8001172:	601a      	str	r2, [r3, #0]
		entity->y0 = LCD_Length - entity->y1;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800117a:	b29b      	uxth	r3, r3
 800117c:	f5c3 73f0 	rsb	r3, r3, #480	@ 0x1e0
 8001180:	b29b      	uxth	r3, r3
 8001182:	b21a      	sxth	r2, r3
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	809a      	strh	r2, [r3, #4]

		while((entity->x0 - step) > 0)
 8001188:	e013      	b.n	80011b2 <translation_test+0x106>
		{
			translation_entity(entity, entity->x0-step, entity->y0, 1);//, color);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001190:	b29a      	uxth	r2, r3
 8001192:	78fb      	ldrb	r3, [r7, #3]
 8001194:	b29b      	uxth	r3, r3
 8001196:	1ad3      	subs	r3, r2, r3
 8001198:	b29b      	uxth	r3, r3
 800119a:	b219      	sxth	r1, r3
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 80011a2:	2301      	movs	r3, #1
 80011a4:	6878      	ldr	r0, [r7, #4]
 80011a6:	f7ff fe53 	bl	8000e50 <translation_entity>
			HAL_Delay(delay);
 80011aa:	883b      	ldrh	r3, [r7, #0]
 80011ac:	4618      	mov	r0, r3
 80011ae:	f002 ffb7 	bl	8004120 <HAL_Delay>
		while((entity->x0 - step) > 0)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80011b8:	461a      	mov	r2, r3
 80011ba:	78fb      	ldrb	r3, [r7, #3]
 80011bc:	1ad3      	subs	r3, r2, r3
 80011be:	2b00      	cmp	r3, #0
 80011c0:	dce3      	bgt.n	800118a <translation_test+0xde>
		}

		entity->ST.color = 0xFFFF;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80011c8:	819a      	strh	r2, [r3, #12]
		mutex = 1;
 80011ca:	4b21      	ldr	r3, [pc, #132]	@ (8001250 <translation_test+0x1a4>)
 80011cc:	2201      	movs	r2, #1
 80011ce:	601a      	str	r2, [r3, #0]
		draw_entity(entity);
 80011d0:	6878      	ldr	r0, [r7, #4]
 80011d2:	f7ff fd31 	bl	8000c38 <draw_entity>
		mutex = 0;
 80011d6:	4b1e      	ldr	r3, [pc, #120]	@ (8001250 <translation_test+0x1a4>)
 80011d8:	2200      	movs	r2, #0
 80011da:	601a      	str	r2, [r3, #0]
		entity->ST.color = 0xF100;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	f44f 4271 	mov.w	r2, #61696	@ 0xf100
 80011e2:	819a      	strh	r2, [r3, #12]
		entity->x0 = 0;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	2200      	movs	r2, #0
 80011e8:	805a      	strh	r2, [r3, #2]

		while((entity->y0 - step) > 0)
 80011ea:	e013      	b.n	8001214 <translation_test+0x168>
		{
			translation_entity(entity, entity->x0, entity->y0-step, 1);//, color);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	f9b3 1002 	ldrsh.w	r1, [r3, #2]
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80011f8:	b29a      	uxth	r2, r3
 80011fa:	78fb      	ldrb	r3, [r7, #3]
 80011fc:	b29b      	uxth	r3, r3
 80011fe:	1ad3      	subs	r3, r2, r3
 8001200:	b29b      	uxth	r3, r3
 8001202:	b21a      	sxth	r2, r3
 8001204:	2301      	movs	r3, #1
 8001206:	6878      	ldr	r0, [r7, #4]
 8001208:	f7ff fe22 	bl	8000e50 <translation_entity>
			HAL_Delay(delay);
 800120c:	883b      	ldrh	r3, [r7, #0]
 800120e:	4618      	mov	r0, r3
 8001210:	f002 ff86 	bl	8004120 <HAL_Delay>
		while((entity->y0 - step) > 0)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800121a:	461a      	mov	r2, r3
 800121c:	78fb      	ldrb	r3, [r7, #3]
 800121e:	1ad3      	subs	r3, r2, r3
 8001220:	2b00      	cmp	r3, #0
 8001222:	dce3      	bgt.n	80011ec <translation_test+0x140>
		}
		entity->ST.color = 0xFFFF;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800122a:	819a      	strh	r2, [r3, #12]
		mutex = 1;
 800122c:	4b08      	ldr	r3, [pc, #32]	@ (8001250 <translation_test+0x1a4>)
 800122e:	2201      	movs	r2, #1
 8001230:	601a      	str	r2, [r3, #0]
		draw_entity(entity);
 8001232:	6878      	ldr	r0, [r7, #4]
 8001234:	f7ff fd00 	bl	8000c38 <draw_entity>
		mutex = 0;
 8001238:	4b05      	ldr	r3, [pc, #20]	@ (8001250 <translation_test+0x1a4>)
 800123a:	2200      	movs	r2, #0
 800123c:	601a      	str	r2, [r3, #0]
		entity->ST.color = 0xF100;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	f44f 4271 	mov.w	r2, #61696	@ 0xf100
 8001244:	819a      	strh	r2, [r3, #12]
		entity->y0 = 0;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2200      	movs	r2, #0
 800124a:	809a      	strh	r2, [r3, #4]
		while((entity->x0 + entity->x1) < LCD_Width)
 800124c:	e74b      	b.n	80010e6 <translation_test+0x3a>
 800124e:	bf00      	nop
 8001250:	20000088 	.word	0x20000088

08001254 <scaling_entity>:
	}
}


void scaling_entity(ENTITY *entity, const float factor)
{
 8001254:	b590      	push	{r4, r7, lr}
 8001256:	b093      	sub	sp, #76	@ 0x4c
 8001258:	af02      	add	r7, sp, #8
 800125a:	6078      	str	r0, [r7, #4]
 800125c:	ed87 0a00 	vstr	s0, [r7]
	 * o referinta catre entitatea de scalat si factorul asociat
	 */

	/*Vom elimina din sfera vizuala imaginea de scalat*/

	draw_rectangle(entity->x0, entity->y0, entity->x1, entity->y1, BackGroundColor);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001266:	b298      	uxth	r0, r3
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800126e:	b299      	uxth	r1, r3
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001276:	b29a      	uxth	r2, r3
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800127e:	b29c      	uxth	r4, r3
 8001280:	4bb2      	ldr	r3, [pc, #712]	@ (800154c <scaling_entity+0x2f8>)
 8001282:	881b      	ldrh	r3, [r3, #0]
 8001284:	9300      	str	r3, [sp, #0]
 8001286:	4623      	mov	r3, r4
 8001288:	f7ff fc4c 	bl	8000b24 <draw_rectangle>
	 * de scalat
	 */

	FRESULT res;
	char *scalFilePath;
	char *tempFile = "graphic/scalare/temp.bin";
 800128c:	4bb0      	ldr	r3, [pc, #704]	@ (8001550 <scaling_entity+0x2fc>)
 800128e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	char *fileName = return_file_name_current_path(entity->ST.SD.filePathName);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	691b      	ldr	r3, [r3, #16]
 8001294:	4618      	mov	r0, r3
 8001296:	f001 fdf3 	bl	8002e80 <return_file_name_current_path>
 800129a:	62b8      	str	r0, [r7, #40]	@ 0x28

	scalFilePath = assign_filePath("graphic/scalare/");
 800129c:	48ad      	ldr	r0, [pc, #692]	@ (8001554 <scaling_entity+0x300>)
 800129e:	f001 fdcb 	bl	8002e38 <assign_filePath>
 80012a2:	6278      	str	r0, [r7, #36]	@ 0x24
	scalFilePath = realloc(scalFilePath, strlen(scalFilePath)+ strlen(fileName) +1 );
 80012a4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80012a6:	f7fe ff8f 	bl	80001c8 <strlen>
 80012aa:	4604      	mov	r4, r0
 80012ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80012ae:	f7fe ff8b 	bl	80001c8 <strlen>
 80012b2:	4603      	mov	r3, r0
 80012b4:	4423      	add	r3, r4
 80012b6:	3301      	adds	r3, #1
 80012b8:	4619      	mov	r1, r3
 80012ba:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80012bc:	f00c faea 	bl	800d894 <realloc>
 80012c0:	6278      	str	r0, [r7, #36]	@ 0x24
	strcat(scalFilePath, fileName);
 80012c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80012c4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80012c6:	f00c fb23 	bl	800d910 <strcat>

	uint16_t x = 0; /*nr d elinii de prelucrat din M1 ai sa avem 32x32 pixeli de prelucrat in M2*/
 80012ca:	2300      	movs	r3, #0
 80012cc:	81fb      	strh	r3, [r7, #14]
	bool flagTerm = 0;
 80012ce:	2300      	movs	r3, #0
 80012d0:	737b      	strb	r3, [r7, #13]

	int i = 0; /*indexi de referinta in M2*/
 80012d2:	2300      	movs	r3, #0
 80012d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
	int j = 0;
 80012d6:	2300      	movs	r3, #0
 80012d8:	63bb      	str	r3, [r7, #56]	@ 0x38
	int ik = 0; /*indexi de referinta in M1*/
 80012da:	2300      	movs	r3, #0
 80012dc:	623b      	str	r3, [r7, #32]
	int jk = 0;
 80012de:	2300      	movs	r3, #0
 80012e0:	61fb      	str	r3, [r7, #28]

	bool flagPixel = 0;
 80012e2:	2300      	movs	r3, #0
 80012e4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37


	uint8_t *data = malloc(sizeof(uint8_t)*3072);
 80012e8:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 80012ec:	f00c fa14 	bl	800d718 <malloc>
 80012f0:	4603      	mov	r3, r0
 80012f2:	61bb      	str	r3, [r7, #24]
	int16_t x1 = 0;
 80012f4:	2300      	movs	r3, #0
 80012f6:	82fb      	strh	r3, [r7, #22]
	int16_t y1 = 0;
 80012f8:	2300      	movs	r3, #0
 80012fa:	82bb      	strh	r3, [r7, #20]
	int16_t index = 0;
 80012fc:	2300      	movs	r3, #0
 80012fe:	827b      	strh	r3, [r7, #18]

	x1 = (int16_t)((entity->x1)*factor);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001306:	ee07 3a90 	vmov	s15, r3
 800130a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800130e:	edd7 7a00 	vldr	s15, [r7]
 8001312:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001316:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800131a:	ee17 3a90 	vmov	r3, s15
 800131e:	82fb      	strh	r3, [r7, #22]
	y1 = (int16_t)((entity->y1)*factor);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001326:	ee07 3a90 	vmov	s15, r3
 800132a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800132e:	edd7 7a00 	vldr	s15, [r7]
 8001332:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001336:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800133a:	ee17 3a90 	vmov	r3, s15
 800133e:	82bb      	strh	r3, [r7, #20]



	while(!flagTerm)
 8001340:	e0d2      	b.n	80014e8 <scaling_entity+0x294>
	{
		read_image_file_scaling(entity->ST.SD.filePathName, entity, factor, &x, &flagTerm);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	6918      	ldr	r0, [r3, #16]
 8001346:	f107 030d 	add.w	r3, r7, #13
 800134a:	f107 020e 	add.w	r2, r7, #14
 800134e:	ed97 0a00 	vldr	s0, [r7]
 8001352:	6879      	ldr	r1, [r7, #4]
 8001354:	f002 f836 	bl	80033c4 <read_image_file_scaling>

		i = 0;
 8001358:	2300      	movs	r3, #0
 800135a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		j = 0;
 800135c:	2300      	movs	r3, #0
 800135e:	63bb      	str	r3, [r7, #56]	@ 0x38

		ik = 0;
 8001360:	2300      	movs	r3, #0
 8001362:	623b      	str	r3, [r7, #32]
		jk = 0;
 8001364:	2300      	movs	r3, #0
 8001366:	61fb      	str	r3, [r7, #28]

		for(int k=0; k<((int)(factor*x*x1*3)) ;k++)
 8001368:	2300      	movs	r3, #0
 800136a:	633b      	str	r3, [r7, #48]	@ 0x30
 800136c:	e07d      	b.n	800146a <scaling_entity+0x216>
		{
			/*
			 * Parcurgem frameul asociat matricei scalate M2
			 */

			if((k%(x1*3)==0) && (k!=0))
 800136e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001372:	4613      	mov	r3, r2
 8001374:	005b      	lsls	r3, r3, #1
 8001376:	441a      	add	r2, r3
 8001378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800137a:	fb93 f1f2 	sdiv	r1, r3, r2
 800137e:	fb01 f202 	mul.w	r2, r1, r2
 8001382:	1a9b      	subs	r3, r3, r2
 8001384:	2b00      	cmp	r3, #0
 8001386:	d107      	bne.n	8001398 <scaling_entity+0x144>
 8001388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800138a:	2b00      	cmp	r3, #0
 800138c:	d004      	beq.n	8001398 <scaling_entity+0x144>
			{
				/*
				 * new line
				 */

				i++;
 800138e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001390:	3301      	adds	r3, #1
 8001392:	63fb      	str	r3, [r7, #60]	@ 0x3c
				j = 0;
 8001394:	2300      	movs	r3, #0
 8001396:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			if(k%3 == 0)
 8001398:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800139a:	4b6f      	ldr	r3, [pc, #444]	@ (8001558 <scaling_entity+0x304>)
 800139c:	fb83 3201 	smull	r3, r2, r3, r1
 80013a0:	17cb      	asrs	r3, r1, #31
 80013a2:	1ad2      	subs	r2, r2, r3
 80013a4:	4613      	mov	r3, r2
 80013a6:	005b      	lsls	r3, r3, #1
 80013a8:	4413      	add	r3, r2
 80013aa:	1aca      	subs	r2, r1, r3
 80013ac:	2a00      	cmp	r2, #0
 80013ae:	d102      	bne.n	80013b6 <scaling_entity+0x162>
			{
				flagPixel = 1;
 80013b0:	2301      	movs	r3, #1
 80013b2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			}

			if(flagPixel == 1)
 80013b6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d052      	beq.n	8001464 <scaling_entity+0x210>
			{
				ik = (int)i/factor;
 80013be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80013c0:	ee07 3a90 	vmov	s15, r3
 80013c4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80013c8:	ed97 7a00 	vldr	s14, [r7]
 80013cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013d4:	ee17 3a90 	vmov	r3, s15
 80013d8:	623b      	str	r3, [r7, #32]
				jk = (int)j/factor;
 80013da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80013dc:	ee07 3a90 	vmov	s15, r3
 80013e0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80013e4:	ed97 7a00 	vldr	s14, [r7]
 80013e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013ec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013f0:	ee17 3a90 	vmov	r3, s15
 80013f4:	61fb      	str	r3, [r7, #28]

				index = ik*(entity->x1)*3 + jk*3; /*index normat la M1*/
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80013fc:	461a      	mov	r2, r3
 80013fe:	6a3b      	ldr	r3, [r7, #32]
 8001400:	fb03 f202 	mul.w	r2, r3, r2
 8001404:	69fb      	ldr	r3, [r7, #28]
 8001406:	4413      	add	r3, r2
 8001408:	b29b      	uxth	r3, r3
 800140a:	461a      	mov	r2, r3
 800140c:	0052      	lsls	r2, r2, #1
 800140e:	4413      	add	r3, r2
 8001410:	b29b      	uxth	r3, r3
 8001412:	827b      	strh	r3, [r7, #18]

				data[k] = entity->ST.SD.data[index];
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	68da      	ldr	r2, [r3, #12]
 8001418:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800141c:	441a      	add	r2, r3
 800141e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001420:	69b9      	ldr	r1, [r7, #24]
 8001422:	440b      	add	r3, r1
 8001424:	7812      	ldrb	r2, [r2, #0]
 8001426:	701a      	strb	r2, [r3, #0]
				data[k+1] = entity->ST.SD.data[index + 1];
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	68da      	ldr	r2, [r3, #12]
 800142c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001430:	3301      	adds	r3, #1
 8001432:	441a      	add	r2, r3
 8001434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001436:	3301      	adds	r3, #1
 8001438:	69b9      	ldr	r1, [r7, #24]
 800143a:	440b      	add	r3, r1
 800143c:	7812      	ldrb	r2, [r2, #0]
 800143e:	701a      	strb	r2, [r3, #0]
				data[k+2] = entity->ST.SD.data[index + 2];
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	68da      	ldr	r2, [r3, #12]
 8001444:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001448:	3302      	adds	r3, #2
 800144a:	441a      	add	r2, r3
 800144c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800144e:	3302      	adds	r3, #2
 8001450:	69b9      	ldr	r1, [r7, #24]
 8001452:	440b      	add	r3, r1
 8001454:	7812      	ldrb	r2, [r2, #0]
 8001456:	701a      	strb	r2, [r3, #0]

				j++;
 8001458:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800145a:	3301      	adds	r3, #1
 800145c:	63bb      	str	r3, [r7, #56]	@ 0x38
				flagPixel = 0;
 800145e:	2300      	movs	r3, #0
 8001460:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		for(int k=0; k<((int)(factor*x*x1*3)) ;k++)
 8001464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001466:	3301      	adds	r3, #1
 8001468:	633b      	str	r3, [r7, #48]	@ 0x30
 800146a:	89fb      	ldrh	r3, [r7, #14]
 800146c:	ee07 3a90 	vmov	s15, r3
 8001470:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001474:	edd7 7a00 	vldr	s15, [r7]
 8001478:	ee27 7a27 	vmul.f32	s14, s14, s15
 800147c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001480:	ee07 3a90 	vmov	s15, r3
 8001484:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001488:	ee67 7a27 	vmul.f32	s15, s14, s15
 800148c:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001490:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001494:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001498:	ee17 2a90 	vmov	r2, s15
 800149c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800149e:	4293      	cmp	r3, r2
 80014a0:	f6ff af65 	blt.w	800136e <scaling_entity+0x11a>
		/*
		 * Scriem in fisier datele obitnute din frame-ul curent in fisiserul aferent.
		 * Fisiserul va fi salvat in folderul de scalare
		 */

		write_image_file(tempFile, data, (int)(x1*factor)*x*3, x1, y1, flagTerm);
 80014a4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80014a8:	ee07 3a90 	vmov	s15, r3
 80014ac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014b0:	edd7 7a00 	vldr	s15, [r7]
 80014b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014bc:	ee17 2a90 	vmov	r2, s15
 80014c0:	89fb      	ldrh	r3, [r7, #14]
 80014c2:	fb03 f202 	mul.w	r2, r3, r2
 80014c6:	4613      	mov	r3, r2
 80014c8:	005b      	lsls	r3, r3, #1
 80014ca:	4413      	add	r3, r2
 80014cc:	4619      	mov	r1, r3
 80014ce:	7b7b      	ldrb	r3, [r7, #13]
 80014d0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80014d4:	9301      	str	r3, [sp, #4]
 80014d6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80014da:	9300      	str	r3, [sp, #0]
 80014dc:	4613      	mov	r3, r2
 80014de:	460a      	mov	r2, r1
 80014e0:	69b9      	ldr	r1, [r7, #24]
 80014e2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80014e4:	f002 f96c 	bl	80037c0 <write_image_file>
	while(!flagTerm)
 80014e8:	7b7b      	ldrb	r3, [r7, #13]
 80014ea:	f083 0301 	eor.w	r3, r3, #1
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	f47f af26 	bne.w	8001342 <scaling_entity+0xee>
	 * renumind fisiserul tempFile in care ne-am scris datele din temp.bin in
	 * numele aferent acestuia stocat in scalFilePath
	 */


	res = f_unlink(scalFilePath);
 80014f6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80014f8:	f00b ff0d 	bl	800d316 <f_unlink>
 80014fc:	4603      	mov	r3, r0
 80014fe:	747b      	strb	r3, [r7, #17]

	if((res != FR_OK) && (res != FR_NO_FILE))
 8001500:	7c7b      	ldrb	r3, [r7, #17]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d002      	beq.n	800150c <scaling_entity+0x2b8>
 8001506:	7c7b      	ldrb	r3, [r7, #17]
 8001508:	2b04      	cmp	r3, #4
 800150a:	d119      	bne.n	8001540 <scaling_entity+0x2ec>
	{
		return;
	}

	res = f_rename(tempFile, scalFilePath);
 800150c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800150e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001510:	f00b ffac 	bl	800d46c <f_rename>
 8001514:	4603      	mov	r3, r0
 8001516:	747b      	strb	r3, [r7, #17]

	if(res != FR_OK)
 8001518:	7c7b      	ldrb	r3, [r7, #17]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d112      	bne.n	8001544 <scaling_entity+0x2f0>
	 * Atribuim noile valori entitatii prelucrate
	 */

	//free(entity->filePathName);

	entity->x1=x1;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	8afa      	ldrh	r2, [r7, #22]
 8001522:	80da      	strh	r2, [r3, #6]
	entity->y1=y1;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	8aba      	ldrh	r2, [r7, #20]
 8001528:	811a      	strh	r2, [r3, #8]
	assign_file_path_entity(entity, scalFilePath);
 800152a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800152c:	6878      	ldr	r0, [r7, #4]
 800152e:	f001 fccd 	bl	8002ecc <assign_file_path_entity>

	free(data);
 8001532:	69b8      	ldr	r0, [r7, #24]
 8001534:	f00c f8f8 	bl	800d728 <free>
	free(scalFilePath);
 8001538:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800153a:	f00c f8f5 	bl	800d728 <free>
 800153e:	e002      	b.n	8001546 <scaling_entity+0x2f2>
		return;
 8001540:	bf00      	nop
 8001542:	e000      	b.n	8001546 <scaling_entity+0x2f2>
		return;
 8001544:	bf00      	nop
	//free(entity->data);

}
 8001546:	3744      	adds	r7, #68	@ 0x44
 8001548:	46bd      	mov	sp, r7
 800154a:	bd90      	pop	{r4, r7, pc}
 800154c:	20000008 	.word	0x20000008
 8001550:	0800dad8 	.word	0x0800dad8
 8001554:	0800daf4 	.word	0x0800daf4
 8001558:	55555556 	.word	0x55555556

0800155c <rotate_entity>:


void rotate_entity(ENTITY *entity, int theta)
{
 800155c:	b590      	push	{r4, r7, lr}
 800155e:	b08b      	sub	sp, #44	@ 0x2c
 8001560:	af02      	add	r7, sp, #8
 8001562:	6078      	str	r0, [r7, #4]
 8001564:	6039      	str	r1, [r7, #0]
	 */


	/*Vom elimina din campul vizual imaginea curenta*/

	draw_rectangle(entity->x0, entity->y0, entity->x1, entity->y1, BackGroundColor);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800156c:	b298      	uxth	r0, r3
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001574:	b299      	uxth	r1, r3
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800157c:	b29a      	uxth	r2, r3
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001584:	b29c      	uxth	r4, r3
 8001586:	4b64      	ldr	r3, [pc, #400]	@ (8001718 <rotate_entity+0x1bc>)
 8001588:	881b      	ldrh	r3, [r3, #0]
 800158a:	9300      	str	r3, [sp, #0]
 800158c:	4623      	mov	r3, r4
 800158e:	f7ff fac9 	bl	8000b24 <draw_rectangle>

	/*Aflam initial coordonatele pivotului de referinta*/

	const int16_t pivotX = entity->x0 + (int16_t)(entity->x1/2);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001598:	b29a      	uxth	r2, r3
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80015a0:	0fd9      	lsrs	r1, r3, #31
 80015a2:	440b      	add	r3, r1
 80015a4:	105b      	asrs	r3, r3, #1
 80015a6:	b21b      	sxth	r3, r3
 80015a8:	b29b      	uxth	r3, r3
 80015aa:	4413      	add	r3, r2
 80015ac:	b29b      	uxth	r3, r3
 80015ae:	82fb      	strh	r3, [r7, #22]
	const int16_t pivotY = entity->y0 + (int16_t)(entity->y1/2);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80015b6:	b29a      	uxth	r2, r3
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80015be:	0fd9      	lsrs	r1, r3, #31
 80015c0:	440b      	add	r3, r1
 80015c2:	105b      	asrs	r3, r3, #1
 80015c4:	b21b      	sxth	r3, r3
 80015c6:	b29b      	uxth	r3, r3
 80015c8:	4413      	add	r3, r2
 80015ca:	b29b      	uxth	r3, r3
 80015cc:	82bb      	strh	r3, [r7, #20]

	int16_t i = (int16_t)(-(entity->y1/2));
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80015d4:	0fda      	lsrs	r2, r3, #31
 80015d6:	4413      	add	r3, r2
 80015d8:	105b      	asrs	r3, r3, #1
 80015da:	b21b      	sxth	r3, r3
 80015dc:	b29b      	uxth	r3, r3
 80015de:	425b      	negs	r3, r3
 80015e0:	b29b      	uxth	r3, r3
 80015e2:	83fb      	strh	r3, [r7, #30]
	int16_t j = (int16_t)(-(entity->x1/2));
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80015ea:	0fda      	lsrs	r2, r3, #31
 80015ec:	4413      	add	r3, r2
 80015ee:	105b      	asrs	r3, r3, #1
 80015f0:	b21b      	sxth	r3, r3
 80015f2:	b29b      	uxth	r3, r3
 80015f4:	425b      	negs	r3, r3
 80015f6:	b29b      	uxth	r3, r3
 80015f8:	83bb      	strh	r3, [r7, #28]

	int16_t rotPosX = 0;
 80015fa:	2300      	movs	r3, #0
 80015fc:	827b      	strh	r3, [r7, #18]
	int16_t rotPosY = 0;
 80015fe:	2300      	movs	r3, #0
 8001600:	823b      	strh	r3, [r7, #16]

	bool flagImgDone = 0;
 8001602:	2300      	movs	r3, #0
 8001604:	73fb      	strb	r3, [r7, #15]
	bool flagPixel = 0;
 8001606:	2300      	movs	r3, #0
 8001608:	76fb      	strb	r3, [r7, #27]
	uint16_t byteNr = 0;
 800160a:	2300      	movs	r3, #0
 800160c:	81bb      	strh	r3, [r7, #12]

	uint8_t pixel[3];


	while(!flagImgDone)
 800160e:	e074      	b.n	80016fa <rotate_entity+0x19e>
	{
		read_image_file(entity, &byteNr, &flagImgDone);
 8001610:	f107 020f 	add.w	r2, r7, #15
 8001614:	f107 030c 	add.w	r3, r7, #12
 8001618:	4619      	mov	r1, r3
 800161a:	6878      	ldr	r0, [r7, #4]
 800161c:	f001 fc66 	bl	8002eec <read_image_file>


		for(int16_t k = 0; k<byteNr; k++)
 8001620:	2300      	movs	r3, #0
 8001622:	833b      	strh	r3, [r7, #24]
 8001624:	e064      	b.n	80016f0 <rotate_entity+0x194>
		{
			if(j == (entity->x1/2))
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800162c:	0fda      	lsrs	r2, r3, #31
 800162e:	4413      	add	r3, r2
 8001630:	105b      	asrs	r3, r3, #1
 8001632:	b21b      	sxth	r3, r3
 8001634:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8001638:	429a      	cmp	r2, r3
 800163a:	d110      	bne.n	800165e <rotate_entity+0x102>
			{
				i++;
 800163c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001640:	b29b      	uxth	r3, r3
 8001642:	3301      	adds	r3, #1
 8001644:	b29b      	uxth	r3, r3
 8001646:	83fb      	strh	r3, [r7, #30]
				j = (int16_t)(-(entity->x1/2));
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800164e:	0fda      	lsrs	r2, r3, #31
 8001650:	4413      	add	r3, r2
 8001652:	105b      	asrs	r3, r3, #1
 8001654:	b21b      	sxth	r3, r3
 8001656:	b29b      	uxth	r3, r3
 8001658:	425b      	negs	r3, r3
 800165a:	b29b      	uxth	r3, r3
 800165c:	83bb      	strh	r3, [r7, #28]

			}

			if(k%3 == 0)
 800165e:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001662:	4b2e      	ldr	r3, [pc, #184]	@ (800171c <rotate_entity+0x1c0>)
 8001664:	fb83 3102 	smull	r3, r1, r3, r2
 8001668:	17d3      	asrs	r3, r2, #31
 800166a:	1ac9      	subs	r1, r1, r3
 800166c:	460b      	mov	r3, r1
 800166e:	005b      	lsls	r3, r3, #1
 8001670:	440b      	add	r3, r1
 8001672:	1ad3      	subs	r3, r2, r3
 8001674:	b21b      	sxth	r3, r3
 8001676:	2b00      	cmp	r3, #0
 8001678:	d101      	bne.n	800167e <rotate_entity+0x122>
			{
				flagPixel = 1;
 800167a:	2301      	movs	r3, #1
 800167c:	76fb      	strb	r3, [r7, #27]
			}

			if(flagPixel == 1)
 800167e:	7efb      	ldrb	r3, [r7, #27]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d02f      	beq.n	80016e4 <rotate_entity+0x188>
			{
				pixel[0] = entity->ST.SD.data[k];
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	68da      	ldr	r2, [r3, #12]
 8001688:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800168c:	4413      	add	r3, r2
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	723b      	strb	r3, [r7, #8]
				pixel[1] = entity->ST.SD.data[k+1];
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	68da      	ldr	r2, [r3, #12]
 8001696:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800169a:	3301      	adds	r3, #1
 800169c:	4413      	add	r3, r2
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	727b      	strb	r3, [r7, #9]
				pixel[2] = entity->ST.SD.data[k+2];
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	68da      	ldr	r2, [r3, #12]
 80016a6:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80016aa:	3302      	adds	r3, #2
 80016ac:	4413      	add	r3, r2
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	72bb      	strb	r3, [r7, #10]

				/*Test pentru 90 de grade*/

				rotPosX = -i + pivotX;
 80016b2:	8afa      	ldrh	r2, [r7, #22]
 80016b4:	8bfb      	ldrh	r3, [r7, #30]
 80016b6:	1ad3      	subs	r3, r2, r3
 80016b8:	b29b      	uxth	r3, r3
 80016ba:	827b      	strh	r3, [r7, #18]
				rotPosY =  j + pivotY;
 80016bc:	8bba      	ldrh	r2, [r7, #28]
 80016be:	8abb      	ldrh	r3, [r7, #20]
 80016c0:	4413      	add	r3, r2
 80016c2:	b29b      	uxth	r3, r3
 80016c4:	823b      	strh	r3, [r7, #16]

				draw_pixel_data(rotPosX, rotPosY, pixel);
 80016c6:	8a7b      	ldrh	r3, [r7, #18]
 80016c8:	8a39      	ldrh	r1, [r7, #16]
 80016ca:	f107 0208 	add.w	r2, r7, #8
 80016ce:	4618      	mov	r0, r3
 80016d0:	f7fe ff86 	bl	80005e0 <draw_pixel_data>

				j++;
 80016d4:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80016d8:	b29b      	uxth	r3, r3
 80016da:	3301      	adds	r3, #1
 80016dc:	b29b      	uxth	r3, r3
 80016de:	83bb      	strh	r3, [r7, #28]
				flagPixel = 0;
 80016e0:	2300      	movs	r3, #0
 80016e2:	76fb      	strb	r3, [r7, #27]
		for(int16_t k = 0; k<byteNr; k++)
 80016e4:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80016e8:	b29b      	uxth	r3, r3
 80016ea:	3301      	adds	r3, #1
 80016ec:	b29b      	uxth	r3, r3
 80016ee:	833b      	strh	r3, [r7, #24]
 80016f0:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80016f4:	89ba      	ldrh	r2, [r7, #12]
 80016f6:	4293      	cmp	r3, r2
 80016f8:	db95      	blt.n	8001626 <rotate_entity+0xca>
	while(!flagImgDone)
 80016fa:	7bfb      	ldrb	r3, [r7, #15]
 80016fc:	f083 0301 	eor.w	r3, r3, #1
 8001700:	b2db      	uxtb	r3, r3
 8001702:	2b00      	cmp	r3, #0
 8001704:	d184      	bne.n	8001610 <rotate_entity+0xb4>

		}
	}


	free(entity->ST.SD.data);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	68db      	ldr	r3, [r3, #12]
 800170a:	4618      	mov	r0, r3
 800170c:	f00c f80c 	bl	800d728 <free>

}
 8001710:	bf00      	nop
 8001712:	3724      	adds	r7, #36	@ 0x24
 8001714:	46bd      	mov	sp, r7
 8001716:	bd90      	pop	{r4, r7, pc}
 8001718:	20000008 	.word	0x20000008
 800171c:	55555556 	.word	0x55555556

08001720 <PendSV_Handler>:
	 * citirea datelor de pe cardul SD prin SDIO)
	 * Feature: De comutat in functie de o politica de planificare,
	 * momentan se comuta circular intre 2 procese de test!
	 */

    __asm("CPSID   I");
 8001720:	b672      	cpsid	i

    __asm("PUSH    {R4-R7}");
 8001722:	b4f0      	push	{r4, r5, r6, r7}
    __asm("MOV     R4, R8");
 8001724:	4644      	mov	r4, r8
    __asm("MOV     R5, R9");
 8001726:	464d      	mov	r5, r9
    __asm("MOV     R6, R10");
 8001728:	4656      	mov	r6, sl
    __asm("MOV     R7, R11");
 800172a:	465f      	mov	r7, fp
    __asm("PUSH    {R4-R7}");
 800172c:	b4f0      	push	{r4, r5, r6, r7}

    __asm("LDR     R0, =currentProcess");
 800172e:	4808      	ldr	r0, [pc, #32]	@ (8001750 <PendSV_Handler+0x30>)
    __asm("LDR     R1, [R0]");
 8001730:	6801      	ldr	r1, [r0, #0]
    __asm("MOV     R4, SP");
 8001732:	466c      	mov	r4, sp
    __asm("STR     R4, [R1]");
 8001734:	600c      	str	r4, [r1, #0]
    __asm("LDR     R1, [R1,#4]"); /*diferentiere pentru pnext*/
 8001736:	6849      	ldr	r1, [r1, #4]
    __asm("STR     R1, [R0]");
 8001738:	6001      	str	r1, [r0, #0]
    __asm("LDR     R4, [R1]");
 800173a:	680c      	ldr	r4, [r1, #0]
    __asm("MOV     SP, R4");      /*In R4 avem adresa stivei pnext proces OBS: De realizat un scheduler care */
 800173c:	46a5      	mov	sp, r4
    __asm("POP     {R4-R7}");		/*returneaza adresa tcb[i] a urmatorului proces de pus in executie*/
 800173e:	bcf0      	pop	{r4, r5, r6, r7}
    __asm("MOV     R8, R4");
 8001740:	46a0      	mov	r8, r4
    __asm("MOV     R9, R5");
 8001742:	46a9      	mov	r9, r5
    __asm("MOV     R10, R6");
 8001744:	46b2      	mov	sl, r6
    __asm("MOV     R11, R7");
 8001746:	46bb      	mov	fp, r7
    __asm("POP     {R4-R7}");
 8001748:	bcf0      	pop	{r4, r5, r6, r7}

    __asm("CPSIE   I ");
 800174a:	b662      	cpsie	i
    __asm("BX      LR");
 800174c:	4770      	bx	lr
}
 800174e:	bf00      	nop
 8001750:	2001412c 	.word	0x2001412c

08001754 <kernel_add_process>:


void kernel_add_process(void (*adrFunction)(void))
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
	__asm("CPSID   I");
 800175c:	b672      	cpsid	i

	static uint8_t nrProc = 0;

	if(nrProc==MAXPR)
 800175e:	4b5e      	ldr	r3, [pc, #376]	@ (80018d8 <kernel_add_process+0x184>)
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	2b0a      	cmp	r3, #10
 8001764:	d101      	bne.n	800176a <kernel_add_process+0x16>
	{
	    __asm("CPSIE   I ");
 8001766:	b662      	cpsie	i
		return;
 8001768:	e0b1      	b.n	80018ce <kernel_add_process+0x17a>
	}

	if(nrProc == 0)
 800176a:	4b5b      	ldr	r3, [pc, #364]	@ (80018d8 <kernel_add_process+0x184>)
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d121      	bne.n	80017b6 <kernel_add_process+0x62>
	{
		tcb[0].pnext = &tcb[0];
 8001772:	4b5a      	ldr	r3, [pc, #360]	@ (80018dc <kernel_add_process+0x188>)
 8001774:	4a59      	ldr	r2, [pc, #356]	@ (80018dc <kernel_add_process+0x188>)
 8001776:	605a      	str	r2, [r3, #4]

		tcb[0].pstack = &tcb[0].stack[STACKSIZE-16];            /*Atribuire SP*/
 8001778:	4b58      	ldr	r3, [pc, #352]	@ (80018dc <kernel_add_process+0x188>)
 800177a:	4a59      	ldr	r2, [pc, #356]	@ (80018e0 <kernel_add_process+0x18c>)
 800177c:	601a      	str	r2, [r3, #0]
		tcb[0].pfunction = adrFunction;                         /*Atribuire adr task in TCB*/
 800177e:	4a57      	ldr	r2, [pc, #348]	@ (80018dc <kernel_add_process+0x188>)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6093      	str	r3, [r2, #8]
		tcb[0].stack[STACKSIZE-1] = 0x01000000;                 /*Atribuire thumb mod operare reg*/
 8001784:	4b55      	ldr	r3, [pc, #340]	@ (80018dc <kernel_add_process+0x188>)
 8001786:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800178a:	461a      	mov	r2, r3
 800178c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001790:	6093      	str	r3, [r2, #8]
		tcb[0].stack[STACKSIZE-2] = (int32_t)tcb[0].pfunction;  /*Atribuire reg PC catre adr incep Task/functie*/
 8001792:	4b52      	ldr	r3, [pc, #328]	@ (80018dc <kernel_add_process+0x188>)
 8001794:	689b      	ldr	r3, [r3, #8]
 8001796:	461a      	mov	r2, r3
 8001798:	4b50      	ldr	r3, [pc, #320]	@ (80018dc <kernel_add_process+0x188>)
 800179a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800179e:	605a      	str	r2, [r3, #4]
		tcb[0].pID = nrProc++;
 80017a0:	4b4d      	ldr	r3, [pc, #308]	@ (80018d8 <kernel_add_process+0x184>)
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	1c5a      	adds	r2, r3, #1
 80017a6:	b2d1      	uxtb	r1, r2
 80017a8:	4a4b      	ldr	r2, [pc, #300]	@ (80018d8 <kernel_add_process+0x184>)
 80017aa:	7011      	strb	r1, [r2, #0]
 80017ac:	4a4b      	ldr	r2, [pc, #300]	@ (80018dc <kernel_add_process+0x188>)
 80017ae:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 80017b2:	7313      	strb	r3, [r2, #12]
 80017b4:	e08a      	b.n	80018cc <kernel_add_process+0x178>

	}

	else
	{
		tcb[nrProc].pnext = &tcb[nrProc-1];
 80017b6:	4b48      	ldr	r3, [pc, #288]	@ (80018d8 <kernel_add_process+0x184>)
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	1e5a      	subs	r2, r3, #1
 80017bc:	4b46      	ldr	r3, [pc, #280]	@ (80018d8 <kernel_add_process+0x184>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	4618      	mov	r0, r3
 80017c2:	4613      	mov	r3, r2
 80017c4:	025b      	lsls	r3, r3, #9
 80017c6:	4413      	add	r3, r2
 80017c8:	011b      	lsls	r3, r3, #4
 80017ca:	4a44      	ldr	r2, [pc, #272]	@ (80018dc <kernel_add_process+0x188>)
 80017cc:	441a      	add	r2, r3
 80017ce:	4943      	ldr	r1, [pc, #268]	@ (80018dc <kernel_add_process+0x188>)
 80017d0:	4603      	mov	r3, r0
 80017d2:	025b      	lsls	r3, r3, #9
 80017d4:	4403      	add	r3, r0
 80017d6:	011b      	lsls	r3, r3, #4
 80017d8:	440b      	add	r3, r1
 80017da:	3304      	adds	r3, #4
 80017dc:	601a      	str	r2, [r3, #0]
		tcb[0].pnext = &tcb[nrProc];
 80017de:	4b3e      	ldr	r3, [pc, #248]	@ (80018d8 <kernel_add_process+0x184>)
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	461a      	mov	r2, r3
 80017e4:	4613      	mov	r3, r2
 80017e6:	025b      	lsls	r3, r3, #9
 80017e8:	4413      	add	r3, r2
 80017ea:	011b      	lsls	r3, r3, #4
 80017ec:	4a3b      	ldr	r2, [pc, #236]	@ (80018dc <kernel_add_process+0x188>)
 80017ee:	4413      	add	r3, r2
 80017f0:	4a3a      	ldr	r2, [pc, #232]	@ (80018dc <kernel_add_process+0x188>)
 80017f2:	6053      	str	r3, [r2, #4]

		tcb[nrProc].pstack = &tcb[nrProc].stack[STACKSIZE-16];           /*Atribuire SP*/
 80017f4:	4b38      	ldr	r3, [pc, #224]	@ (80018d8 <kernel_add_process+0x184>)
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	461a      	mov	r2, r3
 80017fa:	4b37      	ldr	r3, [pc, #220]	@ (80018d8 <kernel_add_process+0x184>)
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	4618      	mov	r0, r3
 8001800:	4613      	mov	r3, r2
 8001802:	025b      	lsls	r3, r3, #9
 8001804:	4413      	add	r3, r2
 8001806:	011b      	lsls	r3, r3, #4
 8001808:	f503 53fe 	add.w	r3, r3, #8128	@ 0x1fc0
 800180c:	3308      	adds	r3, #8
 800180e:	4a33      	ldr	r2, [pc, #204]	@ (80018dc <kernel_add_process+0x188>)
 8001810:	4413      	add	r3, r2
 8001812:	1d1a      	adds	r2, r3, #4
 8001814:	4931      	ldr	r1, [pc, #196]	@ (80018dc <kernel_add_process+0x188>)
 8001816:	4603      	mov	r3, r0
 8001818:	025b      	lsls	r3, r3, #9
 800181a:	4403      	add	r3, r0
 800181c:	011b      	lsls	r3, r3, #4
 800181e:	440b      	add	r3, r1
 8001820:	601a      	str	r2, [r3, #0]
		tcb[nrProc].pfunction = adrFunction;                             /*Atribuire adr task in TCB*/
 8001822:	4b2d      	ldr	r3, [pc, #180]	@ (80018d8 <kernel_add_process+0x184>)
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	4619      	mov	r1, r3
 8001828:	4a2c      	ldr	r2, [pc, #176]	@ (80018dc <kernel_add_process+0x188>)
 800182a:	460b      	mov	r3, r1
 800182c:	025b      	lsls	r3, r3, #9
 800182e:	440b      	add	r3, r1
 8001830:	011b      	lsls	r3, r3, #4
 8001832:	4413      	add	r3, r2
 8001834:	3308      	adds	r3, #8
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	601a      	str	r2, [r3, #0]
		tcb[nrProc].stack[STACKSIZE-1] = 0x01000000;                     /*Atribuire thumb mod operare reg*/
 800183a:	4b27      	ldr	r3, [pc, #156]	@ (80018d8 <kernel_add_process+0x184>)
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	4619      	mov	r1, r3
 8001840:	4a26      	ldr	r2, [pc, #152]	@ (80018dc <kernel_add_process+0x188>)
 8001842:	460b      	mov	r3, r1
 8001844:	025b      	lsls	r3, r3, #9
 8001846:	440b      	add	r3, r1
 8001848:	011b      	lsls	r3, r3, #4
 800184a:	4413      	add	r3, r2
 800184c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001850:	3308      	adds	r3, #8
 8001852:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001856:	601a      	str	r2, [r3, #0]
		tcb[nrProc].stack[STACKSIZE-2] = (int32_t)tcb[nrProc].pfunction; /*Atribuire reg PC catre adr incep Task/functie*/
 8001858:	4b1f      	ldr	r3, [pc, #124]	@ (80018d8 <kernel_add_process+0x184>)
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	4619      	mov	r1, r3
 800185e:	4a1f      	ldr	r2, [pc, #124]	@ (80018dc <kernel_add_process+0x188>)
 8001860:	460b      	mov	r3, r1
 8001862:	025b      	lsls	r3, r3, #9
 8001864:	440b      	add	r3, r1
 8001866:	011b      	lsls	r3, r3, #4
 8001868:	4413      	add	r3, r2
 800186a:	3308      	adds	r3, #8
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	4b1a      	ldr	r3, [pc, #104]	@ (80018d8 <kernel_add_process+0x184>)
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	4619      	mov	r1, r3
 8001874:	4610      	mov	r0, r2
 8001876:	4a19      	ldr	r2, [pc, #100]	@ (80018dc <kernel_add_process+0x188>)
 8001878:	460b      	mov	r3, r1
 800187a:	025b      	lsls	r3, r3, #9
 800187c:	440b      	add	r3, r1
 800187e:	011b      	lsls	r3, r3, #4
 8001880:	4413      	add	r3, r2
 8001882:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001886:	3304      	adds	r3, #4
 8001888:	6018      	str	r0, [r3, #0]
		tcb[nrProc].pID = nrProc;
 800188a:	4b13      	ldr	r3, [pc, #76]	@ (80018d8 <kernel_add_process+0x184>)
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	4619      	mov	r1, r3
 8001890:	4b11      	ldr	r3, [pc, #68]	@ (80018d8 <kernel_add_process+0x184>)
 8001892:	7818      	ldrb	r0, [r3, #0]
 8001894:	4a11      	ldr	r2, [pc, #68]	@ (80018dc <kernel_add_process+0x188>)
 8001896:	460b      	mov	r3, r1
 8001898:	025b      	lsls	r3, r3, #9
 800189a:	440b      	add	r3, r1
 800189c:	011b      	lsls	r3, r3, #4
 800189e:	4413      	add	r3, r2
 80018a0:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80018a4:	330c      	adds	r3, #12
 80018a6:	4602      	mov	r2, r0
 80018a8:	701a      	strb	r2, [r3, #0]

	    currentProcess = &tcb[nrProc];
 80018aa:	4b0b      	ldr	r3, [pc, #44]	@ (80018d8 <kernel_add_process+0x184>)
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	461a      	mov	r2, r3
 80018b0:	4613      	mov	r3, r2
 80018b2:	025b      	lsls	r3, r3, #9
 80018b4:	4413      	add	r3, r2
 80018b6:	011b      	lsls	r3, r3, #4
 80018b8:	4a08      	ldr	r2, [pc, #32]	@ (80018dc <kernel_add_process+0x188>)
 80018ba:	4413      	add	r3, r2
 80018bc:	4a09      	ldr	r2, [pc, #36]	@ (80018e4 <kernel_add_process+0x190>)
 80018be:	6013      	str	r3, [r2, #0]
	    nrProc++;
 80018c0:	4b05      	ldr	r3, [pc, #20]	@ (80018d8 <kernel_add_process+0x184>)
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	3301      	adds	r3, #1
 80018c6:	b2da      	uxtb	r2, r3
 80018c8:	4b03      	ldr	r3, [pc, #12]	@ (80018d8 <kernel_add_process+0x184>)
 80018ca:	701a      	strb	r2, [r3, #0]
	}

    __asm("CPSIE   I ");
 80018cc:	b662      	cpsie	i

}
 80018ce:	370c      	adds	r7, #12
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr
 80018d8:	20014130 	.word	0x20014130
 80018dc:	2000008c 	.word	0x2000008c
 80018e0:	20002058 	.word	0x20002058
 80018e4:	2001412c 	.word	0x2001412c

080018e8 <kernel_start>:
{
	/*
	 * Functie de start a kernelului.
	 */

	__asm("CPSID   I");
 80018e8:	b672      	cpsid	i

	__asm("LDR     R0, =startOS");
 80018ea:	480c      	ldr	r0, [pc, #48]	@ (800191c <kernel_start+0x34>)
	__asm("MOV     R1, 1");
 80018ec:	f04f 0101 	mov.w	r1, #1
	__asm("STR     R1, [R0]");
 80018f0:	6001      	str	r1, [r0, #0]
    __asm("LDR     R0, =currentProcess");
 80018f2:	480b      	ldr	r0, [pc, #44]	@ (8001920 <kernel_start+0x38>)
    __asm("LDR     R2, [R0]");
 80018f4:	6802      	ldr	r2, [r0, #0]
    __asm("LDR     R4, [R2]");
 80018f6:	6814      	ldr	r4, [r2, #0]
    __asm("MOV     SP, R4"); /*punem in SP procesorului pstack al &curentProc*/
 80018f8:	46a5      	mov	sp, r4
    /*restauram contextul initial, emuland o intr*/
    __asm("POP     {R4-R7}");
 80018fa:	bcf0      	pop	{r4, r5, r6, r7}
    __asm("MOV     R8, R4");
 80018fc:	46a0      	mov	r8, r4
    __asm("MOV     R9, R5");
 80018fe:	46a9      	mov	r9, r5
    __asm("MOV     R10, R6");
 8001900:	46b2      	mov	sl, r6
    __asm("MOV     R11, R7");
 8001902:	46bb      	mov	fp, r7
    __asm("POP     {R4-R7}");
 8001904:	bcf0      	pop	{r4, r5, r6, r7}
    __asm("POP     {R0-R3}");
 8001906:	bc0f      	pop	{r0, r1, r2, r3}
    __asm("POP     {R4}");
 8001908:	bc10      	pop	{r4}
    __asm("MOV     R12, R4");
 800190a:	46a4      	mov	ip, r4
    __asm("ADD     SP,SP,#4"); /*restauram registrul LR sarind peste R12*/
 800190c:	b001      	add	sp, #4
    __asm("POP     {R4}");		/*deaorece nu se poate face pop pentru R12*/
 800190e:	bc10      	pop	{r4}

    __asm("MOV     LR, R4");
 8001910:	46a6      	mov	lr, r4
    __asm("ADD     SP,SP,#4"); /*simulam comportamentul stivei sarind la PC*/
 8001912:	b001      	add	sp, #4

    __asm("CPSIE   I ");
 8001914:	b662      	cpsie	i
    __asm("BX      LR");
 8001916:	4770      	bx	lr

}
 8001918:	bf00      	nop
 800191a:	0000      	.short	0x0000
 800191c:	20000084 	.word	0x20000084
 8001920:	2001412c 	.word	0x2001412c

08001924 <LCD_send_command>:
volatile extern uint8_t flagDmaSpiRx;
extern UART_HandleTypeDef huart1;


void LCD_send_command(uint8_t cmd)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	4603      	mov	r3, r0
 800192c:	71fb      	strb	r3, [r7, #7]
	 * pentru a realiza transmiterea comenzii (DC,CS).
	 * Input: 1. Comanda pe 8 biti (de obicei in hexazecimal)
	 * Output: Void
	 */

	DC_COMMAND();                                                //Modul de comanda DC LOW
 800192e:	2200      	movs	r2, #0
 8001930:	2108      	movs	r1, #8
 8001932:	480c      	ldr	r0, [pc, #48]	@ (8001964 <LCD_send_command+0x40>)
 8001934:	f003 fb42 	bl	8004fbc <HAL_GPIO_WritePin>
	CS_A();                                                      //selectare dispozitiv CS LOW
 8001938:	2200      	movs	r2, #0
 800193a:	2110      	movs	r1, #16
 800193c:	4809      	ldr	r0, [pc, #36]	@ (8001964 <LCD_send_command+0x40>)
 800193e:	f003 fb3d 	bl	8004fbc <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi1, (uint8_t*)&cmd, 1, HAL_MAX_DELAY);  //Transmitere SPI comanda
 8001942:	1df9      	adds	r1, r7, #7
 8001944:	f04f 33ff 	mov.w	r3, #4294967295
 8001948:	2201      	movs	r2, #1
 800194a:	4807      	ldr	r0, [pc, #28]	@ (8001968 <LCD_send_command+0x44>)
 800194c:	f005 f809 	bl	8006962 <HAL_SPI_Transmit>

	CS_D();                                                      //deselectare ecran CS HIGH
 8001950:	2201      	movs	r2, #1
 8001952:	2110      	movs	r1, #16
 8001954:	4803      	ldr	r0, [pc, #12]	@ (8001964 <LCD_send_command+0x40>)
 8001956:	f003 fb31 	bl	8004fbc <HAL_GPIO_WritePin>


}
 800195a:	bf00      	nop
 800195c:	3708      	adds	r7, #8
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	40020c00 	.word	0x40020c00
 8001968:	2001422c 	.word	0x2001422c

0800196c <LCD_send_data_multi>:


void LCD_send_data_multi(uint8_t *data, unsigned int size)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b086      	sub	sp, #24
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
 8001974:	6039      	str	r1, [r7, #0]
	 * Input: 1.Pointer pe 8 biti ce include datele de transmis
	 * 		  2.Marimea pointerului, anume a octetilor continut de acesta
	 * Output: Void
	 */

	flagDmaSpiTx = 1;
 8001976:	4b34      	ldr	r3, [pc, #208]	@ (8001a48 <LCD_send_data_multi+0xdc>)
 8001978:	2201      	movs	r2, #1
 800197a:	701a      	strb	r2, [r3, #0]

	unsigned int valMaxFrame = 65535; //numarul maxim de octeti pe frame
 800197c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001980:	613b      	str	r3, [r7, #16]
	unsigned int nrFrames = size/valMaxFrame; //numarul de frameuri de trimis
 8001982:	683a      	ldr	r2, [r7, #0]
 8001984:	693b      	ldr	r3, [r7, #16]
 8001986:	fbb2 f3f3 	udiv	r3, r2, r3
 800198a:	617b      	str	r3, [r7, #20]
	unsigned int remainder = size%valMaxFrame; //restul de trimis daca e cazul
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	693a      	ldr	r2, [r7, #16]
 8001990:	fbb3 f2f2 	udiv	r2, r3, r2
 8001994:	6939      	ldr	r1, [r7, #16]
 8001996:	fb01 f202 	mul.w	r2, r1, r2
 800199a:	1a9b      	subs	r3, r3, r2
 800199c:	60fb      	str	r3, [r7, #12]

	DC_DATA();
 800199e:	2201      	movs	r2, #1
 80019a0:	2108      	movs	r1, #8
 80019a2:	482a      	ldr	r0, [pc, #168]	@ (8001a4c <LCD_send_data_multi+0xe0>)
 80019a4:	f003 fb0a 	bl	8004fbc <HAL_GPIO_WritePin>
	CS_A();
 80019a8:	2200      	movs	r2, #0
 80019aa:	2110      	movs	r1, #16
 80019ac:	4827      	ldr	r0, [pc, #156]	@ (8001a4c <LCD_send_data_multi+0xe0>)
 80019ae:	f003 fb05 	bl	8004fbc <HAL_GPIO_WritePin>


	if(size <= valMaxFrame)
 80019b2:	683a      	ldr	r2, [r7, #0]
 80019b4:	693b      	ldr	r3, [r7, #16]
 80019b6:	429a      	cmp	r2, r3
 80019b8:	d821      	bhi.n	80019fe <LCD_send_data_multi+0x92>
	{
		flagDmaSpiTx = 0;
 80019ba:	4b23      	ldr	r3, [pc, #140]	@ (8001a48 <LCD_send_data_multi+0xdc>)
 80019bc:	2200      	movs	r2, #0
 80019be:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	b29b      	uxth	r3, r3
 80019c4:	461a      	mov	r2, r3
 80019c6:	6879      	ldr	r1, [r7, #4]
 80019c8:	4821      	ldr	r0, [pc, #132]	@ (8001a50 <LCD_send_data_multi+0xe4>)
 80019ca:	f005 fcf7 	bl	80073bc <HAL_SPI_Transmit_DMA>
 80019ce:	e02c      	b.n	8001a2a <LCD_send_data_multi+0xbe>

	else
	{
		while(nrFrames != 0)
		{
			while(flagDmaSpiTx == 0);
 80019d0:	bf00      	nop
 80019d2:	4b1d      	ldr	r3, [pc, #116]	@ (8001a48 <LCD_send_data_multi+0xdc>)
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	b2db      	uxtb	r3, r3
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d0fa      	beq.n	80019d2 <LCD_send_data_multi+0x66>
			flagDmaSpiTx = 0;
 80019dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001a48 <LCD_send_data_multi+0xdc>)
 80019de:	2200      	movs	r2, #0
 80019e0:	701a      	strb	r2, [r3, #0]
			HAL_SPI_Transmit_DMA(&hspi1, data, valMaxFrame);
 80019e2:	693b      	ldr	r3, [r7, #16]
 80019e4:	b29b      	uxth	r3, r3
 80019e6:	461a      	mov	r2, r3
 80019e8:	6879      	ldr	r1, [r7, #4]
 80019ea:	4819      	ldr	r0, [pc, #100]	@ (8001a50 <LCD_send_data_multi+0xe4>)
 80019ec:	f005 fce6 	bl	80073bc <HAL_SPI_Transmit_DMA>
			//HAL_SPI_Transmit(&hspi1, data, valMaxFrame, HAL_MAX_DELAY);
			data = data+valMaxFrame;
 80019f0:	687a      	ldr	r2, [r7, #4]
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	4413      	add	r3, r2
 80019f6:	607b      	str	r3, [r7, #4]
			nrFrames--;
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	3b01      	subs	r3, #1
 80019fc:	617b      	str	r3, [r7, #20]
		while(nrFrames != 0)
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d1e5      	bne.n	80019d0 <LCD_send_data_multi+0x64>
		}

		if(remainder != 0)
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d00f      	beq.n	8001a2a <LCD_send_data_multi+0xbe>
		{
			while(flagDmaSpiTx == 0);
 8001a0a:	bf00      	nop
 8001a0c:	4b0e      	ldr	r3, [pc, #56]	@ (8001a48 <LCD_send_data_multi+0xdc>)
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	b2db      	uxtb	r3, r3
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d0fa      	beq.n	8001a0c <LCD_send_data_multi+0xa0>
			flagDmaSpiTx = 0;
 8001a16:	4b0c      	ldr	r3, [pc, #48]	@ (8001a48 <LCD_send_data_multi+0xdc>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	701a      	strb	r2, [r3, #0]
			HAL_SPI_Transmit_DMA(&hspi1, data, remainder);
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	b29b      	uxth	r3, r3
 8001a20:	461a      	mov	r2, r3
 8001a22:	6879      	ldr	r1, [r7, #4]
 8001a24:	480a      	ldr	r0, [pc, #40]	@ (8001a50 <LCD_send_data_multi+0xe4>)
 8001a26:	f005 fcc9 	bl	80073bc <HAL_SPI_Transmit_DMA>
			//HAL_SPI_Transmit(&hspi1, data, remainder, HAL_MAX_DELAY);

		}
	}

	while(flagDmaSpiTx == 0);
 8001a2a:	bf00      	nop
 8001a2c:	4b06      	ldr	r3, [pc, #24]	@ (8001a48 <LCD_send_data_multi+0xdc>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d0fa      	beq.n	8001a2c <LCD_send_data_multi+0xc0>
	CS_D();
 8001a36:	2201      	movs	r2, #1
 8001a38:	2110      	movs	r1, #16
 8001a3a:	4804      	ldr	r0, [pc, #16]	@ (8001a4c <LCD_send_data_multi+0xe0>)
 8001a3c:	f003 fabe 	bl	8004fbc <HAL_GPIO_WritePin>

}
 8001a40:	bf00      	nop
 8001a42:	3718      	adds	r7, #24
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	20014474 	.word	0x20014474
 8001a4c:	40020c00 	.word	0x40020c00
 8001a50:	2001422c 	.word	0x2001422c

08001a54 <LCD_send_data>:


void LCD_send_data(uint8_t data)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	71fb      	strb	r3, [r7, #7]
	 * Functie de transmitere a unui singur octet prin SPI (analog cu transmiterea comenzilor).
	 * Parametrii: 1. Datele de transmis pe un octet
	 * Date returnate: Void
	 */

	DC_DATA();
 8001a5e:	2201      	movs	r2, #1
 8001a60:	2108      	movs	r1, #8
 8001a62:	480c      	ldr	r0, [pc, #48]	@ (8001a94 <LCD_send_data+0x40>)
 8001a64:	f003 faaa 	bl	8004fbc <HAL_GPIO_WritePin>
	CS_A();
 8001a68:	2200      	movs	r2, #0
 8001a6a:	2110      	movs	r1, #16
 8001a6c:	4809      	ldr	r0, [pc, #36]	@ (8001a94 <LCD_send_data+0x40>)
 8001a6e:	f003 faa5 	bl	8004fbc <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi1, (uint8_t*)&data, 1, HAL_MAX_DELAY);
 8001a72:	1df9      	adds	r1, r7, #7
 8001a74:	f04f 33ff 	mov.w	r3, #4294967295
 8001a78:	2201      	movs	r2, #1
 8001a7a:	4807      	ldr	r0, [pc, #28]	@ (8001a98 <LCD_send_data+0x44>)
 8001a7c:	f004 ff71 	bl	8006962 <HAL_SPI_Transmit>

	CS_D();
 8001a80:	2201      	movs	r2, #1
 8001a82:	2110      	movs	r1, #16
 8001a84:	4803      	ldr	r0, [pc, #12]	@ (8001a94 <LCD_send_data+0x40>)
 8001a86:	f003 fa99 	bl	8004fbc <HAL_GPIO_WritePin>

}
 8001a8a:	bf00      	nop
 8001a8c:	3708      	adds	r7, #8
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	bf00      	nop
 8001a94:	40020c00 	.word	0x40020c00
 8001a98:	2001422c 	.word	0x2001422c

08001a9c <ILI9488_driver_init>:



void ILI9488_driver_init()
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
	 * Output: Void
	 */

	//Mai intai vom incepe printr-un RESET HW

	RST_A();
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	2140      	movs	r1, #64	@ 0x40
 8001aa4:	487c      	ldr	r0, [pc, #496]	@ (8001c98 <ILI9488_driver_init+0x1fc>)
 8001aa6:	f003 fa89 	bl	8004fbc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001aaa:	200a      	movs	r0, #10
 8001aac:	f002 fb38 	bl	8004120 <HAL_Delay>
	RST_D();
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	2140      	movs	r1, #64	@ 0x40
 8001ab4:	4878      	ldr	r0, [pc, #480]	@ (8001c98 <ILI9488_driver_init+0x1fc>)
 8001ab6:	f003 fa81 	bl	8004fbc <HAL_GPIO_WritePin>

	//Vom continua prin diferite comenzi urmate de setari specifice pentru initializare

	LCD_send_command(0x01); //Reset SW de driver
 8001aba:	2001      	movs	r0, #1
 8001abc:	f7ff ff32 	bl	8001924 <LCD_send_command>
	HAL_Delay(150);
 8001ac0:	2096      	movs	r0, #150	@ 0x96
 8001ac2:	f002 fb2d 	bl	8004120 <HAL_Delay>
	LCD_send_command(0x11); //scoatem sistemul din sleep
 8001ac6:	2011      	movs	r0, #17
 8001ac8:	f7ff ff2c 	bl	8001924 <LCD_send_command>
	HAL_Delay(255);
 8001acc:	20ff      	movs	r0, #255	@ 0xff
 8001ace:	f002 fb27 	bl	8004120 <HAL_Delay>

	LCD_send_command(0xE0); //Comanda pentru a seta controlul la nivel de GAMMA pozitiv
 8001ad2:	20e0      	movs	r0, #224	@ 0xe0
 8001ad4:	f7ff ff26 	bl	8001924 <LCD_send_command>
	LCD_send_data(0x00);	   //Urmat de parametrii ce vor defini curba gamma
 8001ad8:	2000      	movs	r0, #0
 8001ada:	f7ff ffbb 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x0C);
 8001ade:	200c      	movs	r0, #12
 8001ae0:	f7ff ffb8 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x05);
 8001ae4:	2005      	movs	r0, #5
 8001ae6:	f7ff ffb5 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x04);
 8001aea:	2004      	movs	r0, #4
 8001aec:	f7ff ffb2 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x0F);
 8001af0:	200f      	movs	r0, #15
 8001af2:	f7ff ffaf 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x06);
 8001af6:	2006      	movs	r0, #6
 8001af8:	f7ff ffac 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x3A);
 8001afc:	203a      	movs	r0, #58	@ 0x3a
 8001afe:	f7ff ffa9 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x56);
 8001b02:	2056      	movs	r0, #86	@ 0x56
 8001b04:	f7ff ffa6 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x4D);
 8001b08:	204d      	movs	r0, #77	@ 0x4d
 8001b0a:	f7ff ffa3 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x03);
 8001b0e:	2003      	movs	r0, #3
 8001b10:	f7ff ffa0 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x0A);
 8001b14:	200a      	movs	r0, #10
 8001b16:	f7ff ff9d 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x06);
 8001b1a:	2006      	movs	r0, #6
 8001b1c:	f7ff ff9a 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x30);
 8001b20:	2030      	movs	r0, #48	@ 0x30
 8001b22:	f7ff ff97 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x3E);
 8001b26:	203e      	movs	r0, #62	@ 0x3e
 8001b28:	f7ff ff94 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x0F);
 8001b2c:	200f      	movs	r0, #15
 8001b2e:	f7ff ff91 	bl	8001a54 <LCD_send_data>

	LCD_send_command(0xE1);  //Comanda pentru a seta controlul la nivel de GAMMA negativ
 8001b32:	20e1      	movs	r0, #225	@ 0xe1
 8001b34:	f7ff fef6 	bl	8001924 <LCD_send_command>
	LCD_send_data(0x00);
 8001b38:	2000      	movs	r0, #0
 8001b3a:	f7ff ff8b 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x13);
 8001b3e:	2013      	movs	r0, #19
 8001b40:	f7ff ff88 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x18);
 8001b44:	2018      	movs	r0, #24
 8001b46:	f7ff ff85 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x01);
 8001b4a:	2001      	movs	r0, #1
 8001b4c:	f7ff ff82 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x11);
 8001b50:	2011      	movs	r0, #17
 8001b52:	f7ff ff7f 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x06);
 8001b56:	2006      	movs	r0, #6
 8001b58:	f7ff ff7c 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x38);
 8001b5c:	2038      	movs	r0, #56	@ 0x38
 8001b5e:	f7ff ff79 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x34);
 8001b62:	2034      	movs	r0, #52	@ 0x34
 8001b64:	f7ff ff76 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x4D);
 8001b68:	204d      	movs	r0, #77	@ 0x4d
 8001b6a:	f7ff ff73 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x06);
 8001b6e:	2006      	movs	r0, #6
 8001b70:	f7ff ff70 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x0D);
 8001b74:	200d      	movs	r0, #13
 8001b76:	f7ff ff6d 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x0B);
 8001b7a:	200b      	movs	r0, #11
 8001b7c:	f7ff ff6a 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x31);
 8001b80:	2031      	movs	r0, #49	@ 0x31
 8001b82:	f7ff ff67 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x37);
 8001b86:	2037      	movs	r0, #55	@ 0x37
 8001b88:	f7ff ff64 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x0F);
 8001b8c:	200f      	movs	r0, #15
 8001b8e:	f7ff ff61 	bl	8001a54 <LCD_send_data>

	LCD_send_command(0xC0); //Comanda pentru PowerControl1
 8001b92:	20c0      	movs	r0, #192	@ 0xc0
 8001b94:	f7ff fec6 	bl	8001924 <LCD_send_command>
	LCD_send_data(0x18);
 8001b98:	2018      	movs	r0, #24
 8001b9a:	f7ff ff5b 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x16);
 8001b9e:	2016      	movs	r0, #22
 8001ba0:	f7ff ff58 	bl	8001a54 <LCD_send_data>

	LCD_send_command(0xC1); //Comanda pentru PowerControl2
 8001ba4:	20c1      	movs	r0, #193	@ 0xc1
 8001ba6:	f7ff febd 	bl	8001924 <LCD_send_command>
	LCD_send_data(0x45);
 8001baa:	2045      	movs	r0, #69	@ 0x45
 8001bac:	f7ff ff52 	bl	8001a54 <LCD_send_data>

	LCD_send_command(0xC2); //Comanda pentru PowerControl3
 8001bb0:	20c2      	movs	r0, #194	@ 0xc2
 8001bb2:	f7ff feb7 	bl	8001924 <LCD_send_command>
	LCD_send_data(0x33);
 8001bb6:	2033      	movs	r0, #51	@ 0x33
 8001bb8:	f7ff ff4c 	bl	8001a54 <LCD_send_data>

	LCD_send_command(0xC3); //Comanda pentru PowerControl3
 8001bbc:	20c3      	movs	r0, #195	@ 0xc3
 8001bbe:	f7ff feb1 	bl	8001924 <LCD_send_command>
	LCD_send_data(0x33);
 8001bc2:	2033      	movs	r0, #51	@ 0x33
 8001bc4:	f7ff ff46 	bl	8001a54 <LCD_send_data>


	LCD_send_command(0x36); //Comanda pentru modul de setare al pixelilor (pg 192)
 8001bc8:	2036      	movs	r0, #54	@ 0x36
 8001bca:	f7ff feab 	bl	8001924 <LCD_send_command>
	LCD_send_data(0x5C);    //Comanda pentru setare mod RGB, Scriere st-dr sus-jos 5C
 8001bce:	205c      	movs	r0, #92	@ 0x5c
 8001bd0:	f7ff ff40 	bl	8001a54 <LCD_send_data>

	LCD_send_command(0x3A); //Comanda pentru setarea numarului de biti asociat unui pixel
 8001bd4:	203a      	movs	r0, #58	@ 0x3a
 8001bd6:	f7ff fea5 	bl	8001924 <LCD_send_command>
	LCD_send_data(0x06);    //0x66 reprezinta formatul de 18 biti
 8001bda:	2006      	movs	r0, #6
 8001bdc:	f7ff ff3a 	bl	8001a54 <LCD_send_data>

	LCD_send_command(0x00); //NOP pentru mic delay
 8001be0:	2000      	movs	r0, #0
 8001be2:	f7ff fe9f 	bl	8001924 <LCD_send_command>
	LCD_send_command(0x00);
 8001be6:	2000      	movs	r0, #0
 8001be8:	f7ff fe9c 	bl	8001924 <LCD_send_command>

	LCD_send_command(0xB0); //Comanda pentru setarea interfetei de comunicare cu display-ul
 8001bec:	20b0      	movs	r0, #176	@ 0xb0
 8001bee:	f7ff fe99 	bl	8001924 <LCD_send_command>
	LCD_send_data(0x00);    //Folosim pinul SDO: SDA_EN 0 0 0 VSPL HSPL DPL EPL (pg219)
 8001bf2:	2000      	movs	r0, #0
 8001bf4:	f7ff ff2e 	bl	8001a54 <LCD_send_data>

	LCD_send_command(0xB1); //Comanda pentru rata de refresh pentru 24 bit culoare
 8001bf8:	20b1      	movs	r0, #177	@ 0xb1
 8001bfa:	f7ff fe93 	bl	8001924 <LCD_send_command>
	LCD_send_data(0xA0);    //Aproximaiv 60HZ
 8001bfe:	20a0      	movs	r0, #160	@ 0xa0
 8001c00:	f7ff ff28 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x11);  //Date pentru selectie zona de memorie a datelor pe ecran (nu folosim)
 8001c04:	2011      	movs	r0, #17
 8001c06:	f7ff ff25 	bl	8001a54 <LCD_send_data>

	LCD_send_command(0xB4); //Comanda pentru contrast
 8001c0a:	20b4      	movs	r0, #180	@ 0xb4
 8001c0c:	f7ff fe8a 	bl	8001924 <LCD_send_command>
	LCD_send_data(0x02);    //Contrast 2-Dot standard
 8001c10:	2002      	movs	r0, #2
 8001c12:	f7ff ff1f 	bl	8001a54 <LCD_send_data>

	LCD_send_command(0xB5); //Comanda pentru Blanking Porch
 8001c16:	20b5      	movs	r0, #181	@ 0xb5
 8001c18:	f7ff fe84 	bl	8001924 <LCD_send_command>
	LCD_send_data(0x02);
 8001c1c:	2002      	movs	r0, #2
 8001c1e:	f7ff ff19 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x02);
 8001c22:	2002      	movs	r0, #2
 8001c24:	f7ff ff16 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x0A);
 8001c28:	200a      	movs	r0, #10
 8001c2a:	f7ff ff13 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x04);
 8001c2e:	2004      	movs	r0, #4
 8001c30:	f7ff ff10 	bl	8001a54 <LCD_send_data>

	LCD_send_command(0xB6); //Display Function Control
 8001c34:	20b6      	movs	r0, #182	@ 0xb6
 8001c36:	f7ff fe75 	bl	8001924 <LCD_send_command>
	LCD_send_data(0x02);
 8001c3a:	2002      	movs	r0, #2
 8001c3c:	f7ff ff0a 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x02);
 8001c40:	2002      	movs	r0, #2
 8001c42:	f7ff ff07 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x3B);
 8001c46:	203b      	movs	r0, #59	@ 0x3b
 8001c48:	f7ff ff04 	bl	8001a54 <LCD_send_data>

	LCD_send_command(0XE9); //Set Image Function
 8001c4c:	20e9      	movs	r0, #233	@ 0xe9
 8001c4e:	f7ff fe69 	bl	8001924 <LCD_send_command>
	LCD_send_data(0x00);    //Dezactivam modul de 24 de biti
 8001c52:	2000      	movs	r0, #0
 8001c54:	f7ff fefe 	bl	8001a54 <LCD_send_data>

	LCD_send_command(0xF7); //Comanda pentru DSI dar folosim SPI
 8001c58:	20f7      	movs	r0, #247	@ 0xf7
 8001c5a:	f7ff fe63 	bl	8001924 <LCD_send_command>
	LCD_send_data(0xA9);
 8001c5e:	20a9      	movs	r0, #169	@ 0xa9
 8001c60:	f7ff fef8 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x51);
 8001c64:	2051      	movs	r0, #81	@ 0x51
 8001c66:	f7ff fef5 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x2C);
 8001c6a:	202c      	movs	r0, #44	@ 0x2c
 8001c6c:	f7ff fef2 	bl	8001a54 <LCD_send_data>
	LCD_send_data(0x82);
 8001c70:	2082      	movs	r0, #130	@ 0x82
 8001c72:	f7ff feef 	bl	8001a54 <LCD_send_data>


	LCD_send_command(0x11);
 8001c76:	2011      	movs	r0, #17
 8001c78:	f7ff fe54 	bl	8001924 <LCD_send_command>
	HAL_Delay(255);
 8001c7c:	20ff      	movs	r0, #255	@ 0xff
 8001c7e:	f002 fa4f 	bl	8004120 <HAL_Delay>
	LCD_send_command(0x51); //Luminozittea Display
 8001c82:	2051      	movs	r0, #81	@ 0x51
 8001c84:	f7ff fe4e 	bl	8001924 <LCD_send_command>
	LCD_send_data(0xFF);    //maxima
 8001c88:	20ff      	movs	r0, #255	@ 0xff
 8001c8a:	f7ff fee3 	bl	8001a54 <LCD_send_data>
	LCD_send_command(0x29); //Display on
 8001c8e:	2029      	movs	r0, #41	@ 0x29
 8001c90:	f7ff fe48 	bl	8001924 <LCD_send_command>


}
 8001c94:	bf00      	nop
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	40020c00 	.word	0x40020c00

08001c9c <set_adress_window>:




void set_adress_window(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, char x)
{
 8001c9c:	b590      	push	{r4, r7, lr}
 8001c9e:	b085      	sub	sp, #20
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	4604      	mov	r4, r0
 8001ca4:	4608      	mov	r0, r1
 8001ca6:	4611      	mov	r1, r2
 8001ca8:	461a      	mov	r2, r3
 8001caa:	4623      	mov	r3, r4
 8001cac:	80fb      	strh	r3, [r7, #6]
 8001cae:	4603      	mov	r3, r0
 8001cb0:	80bb      	strh	r3, [r7, #4]
 8001cb2:	460b      	mov	r3, r1
 8001cb4:	807b      	strh	r3, [r7, #2]
 8001cb6:	4613      	mov	r3, r2
 8001cb8:	803b      	strh	r3, [r7, #0]
	 * Output: Void
	 */

	uint8_t data[4];

	LCD_send_command(ILI9488_CASET); //setare coloana anume x0-x1
 8001cba:	202a      	movs	r0, #42	@ 0x2a
 8001cbc:	f7ff fe32 	bl	8001924 <LCD_send_command>
										//se vor tranmite mai intai MSB apoi LSB (pg 175)

	data[0] = (x0 >> 8) & 0x00FF; data[1] = x0 & 0x00FF; //coordonate de start x0
 8001cc0:	88fb      	ldrh	r3, [r7, #6]
 8001cc2:	0a1b      	lsrs	r3, r3, #8
 8001cc4:	b29b      	uxth	r3, r3
 8001cc6:	b2db      	uxtb	r3, r3
 8001cc8:	733b      	strb	r3, [r7, #12]
 8001cca:	88fb      	ldrh	r3, [r7, #6]
 8001ccc:	b2db      	uxtb	r3, r3
 8001cce:	737b      	strb	r3, [r7, #13]
	data[2] = (x1 >> 8) & 0x00FF; data[3] = x1 & 0x00FF; //coordonate de final x1
 8001cd0:	887b      	ldrh	r3, [r7, #2]
 8001cd2:	0a1b      	lsrs	r3, r3, #8
 8001cd4:	b29b      	uxth	r3, r3
 8001cd6:	b2db      	uxtb	r3, r3
 8001cd8:	73bb      	strb	r3, [r7, #14]
 8001cda:	887b      	ldrh	r3, [r7, #2]
 8001cdc:	b2db      	uxtb	r3, r3
 8001cde:	73fb      	strb	r3, [r7, #15]
	LCD_send_data_multi(data, sizeof(data));
 8001ce0:	f107 030c 	add.w	r3, r7, #12
 8001ce4:	2104      	movs	r1, #4
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f7ff fe40 	bl	800196c <LCD_send_data_multi>


	LCD_send_command(ILI9488_PASET);
 8001cec:	202b      	movs	r0, #43	@ 0x2b
 8001cee:	f7ff fe19 	bl	8001924 <LCD_send_command>

	data[0] = (y0 >> 8) & 0x00FF; data[1] = y0 & 0x00FF; //coordonate de start y0
 8001cf2:	88bb      	ldrh	r3, [r7, #4]
 8001cf4:	0a1b      	lsrs	r3, r3, #8
 8001cf6:	b29b      	uxth	r3, r3
 8001cf8:	b2db      	uxtb	r3, r3
 8001cfa:	733b      	strb	r3, [r7, #12]
 8001cfc:	88bb      	ldrh	r3, [r7, #4]
 8001cfe:	b2db      	uxtb	r3, r3
 8001d00:	737b      	strb	r3, [r7, #13]
	data[2] = (y1 >> 8) & 0x00FF; data[3] = y1 & 0x00FF; //coordonate de final y1
 8001d02:	883b      	ldrh	r3, [r7, #0]
 8001d04:	0a1b      	lsrs	r3, r3, #8
 8001d06:	b29b      	uxth	r3, r3
 8001d08:	b2db      	uxtb	r3, r3
 8001d0a:	73bb      	strb	r3, [r7, #14]
 8001d0c:	883b      	ldrh	r3, [r7, #0]
 8001d0e:	b2db      	uxtb	r3, r3
 8001d10:	73fb      	strb	r3, [r7, #15]
	LCD_send_data_multi(data, sizeof(data));
 8001d12:	f107 030c 	add.w	r3, r7, #12
 8001d16:	2104      	movs	r1, #4
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f7ff fe27 	bl	800196c <LCD_send_data_multi>

	if(x == 'w')
 8001d1e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d22:	2b77      	cmp	r3, #119	@ 0x77
 8001d24:	d102      	bne.n	8001d2c <set_adress_window+0x90>
	{
		LCD_send_command(ILI9488_RAMWR); //Comanda pentru a pregati ecranul sa primeasca culori
 8001d26:	202c      	movs	r0, #44	@ 0x2c
 8001d28:	f7ff fdfc 	bl	8001924 <LCD_send_command>
										//Dupa ce am setat intervalul de selectie
	}

	if(x == 'r')
 8001d2c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d30:	2b72      	cmp	r3, #114	@ 0x72
 8001d32:	d102      	bne.n	8001d3a <set_adress_window+0x9e>
	{
		LCD_send_command(ILI9488_RAMRD);
 8001d34:	202e      	movs	r0, #46	@ 0x2e
 8001d36:	f7ff fdf5 	bl	8001924 <LCD_send_command>
	}


}
 8001d3a:	bf00      	nop
 8001d3c:	3714      	adds	r7, #20
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd90      	pop	{r4, r7, pc}
	...

08001d44 <read_pixel_frame>:



void read_pixel_frame(uint16_t x0, uint16_t y0, uint16_t x, uint16_t y, uint8_t*data)
{
 8001d44:	b590      	push	{r4, r7, lr}
 8001d46:	b087      	sub	sp, #28
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	4604      	mov	r4, r0
 8001d4c:	4608      	mov	r0, r1
 8001d4e:	4611      	mov	r1, r2
 8001d50:	461a      	mov	r2, r3
 8001d52:	4623      	mov	r3, r4
 8001d54:	80fb      	strh	r3, [r7, #6]
 8001d56:	4603      	mov	r3, r0
 8001d58:	80bb      	strh	r3, [r7, #4]
 8001d5a:	460b      	mov	r3, r1
 8001d5c:	807b      	strh	r3, [r7, #2]
 8001d5e:	4613      	mov	r3, r2
 8001d60:	803b      	strh	r3, [r7, #0]
	* Functie pentru receptionarea datelor aferente unei portiuni din ecran.
	* Se va selecta o fereastra de adresare LCD-ului, ca mai apoi sa se trimita comanda
	* de transmitere a datelor LCD->MCU.
	*/

	hspi1.Instance->CR1 &= ~SPI_CR1_SPE; //dezactivare temporara SPI
 8001d62:	4b7d      	ldr	r3, [pc, #500]	@ (8001f58 <read_pixel_frame+0x214>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	4b7b      	ldr	r3, [pc, #492]	@ (8001f58 <read_pixel_frame+0x214>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001d70:	601a      	str	r2, [r3, #0]
	hspi1.Instance->CR1 &= ~SPI_CR1_BR;  //resetare valoare BD
 8001d72:	4b79      	ldr	r3, [pc, #484]	@ (8001f58 <read_pixel_frame+0x214>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	4b77      	ldr	r3, [pc, #476]	@ (8001f58 <read_pixel_frame+0x214>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f022 0238 	bic.w	r2, r2, #56	@ 0x38
 8001d80:	601a      	str	r2, [r3, #0]
	hspi1.Instance->CR1 |= SPI_BAUDRATEPRESCALER_8; //setare valoare BD prescaler de 8
 8001d82:	4b75      	ldr	r3, [pc, #468]	@ (8001f58 <read_pixel_frame+0x214>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	4b73      	ldr	r3, [pc, #460]	@ (8001f58 <read_pixel_frame+0x214>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f042 0210 	orr.w	r2, r2, #16
 8001d90:	601a      	str	r2, [r3, #0]

	hspi1.Instance->CR1 |= SPI_CR1_SPE; //reactivare SPI
 8001d92:	4b71      	ldr	r3, [pc, #452]	@ (8001f58 <read_pixel_frame+0x214>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	4b6f      	ldr	r3, [pc, #444]	@ (8001f58 <read_pixel_frame+0x214>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001da0:	601a      	str	r2, [r3, #0]


	flagDmaSpiRx = 0;
 8001da2:	4b6e      	ldr	r3, [pc, #440]	@ (8001f5c <read_pixel_frame+0x218>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	701a      	strb	r2, [r3, #0]

	uint16_t byteNr = 0;
 8001da8:	2300      	movs	r3, #0
 8001daa:	82fb      	strh	r3, [r7, #22]
	byteNr = ((abs(x-x0))*(abs(y-y0))*3);
 8001dac:	887a      	ldrh	r2, [r7, #2]
 8001dae:	88fb      	ldrh	r3, [r7, #6]
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	bfb8      	it	lt
 8001db6:	425b      	neglt	r3, r3
 8001db8:	b29a      	uxth	r2, r3
 8001dba:	8839      	ldrh	r1, [r7, #0]
 8001dbc:	88bb      	ldrh	r3, [r7, #4]
 8001dbe:	1acb      	subs	r3, r1, r3
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	bfb8      	it	lt
 8001dc4:	425b      	neglt	r3, r3
 8001dc6:	b29b      	uxth	r3, r3
 8001dc8:	fb12 f303 	smulbb	r3, r2, r3
 8001dcc:	b29b      	uxth	r3, r3
 8001dce:	461a      	mov	r2, r3
 8001dd0:	0052      	lsls	r2, r2, #1
 8001dd2:	4413      	add	r3, r2
 8001dd4:	82fb      	strh	r3, [r7, #22]

    uint8_t dummy[1] = {0};
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	753b      	strb	r3, [r7, #20]

    free(data);
 8001dda:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001ddc:	f00b fca4 	bl	800d728 <free>
    data = malloc(byteNr);
 8001de0:	8afb      	ldrh	r3, [r7, #22]
 8001de2:	4618      	mov	r0, r3
 8001de4:	f00b fc98 	bl	800d718 <malloc>
 8001de8:	4603      	mov	r3, r0
 8001dea:	62bb      	str	r3, [r7, #40]	@ 0x28

    x--;
 8001dec:	887b      	ldrh	r3, [r7, #2]
 8001dee:	3b01      	subs	r3, #1
 8001df0:	807b      	strh	r3, [r7, #2]
    y--;
 8001df2:	883b      	ldrh	r3, [r7, #0]
 8001df4:	3b01      	subs	r3, #1
 8001df6:	803b      	strh	r3, [r7, #0]

    uint8_t xPos[4] = {x0 >> 8, x0 & 0xFF, x >> 8, x & 0xFF};
 8001df8:	88fb      	ldrh	r3, [r7, #6]
 8001dfa:	0a1b      	lsrs	r3, r3, #8
 8001dfc:	b29b      	uxth	r3, r3
 8001dfe:	b2db      	uxtb	r3, r3
 8001e00:	743b      	strb	r3, [r7, #16]
 8001e02:	88fb      	ldrh	r3, [r7, #6]
 8001e04:	b2db      	uxtb	r3, r3
 8001e06:	747b      	strb	r3, [r7, #17]
 8001e08:	887b      	ldrh	r3, [r7, #2]
 8001e0a:	0a1b      	lsrs	r3, r3, #8
 8001e0c:	b29b      	uxth	r3, r3
 8001e0e:	b2db      	uxtb	r3, r3
 8001e10:	74bb      	strb	r3, [r7, #18]
 8001e12:	887b      	ldrh	r3, [r7, #2]
 8001e14:	b2db      	uxtb	r3, r3
 8001e16:	74fb      	strb	r3, [r7, #19]
    uint8_t yPos[4] = {y0 >> 8, y0 & 0xFF, y >> 8, y & 0xFF};
 8001e18:	88bb      	ldrh	r3, [r7, #4]
 8001e1a:	0a1b      	lsrs	r3, r3, #8
 8001e1c:	b29b      	uxth	r3, r3
 8001e1e:	b2db      	uxtb	r3, r3
 8001e20:	733b      	strb	r3, [r7, #12]
 8001e22:	88bb      	ldrh	r3, [r7, #4]
 8001e24:	b2db      	uxtb	r3, r3
 8001e26:	737b      	strb	r3, [r7, #13]
 8001e28:	883b      	ldrh	r3, [r7, #0]
 8001e2a:	0a1b      	lsrs	r3, r3, #8
 8001e2c:	b29b      	uxth	r3, r3
 8001e2e:	b2db      	uxtb	r3, r3
 8001e30:	73bb      	strb	r3, [r7, #14]
 8001e32:	883b      	ldrh	r3, [r7, #0]
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	73fb      	strb	r3, [r7, #15]

    CS_A();
 8001e38:	2200      	movs	r2, #0
 8001e3a:	2110      	movs	r1, #16
 8001e3c:	4848      	ldr	r0, [pc, #288]	@ (8001f60 <read_pixel_frame+0x21c>)
 8001e3e:	f003 f8bd 	bl	8004fbc <HAL_GPIO_WritePin>

    DC_COMMAND();
 8001e42:	2200      	movs	r2, #0
 8001e44:	2108      	movs	r1, #8
 8001e46:	4846      	ldr	r0, [pc, #280]	@ (8001f60 <read_pixel_frame+0x21c>)
 8001e48:	f003 f8b8 	bl	8004fbc <HAL_GPIO_WritePin>
    uint8_t cmdCset = 0x2A;
 8001e4c:	232a      	movs	r3, #42	@ 0x2a
 8001e4e:	72fb      	strb	r3, [r7, #11]
    HAL_SPI_Transmit(&hspi1, &cmdCset, 1, HAL_MAX_DELAY);
 8001e50:	f107 010b 	add.w	r1, r7, #11
 8001e54:	f04f 33ff 	mov.w	r3, #4294967295
 8001e58:	2201      	movs	r2, #1
 8001e5a:	483f      	ldr	r0, [pc, #252]	@ (8001f58 <read_pixel_frame+0x214>)
 8001e5c:	f004 fd81 	bl	8006962 <HAL_SPI_Transmit>
    DC_DATA();
 8001e60:	2201      	movs	r2, #1
 8001e62:	2108      	movs	r1, #8
 8001e64:	483e      	ldr	r0, [pc, #248]	@ (8001f60 <read_pixel_frame+0x21c>)
 8001e66:	f003 f8a9 	bl	8004fbc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, xPos, 4, HAL_MAX_DELAY);
 8001e6a:	f107 0110 	add.w	r1, r7, #16
 8001e6e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e72:	2204      	movs	r2, #4
 8001e74:	4838      	ldr	r0, [pc, #224]	@ (8001f58 <read_pixel_frame+0x214>)
 8001e76:	f004 fd74 	bl	8006962 <HAL_SPI_Transmit>

    DC_COMMAND();
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	2108      	movs	r1, #8
 8001e7e:	4838      	ldr	r0, [pc, #224]	@ (8001f60 <read_pixel_frame+0x21c>)
 8001e80:	f003 f89c 	bl	8004fbc <HAL_GPIO_WritePin>
    uint8_t cmdPset = 0x2B;
 8001e84:	232b      	movs	r3, #43	@ 0x2b
 8001e86:	72bb      	strb	r3, [r7, #10]
    HAL_SPI_Transmit(&hspi1, &cmdPset, 1, HAL_MAX_DELAY);
 8001e88:	f107 010a 	add.w	r1, r7, #10
 8001e8c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e90:	2201      	movs	r2, #1
 8001e92:	4831      	ldr	r0, [pc, #196]	@ (8001f58 <read_pixel_frame+0x214>)
 8001e94:	f004 fd65 	bl	8006962 <HAL_SPI_Transmit>
    DC_DATA();
 8001e98:	2201      	movs	r2, #1
 8001e9a:	2108      	movs	r1, #8
 8001e9c:	4830      	ldr	r0, [pc, #192]	@ (8001f60 <read_pixel_frame+0x21c>)
 8001e9e:	f003 f88d 	bl	8004fbc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, yPos, 4, HAL_MAX_DELAY);
 8001ea2:	f107 010c 	add.w	r1, r7, #12
 8001ea6:	f04f 33ff 	mov.w	r3, #4294967295
 8001eaa:	2204      	movs	r2, #4
 8001eac:	482a      	ldr	r0, [pc, #168]	@ (8001f58 <read_pixel_frame+0x214>)
 8001eae:	f004 fd58 	bl	8006962 <HAL_SPI_Transmit>

    DC_COMMAND();
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	2108      	movs	r1, #8
 8001eb6:	482a      	ldr	r0, [pc, #168]	@ (8001f60 <read_pixel_frame+0x21c>)
 8001eb8:	f003 f880 	bl	8004fbc <HAL_GPIO_WritePin>
    uint8_t cmdRamRead = 0x2E;
 8001ebc:	232e      	movs	r3, #46	@ 0x2e
 8001ebe:	727b      	strb	r3, [r7, #9]
    HAL_SPI_Transmit(&hspi1, &cmdRamRead, 1, HAL_MAX_DELAY);
 8001ec0:	f107 0109 	add.w	r1, r7, #9
 8001ec4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ec8:	2201      	movs	r2, #1
 8001eca:	4823      	ldr	r0, [pc, #140]	@ (8001f58 <read_pixel_frame+0x214>)
 8001ecc:	f004 fd49 	bl	8006962 <HAL_SPI_Transmit>
    DC_DATA();
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	2108      	movs	r1, #8
 8001ed4:	4822      	ldr	r0, [pc, #136]	@ (8001f60 <read_pixel_frame+0x21c>)
 8001ed6:	f003 f871 	bl	8004fbc <HAL_GPIO_WritePin>

    HAL_SPI_Receive(&hspi1, dummy, 1, HAL_MAX_DELAY);
 8001eda:	f107 0114 	add.w	r1, r7, #20
 8001ede:	f04f 33ff 	mov.w	r3, #4294967295
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	481c      	ldr	r0, [pc, #112]	@ (8001f58 <read_pixel_frame+0x214>)
 8001ee6:	f004 fe80 	bl	8006bea <HAL_SPI_Receive>
    HAL_SPI_Receive_DMA(&hspi1, data, byteNr);
 8001eea:	8afb      	ldrh	r3, [r7, #22]
 8001eec:	461a      	mov	r2, r3
 8001eee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001ef0:	4819      	ldr	r0, [pc, #100]	@ (8001f58 <read_pixel_frame+0x214>)
 8001ef2:	f005 fb15 	bl	8007520 <HAL_SPI_Receive_DMA>

    while(flagDmaSpiRx == 0);
 8001ef6:	bf00      	nop
 8001ef8:	4b18      	ldr	r3, [pc, #96]	@ (8001f5c <read_pixel_frame+0x218>)
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d0fa      	beq.n	8001ef8 <read_pixel_frame+0x1b4>
    CS_D();
 8001f02:	2201      	movs	r2, #1
 8001f04:	2110      	movs	r1, #16
 8001f06:	4816      	ldr	r0, [pc, #88]	@ (8001f60 <read_pixel_frame+0x21c>)
 8001f08:	f003 f858 	bl	8004fbc <HAL_GPIO_WritePin>

    free(data);
 8001f0c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001f0e:	f00b fc0b 	bl	800d728 <free>

    //HAL_UART_Transmit(&huart1, dummy, 1, HAL_MAX_DELAY);
    //HAL_UART_Transmit(&huart1, data, byteNr, HAL_MAX_DELAY);


    hspi1.Instance->CR1 &= ~SPI_CR1_SPE;
 8001f12:	4b11      	ldr	r3, [pc, #68]	@ (8001f58 <read_pixel_frame+0x214>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	4b0f      	ldr	r3, [pc, #60]	@ (8001f58 <read_pixel_frame+0x214>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001f20:	601a      	str	r2, [r3, #0]
    hspi1.Instance->CR1 &= ~SPI_CR1_BR;
 8001f22:	4b0d      	ldr	r3, [pc, #52]	@ (8001f58 <read_pixel_frame+0x214>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	4b0b      	ldr	r3, [pc, #44]	@ (8001f58 <read_pixel_frame+0x214>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f022 0238 	bic.w	r2, r2, #56	@ 0x38
 8001f30:	601a      	str	r2, [r3, #0]
    hspi1.Instance->CR1 |= SPI_BAUDRATEPRESCALER_2;
 8001f32:	4b09      	ldr	r3, [pc, #36]	@ (8001f58 <read_pixel_frame+0x214>)
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	4b08      	ldr	r3, [pc, #32]	@ (8001f58 <read_pixel_frame+0x214>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	6812      	ldr	r2, [r2, #0]
 8001f3c:	601a      	str	r2, [r3, #0]

    hspi1.Instance->CR1 |= SPI_CR1_SPE; //reactivare SPI
 8001f3e:	4b06      	ldr	r3, [pc, #24]	@ (8001f58 <read_pixel_frame+0x214>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	4b04      	ldr	r3, [pc, #16]	@ (8001f58 <read_pixel_frame+0x214>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001f4c:	601a      	str	r2, [r3, #0]

}
 8001f4e:	bf00      	nop
 8001f50:	371c      	adds	r7, #28
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd90      	pop	{r4, r7, pc}
 8001f56:	bf00      	nop
 8001f58:	2001422c 	.word	0x2001422c
 8001f5c:	20014475 	.word	0x20014475
 8001f60:	40020c00 	.word	0x40020c00

08001f64 <HAL_SPI_TxCpltCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
	 * folosind DMA. Odata terminat transferul SPI prin DMA,
	 * aceasta functia de CallBack se va apela, setandu-ne un flag
	 * pentru a indica starea acestui transfer de date.
	 */

	if(hspi->Instance == SPI1)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a05      	ldr	r2, [pc, #20]	@ (8001f88 <HAL_SPI_TxCpltCallback+0x24>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d102      	bne.n	8001f7c <HAL_SPI_TxCpltCallback+0x18>
	{
		flagDmaSpiTx = 1;
 8001f76:	4b05      	ldr	r3, [pc, #20]	@ (8001f8c <HAL_SPI_TxCpltCallback+0x28>)
 8001f78:	2201      	movs	r2, #1
 8001f7a:	701a      	strb	r2, [r3, #0]
	}



}
 8001f7c:	bf00      	nop
 8001f7e:	370c      	adds	r7, #12
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr
 8001f88:	40013000 	.word	0x40013000
 8001f8c:	20014474 	.word	0x20014474

08001f90 <HAL_SPI_RxCpltCallback>:


void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
	/*
	 * Functie de CallBack pentru terminarea receptiei datelor
	 * prin SPI folosind DMA (analog cu functia HAL_SPI_TxCpltCallback)
	 */

	if(hspi->Instance == SPI1)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a2a      	ldr	r2, [pc, #168]	@ (8002048 <HAL_SPI_RxCpltCallback+0xb8>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d102      	bne.n	8001fa8 <HAL_SPI_RxCpltCallback+0x18>
	{
		/*
		 * SPI1 folosit pentru LCD
		 */

		flagDmaSpiRx = 1;
 8001fa2:	4b2a      	ldr	r3, [pc, #168]	@ (800204c <HAL_SPI_RxCpltCallback+0xbc>)
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	701a      	strb	r2, [r3, #0]

	}


	if(hspi->Instance == SPI2)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a28      	ldr	r2, [pc, #160]	@ (8002050 <HAL_SPI_RxCpltCallback+0xc0>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d145      	bne.n	800203e <HAL_SPI_RxCpltCallback+0xae>
	{
		/*
		 * Receptionare comenzi controller
		 */

		switch(dataController)
 8001fb2:	4b28      	ldr	r3, [pc, #160]	@ (8002054 <HAL_SPI_RxCpltCallback+0xc4>)
 8001fb4:	781b      	ldrb	r3, [r3, #0]
 8001fb6:	3b01      	subs	r3, #1
 8001fb8:	2b0f      	cmp	r3, #15
 8001fba:	d837      	bhi.n	800202c <HAL_SPI_RxCpltCallback+0x9c>
 8001fbc:	a201      	add	r2, pc, #4	@ (adr r2, 8001fc4 <HAL_SPI_RxCpltCallback+0x34>)
 8001fbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fc2:	bf00      	nop
 8001fc4:	08002005 	.word	0x08002005
 8001fc8:	0800200d 	.word	0x0800200d
 8001fcc:	0800202d 	.word	0x0800202d
 8001fd0:	08002015 	.word	0x08002015
 8001fd4:	0800202d 	.word	0x0800202d
 8001fd8:	0800202d 	.word	0x0800202d
 8001fdc:	0800202d 	.word	0x0800202d
 8001fe0:	0800201d 	.word	0x0800201d
 8001fe4:	0800202d 	.word	0x0800202d
 8001fe8:	0800202d 	.word	0x0800202d
 8001fec:	0800202d 	.word	0x0800202d
 8001ff0:	0800202d 	.word	0x0800202d
 8001ff4:	0800202d 	.word	0x0800202d
 8001ff8:	0800202d 	.word	0x0800202d
 8001ffc:	0800202d 	.word	0x0800202d
 8002000:	08002025 	.word	0x08002025
		{
		  	case DxRight:
		  	  currentDx = DxRight;
 8002004:	4b14      	ldr	r3, [pc, #80]	@ (8002058 <HAL_SPI_RxCpltCallback+0xc8>)
 8002006:	2201      	movs	r2, #1
 8002008:	701a      	strb	r2, [r3, #0]
		  	  break;
 800200a:	e013      	b.n	8002034 <HAL_SPI_RxCpltCallback+0xa4>
		  	case DxLeft:
		  	  currentDx = DxLeft;
 800200c:	4b12      	ldr	r3, [pc, #72]	@ (8002058 <HAL_SPI_RxCpltCallback+0xc8>)
 800200e:	2202      	movs	r2, #2
 8002010:	701a      	strb	r2, [r3, #0]
		  	  break;
 8002012:	e00f      	b.n	8002034 <HAL_SPI_RxCpltCallback+0xa4>
		  	case DxUp:
		  	  currentDx = DxUp;
 8002014:	4b10      	ldr	r3, [pc, #64]	@ (8002058 <HAL_SPI_RxCpltCallback+0xc8>)
 8002016:	2204      	movs	r2, #4
 8002018:	701a      	strb	r2, [r3, #0]
		  	  break;
 800201a:	e00b      	b.n	8002034 <HAL_SPI_RxCpltCallback+0xa4>
		  	case DxDown:
		  	  currentDx = DxDown;
 800201c:	4b0e      	ldr	r3, [pc, #56]	@ (8002058 <HAL_SPI_RxCpltCallback+0xc8>)
 800201e:	2208      	movs	r2, #8
 8002020:	701a      	strb	r2, [r3, #0]
		  	  break;
 8002022:	e007      	b.n	8002034 <HAL_SPI_RxCpltCallback+0xa4>
		  	case DxStart:
		  	  currentDx = DxStart;
 8002024:	4b0c      	ldr	r3, [pc, #48]	@ (8002058 <HAL_SPI_RxCpltCallback+0xc8>)
 8002026:	2210      	movs	r2, #16
 8002028:	701a      	strb	r2, [r3, #0]
		  	  break;
 800202a:	e003      	b.n	8002034 <HAL_SPI_RxCpltCallback+0xa4>
		  	default:
		  	  currentDx = 0x00;
 800202c:	4b0a      	ldr	r3, [pc, #40]	@ (8002058 <HAL_SPI_RxCpltCallback+0xc8>)
 800202e:	2200      	movs	r2, #0
 8002030:	701a      	strb	r2, [r3, #0]
		  	  break;
 8002032:	bf00      	nop
		}

		/*Reinitializare intrerupere rcpt SPI2 intr Controller*/

		HAL_SPI_Receive_IT(&hspi2, &dataController, sizeof(dataController));
 8002034:	2201      	movs	r2, #1
 8002036:	4907      	ldr	r1, [pc, #28]	@ (8002054 <HAL_SPI_RxCpltCallback+0xc4>)
 8002038:	4808      	ldr	r0, [pc, #32]	@ (800205c <HAL_SPI_RxCpltCallback+0xcc>)
 800203a:	f005 f899 	bl	8007170 <HAL_SPI_Receive_IT>

	}

}
 800203e:	bf00      	nop
 8002040:	3708      	adds	r7, #8
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	40013000 	.word	0x40013000
 800204c:	20014475 	.word	0x20014475
 8002050:	40003800 	.word	0x40003800
 8002054:	20014476 	.word	0x20014476
 8002058:	20014477 	.word	0x20014477
 800205c:	20014284 	.word	0x20014284

08002060 <controller_test>:
}

uint8_t flagtask3 = 0;

void controller_test()
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b086      	sub	sp, #24
 8002064:	af00      	add	r7, sp, #0
	ENTITY entity;
	entity.x0 = 0;
 8002066:	2300      	movs	r3, #0
 8002068:	80fb      	strh	r3, [r7, #6]
	entity.y0 = 300;
 800206a:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 800206e:	813b      	strh	r3, [r7, #8]
	entity.x1 = 64;
 8002070:	2340      	movs	r3, #64	@ 0x40
 8002072:	817b      	strh	r3, [r7, #10]
	entity.y1 = 64;
 8002074:	2340      	movs	r3, #64	@ 0x40
 8002076:	81bb      	strh	r3, [r7, #12]
	entity.id = 0x80;
 8002078:	2380      	movs	r3, #128	@ 0x80
 800207a:	713b      	strb	r3, [r7, #4]
	entity.ST.color = 0xF100;
 800207c:	f44f 4371 	mov.w	r3, #61696	@ 0xf100
 8002080:	823b      	strh	r3, [r7, #16]

	draw_entity(&entity);
 8002082:	1d3b      	adds	r3, r7, #4
 8002084:	4618      	mov	r0, r3
 8002086:	f7fe fdd7 	bl	8000c38 <draw_entity>

	while(1)
	{

		switch(currentDx)
 800208a:	4b34      	ldr	r3, [pc, #208]	@ (800215c <controller_test+0xfc>)
 800208c:	781b      	ldrb	r3, [r3, #0]
 800208e:	3b01      	subs	r3, #1
 8002090:	2b07      	cmp	r3, #7
 8002092:	d853      	bhi.n	800213c <controller_test+0xdc>
 8002094:	a201      	add	r2, pc, #4	@ (adr r2, 800209c <controller_test+0x3c>)
 8002096:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800209a:	bf00      	nop
 800209c:	080020bd 	.word	0x080020bd
 80020a0:	080020dd 	.word	0x080020dd
 80020a4:	0800213d 	.word	0x0800213d
 80020a8:	080020fd 	.word	0x080020fd
 80020ac:	0800213d 	.word	0x0800213d
 80020b0:	0800213d 	.word	0x0800213d
 80020b4:	0800213d 	.word	0x0800213d
 80020b8:	0800211d 	.word	0x0800211d
		{
			case DxRight:
				translation_entity(&entity, entity.x0+32, entity.y0, 1);
 80020bc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020c0:	b29b      	uxth	r3, r3
 80020c2:	3320      	adds	r3, #32
 80020c4:	b29b      	uxth	r3, r3
 80020c6:	b219      	sxth	r1, r3
 80020c8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80020cc:	1d38      	adds	r0, r7, #4
 80020ce:	2301      	movs	r3, #1
 80020d0:	f7fe febe 	bl	8000e50 <translation_entity>
				currentDx = 0;
 80020d4:	4b21      	ldr	r3, [pc, #132]	@ (800215c <controller_test+0xfc>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	701a      	strb	r2, [r3, #0]
				break;
 80020da:	e033      	b.n	8002144 <controller_test+0xe4>
			case DxLeft:
				translation_entity(&entity, entity.x0-32, entity.y0, 1);
 80020dc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020e0:	b29b      	uxth	r3, r3
 80020e2:	3b20      	subs	r3, #32
 80020e4:	b29b      	uxth	r3, r3
 80020e6:	b219      	sxth	r1, r3
 80020e8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80020ec:	1d38      	adds	r0, r7, #4
 80020ee:	2301      	movs	r3, #1
 80020f0:	f7fe feae 	bl	8000e50 <translation_entity>
				currentDx = 0;
 80020f4:	4b19      	ldr	r3, [pc, #100]	@ (800215c <controller_test+0xfc>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	701a      	strb	r2, [r3, #0]
				break;
 80020fa:	e023      	b.n	8002144 <controller_test+0xe4>
			case DxUp:
				translation_entity(&entity, entity.x0, entity.y0-32, 1);
 80020fc:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8002100:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002104:	b29b      	uxth	r3, r3
 8002106:	3b20      	subs	r3, #32
 8002108:	b29b      	uxth	r3, r3
 800210a:	b21a      	sxth	r2, r3
 800210c:	1d38      	adds	r0, r7, #4
 800210e:	2301      	movs	r3, #1
 8002110:	f7fe fe9e 	bl	8000e50 <translation_entity>
				currentDx = 0;
 8002114:	4b11      	ldr	r3, [pc, #68]	@ (800215c <controller_test+0xfc>)
 8002116:	2200      	movs	r2, #0
 8002118:	701a      	strb	r2, [r3, #0]
				break;
 800211a:	e013      	b.n	8002144 <controller_test+0xe4>
			case DxDown:
				translation_entity(&entity, entity.x0, entity.y0+32, 1);
 800211c:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8002120:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002124:	b29b      	uxth	r3, r3
 8002126:	3320      	adds	r3, #32
 8002128:	b29b      	uxth	r3, r3
 800212a:	b21a      	sxth	r2, r3
 800212c:	1d38      	adds	r0, r7, #4
 800212e:	2301      	movs	r3, #1
 8002130:	f7fe fe8e 	bl	8000e50 <translation_entity>
				currentDx = 0;
 8002134:	4b09      	ldr	r3, [pc, #36]	@ (800215c <controller_test+0xfc>)
 8002136:	2200      	movs	r2, #0
 8002138:	701a      	strb	r2, [r3, #0]
				break;
 800213a:	e003      	b.n	8002144 <controller_test+0xe4>
			default:
				currentDx = 0;
 800213c:	4b07      	ldr	r3, [pc, #28]	@ (800215c <controller_test+0xfc>)
 800213e:	2200      	movs	r2, #0
 8002140:	701a      	strb	r2, [r3, #0]
				break;
 8002142:	bf00      	nop
		}

		flagtask3 = 0;
 8002144:	4b06      	ldr	r3, [pc, #24]	@ (8002160 <controller_test+0x100>)
 8002146:	2200      	movs	r2, #0
 8002148:	701a      	strb	r2, [r3, #0]
		k = 0;
 800214a:	4b06      	ldr	r3, [pc, #24]	@ (8002164 <controller_test+0x104>)
 800214c:	2200      	movs	r2, #0
 800214e:	601a      	str	r2, [r3, #0]
		while(!flagtask3);
 8002150:	bf00      	nop
 8002152:	4b03      	ldr	r3, [pc, #12]	@ (8002160 <controller_test+0x100>)
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d0fb      	beq.n	8002152 <controller_test+0xf2>
		switch(currentDx)
 800215a:	e796      	b.n	800208a <controller_test+0x2a>
 800215c:	20014477 	.word	0x20014477
 8002160:	2001447c 	.word	0x2001447c
 8002164:	20014478 	.word	0x20014478

08002168 <HAL_TIM_PeriodElapsedCallback>:
}



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002168:	b480      	push	{r7}
 800216a:	b083      	sub	sp, #12
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM4)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a15      	ldr	r2, [pc, #84]	@ (80021cc <HAL_TIM_PeriodElapsedCallback+0x64>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d121      	bne.n	80021be <HAL_TIM_PeriodElapsedCallback+0x56>
    {

    	k = (k+1)%100;
 800217a:	4b15      	ldr	r3, [pc, #84]	@ (80021d0 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	1c5a      	adds	r2, r3, #1
 8002180:	4b14      	ldr	r3, [pc, #80]	@ (80021d4 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8002182:	fba3 1302 	umull	r1, r3, r3, r2
 8002186:	095b      	lsrs	r3, r3, #5
 8002188:	2164      	movs	r1, #100	@ 0x64
 800218a:	fb01 f303 	mul.w	r3, r1, r3
 800218e:	1ad3      	subs	r3, r2, r3
 8002190:	4a0f      	ldr	r2, [pc, #60]	@ (80021d0 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8002192:	6013      	str	r3, [r2, #0]

    	if(!k)
 8002194:	4b0e      	ldr	r3, [pc, #56]	@ (80021d0 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d102      	bne.n	80021a2 <HAL_TIM_PeriodElapsedCallback+0x3a>
    	{
    		flagtask3 = 1;
 800219c:	4b0e      	ldr	r3, [pc, #56]	@ (80021d8 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800219e:	2201      	movs	r2, #1
 80021a0:	701a      	strb	r2, [r3, #0]
    	}

    	if(startOS == 1 && mutex==0)
 80021a2:	4b0e      	ldr	r3, [pc, #56]	@ (80021dc <HAL_TIM_PeriodElapsedCallback+0x74>)
 80021a4:	781b      	ldrb	r3, [r3, #0]
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	d109      	bne.n	80021be <HAL_TIM_PeriodElapsedCallback+0x56>
 80021aa:	4b0d      	ldr	r3, [pc, #52]	@ (80021e0 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d105      	bne.n	80021be <HAL_TIM_PeriodElapsedCallback+0x56>
    	{
    		SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk; /*comutare de context cu ISR PendSV*/
 80021b2:	4b0c      	ldr	r3, [pc, #48]	@ (80021e4 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	4a0b      	ldr	r2, [pc, #44]	@ (80021e4 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80021b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021bc:	6053      	str	r3, [r2, #4]
    	}
    }
}
 80021be:	bf00      	nop
 80021c0:	370c      	adds	r7, #12
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr
 80021ca:	bf00      	nop
 80021cc:	40000800 	.word	0x40000800
 80021d0:	20014478 	.word	0x20014478
 80021d4:	51eb851f 	.word	0x51eb851f
 80021d8:	2001447c 	.word	0x2001447c
 80021dc:	20000084 	.word	0x20000084
 80021e0:	20000088 	.word	0x20000088
 80021e4:	e000ed00 	.word	0xe000ed00

080021e8 <Task0>:


volatile void Task0()
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b086      	sub	sp, #24
 80021ec:	af00      	add	r7, sp, #0

	ENTITY entity;
	entity.x0 = 0;
 80021ee:	2300      	movs	r3, #0
 80021f0:	80fb      	strh	r3, [r7, #6]
	entity.y0 = 0;
 80021f2:	2300      	movs	r3, #0
 80021f4:	813b      	strh	r3, [r7, #8]
	entity.x1 = 64;
 80021f6:	2340      	movs	r3, #64	@ 0x40
 80021f8:	817b      	strh	r3, [r7, #10]
	entity.y1 = 64;
 80021fa:	2340      	movs	r3, #64	@ 0x40
 80021fc:	81bb      	strh	r3, [r7, #12]
	entity.id = 0x80;
 80021fe:	2380      	movs	r3, #128	@ 0x80
 8002200:	713b      	strb	r3, [r7, #4]
	entity.ST.color = 0xF100;
 8002202:	f44f 4371 	mov.w	r3, #61696	@ 0xf100
 8002206:	823b      	strh	r3, [r7, #16]
    {
        //HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_4);
        //mutex = 1;
        //HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_SET);
        //HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
        translation_test(&entity, 1, 0);
 8002208:	1d3b      	adds	r3, r7, #4
 800220a:	2200      	movs	r2, #0
 800220c:	2101      	movs	r1, #1
 800220e:	4618      	mov	r0, r3
 8002210:	f7fe ff4c 	bl	80010ac <translation_test>
 8002214:	e7f8      	b.n	8002208 <Task0+0x20>

08002216 <Task2>:
    }
}
*/

volatile void Task2()
{
 8002216:	b580      	push	{r7, lr}
 8002218:	b086      	sub	sp, #24
 800221a:	af00      	add	r7, sp, #0
	ENTITY entity;
	entity.x0 = 0;
 800221c:	2300      	movs	r3, #0
 800221e:	80fb      	strh	r3, [r7, #6]
	entity.y0 = 300;
 8002220:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8002224:	813b      	strh	r3, [r7, #8]
	entity.x1 = 64;
 8002226:	2340      	movs	r3, #64	@ 0x40
 8002228:	817b      	strh	r3, [r7, #10]
	entity.y1 = 64;
 800222a:	2340      	movs	r3, #64	@ 0x40
 800222c:	81bb      	strh	r3, [r7, #12]
	entity.id = 0x80;
 800222e:	2380      	movs	r3, #128	@ 0x80
 8002230:	713b      	strb	r3, [r7, #4]
	entity.ST.color = 0xF100;
 8002232:	f44f 4371 	mov.w	r3, #61696	@ 0xf100
 8002236:	823b      	strh	r3, [r7, #16]

    	//HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_4);
    	//flagg = 1;
    	//mutex = 1;
        //HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_SET);
        translation_test(&entity, 1, 0);
 8002238:	1d3b      	adds	r3, r7, #4
 800223a:	2200      	movs	r2, #0
 800223c:	2101      	movs	r1, #1
 800223e:	4618      	mov	r0, r3
 8002240:	f7fe ff34 	bl	80010ac <translation_test>
 8002244:	e7f8      	b.n	8002238 <Task2+0x22>

08002246 <Task3>:
    }
}


volatile void Task3()
{
 8002246:	b580      	push	{r7, lr}
 8002248:	af00      	add	r7, sp, #0
	while(1)
	{
		controller_test();
 800224a:	f7ff ff09 	bl	8002060 <controller_test>
 800224e:	e7fc      	b.n	800224a <Task3+0x4>

08002250 <demo_os_1>:
	}
}

void demo_os_1()
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af02      	add	r7, sp, #8
	  BackGroundColor = 0xFFFF;
 8002256:	4b0f      	ldr	r3, [pc, #60]	@ (8002294 <demo_os_1+0x44>)
 8002258:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800225c:	801a      	strh	r2, [r3, #0]
	  fill_screen2(0xFFFF);
 800225e:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8002262:	f7fe fa4b 	bl	80006fc <fill_screen2>
	  print_string(128, 128, "os demo",0xF100, BackGroundColor);
 8002266:	4b0b      	ldr	r3, [pc, #44]	@ (8002294 <demo_os_1+0x44>)
 8002268:	881b      	ldrh	r3, [r3, #0]
 800226a:	9300      	str	r3, [sp, #0]
 800226c:	f44f 4371 	mov.w	r3, #61696	@ 0xf100
 8002270:	4a09      	ldr	r2, [pc, #36]	@ (8002298 <demo_os_1+0x48>)
 8002272:	2180      	movs	r1, #128	@ 0x80
 8002274:	2080      	movs	r0, #128	@ 0x80
 8002276:	f7fe fb9d 	bl	80009b4 <print_string>

	  kernel_add_process(Task0);
 800227a:	4808      	ldr	r0, [pc, #32]	@ (800229c <demo_os_1+0x4c>)
 800227c:	f7ff fa6a 	bl	8001754 <kernel_add_process>
	  //kernel_add_process(Task1);
	  kernel_add_process(Task2);
 8002280:	4807      	ldr	r0, [pc, #28]	@ (80022a0 <demo_os_1+0x50>)
 8002282:	f7ff fa67 	bl	8001754 <kernel_add_process>
	  kernel_add_process(Task3);
 8002286:	4807      	ldr	r0, [pc, #28]	@ (80022a4 <demo_os_1+0x54>)
 8002288:	f7ff fa64 	bl	8001754 <kernel_add_process>
	  kernel_start();
 800228c:	f7ff fb2c 	bl	80018e8 <kernel_start>

	  while(1)
 8002290:	bf00      	nop
 8002292:	e7fd      	b.n	8002290 <demo_os_1+0x40>
 8002294:	20000008 	.word	0x20000008
 8002298:	0800db1c 	.word	0x0800db1c
 800229c:	080021e9 	.word	0x080021e9
 80022a0:	08002217 	.word	0x08002217
 80022a4:	08002247 	.word	0x08002247

080022a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80022a8:	b590      	push	{r4, r7, lr}
 80022aa:	b093      	sub	sp, #76	@ 0x4c
 80022ac:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80022ae:	f001 fec5 	bl	800403c <HAL_Init>

  /* USER CODE BEGIN Init */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80022b2:	2200      	movs	r2, #0
 80022b4:	210f      	movs	r1, #15
 80022b6:	f06f 0001 	mvn.w	r0, #1
 80022ba:	f002 f830 	bl	800431e <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(TIM4_IRQn, 14, 0);
 80022be:	2200      	movs	r2, #0
 80022c0:	210e      	movs	r1, #14
 80022c2:	201e      	movs	r0, #30
 80022c4:	f002 f82b 	bl	800431e <HAL_NVIC_SetPriority>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80022c8:	f000 faf2 	bl	80028b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80022cc:	f000 fd10 	bl	8002cf0 <MX_GPIO_Init>
  MX_DMA_Init();
 80022d0:	f000 fcd0 	bl	8002c74 <MX_DMA_Init>
  MX_SPI1_Init();
 80022d4:	f000 fba0 	bl	8002a18 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80022d8:	f000 fca2 	bl	8002c20 <MX_USART1_UART_Init>
  MX_DAC_Init();
 80022dc:	f000 fb52 	bl	8002984 <MX_DAC_Init>
  MX_TIM2_Init();
 80022e0:	f000 fc04 	bl	8002aec <MX_TIM2_Init>
  MX_SDIO_SD_Init();
 80022e4:	f000 fb78 	bl	80029d8 <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 80022e8:	f008 f97a 	bl	800a5e0 <MX_FATFS_Init>
  MX_SPI2_Init();
 80022ec:	f000 fbca 	bl	8002a84 <MX_SPI2_Init>
  MX_TIM4_Init();
 80022f0:	f000 fc48 	bl	8002b84 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  init_cardSD();  /*Initializare sistem de fisiere card SD*/
 80022f4:	f000 fd92 	bl	8002e1c <init_cardSD>
  ILI9488_driver_init();  /*Initializare driver ecran LCD*/
 80022f8:	f7ff fbd0 	bl	8001a9c <ILI9488_driver_init>
  HAL_TIM_Base_Start(&htim2); /*Initializare timer2 pentru trigger DMA pe DAC*/
 80022fc:	48da      	ldr	r0, [pc, #872]	@ (8002668 <main+0x3c0>)
 80022fe:	f006 f891 	bl	8008424 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim4);
 8002302:	48da      	ldr	r0, [pc, #872]	@ (800266c <main+0x3c4>)
 8002304:	f006 f8f6 	bl	80084f4 <HAL_TIM_Base_Start_IT>
  HAL_SPI_Receive_IT(&hspi2, &dataController, sizeof(dataController)); /*Initializare SPI2 intr Controller*/
 8002308:	2201      	movs	r2, #1
 800230a:	49d9      	ldr	r1, [pc, #868]	@ (8002670 <main+0x3c8>)
 800230c:	48d9      	ldr	r0, [pc, #868]	@ (8002674 <main+0x3cc>)
 800230e:	f004 ff2f 	bl	8007170 <HAL_SPI_Receive_IT>

  fill_screen1(0xFFFF);
 8002312:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8002316:	f7fe f991 	bl	800063c <fill_screen1>
  //controller_test();
  demo_os_1();
 800231a:	f7ff ff99 	bl	8002250 <demo_os_1>
  //play_audio_file_echo("Audio/acoustic.txt", 22, 0);
  //HAL_Delay(1000);
  //play_audio_file("Audio/king.txt"); //doremi mine songita song22 king acoustic bambina


  fill_screen1(0xF100);
 800231e:	f44f 4071 	mov.w	r0, #61696	@ 0xf100
 8002322:	f7fe f98b 	bl	800063c <fill_screen1>
  HAL_Delay(1000);
 8002326:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800232a:	f001 fef9 	bl	8004120 <HAL_Delay>
  fill_screen2(0xF00F);
 800232e:	f24f 000f 	movw	r0, #61455	@ 0xf00f
 8002332:	f7fe f9e3 	bl	80006fc <fill_screen2>
  HAL_Delay(1000);
 8002336:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800233a:	f001 fef1 	bl	8004120 <HAL_Delay>
  fill_screen2(0xFFFF);
 800233e:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8002342:	f7fe f9db 	bl	80006fc <fill_screen2>
  HAL_Delay(1000);
 8002346:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800234a:	f001 fee9 	bl	8004120 <HAL_Delay>

  unsigned int startTick = 0;
 800234e:	2300      	movs	r3, #0
 8002350:	63bb      	str	r3, [r7, #56]	@ 0x38
  unsigned int endTick = 0;
 8002352:	2300      	movs	r3, #0
 8002354:	637b      	str	r3, [r7, #52]	@ 0x34
  unsigned int getTime = 0;
 8002356:	2300      	movs	r3, #0
 8002358:	633b      	str	r3, [r7, #48]	@ 0x30

  ENTITY entity;
  init_entity_sd(&entity);
 800235a:	f107 0318 	add.w	r3, r7, #24
 800235e:	4618      	mov	r0, r3
 8002360:	f7fe fc3d 	bl	8000bde <init_entity_sd>

  /*Test SCALARE*/

  fill_screen2(0xFFFF);
 8002364:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8002368:	f7fe f9c8 	bl	80006fc <fill_screen2>

  BackGroundColor = 0xFFFF;
 800236c:	4bc2      	ldr	r3, [pc, #776]	@ (8002678 <main+0x3d0>)
 800236e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002372:	801a      	strh	r2, [r3, #0]

  entity.x0 = 100;
 8002374:	2364      	movs	r3, #100	@ 0x64
 8002376:	837b      	strh	r3, [r7, #26]
  entity.y0 = 100;
 8002378:	2364      	movs	r3, #100	@ 0x64
 800237a:	83bb      	strh	r3, [r7, #28]
  entity.id = 0;
 800237c:	2300      	movs	r3, #0
 800237e:	763b      	strb	r3, [r7, #24]
  assign_file_path_entity(&entity, "graphic/multi2.bin");
 8002380:	f107 0318 	add.w	r3, r7, #24
 8002384:	49bd      	ldr	r1, [pc, #756]	@ (800267c <main+0x3d4>)
 8002386:	4618      	mov	r0, r3
 8002388:	f000 fda0 	bl	8002ecc <assign_file_path_entity>
  draw_entity(&entity);
 800238c:	f107 0318 	add.w	r3, r7, #24
 8002390:	4618      	mov	r0, r3
 8002392:	f7fe fc51 	bl	8000c38 <draw_entity>
  HAL_Delay(1000);
 8002396:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800239a:	f001 fec1 	bl	8004120 <HAL_Delay>
  scaling_entity(&entity, 38);
 800239e:	f107 0318 	add.w	r3, r7, #24
 80023a2:	ed9f 0ab7 	vldr	s0, [pc, #732]	@ 8002680 <main+0x3d8>
 80023a6:	4618      	mov	r0, r3
 80023a8:	f7fe ff54 	bl	8001254 <scaling_entity>
  draw_rectangle(entity.x0, entity.y0, entity.x1, entity.y1, BackGroundColor);
 80023ac:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80023b0:	b298      	uxth	r0, r3
 80023b2:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80023b6:	b299      	uxth	r1, r3
 80023b8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80023bc:	b29a      	uxth	r2, r3
 80023be:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80023c2:	b29c      	uxth	r4, r3
 80023c4:	4bac      	ldr	r3, [pc, #688]	@ (8002678 <main+0x3d0>)
 80023c6:	881b      	ldrh	r3, [r3, #0]
 80023c8:	9300      	str	r3, [sp, #0]
 80023ca:	4623      	mov	r3, r4
 80023cc:	f7fe fbaa 	bl	8000b24 <draw_rectangle>
  draw_entity(&entity);
 80023d0:	f107 0318 	add.w	r3, r7, #24
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7fe fc2f 	bl	8000c38 <draw_entity>
  HAL_Delay(1000);
 80023da:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80023de:	f001 fe9f 	bl	8004120 <HAL_Delay>

  //--------------------------------------------

  HAL_Delay(1000);
 80023e2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80023e6:	f001 fe9b 	bl	8004120 <HAL_Delay>
  //fill_screen2(0xFFFF);

  rotate_entity(&entity, 90);
 80023ea:	f107 0318 	add.w	r3, r7, #24
 80023ee:	215a      	movs	r1, #90	@ 0x5a
 80023f0:	4618      	mov	r0, r3
 80023f2:	f7ff f8b3 	bl	800155c <rotate_entity>

  HAL_Delay(1000);
 80023f6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80023fa:	f001 fe91 	bl	8004120 <HAL_Delay>

  //---------------------------------------------

  HAL_Delay(1000);
 80023fe:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002402:	f001 fe8d 	bl	8004120 <HAL_Delay>

  //fill_screen2(0xFFFF);
  draw_rectangle(entity.x0, entity.y0, entity.x1, entity.y1, BackGroundColor);
 8002406:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800240a:	b298      	uxth	r0, r3
 800240c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8002410:	b299      	uxth	r1, r3
 8002412:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002416:	b29a      	uxth	r2, r3
 8002418:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800241c:	b29c      	uxth	r4, r3
 800241e:	4b96      	ldr	r3, [pc, #600]	@ (8002678 <main+0x3d0>)
 8002420:	881b      	ldrh	r3, [r3, #0]
 8002422:	9300      	str	r3, [sp, #0]
 8002424:	4623      	mov	r3, r4
 8002426:	f7fe fb7d 	bl	8000b24 <draw_rectangle>
  draw_entity(&entity);
 800242a:	f107 0318 	add.w	r3, r7, #24
 800242e:	4618      	mov	r0, r3
 8002430:	f7fe fc02 	bl	8000c38 <draw_entity>
  HAL_Delay(1000);
 8002434:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002438:	f001 fe72 	bl	8004120 <HAL_Delay>
  //fill_screen2(0xFFFF);
  scaling_entity(&entity, 0.5);
 800243c:	f107 0318 	add.w	r3, r7, #24
 8002440:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8002444:	4618      	mov	r0, r3
 8002446:	f7fe ff05 	bl	8001254 <scaling_entity>
  HAL_Delay(1000);
 800244a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800244e:	f001 fe67 	bl	8004120 <HAL_Delay>
  draw_rectangle(entity.x0, entity.y0, entity.x1, entity.y1, BackGroundColor);
 8002452:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002456:	b298      	uxth	r0, r3
 8002458:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800245c:	b299      	uxth	r1, r3
 800245e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002462:	b29a      	uxth	r2, r3
 8002464:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8002468:	b29c      	uxth	r4, r3
 800246a:	4b83      	ldr	r3, [pc, #524]	@ (8002678 <main+0x3d0>)
 800246c:	881b      	ldrh	r3, [r3, #0]
 800246e:	9300      	str	r3, [sp, #0]
 8002470:	4623      	mov	r3, r4
 8002472:	f7fe fb57 	bl	8000b24 <draw_rectangle>
  draw_entity(&entity);
 8002476:	f107 0318 	add.w	r3, r7, #24
 800247a:	4618      	mov	r0, r3
 800247c:	f7fe fbdc 	bl	8000c38 <draw_entity>
  HAL_Delay(1000);
 8002480:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002484:	f001 fe4c 	bl	8004120 <HAL_Delay>

  fill_screen2(0xFFFF);
 8002488:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800248c:	f7fe f936 	bl	80006fc <fill_screen2>
  entity.x0 = 0;
 8002490:	2300      	movs	r3, #0
 8002492:	837b      	strh	r3, [r7, #26]
  entity.y0 = 0;
 8002494:	2300      	movs	r3, #0
 8002496:	83bb      	strh	r3, [r7, #28]
  assign_file_path_entity(&entity, "graphic/img8.bin");
 8002498:	f107 0318 	add.w	r3, r7, #24
 800249c:	4979      	ldr	r1, [pc, #484]	@ (8002684 <main+0x3dc>)
 800249e:	4618      	mov	r0, r3
 80024a0:	f000 fd14 	bl	8002ecc <assign_file_path_entity>
  draw_entity(&entity);
 80024a4:	f107 0318 	add.w	r3, r7, #24
 80024a8:	4618      	mov	r0, r3
 80024aa:	f7fe fbc5 	bl	8000c38 <draw_entity>
  HAL_Delay(1000);
 80024ae:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80024b2:	f001 fe35 	bl	8004120 <HAL_Delay>
  fill_screen2(0xFFFF);
 80024b6:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80024ba:	f7fe f91f 	bl	80006fc <fill_screen2>
  scaling_entity(&entity, 0.5);
 80024be:	f107 0318 	add.w	r3, r7, #24
 80024c2:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 80024c6:	4618      	mov	r0, r3
 80024c8:	f7fe fec4 	bl	8001254 <scaling_entity>
  draw_entity(&entity);
 80024cc:	f107 0318 	add.w	r3, r7, #24
 80024d0:	4618      	mov	r0, r3
 80024d2:	f7fe fbb1 	bl	8000c38 <draw_entity>
  HAL_Delay(1000);
 80024d6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80024da:	f001 fe21 	bl	8004120 <HAL_Delay>
  scaling_entity(&entity, 2);
 80024de:	f107 0318 	add.w	r3, r7, #24
 80024e2:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7fe feb4 	bl	8001254 <scaling_entity>
  draw_entity(&entity);
 80024ec:	f107 0318 	add.w	r3, r7, #24
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7fe fba1 	bl	8000c38 <draw_entity>
  HAL_Delay(1000);
 80024f6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80024fa:	f001 fe11 	bl	8004120 <HAL_Delay>

  //free(dataRec1);

  //Test image print from SD card
  ENTITY ent;
  ent.x0 = 0;
 80024fe:	2300      	movs	r3, #0
 8002500:	80fb      	strh	r3, [r7, #6]
  ent.y0 = 0;
 8002502:	2300      	movs	r3, #0
 8002504:	813b      	strh	r3, [r7, #8]
  ent.id = 0x00;
 8002506:	2300      	movs	r3, #0
 8002508:	713b      	strb	r3, [r7, #4]
  init_entity_sd(&ent);
 800250a:	1d3b      	adds	r3, r7, #4
 800250c:	4618      	mov	r0, r3
 800250e:	f7fe fb66 	bl	8000bde <init_entity_sd>
  assign_file_path_entity(&ent, "graphic/img5.bin");
 8002512:	1d3b      	adds	r3, r7, #4
 8002514:	495c      	ldr	r1, [pc, #368]	@ (8002688 <main+0x3e0>)
 8002516:	4618      	mov	r0, r3
 8002518:	f000 fcd8 	bl	8002ecc <assign_file_path_entity>
  draw_entity(&ent);
 800251c:	1d3b      	adds	r3, r7, #4
 800251e:	4618      	mov	r0, r3
 8002520:	f7fe fb8a 	bl	8000c38 <draw_entity>
  HAL_Delay(2000);
 8002524:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002528:	f001 fdfa 	bl	8004120 <HAL_Delay>
  assign_file_path_entity(&ent, "graphic/img6.bin");
 800252c:	1d3b      	adds	r3, r7, #4
 800252e:	4957      	ldr	r1, [pc, #348]	@ (800268c <main+0x3e4>)
 8002530:	4618      	mov	r0, r3
 8002532:	f000 fccb 	bl	8002ecc <assign_file_path_entity>
  draw_entity(&ent);
 8002536:	1d3b      	adds	r3, r7, #4
 8002538:	4618      	mov	r0, r3
 800253a:	f7fe fb7d 	bl	8000c38 <draw_entity>
  HAL_Delay(2000);
 800253e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002542:	f001 fded 	bl	8004120 <HAL_Delay>
  assign_file_path_entity(&ent, "graphic/img8.bin");
 8002546:	1d3b      	adds	r3, r7, #4
 8002548:	494e      	ldr	r1, [pc, #312]	@ (8002684 <main+0x3dc>)
 800254a:	4618      	mov	r0, r3
 800254c:	f000 fcbe 	bl	8002ecc <assign_file_path_entity>
  draw_entity(&ent);
 8002550:	1d3b      	adds	r3, r7, #4
 8002552:	4618      	mov	r0, r3
 8002554:	f7fe fb70 	bl	8000c38 <draw_entity>
  HAL_Delay(2000);
 8002558:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800255c:	f001 fde0 	bl	8004120 <HAL_Delay>
  assign_file_path_entity(&ent, "graphic/img9.bin");
 8002560:	1d3b      	adds	r3, r7, #4
 8002562:	494b      	ldr	r1, [pc, #300]	@ (8002690 <main+0x3e8>)
 8002564:	4618      	mov	r0, r3
 8002566:	f000 fcb1 	bl	8002ecc <assign_file_path_entity>
  draw_entity(&ent);
 800256a:	1d3b      	adds	r3, r7, #4
 800256c:	4618      	mov	r0, r3
 800256e:	f7fe fb63 	bl	8000c38 <draw_entity>
  HAL_Delay(2000);
 8002572:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002576:	f001 fdd3 	bl	8004120 <HAL_Delay>
  startTick = HAL_GetTick();
 800257a:	f001 fdc5 	bl	8004108 <HAL_GetTick>
 800257e:	63b8      	str	r0, [r7, #56]	@ 0x38
  assign_file_path_entity(&ent, "graphic/img92.bin");
 8002580:	1d3b      	adds	r3, r7, #4
 8002582:	4944      	ldr	r1, [pc, #272]	@ (8002694 <main+0x3ec>)
 8002584:	4618      	mov	r0, r3
 8002586:	f000 fca1 	bl	8002ecc <assign_file_path_entity>
  draw_entity(&ent);
 800258a:	1d3b      	adds	r3, r7, #4
 800258c:	4618      	mov	r0, r3
 800258e:	f7fe fb53 	bl	8000c38 <draw_entity>
  endTick = HAL_GetTick();
 8002592:	f001 fdb9 	bl	8004108 <HAL_GetTick>
 8002596:	6378      	str	r0, [r7, #52]	@ 0x34
  getTime = endTick - startTick;
 8002598:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800259a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800259c:	1ad3      	subs	r3, r2, r3
 800259e:	633b      	str	r3, [r7, #48]	@ 0x30

  fill_screen2(0x0000);
 80025a0:	2000      	movs	r0, #0
 80025a2:	f7fe f8ab 	bl	80006fc <fill_screen2>
  assign_file_path_entity(&ent, "graphic/pixel1.bin");
 80025a6:	1d3b      	adds	r3, r7, #4
 80025a8:	493b      	ldr	r1, [pc, #236]	@ (8002698 <main+0x3f0>)
 80025aa:	4618      	mov	r0, r3
 80025ac:	f000 fc8e 	bl	8002ecc <assign_file_path_entity>
  draw_entity(&ent);
 80025b0:	1d3b      	adds	r3, r7, #4
 80025b2:	4618      	mov	r0, r3
 80025b4:	f7fe fb40 	bl	8000c38 <draw_entity>
  HAL_Delay(3000);
 80025b8:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80025bc:	f001 fdb0 	bl	8004120 <HAL_Delay>

  //Test translation

  //ENTITY entity;

  free_entity_sd(&entity);
 80025c0:	f107 0318 	add.w	r3, r7, #24
 80025c4:	4618      	mov	r0, r3
 80025c6:	f7fe fb25 	bl	8000c14 <free_entity_sd>

  entity.x0 = 0;
 80025ca:	2300      	movs	r3, #0
 80025cc:	837b      	strh	r3, [r7, #26]
  entity.y0 = 0;
 80025ce:	2300      	movs	r3, #0
 80025d0:	83bb      	strh	r3, [r7, #28]
  entity.x1 = 64;
 80025d2:	2340      	movs	r3, #64	@ 0x40
 80025d4:	83fb      	strh	r3, [r7, #30]
  entity.y1 = 64;
 80025d6:	2340      	movs	r3, #64	@ 0x40
 80025d8:	843b      	strh	r3, [r7, #32]
  entity.id = 0x80;
 80025da:	2380      	movs	r3, #128	@ 0x80
 80025dc:	763b      	strb	r3, [r7, #24]
  entity.ST.color = 0xF100;
 80025de:	f44f 4371 	mov.w	r3, #61696	@ 0xf100
 80025e2:	84bb      	strh	r3, [r7, #36]	@ 0x24

  //draw_entity(&entity,NULL);

  translation_test(&entity, 1, 0);
 80025e4:	f107 0318 	add.w	r3, r7, #24
 80025e8:	2200      	movs	r2, #0
 80025ea:	2101      	movs	r1, #1
 80025ec:	4618      	mov	r0, r3
 80025ee:	f7fe fd5d 	bl	80010ac <translation_test>

  HAL_Delay(500);
 80025f2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80025f6:	f001 fd93 	bl	8004120 <HAL_Delay>
  translation_entity(&entity, entity.x0+100, entity.y0+100, 0);//, 0xF100);
 80025fa:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80025fe:	b29b      	uxth	r3, r3
 8002600:	3364      	adds	r3, #100	@ 0x64
 8002602:	b29b      	uxth	r3, r3
 8002604:	b219      	sxth	r1, r3
 8002606:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800260a:	b29b      	uxth	r3, r3
 800260c:	3364      	adds	r3, #100	@ 0x64
 800260e:	b29b      	uxth	r3, r3
 8002610:	b21a      	sxth	r2, r3
 8002612:	f107 0018 	add.w	r0, r7, #24
 8002616:	2300      	movs	r3, #0
 8002618:	f7fe fc1a 	bl	8000e50 <translation_entity>
  HAL_Delay(2000);
 800261c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002620:	f001 fd7e 	bl	8004120 <HAL_Delay>
  translation_entity(&entity, entity.x0+32, entity.y0+32, 0);//, 0xF100);
 8002624:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002628:	b29b      	uxth	r3, r3
 800262a:	3320      	adds	r3, #32
 800262c:	b29b      	uxth	r3, r3
 800262e:	b219      	sxth	r1, r3
 8002630:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8002634:	b29b      	uxth	r3, r3
 8002636:	3320      	adds	r3, #32
 8002638:	b29b      	uxth	r3, r3
 800263a:	b21a      	sxth	r2, r3
 800263c:	f107 0018 	add.w	r0, r7, #24
 8002640:	2300      	movs	r3, #0
 8002642:	f7fe fc05 	bl	8000e50 <translation_entity>
  HAL_Delay(500);
 8002646:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800264a:	f001 fd69 	bl	8004120 <HAL_Delay>
  translation_entity(&entity, entity.x0+12, entity.y0+32, 0);//, 0xF100);
 800264e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002652:	b29b      	uxth	r3, r3
 8002654:	330c      	adds	r3, #12
 8002656:	b29b      	uxth	r3, r3
 8002658:	b219      	sxth	r1, r3
 800265a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800265e:	b29b      	uxth	r3, r3
 8002660:	3320      	adds	r3, #32
 8002662:	b29b      	uxth	r3, r3
 8002664:	e01a      	b.n	800269c <main+0x3f4>
 8002666:	bf00      	nop
 8002668:	2001439c 	.word	0x2001439c
 800266c:	200143e4 	.word	0x200143e4
 8002670:	20014476 	.word	0x20014476
 8002674:	20014284 	.word	0x20014284
 8002678:	20000008 	.word	0x20000008
 800267c:	0800db24 	.word	0x0800db24
 8002680:	42180000 	.word	0x42180000
 8002684:	0800db38 	.word	0x0800db38
 8002688:	0800db4c 	.word	0x0800db4c
 800268c:	0800db60 	.word	0x0800db60
 8002690:	0800db74 	.word	0x0800db74
 8002694:	0800db88 	.word	0x0800db88
 8002698:	0800db9c 	.word	0x0800db9c
 800269c:	b21a      	sxth	r2, r3
 800269e:	f107 0018 	add.w	r0, r7, #24
 80026a2:	2300      	movs	r3, #0
 80026a4:	f7fe fbd4 	bl	8000e50 <translation_entity>
  HAL_Delay(500);
 80026a8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80026ac:	f001 fd38 	bl	8004120 <HAL_Delay>
  translation_entity(&entity, entity.x0+12, entity.y0, 0);//, 0xF100);
 80026b0:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80026b4:	b29b      	uxth	r3, r3
 80026b6:	330c      	adds	r3, #12
 80026b8:	b29b      	uxth	r3, r3
 80026ba:	b219      	sxth	r1, r3
 80026bc:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 80026c0:	f107 0018 	add.w	r0, r7, #24
 80026c4:	2300      	movs	r3, #0
 80026c6:	f7fe fbc3 	bl	8000e50 <translation_entity>
  HAL_Delay(500);
 80026ca:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80026ce:	f001 fd27 	bl	8004120 <HAL_Delay>

  //Test_SD_Card();

  //play_audio_file("audio/mine.txt"); //doremi mine songita song22

  fill_screen2(0xF100);
 80026d2:	f44f 4071 	mov.w	r0, #61696	@ 0xf100
 80026d6:	f7fe f811 	bl	80006fc <fill_screen2>
  //startTick = HAL_GetTick();
  //read_audio_file("audio/random.txt", sampleData);
  //endTick = HAL_GetTick();
  //getTime = endTick - startTick;

  HAL_Delay(100);
 80026da:	2064      	movs	r0, #100	@ 0x64
 80026dc:	f001 fd20 	bl	8004120 <HAL_Delay>


  for(uint8_t i=0;i<100;i++)
 80026e0:	2300      	movs	r3, #0
 80026e2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80026e6:	e059      	b.n	800279c <main+0x4f4>
  {
	  for(uint8_t j=0; j<100;j++)
 80026e8:	2300      	movs	r3, #0
 80026ea:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 80026ee:	e04c      	b.n	800278a <main+0x4e2>
	  {

		  if(i==j)
 80026f0:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80026f4:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d10b      	bne.n	8002714 <main+0x46c>
		  {
			  draw_pixel(i,j,0xF100);
 80026fc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002700:	b29b      	uxth	r3, r3
 8002702:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 8002706:	b291      	uxth	r1, r2
 8002708:	f44f 4271 	mov.w	r2, #61696	@ 0xf100
 800270c:	4618      	mov	r0, r3
 800270e:	f7fd ff3d 	bl	800058c <draw_pixel>
			  continue;
 8002712:	e035      	b.n	8002780 <main+0x4d8>
		  }



		  if((i == 80 && j==20) || (i == 80 && j==19) || (i == 81 && j==20) || (i == 81 && j==19))
 8002714:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002718:	2b50      	cmp	r3, #80	@ 0x50
 800271a:	d103      	bne.n	8002724 <main+0x47c>
 800271c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8002720:	2b14      	cmp	r3, #20
 8002722:	d017      	beq.n	8002754 <main+0x4ac>
 8002724:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002728:	2b50      	cmp	r3, #80	@ 0x50
 800272a:	d103      	bne.n	8002734 <main+0x48c>
 800272c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8002730:	2b13      	cmp	r3, #19
 8002732:	d00f      	beq.n	8002754 <main+0x4ac>
 8002734:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002738:	2b51      	cmp	r3, #81	@ 0x51
 800273a:	d103      	bne.n	8002744 <main+0x49c>
 800273c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8002740:	2b14      	cmp	r3, #20
 8002742:	d007      	beq.n	8002754 <main+0x4ac>
 8002744:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002748:	2b51      	cmp	r3, #81	@ 0x51
 800274a:	d10e      	bne.n	800276a <main+0x4c2>
 800274c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8002750:	2b13      	cmp	r3, #19
 8002752:	d10a      	bne.n	800276a <main+0x4c2>
		  {
			  draw_pixel(i,j,0x001F);
 8002754:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002758:	b29b      	uxth	r3, r3
 800275a:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 800275e:	b291      	uxth	r1, r2
 8002760:	221f      	movs	r2, #31
 8002762:	4618      	mov	r0, r3
 8002764:	f7fd ff12 	bl	800058c <draw_pixel>
			  continue;
 8002768:	e00a      	b.n	8002780 <main+0x4d8>
		  }


		  draw_pixel(i,j,0xFFFF);
 800276a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800276e:	b29b      	uxth	r3, r3
 8002770:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 8002774:	b291      	uxth	r1, r2
 8002776:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800277a:	4618      	mov	r0, r3
 800277c:	f7fd ff06 	bl	800058c <draw_pixel>
	  for(uint8_t j=0; j<100;j++)
 8002780:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8002784:	3301      	adds	r3, #1
 8002786:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800278a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800278e:	2b63      	cmp	r3, #99	@ 0x63
 8002790:	d9ae      	bls.n	80026f0 <main+0x448>
  for(uint8_t i=0;i<100;i++)
 8002792:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002796:	3301      	adds	r3, #1
 8002798:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800279c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80027a0:	2b63      	cmp	r3, #99	@ 0x63
 80027a2:	d9a1      	bls.n	80026e8 <main+0x440>

  LCD_send_command(ILI9488_DISPON);

  */

  fill_screen2(0xF100);
 80027a4:	f44f 4071 	mov.w	r0, #61696	@ 0xf100
 80027a8:	f7fd ffa8 	bl	80006fc <fill_screen2>
  HAL_Delay(1000);
 80027ac:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80027b0:	f001 fcb6 	bl	8004120 <HAL_Delay>
  fill_screen2(0xF150);
 80027b4:	f24f 1050 	movw	r0, #61776	@ 0xf150
 80027b8:	f7fd ffa0 	bl	80006fc <fill_screen2>
  HAL_Delay(1000);
 80027bc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80027c0:	f001 fcae 	bl	8004120 <HAL_Delay>
  fill_screen2(0xF111);
 80027c4:	f24f 1011 	movw	r0, #61713	@ 0xf111
 80027c8:	f7fd ff98 	bl	80006fc <fill_screen2>
  HAL_Delay(1000);
 80027cc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80027d0:	f001 fca6 	bl	8004120 <HAL_Delay>
  fill_screen2(0xF10F);
 80027d4:	f24f 100f 	movw	r0, #61711	@ 0xf10f
 80027d8:	f7fd ff90 	bl	80006fc <fill_screen2>
  HAL_Delay(1000);
 80027dc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80027e0:	f001 fc9e 	bl	8004120 <HAL_Delay>
  fill_screen2(0xFFFF);
 80027e4:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80027e8:	f7fd ff88 	bl	80006fc <fill_screen2>
  HAL_Delay(1000);
 80027ec:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80027f0:	f001 fc96 	bl	8004120 <HAL_Delay>
  fill_screen2(0xFFFF);
 80027f4:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80027f8:	f7fd ff80 	bl	80006fc <fill_screen2>

  print_string(36, 200, "Licenta 2025", 0x1F00, 0x001F);
 80027fc:	231f      	movs	r3, #31
 80027fe:	9300      	str	r3, [sp, #0]
 8002800:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8002804:	4a26      	ldr	r2, [pc, #152]	@ (80028a0 <main+0x5f8>)
 8002806:	21c8      	movs	r1, #200	@ 0xc8
 8002808:	2024      	movs	r0, #36	@ 0x24
 800280a:	f7fe f8d3 	bl	80009b4 <print_string>

  uint8_t dataToSend[] = {0x01, 0x02, 0x03, 0x04};
 800280e:	4b25      	ldr	r3, [pc, #148]	@ (80028a4 <main+0x5fc>)
 8002810:	603b      	str	r3, [r7, #0]
  HAL_SPI_Transmit_DMA(&hspi1, dataToSend, sizeof(dataToSend));
 8002812:	463b      	mov	r3, r7
 8002814:	2204      	movs	r2, #4
 8002816:	4619      	mov	r1, r3
 8002818:	4823      	ldr	r0, [pc, #140]	@ (80028a8 <main+0x600>)
 800281a:	f004 fdcf 	bl	80073bc <HAL_SPI_Transmit_DMA>

  draw_horizontal_line(20, 20, 80, 0xF100);
 800281e:	f44f 4371 	mov.w	r3, #61696	@ 0xf100
 8002822:	2250      	movs	r2, #80	@ 0x50
 8002824:	2114      	movs	r1, #20
 8002826:	2014      	movs	r0, #20
 8002828:	f7fe f906 	bl	8000a38 <draw_horizontal_line>
  draw_vertical_line(20, 20, 80, 0xF100);
 800282c:	f44f 4371 	mov.w	r3, #61696	@ 0xf100
 8002830:	2250      	movs	r2, #80	@ 0x50
 8002832:	2114      	movs	r1, #20
 8002834:	2014      	movs	r0, #20
 8002836:	f7fe f93a 	bl	8000aae <draw_vertical_line>

  flagDmaSpiTx = 0;
 800283a:	4b1c      	ldr	r3, [pc, #112]	@ (80028ac <main+0x604>)
 800283c:	2200      	movs	r2, #0
 800283e:	701a      	strb	r2, [r3, #0]

  draw_pixel(0,0,0x001F);
 8002840:	221f      	movs	r2, #31
 8002842:	2100      	movs	r1, #0
 8002844:	2000      	movs	r0, #0
 8002846:	f7fd fea1 	bl	800058c <draw_pixel>
  draw_pixel(1,0,0xF800);
 800284a:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800284e:	2100      	movs	r1, #0
 8002850:	2001      	movs	r0, #1
 8002852:	f7fd fe9b 	bl	800058c <draw_pixel>
  draw_pixel(0,1,0x001F);
 8002856:	221f      	movs	r2, #31
 8002858:	2101      	movs	r1, #1
 800285a:	2000      	movs	r0, #0
 800285c:	f7fd fe96 	bl	800058c <draw_pixel>
  draw_pixel(1,1,0xF800);
 8002860:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002864:	2101      	movs	r1, #1
 8002866:	2001      	movs	r0, #1
 8002868:	f7fd fe90 	bl	800058c <draw_pixel>

  HAL_Delay(50);
 800286c:	2032      	movs	r0, #50	@ 0x32
 800286e:	f001 fc57 	bl	8004120 <HAL_Delay>

  uint8_t *dataRec;
  dataRec = malloc(sizeof(uint8_t));
 8002872:	2001      	movs	r0, #1
 8002874:	f00a ff50 	bl	800d718 <malloc>
 8002878:	4603      	mov	r3, r0
 800287a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //dataRec = LCD_read_data(2,2,0,0);
  //free(dataRec);
  read_pixel_frame(0,0,2,2,dataRec);
 800287c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800287e:	9300      	str	r3, [sp, #0]
 8002880:	2302      	movs	r3, #2
 8002882:	2202      	movs	r2, #2
 8002884:	2100      	movs	r1, #0
 8002886:	2000      	movs	r0, #0
 8002888:	f7ff fa5c 	bl	8001d44 <read_pixel_frame>
  //read_pixel_format();
  //HAL_UART_Transmit(&huart1, (uint8_t*)"Pixel Data: ",12,HAL_MAX_DELAY);
  free(dataRec);
 800288c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800288e:	f00a ff4b 	bl	800d728 <free>

  HAL_Delay(3000);
 8002892:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002896:	f001 fc43 	bl	8004120 <HAL_Delay>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800289a:	bf00      	nop
 800289c:	e7fd      	b.n	800289a <main+0x5f2>
 800289e:	bf00      	nop
 80028a0:	0800dbb0 	.word	0x0800dbb0
 80028a4:	04030201 	.word	0x04030201
 80028a8:	2001422c 	.word	0x2001422c
 80028ac:	20014474 	.word	0x20014474

080028b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b094      	sub	sp, #80	@ 0x50
 80028b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80028b6:	f107 0320 	add.w	r3, r7, #32
 80028ba:	2230      	movs	r2, #48	@ 0x30
 80028bc:	2100      	movs	r1, #0
 80028be:	4618      	mov	r0, r3
 80028c0:	f00b f81e 	bl	800d900 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80028c4:	f107 030c 	add.w	r3, r7, #12
 80028c8:	2200      	movs	r2, #0
 80028ca:	601a      	str	r2, [r3, #0]
 80028cc:	605a      	str	r2, [r3, #4]
 80028ce:	609a      	str	r2, [r3, #8]
 80028d0:	60da      	str	r2, [r3, #12]
 80028d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80028d4:	2300      	movs	r3, #0
 80028d6:	60bb      	str	r3, [r7, #8]
 80028d8:	4b28      	ldr	r3, [pc, #160]	@ (800297c <SystemClock_Config+0xcc>)
 80028da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028dc:	4a27      	ldr	r2, [pc, #156]	@ (800297c <SystemClock_Config+0xcc>)
 80028de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80028e4:	4b25      	ldr	r3, [pc, #148]	@ (800297c <SystemClock_Config+0xcc>)
 80028e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028ec:	60bb      	str	r3, [r7, #8]
 80028ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80028f0:	2300      	movs	r3, #0
 80028f2:	607b      	str	r3, [r7, #4]
 80028f4:	4b22      	ldr	r3, [pc, #136]	@ (8002980 <SystemClock_Config+0xd0>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a21      	ldr	r2, [pc, #132]	@ (8002980 <SystemClock_Config+0xd0>)
 80028fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80028fe:	6013      	str	r3, [r2, #0]
 8002900:	4b1f      	ldr	r3, [pc, #124]	@ (8002980 <SystemClock_Config+0xd0>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002908:	607b      	str	r3, [r7, #4]
 800290a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800290c:	2301      	movs	r3, #1
 800290e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002910:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002914:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002916:	2302      	movs	r3, #2
 8002918:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800291a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800291e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002920:	2304      	movs	r3, #4
 8002922:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002924:	23a8      	movs	r3, #168	@ 0xa8
 8002926:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002928:	2302      	movs	r3, #2
 800292a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800292c:	2307      	movs	r3, #7
 800292e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002930:	f107 0320 	add.w	r3, r7, #32
 8002934:	4618      	mov	r0, r3
 8002936:	f002 fb5b 	bl	8004ff0 <HAL_RCC_OscConfig>
 800293a:	4603      	mov	r3, r0
 800293c:	2b00      	cmp	r3, #0
 800293e:	d001      	beq.n	8002944 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002940:	f000 fa66 	bl	8002e10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002944:	230f      	movs	r3, #15
 8002946:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002948:	2302      	movs	r3, #2
 800294a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800294c:	2300      	movs	r3, #0
 800294e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002950:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002954:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002956:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800295a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800295c:	f107 030c 	add.w	r3, r7, #12
 8002960:	2105      	movs	r1, #5
 8002962:	4618      	mov	r0, r3
 8002964:	f002 fdbc 	bl	80054e0 <HAL_RCC_ClockConfig>
 8002968:	4603      	mov	r3, r0
 800296a:	2b00      	cmp	r3, #0
 800296c:	d001      	beq.n	8002972 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800296e:	f000 fa4f 	bl	8002e10 <Error_Handler>
  }
}
 8002972:	bf00      	nop
 8002974:	3750      	adds	r7, #80	@ 0x50
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	40023800 	.word	0x40023800
 8002980:	40007000 	.word	0x40007000

08002984 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b082      	sub	sp, #8
 8002988:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800298a:	463b      	mov	r3, r7
 800298c:	2200      	movs	r2, #0
 800298e:	601a      	str	r2, [r3, #0]
 8002990:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8002992:	4b0f      	ldr	r3, [pc, #60]	@ (80029d0 <MX_DAC_Init+0x4c>)
 8002994:	4a0f      	ldr	r2, [pc, #60]	@ (80029d4 <MX_DAC_Init+0x50>)
 8002996:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8002998:	480d      	ldr	r0, [pc, #52]	@ (80029d0 <MX_DAC_Init+0x4c>)
 800299a:	f001 fcf6 	bl	800438a <HAL_DAC_Init>
 800299e:	4603      	mov	r3, r0
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d001      	beq.n	80029a8 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80029a4:	f000 fa34 	bl	8002e10 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 80029a8:	2324      	movs	r3, #36	@ 0x24
 80029aa:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80029ac:	2300      	movs	r3, #0
 80029ae:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80029b0:	463b      	mov	r3, r7
 80029b2:	2200      	movs	r2, #0
 80029b4:	4619      	mov	r1, r3
 80029b6:	4806      	ldr	r0, [pc, #24]	@ (80029d0 <MX_DAC_Init+0x4c>)
 80029b8:	f001 fd09 	bl	80043ce <HAL_DAC_ConfigChannel>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d001      	beq.n	80029c6 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80029c2:	f000 fa25 	bl	8002e10 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80029c6:	bf00      	nop
 80029c8:	3708      	adds	r7, #8
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	20014134 	.word	0x20014134
 80029d4:	40007400 	.word	0x40007400

080029d8 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 80029d8:	b480      	push	{r7}
 80029da:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 80029dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002a10 <MX_SDIO_SD_Init+0x38>)
 80029de:	4a0d      	ldr	r2, [pc, #52]	@ (8002a14 <MX_SDIO_SD_Init+0x3c>)
 80029e0:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 80029e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002a10 <MX_SDIO_SD_Init+0x38>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80029e8:	4b09      	ldr	r3, [pc, #36]	@ (8002a10 <MX_SDIO_SD_Init+0x38>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80029ee:	4b08      	ldr	r3, [pc, #32]	@ (8002a10 <MX_SDIO_SD_Init+0x38>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 80029f4:	4b06      	ldr	r3, [pc, #24]	@ (8002a10 <MX_SDIO_SD_Init+0x38>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80029fa:	4b05      	ldr	r3, [pc, #20]	@ (8002a10 <MX_SDIO_SD_Init+0x38>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 8;
 8002a00:	4b03      	ldr	r3, [pc, #12]	@ (8002a10 <MX_SDIO_SD_Init+0x38>)
 8002a02:	2208      	movs	r2, #8
 8002a04:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8002a06:	bf00      	nop
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr
 8002a10:	200141a8 	.word	0x200141a8
 8002a14:	40012c00 	.word	0x40012c00

08002a18 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002a1c:	4b17      	ldr	r3, [pc, #92]	@ (8002a7c <MX_SPI1_Init+0x64>)
 8002a1e:	4a18      	ldr	r2, [pc, #96]	@ (8002a80 <MX_SPI1_Init+0x68>)
 8002a20:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002a22:	4b16      	ldr	r3, [pc, #88]	@ (8002a7c <MX_SPI1_Init+0x64>)
 8002a24:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002a28:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002a2a:	4b14      	ldr	r3, [pc, #80]	@ (8002a7c <MX_SPI1_Init+0x64>)
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002a30:	4b12      	ldr	r3, [pc, #72]	@ (8002a7c <MX_SPI1_Init+0x64>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a36:	4b11      	ldr	r3, [pc, #68]	@ (8002a7c <MX_SPI1_Init+0x64>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002a3c:	4b0f      	ldr	r3, [pc, #60]	@ (8002a7c <MX_SPI1_Init+0x64>)
 8002a3e:	2200      	movs	r2, #0
 8002a40:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002a42:	4b0e      	ldr	r3, [pc, #56]	@ (8002a7c <MX_SPI1_Init+0x64>)
 8002a44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a48:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a4a:	4b0c      	ldr	r3, [pc, #48]	@ (8002a7c <MX_SPI1_Init+0x64>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a50:	4b0a      	ldr	r3, [pc, #40]	@ (8002a7c <MX_SPI1_Init+0x64>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a56:	4b09      	ldr	r3, [pc, #36]	@ (8002a7c <MX_SPI1_Init+0x64>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a5c:	4b07      	ldr	r3, [pc, #28]	@ (8002a7c <MX_SPI1_Init+0x64>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002a62:	4b06      	ldr	r3, [pc, #24]	@ (8002a7c <MX_SPI1_Init+0x64>)
 8002a64:	220a      	movs	r2, #10
 8002a66:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002a68:	4804      	ldr	r0, [pc, #16]	@ (8002a7c <MX_SPI1_Init+0x64>)
 8002a6a:	f003 fef1 	bl	8006850 <HAL_SPI_Init>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d001      	beq.n	8002a78 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002a74:	f000 f9cc 	bl	8002e10 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002a78:	bf00      	nop
 8002a7a:	bd80      	pop	{r7, pc}
 8002a7c:	2001422c 	.word	0x2001422c
 8002a80:	40013000 	.word	0x40013000

08002a84 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002a88:	4b16      	ldr	r3, [pc, #88]	@ (8002ae4 <MX_SPI2_Init+0x60>)
 8002a8a:	4a17      	ldr	r2, [pc, #92]	@ (8002ae8 <MX_SPI2_Init+0x64>)
 8002a8c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8002a8e:	4b15      	ldr	r3, [pc, #84]	@ (8002ae4 <MX_SPI2_Init+0x60>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8002a94:	4b13      	ldr	r3, [pc, #76]	@ (8002ae4 <MX_SPI2_Init+0x60>)
 8002a96:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a9a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002a9c:	4b11      	ldr	r3, [pc, #68]	@ (8002ae4 <MX_SPI2_Init+0x60>)
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002aa2:	4b10      	ldr	r3, [pc, #64]	@ (8002ae4 <MX_SPI2_Init+0x60>)
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002aa8:	4b0e      	ldr	r3, [pc, #56]	@ (8002ae4 <MX_SPI2_Init+0x60>)
 8002aaa:	2200      	movs	r2, #0
 8002aac:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002aae:	4b0d      	ldr	r3, [pc, #52]	@ (8002ae4 <MX_SPI2_Init+0x60>)
 8002ab0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ab4:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002ab6:	4b0b      	ldr	r3, [pc, #44]	@ (8002ae4 <MX_SPI2_Init+0x60>)
 8002ab8:	2200      	movs	r2, #0
 8002aba:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002abc:	4b09      	ldr	r3, [pc, #36]	@ (8002ae4 <MX_SPI2_Init+0x60>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ac2:	4b08      	ldr	r3, [pc, #32]	@ (8002ae4 <MX_SPI2_Init+0x60>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002ac8:	4b06      	ldr	r3, [pc, #24]	@ (8002ae4 <MX_SPI2_Init+0x60>)
 8002aca:	220a      	movs	r2, #10
 8002acc:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002ace:	4805      	ldr	r0, [pc, #20]	@ (8002ae4 <MX_SPI2_Init+0x60>)
 8002ad0:	f003 febe 	bl	8006850 <HAL_SPI_Init>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d001      	beq.n	8002ade <MX_SPI2_Init+0x5a>
  {
    Error_Handler();
 8002ada:	f000 f999 	bl	8002e10 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002ade:	bf00      	nop
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	20014284 	.word	0x20014284
 8002ae8:	40003800 	.word	0x40003800

08002aec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b086      	sub	sp, #24
 8002af0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002af2:	f107 0308 	add.w	r3, r7, #8
 8002af6:	2200      	movs	r2, #0
 8002af8:	601a      	str	r2, [r3, #0]
 8002afa:	605a      	str	r2, [r3, #4]
 8002afc:	609a      	str	r2, [r3, #8]
 8002afe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b00:	463b      	mov	r3, r7
 8002b02:	2200      	movs	r2, #0
 8002b04:	601a      	str	r2, [r3, #0]
 8002b06:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002b08:	4b1d      	ldr	r3, [pc, #116]	@ (8002b80 <MX_TIM2_Init+0x94>)
 8002b0a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002b0e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 41;
 8002b10:	4b1b      	ldr	r3, [pc, #108]	@ (8002b80 <MX_TIM2_Init+0x94>)
 8002b12:	2229      	movs	r2, #41	@ 0x29
 8002b14:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b16:	4b1a      	ldr	r3, [pc, #104]	@ (8002b80 <MX_TIM2_Init+0x94>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 27;
 8002b1c:	4b18      	ldr	r3, [pc, #96]	@ (8002b80 <MX_TIM2_Init+0x94>)
 8002b1e:	221b      	movs	r2, #27
 8002b20:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b22:	4b17      	ldr	r3, [pc, #92]	@ (8002b80 <MX_TIM2_Init+0x94>)
 8002b24:	2200      	movs	r2, #0
 8002b26:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b28:	4b15      	ldr	r3, [pc, #84]	@ (8002b80 <MX_TIM2_Init+0x94>)
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002b2e:	4814      	ldr	r0, [pc, #80]	@ (8002b80 <MX_TIM2_Init+0x94>)
 8002b30:	f005 fc29 	bl	8008386 <HAL_TIM_Base_Init>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d001      	beq.n	8002b3e <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8002b3a:	f000 f969 	bl	8002e10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b3e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b42:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002b44:	f107 0308 	add.w	r3, r7, #8
 8002b48:	4619      	mov	r1, r3
 8002b4a:	480d      	ldr	r0, [pc, #52]	@ (8002b80 <MX_TIM2_Init+0x94>)
 8002b4c:	f005 fe32 	bl	80087b4 <HAL_TIM_ConfigClockSource>
 8002b50:	4603      	mov	r3, r0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d001      	beq.n	8002b5a <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8002b56:	f000 f95b 	bl	8002e10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002b5a:	2320      	movs	r3, #32
 8002b5c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002b62:	463b      	mov	r3, r7
 8002b64:	4619      	mov	r1, r3
 8002b66:	4806      	ldr	r0, [pc, #24]	@ (8002b80 <MX_TIM2_Init+0x94>)
 8002b68:	f006 f85a 	bl	8008c20 <HAL_TIMEx_MasterConfigSynchronization>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d001      	beq.n	8002b76 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8002b72:	f000 f94d 	bl	8002e10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002b76:	bf00      	nop
 8002b78:	3718      	adds	r7, #24
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	2001439c 	.word	0x2001439c

08002b84 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b086      	sub	sp, #24
 8002b88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b8a:	f107 0308 	add.w	r3, r7, #8
 8002b8e:	2200      	movs	r2, #0
 8002b90:	601a      	str	r2, [r3, #0]
 8002b92:	605a      	str	r2, [r3, #4]
 8002b94:	609a      	str	r2, [r3, #8]
 8002b96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b98:	463b      	mov	r3, r7
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	601a      	str	r2, [r3, #0]
 8002b9e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002ba0:	4b1d      	ldr	r3, [pc, #116]	@ (8002c18 <MX_TIM4_Init+0x94>)
 8002ba2:	4a1e      	ldr	r2, [pc, #120]	@ (8002c1c <MX_TIM4_Init+0x98>)
 8002ba4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 84;
 8002ba6:	4b1c      	ldr	r3, [pc, #112]	@ (8002c18 <MX_TIM4_Init+0x94>)
 8002ba8:	2254      	movs	r2, #84	@ 0x54
 8002baa:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bac:	4b1a      	ldr	r3, [pc, #104]	@ (8002c18 <MX_TIM4_Init+0x94>)
 8002bae:	2200      	movs	r2, #0
 8002bb0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 8002bb2:	4b19      	ldr	r3, [pc, #100]	@ (8002c18 <MX_TIM4_Init+0x94>)
 8002bb4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002bb8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bba:	4b17      	ldr	r3, [pc, #92]	@ (8002c18 <MX_TIM4_Init+0x94>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bc0:	4b15      	ldr	r3, [pc, #84]	@ (8002c18 <MX_TIM4_Init+0x94>)
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002bc6:	4814      	ldr	r0, [pc, #80]	@ (8002c18 <MX_TIM4_Init+0x94>)
 8002bc8:	f005 fbdd 	bl	8008386 <HAL_TIM_Base_Init>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d001      	beq.n	8002bd6 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8002bd2:	f000 f91d 	bl	8002e10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002bd6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002bda:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002bdc:	f107 0308 	add.w	r3, r7, #8
 8002be0:	4619      	mov	r1, r3
 8002be2:	480d      	ldr	r0, [pc, #52]	@ (8002c18 <MX_TIM4_Init+0x94>)
 8002be4:	f005 fde6 	bl	80087b4 <HAL_TIM_ConfigClockSource>
 8002be8:	4603      	mov	r3, r0
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d001      	beq.n	8002bf2 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8002bee:	f000 f90f 	bl	8002e10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002bfa:	463b      	mov	r3, r7
 8002bfc:	4619      	mov	r1, r3
 8002bfe:	4806      	ldr	r0, [pc, #24]	@ (8002c18 <MX_TIM4_Init+0x94>)
 8002c00:	f006 f80e 	bl	8008c20 <HAL_TIMEx_MasterConfigSynchronization>
 8002c04:	4603      	mov	r3, r0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d001      	beq.n	8002c0e <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8002c0a:	f000 f901 	bl	8002e10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002c0e:	bf00      	nop
 8002c10:	3718      	adds	r7, #24
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	200143e4 	.word	0x200143e4
 8002c1c:	40000800 	.word	0x40000800

08002c20 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002c24:	4b11      	ldr	r3, [pc, #68]	@ (8002c6c <MX_USART1_UART_Init+0x4c>)
 8002c26:	4a12      	ldr	r2, [pc, #72]	@ (8002c70 <MX_USART1_UART_Init+0x50>)
 8002c28:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002c2a:	4b10      	ldr	r3, [pc, #64]	@ (8002c6c <MX_USART1_UART_Init+0x4c>)
 8002c2c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002c30:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002c32:	4b0e      	ldr	r3, [pc, #56]	@ (8002c6c <MX_USART1_UART_Init+0x4c>)
 8002c34:	2200      	movs	r2, #0
 8002c36:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002c38:	4b0c      	ldr	r3, [pc, #48]	@ (8002c6c <MX_USART1_UART_Init+0x4c>)
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002c3e:	4b0b      	ldr	r3, [pc, #44]	@ (8002c6c <MX_USART1_UART_Init+0x4c>)
 8002c40:	2200      	movs	r2, #0
 8002c42:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002c44:	4b09      	ldr	r3, [pc, #36]	@ (8002c6c <MX_USART1_UART_Init+0x4c>)
 8002c46:	220c      	movs	r2, #12
 8002c48:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c4a:	4b08      	ldr	r3, [pc, #32]	@ (8002c6c <MX_USART1_UART_Init+0x4c>)
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c50:	4b06      	ldr	r3, [pc, #24]	@ (8002c6c <MX_USART1_UART_Init+0x4c>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002c56:	4805      	ldr	r0, [pc, #20]	@ (8002c6c <MX_USART1_UART_Init+0x4c>)
 8002c58:	f006 f872 	bl	8008d40 <HAL_UART_Init>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d001      	beq.n	8002c66 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002c62:	f000 f8d5 	bl	8002e10 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002c66:	bf00      	nop
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	bf00      	nop
 8002c6c:	2001442c 	.word	0x2001442c
 8002c70:	40011000 	.word	0x40011000

08002c74 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b082      	sub	sp, #8
 8002c78:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	607b      	str	r3, [r7, #4]
 8002c7e:	4b1b      	ldr	r3, [pc, #108]	@ (8002cec <MX_DMA_Init+0x78>)
 8002c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c82:	4a1a      	ldr	r2, [pc, #104]	@ (8002cec <MX_DMA_Init+0x78>)
 8002c84:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002c88:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c8a:	4b18      	ldr	r3, [pc, #96]	@ (8002cec <MX_DMA_Init+0x78>)
 8002c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c92:	607b      	str	r3, [r7, #4]
 8002c94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002c96:	2300      	movs	r3, #0
 8002c98:	603b      	str	r3, [r7, #0]
 8002c9a:	4b14      	ldr	r3, [pc, #80]	@ (8002cec <MX_DMA_Init+0x78>)
 8002c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c9e:	4a13      	ldr	r2, [pc, #76]	@ (8002cec <MX_DMA_Init+0x78>)
 8002ca0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002ca4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ca6:	4b11      	ldr	r3, [pc, #68]	@ (8002cec <MX_DMA_Init+0x78>)
 8002ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002caa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cae:	603b      	str	r3, [r7, #0]
 8002cb0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	2100      	movs	r1, #0
 8002cb6:	2010      	movs	r0, #16
 8002cb8:	f001 fb31 	bl	800431e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002cbc:	2010      	movs	r0, #16
 8002cbe:	f001 fb4a 	bl	8004356 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	2100      	movs	r1, #0
 8002cc6:	2038      	movs	r0, #56	@ 0x38
 8002cc8:	f001 fb29 	bl	800431e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002ccc:	2038      	movs	r0, #56	@ 0x38
 8002cce:	f001 fb42 	bl	8004356 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	2100      	movs	r1, #0
 8002cd6:	203b      	movs	r0, #59	@ 0x3b
 8002cd8:	f001 fb21 	bl	800431e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8002cdc:	203b      	movs	r0, #59	@ 0x3b
 8002cde:	f001 fb3a 	bl	8004356 <HAL_NVIC_EnableIRQ>

}
 8002ce2:	bf00      	nop
 8002ce4:	3708      	adds	r7, #8
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	40023800 	.word	0x40023800

08002cf0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b08c      	sub	sp, #48	@ 0x30
 8002cf4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cf6:	f107 031c 	add.w	r3, r7, #28
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	601a      	str	r2, [r3, #0]
 8002cfe:	605a      	str	r2, [r3, #4]
 8002d00:	609a      	str	r2, [r3, #8]
 8002d02:	60da      	str	r2, [r3, #12]
 8002d04:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002d06:	2300      	movs	r3, #0
 8002d08:	61bb      	str	r3, [r7, #24]
 8002d0a:	4b3e      	ldr	r3, [pc, #248]	@ (8002e04 <MX_GPIO_Init+0x114>)
 8002d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d0e:	4a3d      	ldr	r2, [pc, #244]	@ (8002e04 <MX_GPIO_Init+0x114>)
 8002d10:	f043 0310 	orr.w	r3, r3, #16
 8002d14:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d16:	4b3b      	ldr	r3, [pc, #236]	@ (8002e04 <MX_GPIO_Init+0x114>)
 8002d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d1a:	f003 0310 	and.w	r3, r3, #16
 8002d1e:	61bb      	str	r3, [r7, #24]
 8002d20:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002d22:	2300      	movs	r3, #0
 8002d24:	617b      	str	r3, [r7, #20]
 8002d26:	4b37      	ldr	r3, [pc, #220]	@ (8002e04 <MX_GPIO_Init+0x114>)
 8002d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d2a:	4a36      	ldr	r2, [pc, #216]	@ (8002e04 <MX_GPIO_Init+0x114>)
 8002d2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d30:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d32:	4b34      	ldr	r3, [pc, #208]	@ (8002e04 <MX_GPIO_Init+0x114>)
 8002d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d3a:	617b      	str	r3, [r7, #20]
 8002d3c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d3e:	2300      	movs	r3, #0
 8002d40:	613b      	str	r3, [r7, #16]
 8002d42:	4b30      	ldr	r3, [pc, #192]	@ (8002e04 <MX_GPIO_Init+0x114>)
 8002d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d46:	4a2f      	ldr	r2, [pc, #188]	@ (8002e04 <MX_GPIO_Init+0x114>)
 8002d48:	f043 0304 	orr.w	r3, r3, #4
 8002d4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d4e:	4b2d      	ldr	r3, [pc, #180]	@ (8002e04 <MX_GPIO_Init+0x114>)
 8002d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d52:	f003 0304 	and.w	r3, r3, #4
 8002d56:	613b      	str	r3, [r7, #16]
 8002d58:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	60fb      	str	r3, [r7, #12]
 8002d5e:	4b29      	ldr	r3, [pc, #164]	@ (8002e04 <MX_GPIO_Init+0x114>)
 8002d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d62:	4a28      	ldr	r2, [pc, #160]	@ (8002e04 <MX_GPIO_Init+0x114>)
 8002d64:	f043 0301 	orr.w	r3, r3, #1
 8002d68:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d6a:	4b26      	ldr	r3, [pc, #152]	@ (8002e04 <MX_GPIO_Init+0x114>)
 8002d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d6e:	f003 0301 	and.w	r3, r3, #1
 8002d72:	60fb      	str	r3, [r7, #12]
 8002d74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d76:	2300      	movs	r3, #0
 8002d78:	60bb      	str	r3, [r7, #8]
 8002d7a:	4b22      	ldr	r3, [pc, #136]	@ (8002e04 <MX_GPIO_Init+0x114>)
 8002d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d7e:	4a21      	ldr	r2, [pc, #132]	@ (8002e04 <MX_GPIO_Init+0x114>)
 8002d80:	f043 0302 	orr.w	r3, r3, #2
 8002d84:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d86:	4b1f      	ldr	r3, [pc, #124]	@ (8002e04 <MX_GPIO_Init+0x114>)
 8002d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d8a:	f003 0302 	and.w	r3, r3, #2
 8002d8e:	60bb      	str	r3, [r7, #8]
 8002d90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d92:	2300      	movs	r3, #0
 8002d94:	607b      	str	r3, [r7, #4]
 8002d96:	4b1b      	ldr	r3, [pc, #108]	@ (8002e04 <MX_GPIO_Init+0x114>)
 8002d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d9a:	4a1a      	ldr	r2, [pc, #104]	@ (8002e04 <MX_GPIO_Init+0x114>)
 8002d9c:	f043 0308 	orr.w	r3, r3, #8
 8002da0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002da2:	4b18      	ldr	r3, [pc, #96]	@ (8002e04 <MX_GPIO_Init+0x114>)
 8002da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002da6:	f003 0308 	and.w	r3, r3, #8
 8002daa:	607b      	str	r3, [r7, #4]
 8002dac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 8002dae:	2200      	movs	r2, #0
 8002db0:	2110      	movs	r1, #16
 8002db2:	4815      	ldr	r0, [pc, #84]	@ (8002e08 <MX_GPIO_Init+0x118>)
 8002db4:	f002 f902 	bl	8004fbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6, GPIO_PIN_RESET);
 8002db8:	2200      	movs	r2, #0
 8002dba:	2158      	movs	r1, #88	@ 0x58
 8002dbc:	4813      	ldr	r0, [pc, #76]	@ (8002e0c <MX_GPIO_Init+0x11c>)
 8002dbe:	f002 f8fd 	bl	8004fbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002dc2:	2310      	movs	r3, #16
 8002dc4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002dd2:	f107 031c 	add.w	r3, r7, #28
 8002dd6:	4619      	mov	r1, r3
 8002dd8:	480b      	ldr	r0, [pc, #44]	@ (8002e08 <MX_GPIO_Init+0x118>)
 8002dda:	f001 ff53 	bl	8004c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6;
 8002dde:	2358      	movs	r3, #88	@ 0x58
 8002de0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002de2:	2301      	movs	r3, #1
 8002de4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002de6:	2300      	movs	r3, #0
 8002de8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dea:	2300      	movs	r3, #0
 8002dec:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002dee:	f107 031c 	add.w	r3, r7, #28
 8002df2:	4619      	mov	r1, r3
 8002df4:	4805      	ldr	r0, [pc, #20]	@ (8002e0c <MX_GPIO_Init+0x11c>)
 8002df6:	f001 ff45 	bl	8004c84 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002dfa:	bf00      	nop
 8002dfc:	3730      	adds	r7, #48	@ 0x30
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	40023800 	.word	0x40023800
 8002e08:	40021000 	.word	0x40021000
 8002e0c:	40020c00 	.word	0x40020c00

08002e10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e10:	b480      	push	{r7}
 8002e12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e14:	b672      	cpsid	i
}
 8002e16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e18:	bf00      	nop
 8002e1a:	e7fd      	b.n	8002e18 <Error_Handler+0x8>

08002e1c <init_cardSD>:

static FATFS fs; /*variabila statica pentru sistemul de fisiere card SD*/


void init_cardSD()
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	af00      	add	r7, sp, #0
	 * sistemul de fisiere prin variabila fs declarata static.
	 * Functia se va apela doar o singura data la initializarea
	 * intregului sistem.
	 */

	f_mount(&fs, "", 1);
 8002e20:	2201      	movs	r2, #1
 8002e22:	4903      	ldr	r1, [pc, #12]	@ (8002e30 <init_cardSD+0x14>)
 8002e24:	4803      	ldr	r0, [pc, #12]	@ (8002e34 <init_cardSD+0x18>)
 8002e26:	f009 fb11 	bl	800c44c <f_mount>

}
 8002e2a:	bf00      	nop
 8002e2c:	bd80      	pop	{r7, pc}
 8002e2e:	bf00      	nop
 8002e30:	0800dbc0 	.word	0x0800dbc0
 8002e34:	20014480 	.word	0x20014480

08002e38 <assign_filePath>:

}


char* assign_filePath(const char *filePathName)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b084      	sub	sp, #16
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
	 * Output: adresa char* catre calea
	 * ! alocat dinamic
	 */

	char *string;
	uint8_t i = 0;
 8002e40:	2300      	movs	r3, #0
 8002e42:	73fb      	strb	r3, [r7, #15]


	while(filePathName[i] != '\0')
 8002e44:	e002      	b.n	8002e4c <assign_filePath+0x14>
	{
		i++;
 8002e46:	7bfb      	ldrb	r3, [r7, #15]
 8002e48:	3301      	adds	r3, #1
 8002e4a:	73fb      	strb	r3, [r7, #15]
	while(filePathName[i] != '\0')
 8002e4c:	7bfb      	ldrb	r3, [r7, #15]
 8002e4e:	687a      	ldr	r2, [r7, #4]
 8002e50:	4413      	add	r3, r2
 8002e52:	781b      	ldrb	r3, [r3, #0]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d1f6      	bne.n	8002e46 <assign_filePath+0xe>
	}

	i++;
 8002e58:	7bfb      	ldrb	r3, [r7, #15]
 8002e5a:	3301      	adds	r3, #1
 8002e5c:	73fb      	strb	r3, [r7, #15]

	string = (char*)malloc(sizeof(char)*i);
 8002e5e:	7bfb      	ldrb	r3, [r7, #15]
 8002e60:	4618      	mov	r0, r3
 8002e62:	f00a fc59 	bl	800d718 <malloc>
 8002e66:	4603      	mov	r3, r0
 8002e68:	60bb      	str	r3, [r7, #8]
	memcpy(string, filePathName, i);
 8002e6a:	7bfb      	ldrb	r3, [r7, #15]
 8002e6c:	461a      	mov	r2, r3
 8002e6e:	6879      	ldr	r1, [r7, #4]
 8002e70:	68b8      	ldr	r0, [r7, #8]
 8002e72:	f00a fdb7 	bl	800d9e4 <memcpy>

	return string;
 8002e76:	68bb      	ldr	r3, [r7, #8]


}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3710      	adds	r7, #16
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}

08002e80 <return_file_name_current_path>:


char* return_file_name_current_path(char *filePathName)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b084      	sub	sp, #16
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
	 * Input: calea fisierului
	 * Output: pointer catre nume
	 */


	char *fileName = strrchr(filePathName, '/');
 8002e88:	212f      	movs	r1, #47	@ 0x2f
 8002e8a:	6878      	ldr	r0, [r7, #4]
 8002e8c:	f00a fd4f 	bl	800d92e <strrchr>
 8002e90:	60f8      	str	r0, [r7, #12]

	if(fileName == NULL)
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d103      	bne.n	8002ea0 <return_file_name_current_path+0x20>
	{
		fileName = filePathName;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	60fb      	str	r3, [r7, #12]
		return fileName;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	e011      	b.n	8002ec4 <return_file_name_current_path+0x44>
	}

	else
	{
		fileName++;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	3301      	adds	r3, #1
 8002ea4:	60fb      	str	r3, [r7, #12]
	}

	char *string = malloc(strlen(fileName) + 1);
 8002ea6:	68f8      	ldr	r0, [r7, #12]
 8002ea8:	f7fd f98e 	bl	80001c8 <strlen>
 8002eac:	4603      	mov	r3, r0
 8002eae:	3301      	adds	r3, #1
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	f00a fc31 	bl	800d718 <malloc>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	60bb      	str	r3, [r7, #8]
	strcpy(string, fileName);
 8002eba:	68f9      	ldr	r1, [r7, #12]
 8002ebc:	68b8      	ldr	r0, [r7, #8]
 8002ebe:	f00a fd89 	bl	800d9d4 <strcpy>

	return string;
 8002ec2:	68bb      	ldr	r3, [r7, #8]

}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	3710      	adds	r7, #16
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}

08002ecc <assign_file_path_entity>:


void assign_file_path_entity(ENTITY *entity, const char *filePathName)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b082      	sub	sp, #8
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
 8002ed4:	6039      	str	r1, [r7, #0]
	 * Input: adresa entitatii si calea literara
	 * Output: Void
	 */


	strcpy(entity->ST.SD.filePathName, filePathName);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	691b      	ldr	r3, [r3, #16]
 8002eda:	6839      	ldr	r1, [r7, #0]
 8002edc:	4618      	mov	r0, r3
 8002ede:	f00a fd79 	bl	800d9d4 <strcpy>

}
 8002ee2:	bf00      	nop
 8002ee4:	3708      	adds	r7, #8
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}
	...

08002eec <read_image_file>:

}


void read_image_file(ENTITY *entity, uint16_t *indexFlag, bool *flagImgDone)
{
 8002eec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002ef0:	f5ad 7d17 	sub.w	sp, sp, #604	@ 0x25c
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002efa:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8002efe:	6018      	str	r0, [r3, #0]
 8002f00:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002f04:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 8002f08:	6019      	str	r1, [r3, #0]
 8002f0a:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002f0e:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 8002f12:	601a      	str	r2, [r3, #0]
 8002f14:	466b      	mov	r3, sp
 8002f16:	461e      	mov	r6, r3

	FRESULT res;
	FIL file;
	UINT byteRead;

	res = f_open(&file, entity->ST.SD.filePathName, FA_READ);
 8002f18:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002f1c:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	6919      	ldr	r1, [r3, #16]
 8002f24:	f107 031c 	add.w	r3, r7, #28
 8002f28:	2201      	movs	r2, #1
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f009 fad4 	bl	800c4d8 <f_open>
 8002f30:	4603      	mov	r3, r0
 8002f32:	f887 3255 	strb.w	r3, [r7, #597]	@ 0x255

	if(res != FR_OK)
 8002f36:	f897 3255 	ldrb.w	r3, [r7, #597]	@ 0x255
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	f040 81af 	bne.w	800329e <read_image_file+0x3b2>
	static const int n = 3072;
	static unsigned int nrFrames = 0;



	if(flagNewImageFile == 1)
 8002f40:	4ba8      	ldr	r3, [pc, #672]	@ (80031e4 <read_image_file+0x2f8>)
 8002f42:	781b      	ldrb	r3, [r3, #0]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	f000 80d6 	beq.w	80030f6 <read_image_file+0x20a>

		/*Vom citi initial headerul care contine latimea si lungimea imaginii. Primii 4 octeti ai fisierului*/

		uint8_t headerBuffer[4];

		currentPosition = 0;
 8002f4a:	4ba7      	ldr	r3, [pc, #668]	@ (80031e8 <read_image_file+0x2fc>)
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	601a      	str	r2, [r3, #0]
		f_lseek(&file, currentPosition);
 8002f50:	4ba5      	ldr	r3, [pc, #660]	@ (80031e8 <read_image_file+0x2fc>)
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	f107 031c 	add.w	r3, r7, #28
 8002f58:	4611      	mov	r1, r2
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f009 ffd2 	bl	800cf04 <f_lseek>


		f_read(&file, headerBuffer, 4, &byteRead);
 8002f60:	f107 0318 	add.w	r3, r7, #24
 8002f64:	f107 0114 	add.w	r1, r7, #20
 8002f68:	f107 001c 	add.w	r0, r7, #28
 8002f6c:	2204      	movs	r2, #4
 8002f6e:	f009 fc6d 	bl	800c84c <f_read>

		/*prelucrarea bufferului 4 octeti Little Endian*/
		entity->x1 = 0;
 8002f72:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002f76:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	80da      	strh	r2, [r3, #6]
		entity->y1 = 0;
 8002f80:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002f84:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	811a      	strh	r2, [r3, #8]

		entity->x1 = ((entity->x1 | headerBuffer[1]) << 8) | (entity->x1 | headerBuffer[0]); /*Latimea*/
 8002f8e:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002f92:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002f9c:	461a      	mov	r2, r3
 8002f9e:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002fa2:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8002fa6:	785b      	ldrb	r3, [r3, #1]
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	021b      	lsls	r3, r3, #8
 8002fac:	b21a      	sxth	r2, r3
 8002fae:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002fb2:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f9b3 1006 	ldrsh.w	r1, [r3, #6]
 8002fbc:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002fc0:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8002fc4:	781b      	ldrb	r3, [r3, #0]
 8002fc6:	b21b      	sxth	r3, r3
 8002fc8:	430b      	orrs	r3, r1
 8002fca:	b21b      	sxth	r3, r3
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	b21a      	sxth	r2, r3
 8002fd0:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002fd4:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	80da      	strh	r2, [r3, #6]
		entity->y1 = ((entity->y1 | headerBuffer[3]) << 8) | (entity->y1 | headerBuffer[2]); /*Lungimea*/
 8002fdc:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002fe0:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002fea:	461a      	mov	r2, r3
 8002fec:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8002ff0:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8002ff4:	78db      	ldrb	r3, [r3, #3]
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	021b      	lsls	r3, r3, #8
 8002ffa:	b21a      	sxth	r2, r3
 8002ffc:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8003000:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f9b3 1008 	ldrsh.w	r1, [r3, #8]
 800300a:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 800300e:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8003012:	789b      	ldrb	r3, [r3, #2]
 8003014:	b21b      	sxth	r3, r3
 8003016:	430b      	orrs	r3, r1
 8003018:	b21b      	sxth	r3, r3
 800301a:	4313      	orrs	r3, r2
 800301c:	b21a      	sxth	r2, r3
 800301e:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8003022:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	811a      	strh	r2, [r3, #8]


		if((entity->x1)*(entity->y1) < 1024)
 800302a:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 800302e:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8003038:	461a      	mov	r2, r3
 800303a:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 800303e:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003048:	fb02 f303 	mul.w	r3, r2, r3
 800304c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003050:	da1f      	bge.n	8003092 <read_image_file+0x1a6>
		{
			/*Pentru un singur frame alocam exact cat trebuie */
			entity->ST.SD.data = malloc(3*sizeof(char)*(entity->x1)*(entity->y1));
 8003052:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8003056:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8003060:	461a      	mov	r2, r3
 8003062:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8003066:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003070:	fb03 f202 	mul.w	r2, r3, r2
 8003074:	4613      	mov	r3, r2
 8003076:	005b      	lsls	r3, r3, #1
 8003078:	4413      	add	r3, r2
 800307a:	4618      	mov	r0, r3
 800307c:	f00a fb4c 	bl	800d718 <malloc>
 8003080:	4603      	mov	r3, r0
 8003082:	461a      	mov	r2, r3
 8003084:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8003088:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	60da      	str	r2, [r3, #12]
 8003090:	e00b      	b.n	80030aa <read_image_file+0x1be>
		}

		else
		{
			/*Alocam maxim 3072 de octeti per frame*/
			entity->ST.SD.data = malloc(sizeof(char)*3072);
 8003092:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8003096:	f00a fb3f 	bl	800d718 <malloc>
 800309a:	4603      	mov	r3, r0
 800309c:	461a      	mov	r2, r3
 800309e:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80030a2:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	60da      	str	r2, [r3, #12]
		}

		flagNewImageFile = 0;
 80030aa:	4b4e      	ldr	r3, [pc, #312]	@ (80031e4 <read_image_file+0x2f8>)
 80030ac:	2200      	movs	r2, #0
 80030ae:	701a      	strb	r2, [r3, #0]
		currentFrame = 0;
 80030b0:	4b4e      	ldr	r3, [pc, #312]	@ (80031ec <read_image_file+0x300>)
 80030b2:	2200      	movs	r2, #0
 80030b4:	801a      	strh	r2, [r3, #0]

		currentPosition = byteRead;
 80030b6:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80030ba:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a49      	ldr	r2, [pc, #292]	@ (80031e8 <read_image_file+0x2fc>)
 80030c2:	6013      	str	r3, [r2, #0]
		f_lseek(&file, currentPosition); /*Mutam cursorul dupa header*/
 80030c4:	4b48      	ldr	r3, [pc, #288]	@ (80031e8 <read_image_file+0x2fc>)
 80030c6:	681a      	ldr	r2, [r3, #0]
 80030c8:	f107 031c 	add.w	r3, r7, #28
 80030cc:	4611      	mov	r1, r2
 80030ce:	4618      	mov	r0, r3
 80030d0:	f009 ff18 	bl	800cf04 <f_lseek>

		/*Aflam dimensiune in octeti a imaginii de citit (scadem dimensiunea headerului)*/
		fileSize = f_size(&file) - 4;
 80030d4:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80030d8:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 80030dc:	68db      	ldr	r3, [r3, #12]
 80030de:	3b04      	subs	r3, #4
 80030e0:	4a43      	ldr	r2, [pc, #268]	@ (80031f0 <read_image_file+0x304>)
 80030e2:	6013      	str	r3, [r2, #0]

		/*calculam numarul de frameuri*/

		nrFrames = fileSize / n;
 80030e4:	4b42      	ldr	r3, [pc, #264]	@ (80031f0 <read_image_file+0x304>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4a42      	ldr	r2, [pc, #264]	@ (80031f4 <read_image_file+0x308>)
 80030ea:	6812      	ldr	r2, [r2, #0]
 80030ec:	fbb3 f3f2 	udiv	r3, r3, r2
 80030f0:	4a41      	ldr	r2, [pc, #260]	@ (80031f8 <read_image_file+0x30c>)
 80030f2:	6013      	str	r3, [r2, #0]
 80030f4:	e007      	b.n	8003106 <read_image_file+0x21a>
	}


	else
	{
		f_lseek(&file, currentPosition); /*Revenim la pozitia anterioara citirii*/
 80030f6:	4b3c      	ldr	r3, [pc, #240]	@ (80031e8 <read_image_file+0x2fc>)
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	f107 031c 	add.w	r3, r7, #28
 80030fe:	4611      	mov	r1, r2
 8003100:	4618      	mov	r0, r3
 8003102:	f009 feff 	bl	800cf04 <f_lseek>
	}



	if(fileSize == n)
 8003106:	4b3a      	ldr	r3, [pc, #232]	@ (80031f0 <read_image_file+0x304>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a3a      	ldr	r2, [pc, #232]	@ (80031f4 <read_image_file+0x308>)
 800310c:	6812      	ldr	r2, [r2, #0]
 800310e:	4293      	cmp	r3, r2
 8003110:	d104      	bne.n	800311c <read_image_file+0x230>
	{
		nrFrames--; /*pastram logica primului frame pana la n*/
 8003112:	4b39      	ldr	r3, [pc, #228]	@ (80031f8 <read_image_file+0x30c>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	3b01      	subs	r3, #1
 8003118:	4a37      	ldr	r2, [pc, #220]	@ (80031f8 <read_image_file+0x30c>)
 800311a:	6013      	str	r3, [r2, #0]
	}

	if(fileSize%n != 0 && nrFrames!=0)
 800311c:	4b34      	ldr	r3, [pc, #208]	@ (80031f0 <read_image_file+0x304>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a34      	ldr	r2, [pc, #208]	@ (80031f4 <read_image_file+0x308>)
 8003122:	6812      	ldr	r2, [r2, #0]
 8003124:	fbb3 f1f2 	udiv	r1, r3, r2
 8003128:	fb01 f202 	mul.w	r2, r1, r2
 800312c:	1a9b      	subs	r3, r3, r2
 800312e:	2b00      	cmp	r3, #0
 8003130:	d008      	beq.n	8003144 <read_image_file+0x258>
 8003132:	4b31      	ldr	r3, [pc, #196]	@ (80031f8 <read_image_file+0x30c>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d004      	beq.n	8003144 <read_image_file+0x258>
	{
		nrFrames++;
 800313a:	4b2f      	ldr	r3, [pc, #188]	@ (80031f8 <read_image_file+0x30c>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	3301      	adds	r3, #1
 8003140:	4a2d      	ldr	r2, [pc, #180]	@ (80031f8 <read_image_file+0x30c>)
 8003142:	6013      	str	r3, [r2, #0]
	}

	*indexFlag = 0;
 8003144:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8003148:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	2200      	movs	r2, #0
 8003150:	801a      	strh	r2, [r3, #0]
	char tempBuffer[n];
 8003152:	4b28      	ldr	r3, [pc, #160]	@ (80031f4 <read_image_file+0x308>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	3b01      	subs	r3, #1
 8003158:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
 800315c:	4b25      	ldr	r3, [pc, #148]	@ (80031f4 <read_image_file+0x308>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	461a      	mov	r2, r3
 8003162:	2300      	movs	r3, #0
 8003164:	4690      	mov	r8, r2
 8003166:	4699      	mov	r9, r3
 8003168:	f04f 0200 	mov.w	r2, #0
 800316c:	f04f 0300 	mov.w	r3, #0
 8003170:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003174:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003178:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800317c:	4b1d      	ldr	r3, [pc, #116]	@ (80031f4 <read_image_file+0x308>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	461a      	mov	r2, r3
 8003182:	2300      	movs	r3, #0
 8003184:	4614      	mov	r4, r2
 8003186:	461d      	mov	r5, r3
 8003188:	f04f 0200 	mov.w	r2, #0
 800318c:	f04f 0300 	mov.w	r3, #0
 8003190:	00eb      	lsls	r3, r5, #3
 8003192:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003196:	00e2      	lsls	r2, r4, #3
 8003198:	4b16      	ldr	r3, [pc, #88]	@ (80031f4 <read_image_file+0x308>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	3307      	adds	r3, #7
 800319e:	08db      	lsrs	r3, r3, #3
 80031a0:	00db      	lsls	r3, r3, #3
 80031a2:	ebad 0d03 	sub.w	sp, sp, r3
 80031a6:	466b      	mov	r3, sp
 80031a8:	3300      	adds	r3, #0
 80031aa:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c

	f_read(&file, tempBuffer, (sizeof(char)*n), &byteRead);
 80031ae:	4b11      	ldr	r3, [pc, #68]	@ (80031f4 <read_image_file+0x308>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	461a      	mov	r2, r3
 80031b4:	f107 0318 	add.w	r3, r7, #24
 80031b8:	f107 001c 	add.w	r0, r7, #28
 80031bc:	f8d7 124c 	ldr.w	r1, [r7, #588]	@ 0x24c
 80031c0:	f009 fb44 	bl	800c84c <f_read>
	(*indexFlag) = byteRead;
 80031c4:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80031c8:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	b29a      	uxth	r2, r3
 80031d0:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80031d4:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	801a      	strh	r2, [r3, #0]

	for(uint16_t i=0; i<byteRead; i++)
 80031dc:	2300      	movs	r3, #0
 80031de:	f8a7 3256 	strh.w	r3, [r7, #598]	@ 0x256
 80031e2:	e01f      	b.n	8003224 <read_image_file+0x338>
 80031e4:	2000000a 	.word	0x2000000a
 80031e8:	200146b0 	.word	0x200146b0
 80031ec:	200146b4 	.word	0x200146b4
 80031f0:	200146b8 	.word	0x200146b8
 80031f4:	0800e964 	.word	0x0800e964
 80031f8:	200146bc 	.word	0x200146bc
	{
		/*Vom parcurge bufferul la intervale de 2 valori HEXA, preluand caracterele ascii
		 * pe care le vom transforma in zecimal ex: FF1200FE3000...*/

		entity->ST.SD.data[i] = tempBuffer[i];
 80031fc:	f8b7 2256 	ldrh.w	r2, [r7, #598]	@ 0x256
 8003200:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8003204:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	68d9      	ldr	r1, [r3, #12]
 800320c:	f8b7 3256 	ldrh.w	r3, [r7, #598]	@ 0x256
 8003210:	440b      	add	r3, r1
 8003212:	f8d7 124c 	ldr.w	r1, [r7, #588]	@ 0x24c
 8003216:	5c8a      	ldrb	r2, [r1, r2]
 8003218:	701a      	strb	r2, [r3, #0]
	for(uint16_t i=0; i<byteRead; i++)
 800321a:	f8b7 3256 	ldrh.w	r3, [r7, #598]	@ 0x256
 800321e:	3301      	adds	r3, #1
 8003220:	f8a7 3256 	strh.w	r3, [r7, #598]	@ 0x256
 8003224:	f8b7 2256 	ldrh.w	r2, [r7, #598]	@ 0x256
 8003228:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 800322c:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	429a      	cmp	r2, r3
 8003234:	d3e2      	bcc.n	80031fc <read_image_file+0x310>

	}


	currentFrame++;
 8003236:	4b1d      	ldr	r3, [pc, #116]	@ (80032ac <read_image_file+0x3c0>)
 8003238:	881b      	ldrh	r3, [r3, #0]
 800323a:	3301      	adds	r3, #1
 800323c:	b29a      	uxth	r2, r3
 800323e:	4b1b      	ldr	r3, [pc, #108]	@ (80032ac <read_image_file+0x3c0>)
 8003240:	801a      	strh	r2, [r3, #0]

	if((currentFrame >= nrFrames) || ((*(indexFlag)) < 3072))
 8003242:	4b1a      	ldr	r3, [pc, #104]	@ (80032ac <read_image_file+0x3c0>)
 8003244:	881b      	ldrh	r3, [r3, #0]
 8003246:	461a      	mov	r2, r3
 8003248:	4b19      	ldr	r3, [pc, #100]	@ (80032b0 <read_image_file+0x3c4>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	429a      	cmp	r2, r3
 800324e:	d208      	bcs.n	8003262 <read_image_file+0x376>
 8003250:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8003254:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	881b      	ldrh	r3, [r3, #0]
 800325c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003260:	d20f      	bcs.n	8003282 <read_image_file+0x396>
	{
		/*Resetare flag pentru reinitializare*/

		*flagImgDone = 1;
 8003262:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8003266:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	2201      	movs	r2, #1
 800326e:	701a      	strb	r2, [r3, #0]

		flagNewImageFile = 1;
 8003270:	4b10      	ldr	r3, [pc, #64]	@ (80032b4 <read_image_file+0x3c8>)
 8003272:	2201      	movs	r2, #1
 8003274:	701a      	strb	r2, [r3, #0]
		f_close(&file);
 8003276:	f107 031c 	add.w	r3, r7, #28
 800327a:	4618      	mov	r0, r3
 800327c:	f009 fe18 	bl	800ceb0 <f_close>
		return;
 8003280:	e00d      	b.n	800329e <read_image_file+0x3b2>
	}


	currentPosition = f_tell(&file);
 8003282:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8003286:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 800328a:	699b      	ldr	r3, [r3, #24]
 800328c:	4a0a      	ldr	r2, [pc, #40]	@ (80032b8 <read_image_file+0x3cc>)
 800328e:	6013      	str	r3, [r2, #0]


	f_close(&file);
 8003290:	f107 031c 	add.w	r3, r7, #28
 8003294:	4618      	mov	r0, r3
 8003296:	f009 fe0b 	bl	800ceb0 <f_close>
 800329a:	46b5      	mov	sp, r6
 800329c:	e000      	b.n	80032a0 <read_image_file+0x3b4>
		return;
 800329e:	46b5      	mov	sp, r6


}
 80032a0:	f507 7717 	add.w	r7, r7, #604	@ 0x25c
 80032a4:	46bd      	mov	sp, r7
 80032a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80032aa:	bf00      	nop
 80032ac:	200146b4 	.word	0x200146b4
 80032b0:	200146bc 	.word	0x200146bc
 80032b4:	2000000a 	.word	0x2000000a
 80032b8:	200146b0 	.word	0x200146b0

080032bc <frame_number_x>:



static uint16_t frame_number_x(ENTITY *entity, const float factor)
{
 80032bc:	b480      	push	{r7}
 80032be:	b087      	sub	sp, #28
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	60f8      	str	r0, [r7, #12]
 80032c4:	ed87 0a02 	vstr	s0, [r7, #8]

	uint8_t x = 1;
 80032c8:	2301      	movs	r3, #1
 80032ca:	75fb      	strb	r3, [r7, #23]

	if(factor > 1)
 80032cc:	edd7 7a02 	vldr	s15, [r7, #8]
 80032d0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80032d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032dc:	dd33      	ble.n	8003346 <frame_number_x+0x8a>
	{
		while((((int)(entity->x1)*factor*factor*x) <= (32*32)))
 80032de:	e00b      	b.n	80032f8 <frame_number_x+0x3c>
		{
			if(x == entity->y1)
 80032e0:	7dfb      	ldrb	r3, [r7, #23]
 80032e2:	68fa      	ldr	r2, [r7, #12]
 80032e4:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d102      	bne.n	80032f2 <frame_number_x+0x36>
			{
				return x;
 80032ec:	7dfb      	ldrb	r3, [r7, #23]
 80032ee:	b29b      	uxth	r3, r3
 80032f0:	e05f      	b.n	80033b2 <frame_number_x+0xf6>
			}

			x++;
 80032f2:	7dfb      	ldrb	r3, [r7, #23]
 80032f4:	3301      	adds	r3, #1
 80032f6:	75fb      	strb	r3, [r7, #23]
		while((((int)(entity->x1)*factor*factor*x) <= (32*32)))
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80032fe:	ee07 3a90 	vmov	s15, r3
 8003302:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003306:	edd7 7a02 	vldr	s15, [r7, #8]
 800330a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800330e:	edd7 7a02 	vldr	s15, [r7, #8]
 8003312:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003316:	7dfb      	ldrb	r3, [r7, #23]
 8003318:	ee07 3a90 	vmov	s15, r3
 800331c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003320:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003324:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80033c0 <frame_number_x+0x104>
 8003328:	eef4 7ac7 	vcmpe.f32	s15, s14
 800332c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003330:	d9d6      	bls.n	80032e0 <frame_number_x+0x24>
		}


		if(x==1)
 8003332:	7dfb      	ldrb	r3, [r7, #23]
 8003334:	2b01      	cmp	r3, #1
 8003336:	d101      	bne.n	800333c <frame_number_x+0x80>
		{
			return 1;
 8003338:	2301      	movs	r3, #1
 800333a:	e03a      	b.n	80033b2 <frame_number_x+0xf6>
		}

		else
		{
			return (x-1);
 800333c:	7dfb      	ldrb	r3, [r7, #23]
 800333e:	b29b      	uxth	r3, r3
 8003340:	3b01      	subs	r3, #1
 8003342:	b29b      	uxth	r3, r3
 8003344:	e035      	b.n	80033b2 <frame_number_x+0xf6>
	}


	else
	{
		x = 0;
 8003346:	2300      	movs	r3, #0
 8003348:	75fb      	strb	r3, [r7, #23]

		while((((int)(entity->x1)*x) <= (32*32)))
 800334a:	e016      	b.n	800337a <frame_number_x+0xbe>
		{
			if(x == entity->y1)
 800334c:	7dfb      	ldrb	r3, [r7, #23]
 800334e:	68fa      	ldr	r2, [r7, #12]
 8003350:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8003354:	4293      	cmp	r3, r2
 8003356:	d102      	bne.n	800335e <frame_number_x+0xa2>
			{
				return x;
 8003358:	7dfb      	ldrb	r3, [r7, #23]
 800335a:	b29b      	uxth	r3, r3
 800335c:	e029      	b.n	80033b2 <frame_number_x+0xf6>
			}

			x = x + (int)(1/factor);
 800335e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003362:	ed97 7a02 	vldr	s14, [r7, #8]
 8003366:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800336a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800336e:	edc7 7a01 	vstr	s15, [r7, #4]
 8003372:	793a      	ldrb	r2, [r7, #4]
 8003374:	7dfb      	ldrb	r3, [r7, #23]
 8003376:	4413      	add	r3, r2
 8003378:	75fb      	strb	r3, [r7, #23]
		while((((int)(entity->x1)*x) <= (32*32)))
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8003380:	461a      	mov	r2, r3
 8003382:	7dfb      	ldrb	r3, [r7, #23]
 8003384:	fb02 f303 	mul.w	r3, r2, r3
 8003388:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800338c:	ddde      	ble.n	800334c <frame_number_x+0x90>
		}


		return (x-(1/factor));
 800338e:	7dfb      	ldrb	r3, [r7, #23]
 8003390:	ee07 3a90 	vmov	s15, r3
 8003394:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003398:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800339c:	edd7 6a02 	vldr	s13, [r7, #8]
 80033a0:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80033a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80033ac:	ee17 3a90 	vmov	r3, s15
 80033b0:	b29b      	uxth	r3, r3

	}


}
 80033b2:	4618      	mov	r0, r3
 80033b4:	371c      	adds	r7, #28
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr
 80033be:	bf00      	nop
 80033c0:	44800000 	.word	0x44800000

080033c4 <read_image_file_scaling>:



void read_image_file_scaling(char *filePathName, ENTITY *entity, const float factor, uint16_t *px, bool *flagTerm)
{
 80033c4:	b590      	push	{r4, r7, lr}
 80033c6:	f5ad 7d17 	sub.w	sp, sp, #604	@ 0x25c
 80033ca:	af00      	add	r7, sp, #0
 80033cc:	f507 7416 	add.w	r4, r7, #600	@ 0x258
 80033d0:	f5a4 7411 	sub.w	r4, r4, #580	@ 0x244
 80033d4:	6020      	str	r0, [r4, #0]
 80033d6:	f507 7016 	add.w	r0, r7, #600	@ 0x258
 80033da:	f5a0 7012 	sub.w	r0, r0, #584	@ 0x248
 80033de:	6001      	str	r1, [r0, #0]
 80033e0:	f507 7116 	add.w	r1, r7, #600	@ 0x258
 80033e4:	f5a1 7113 	sub.w	r1, r1, #588	@ 0x24c
 80033e8:	ed81 0a00 	vstr	s0, [r1]
 80033ec:	f507 7116 	add.w	r1, r7, #600	@ 0x258
 80033f0:	f5a1 7114 	sub.w	r1, r1, #592	@ 0x250
 80033f4:	600a      	str	r2, [r1, #0]
 80033f6:	f507 7216 	add.w	r2, r7, #600	@ 0x258
 80033fa:	f5a2 7215 	sub.w	r2, r2, #596	@ 0x254
 80033fe:	6013      	str	r3, [r2, #0]

	FRESULT res;
	FIL file;
	UINT byteRead;

	res = f_open(&file, filePathName, FA_READ);
 8003400:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8003404:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8003408:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800340c:	2201      	movs	r2, #1
 800340e:	6819      	ldr	r1, [r3, #0]
 8003410:	f009 f862 	bl	800c4d8 <f_open>
 8003414:	4603      	mov	r3, r0
 8003416:	f887 3257 	strb.w	r3, [r7, #599]	@ 0x257

	if(res != FR_OK)
 800341a:	f897 3257 	ldrb.w	r3, [r7, #599]	@ 0x257
 800341e:	2b00      	cmp	r3, #0
 8003420:	f040 81be 	bne.w	80037a0 <read_image_file_scaling+0x3dc>
	static FSIZE_t currentPosition = 0;

	static uint16_t x = 0; /*Numarul de linii din M1 ai sa avem sub 32x32 pixeli de prelucrat in M2*/
	static unsigned int nrFrames = 0;

	if(flagNewImageFile == 1)
 8003424:	4ba9      	ldr	r3, [pc, #676]	@ (80036cc <read_image_file_scaling+0x308>)
 8003426:	781b      	ldrb	r3, [r3, #0]
 8003428:	2b00      	cmp	r3, #0
 800342a:	f000 8112 	beq.w	8003652 <read_image_file_scaling+0x28e>

		/*Vom citi initial headerul care contine latimea si lungimea imaginii. Primii 4 octeti ai fisierului*/

		uint8_t headerBuffer[4];

		currentPosition = 0;
 800342e:	4ba8      	ldr	r3, [pc, #672]	@ (80036d0 <read_image_file_scaling+0x30c>)
 8003430:	2200      	movs	r2, #0
 8003432:	601a      	str	r2, [r3, #0]
		f_lseek(&file, currentPosition);
 8003434:	4ba6      	ldr	r3, [pc, #664]	@ (80036d0 <read_image_file_scaling+0x30c>)
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800343c:	4611      	mov	r1, r2
 800343e:	4618      	mov	r0, r3
 8003440:	f009 fd60 	bl	800cf04 <f_lseek>


		f_read(&file, headerBuffer, 4, &byteRead);
 8003444:	f107 0320 	add.w	r3, r7, #32
 8003448:	f107 011c 	add.w	r1, r7, #28
 800344c:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8003450:	2204      	movs	r2, #4
 8003452:	f009 f9fb 	bl	800c84c <f_read>

		/*prelucrarea bufferului 4 octeti Little Endian*/
		entity->x1 = 0;
 8003456:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 800345a:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	2200      	movs	r2, #0
 8003462:	80da      	strh	r2, [r3, #6]
		entity->y1 = 0;
 8003464:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8003468:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	2200      	movs	r2, #0
 8003470:	811a      	strh	r2, [r3, #8]

		entity->x1 = ((entity->x1 | headerBuffer[1]) << 8) | (entity->x1 | headerBuffer[0]); /*Latimea*/
 8003472:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8003476:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8003480:	461a      	mov	r2, r3
 8003482:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8003486:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 800348a:	785b      	ldrb	r3, [r3, #1]
 800348c:	4313      	orrs	r3, r2
 800348e:	021b      	lsls	r3, r3, #8
 8003490:	b21a      	sxth	r2, r3
 8003492:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8003496:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f9b3 1006 	ldrsh.w	r1, [r3, #6]
 80034a0:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80034a4:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 80034a8:	781b      	ldrb	r3, [r3, #0]
 80034aa:	b21b      	sxth	r3, r3
 80034ac:	430b      	orrs	r3, r1
 80034ae:	b21b      	sxth	r3, r3
 80034b0:	4313      	orrs	r3, r2
 80034b2:	b21a      	sxth	r2, r3
 80034b4:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80034b8:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	80da      	strh	r2, [r3, #6]
		entity->y1 = ((entity->y1 | headerBuffer[3]) << 8) | (entity->y1 | headerBuffer[2]); /*Lungimea*/
 80034c0:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80034c4:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80034ce:	461a      	mov	r2, r3
 80034d0:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80034d4:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 80034d8:	78db      	ldrb	r3, [r3, #3]
 80034da:	4313      	orrs	r3, r2
 80034dc:	021b      	lsls	r3, r3, #8
 80034de:	b21a      	sxth	r2, r3
 80034e0:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80034e4:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f9b3 1008 	ldrsh.w	r1, [r3, #8]
 80034ee:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80034f2:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 80034f6:	789b      	ldrb	r3, [r3, #2]
 80034f8:	b21b      	sxth	r3, r3
 80034fa:	430b      	orrs	r3, r1
 80034fc:	b21b      	sxth	r3, r3
 80034fe:	4313      	orrs	r3, r2
 8003500:	b21a      	sxth	r2, r3
 8003502:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8003506:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	811a      	strh	r2, [r3, #8]


		flagNewImageFile = 0;
 800350e:	4b6f      	ldr	r3, [pc, #444]	@ (80036cc <read_image_file_scaling+0x308>)
 8003510:	2200      	movs	r2, #0
 8003512:	701a      	strb	r2, [r3, #0]
		currentFrame = 0;
 8003514:	4b6f      	ldr	r3, [pc, #444]	@ (80036d4 <read_image_file_scaling+0x310>)
 8003516:	2200      	movs	r2, #0
 8003518:	801a      	strh	r2, [r3, #0]
		flagOneFrame = 0;
 800351a:	4b6f      	ldr	r3, [pc, #444]	@ (80036d8 <read_image_file_scaling+0x314>)
 800351c:	2200      	movs	r2, #0
 800351e:	701a      	strb	r2, [r3, #0]

		currentPosition = byteRead;
 8003520:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8003524:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a69      	ldr	r2, [pc, #420]	@ (80036d0 <read_image_file_scaling+0x30c>)
 800352c:	6013      	str	r3, [r2, #0]
		f_lseek(&file, currentPosition); /*Mutam cursorul dupa header*/
 800352e:	4b68      	ldr	r3, [pc, #416]	@ (80036d0 <read_image_file_scaling+0x30c>)
 8003530:	681a      	ldr	r2, [r3, #0]
 8003532:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003536:	4611      	mov	r1, r2
 8003538:	4618      	mov	r0, r3
 800353a:	f009 fce3 	bl	800cf04 <f_lseek>


		x = frame_number_x(entity, factor); /*numarul de linii cuprins in fiecare frame al matricei M1*/
 800353e:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8003542:	f5a3 7213 	sub.w	r2, r3, #588	@ 0x24c
 8003546:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 800354a:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 800354e:	ed92 0a00 	vldr	s0, [r2]
 8003552:	6818      	ldr	r0, [r3, #0]
 8003554:	f7ff feb2 	bl	80032bc <frame_number_x>
 8003558:	4603      	mov	r3, r0
 800355a:	461a      	mov	r2, r3
 800355c:	4b5f      	ldr	r3, [pc, #380]	@ (80036dc <read_image_file_scaling+0x318>)
 800355e:	801a      	strh	r2, [r3, #0]
		*px = x;
 8003560:	4b5e      	ldr	r3, [pc, #376]	@ (80036dc <read_image_file_scaling+0x318>)
 8003562:	881a      	ldrh	r2, [r3, #0]
 8003564:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8003568:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	801a      	strh	r2, [r3, #0]

		if(x == entity->y1)
 8003570:	4b5a      	ldr	r3, [pc, #360]	@ (80036dc <read_image_file_scaling+0x318>)
 8003572:	881b      	ldrh	r3, [r3, #0]
 8003574:	461a      	mov	r2, r3
 8003576:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 800357a:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003584:	429a      	cmp	r2, r3
 8003586:	d125      	bne.n	80035d4 <read_image_file_scaling+0x210>
		{
			flagOneFrame = 1;
 8003588:	4b53      	ldr	r3, [pc, #332]	@ (80036d8 <read_image_file_scaling+0x314>)
 800358a:	2201      	movs	r2, #1
 800358c:	701a      	strb	r2, [r3, #0]
			nrFrames = 1; /*Avem o imagine care scalata are mai putini de 32x32 pixeli*/
 800358e:	4b54      	ldr	r3, [pc, #336]	@ (80036e0 <read_image_file_scaling+0x31c>)
 8003590:	2201      	movs	r2, #1
 8003592:	601a      	str	r2, [r3, #0]
			entity->ST.SD.data = malloc(3*sizeof(char)*(entity->x1)*(entity->y1));
 8003594:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8003598:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80035a2:	461a      	mov	r2, r3
 80035a4:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80035a8:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80035b2:	fb03 f202 	mul.w	r2, r3, r2
 80035b6:	4613      	mov	r3, r2
 80035b8:	005b      	lsls	r3, r3, #1
 80035ba:	4413      	add	r3, r2
 80035bc:	4618      	mov	r0, r3
 80035be:	f00a f8ab 	bl	800d718 <malloc>
 80035c2:	4603      	mov	r3, r0
 80035c4:	461a      	mov	r2, r3
 80035c6:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80035ca:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	60da      	str	r2, [r3, #12]
 80035d2:	e046      	b.n	8003662 <read_image_file_scaling+0x29e>

		}

		else
		{
			entity->ST.SD.data = malloc(3*sizeof(char)*(entity->x1)*x);
 80035d4:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80035d8:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80035e2:	461a      	mov	r2, r3
 80035e4:	4b3d      	ldr	r3, [pc, #244]	@ (80036dc <read_image_file_scaling+0x318>)
 80035e6:	881b      	ldrh	r3, [r3, #0]
 80035e8:	fb03 f202 	mul.w	r2, r3, r2
 80035ec:	4613      	mov	r3, r2
 80035ee:	005b      	lsls	r3, r3, #1
 80035f0:	4413      	add	r3, r2
 80035f2:	4618      	mov	r0, r3
 80035f4:	f00a f890 	bl	800d718 <malloc>
 80035f8:	4603      	mov	r3, r0
 80035fa:	461a      	mov	r2, r3
 80035fc:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8003600:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	60da      	str	r2, [r3, #12]

			nrFrames = (entity->y1) / x;
 8003608:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 800360c:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003616:	461a      	mov	r2, r3
 8003618:	4b30      	ldr	r3, [pc, #192]	@ (80036dc <read_image_file_scaling+0x318>)
 800361a:	881b      	ldrh	r3, [r3, #0]
 800361c:	fb92 f3f3 	sdiv	r3, r2, r3
 8003620:	461a      	mov	r2, r3
 8003622:	4b2f      	ldr	r3, [pc, #188]	@ (80036e0 <read_image_file_scaling+0x31c>)
 8003624:	601a      	str	r2, [r3, #0]

			if((entity->y1) % x != 0)
 8003626:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 800362a:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003634:	4a29      	ldr	r2, [pc, #164]	@ (80036dc <read_image_file_scaling+0x318>)
 8003636:	8812      	ldrh	r2, [r2, #0]
 8003638:	fb93 f1f2 	sdiv	r1, r3, r2
 800363c:	fb01 f202 	mul.w	r2, r1, r2
 8003640:	1a9b      	subs	r3, r3, r2
 8003642:	2b00      	cmp	r3, #0
 8003644:	d00d      	beq.n	8003662 <read_image_file_scaling+0x29e>
			{
				nrFrames++;
 8003646:	4b26      	ldr	r3, [pc, #152]	@ (80036e0 <read_image_file_scaling+0x31c>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	3301      	adds	r3, #1
 800364c:	4a24      	ldr	r2, [pc, #144]	@ (80036e0 <read_image_file_scaling+0x31c>)
 800364e:	6013      	str	r3, [r2, #0]
 8003650:	e007      	b.n	8003662 <read_image_file_scaling+0x29e>
	}


	else
	{
		f_lseek(&file, currentPosition); /*Revenim la pozitia anterioara citirii*/
 8003652:	4b1f      	ldr	r3, [pc, #124]	@ (80036d0 <read_image_file_scaling+0x30c>)
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800365a:	4611      	mov	r1, r2
 800365c:	4618      	mov	r0, r3
 800365e:	f009 fc51 	bl	800cf04 <f_lseek>
	}


	/*Vom pune in entity->data primele valori*/

	if(flagOneFrame == 1)
 8003662:	4b1d      	ldr	r3, [pc, #116]	@ (80036d8 <read_image_file_scaling+0x314>)
 8003664:	781b      	ldrb	r3, [r3, #0]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d03c      	beq.n	80036e4 <read_image_file_scaling+0x320>
	{
		f_read(&file, entity->ST.SD.data, (3*sizeof(char)*(entity->x1)*(entity->y1)), &byteRead);
 800366a:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 800366e:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	68d9      	ldr	r1, [r3, #12]
 8003676:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 800367a:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8003684:	461a      	mov	r2, r3
 8003686:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 800368a:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003694:	fb03 f202 	mul.w	r2, r3, r2
 8003698:	4613      	mov	r3, r2
 800369a:	005b      	lsls	r3, r3, #1
 800369c:	441a      	add	r2, r3
 800369e:	f107 0320 	add.w	r3, r7, #32
 80036a2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80036a6:	f009 f8d1 	bl	800c84c <f_read>

		*flagTerm = 1;
 80036aa:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80036ae:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	2201      	movs	r2, #1
 80036b6:	701a      	strb	r2, [r3, #0]
		flagNewImageFile = 1;
 80036b8:	4b04      	ldr	r3, [pc, #16]	@ (80036cc <read_image_file_scaling+0x308>)
 80036ba:	2201      	movs	r2, #1
 80036bc:	701a      	strb	r2, [r3, #0]
		f_close(&file);
 80036be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80036c2:	4618      	mov	r0, r3
 80036c4:	f009 fbf4 	bl	800ceb0 <f_close>
		return;
 80036c8:	e06b      	b.n	80037a2 <read_image_file_scaling+0x3de>
 80036ca:	bf00      	nop
 80036cc:	2000000b 	.word	0x2000000b
 80036d0:	200146c0 	.word	0x200146c0
 80036d4:	200146c4 	.word	0x200146c4
 80036d8:	200146c6 	.word	0x200146c6
 80036dc:	200146c8 	.word	0x200146c8
 80036e0:	200146cc 	.word	0x200146cc

	}

	else
	{
		f_read(&file, entity->ST.SD.data, (3*sizeof(char)*(entity->x1)*x), &byteRead);
 80036e4:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80036e8:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	68d9      	ldr	r1, [r3, #12]
 80036f0:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80036f4:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80036fe:	461a      	mov	r2, r3
 8003700:	4b2a      	ldr	r3, [pc, #168]	@ (80037ac <read_image_file_scaling+0x3e8>)
 8003702:	881b      	ldrh	r3, [r3, #0]
 8003704:	fb03 f202 	mul.w	r2, r3, r2
 8003708:	4613      	mov	r3, r2
 800370a:	005b      	lsls	r3, r3, #1
 800370c:	441a      	add	r2, r3
 800370e:	f107 0320 	add.w	r3, r7, #32
 8003712:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8003716:	f009 f899 	bl	800c84c <f_read>

		currentFrame++;
 800371a:	4b25      	ldr	r3, [pc, #148]	@ (80037b0 <read_image_file_scaling+0x3ec>)
 800371c:	881b      	ldrh	r3, [r3, #0]
 800371e:	3301      	adds	r3, #1
 8003720:	b29a      	uxth	r2, r3
 8003722:	4b23      	ldr	r3, [pc, #140]	@ (80037b0 <read_image_file_scaling+0x3ec>)
 8003724:	801a      	strh	r2, [r3, #0]

		if((currentFrame >= nrFrames))
 8003726:	4b22      	ldr	r3, [pc, #136]	@ (80037b0 <read_image_file_scaling+0x3ec>)
 8003728:	881b      	ldrh	r3, [r3, #0]
 800372a:	461a      	mov	r2, r3
 800372c:	4b21      	ldr	r3, [pc, #132]	@ (80037b4 <read_image_file_scaling+0x3f0>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	429a      	cmp	r2, r3
 8003732:	d328      	bcc.n	8003786 <read_image_file_scaling+0x3c2>
		{
			*px = (entity->y1) - x*(nrFrames-1); /*recalculam ultimul numar de linii de citit*/
 8003734:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8003738:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003742:	b29a      	uxth	r2, r3
 8003744:	4b1b      	ldr	r3, [pc, #108]	@ (80037b4 <read_image_file_scaling+0x3f0>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	3b01      	subs	r3, #1
 800374a:	b299      	uxth	r1, r3
 800374c:	4b17      	ldr	r3, [pc, #92]	@ (80037ac <read_image_file_scaling+0x3e8>)
 800374e:	881b      	ldrh	r3, [r3, #0]
 8003750:	fb11 f303 	smulbb	r3, r1, r3
 8003754:	b29b      	uxth	r3, r3
 8003756:	1ad3      	subs	r3, r2, r3
 8003758:	b29a      	uxth	r2, r3
 800375a:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 800375e:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	801a      	strh	r2, [r3, #0]
			*flagTerm = 1;
 8003766:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 800376a:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	2201      	movs	r2, #1
 8003772:	701a      	strb	r2, [r3, #0]
			flagNewImageFile = 1;
 8003774:	4b10      	ldr	r3, [pc, #64]	@ (80037b8 <read_image_file_scaling+0x3f4>)
 8003776:	2201      	movs	r2, #1
 8003778:	701a      	strb	r2, [r3, #0]
			f_close(&file);
 800377a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800377e:	4618      	mov	r0, r3
 8003780:	f009 fb96 	bl	800ceb0 <f_close>
			return;
 8003784:	e00d      	b.n	80037a2 <read_image_file_scaling+0x3de>
		}



		currentPosition = f_tell(&file);
 8003786:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 800378a:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 800378e:	699b      	ldr	r3, [r3, #24]
 8003790:	4a0a      	ldr	r2, [pc, #40]	@ (80037bc <read_image_file_scaling+0x3f8>)
 8003792:	6013      	str	r3, [r2, #0]
		f_close(&file);
 8003794:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003798:	4618      	mov	r0, r3
 800379a:	f009 fb89 	bl	800ceb0 <f_close>
 800379e:	e000      	b.n	80037a2 <read_image_file_scaling+0x3de>
		return;
 80037a0:	bf00      	nop

	}



}
 80037a2:	f507 7717 	add.w	r7, r7, #604	@ 0x25c
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd90      	pop	{r4, r7, pc}
 80037aa:	bf00      	nop
 80037ac:	200146c8 	.word	0x200146c8
 80037b0:	200146c4 	.word	0x200146c4
 80037b4:	200146cc 	.word	0x200146cc
 80037b8:	2000000b 	.word	0x2000000b
 80037bc:	200146c0 	.word	0x200146c0

080037c0 <write_image_file>:



void write_image_file(char *filePathName, uint8_t *data, size_t nrBytesData, int16_t x1, int16_t y1, bool flagTerm)
{
 80037c0:	b590      	push	{r4, r7, lr}
 80037c2:	f5ad 7d15 	sub.w	sp, sp, #596	@ 0x254
 80037c6:	af00      	add	r7, sp, #0
 80037c8:	f507 7414 	add.w	r4, r7, #592	@ 0x250
 80037cc:	f5a4 7411 	sub.w	r4, r4, #580	@ 0x244
 80037d0:	6020      	str	r0, [r4, #0]
 80037d2:	f507 7014 	add.w	r0, r7, #592	@ 0x250
 80037d6:	f5a0 7012 	sub.w	r0, r0, #584	@ 0x248
 80037da:	6001      	str	r1, [r0, #0]
 80037dc:	f507 7114 	add.w	r1, r7, #592	@ 0x250
 80037e0:	f5a1 7113 	sub.w	r1, r1, #588	@ 0x24c
 80037e4:	600a      	str	r2, [r1, #0]
 80037e6:	461a      	mov	r2, r3
 80037e8:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80037ec:	f2a3 234e 	subw	r3, r3, #590	@ 0x24e
 80037f0:	801a      	strh	r2, [r3, #0]


	static bool flagStart = 0;
	static FSIZE_t currentPosition = 0;

	if(flagStart == 0)
 80037f2:	4b4b      	ldr	r3, [pc, #300]	@ (8003920 <write_image_file+0x160>)
 80037f4:	781b      	ldrb	r3, [r3, #0]
 80037f6:	f083 0301 	eor.w	r3, r3, #1
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d04b      	beq.n	8003898 <write_image_file+0xd8>
	{

		res = f_open(&file, filePathName, FA_WRITE | FA_CREATE_ALWAYS);
 8003800:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8003804:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8003808:	f107 001c 	add.w	r0, r7, #28
 800380c:	220a      	movs	r2, #10
 800380e:	6819      	ldr	r1, [r3, #0]
 8003810:	f008 fe62 	bl	800c4d8 <f_open>
 8003814:	4603      	mov	r3, r0
 8003816:	f887 324f 	strb.w	r3, [r7, #591]	@ 0x24f


		if (res != FR_OK)
 800381a:	f897 324f 	ldrb.w	r3, [r7, #591]	@ 0x24f
 800381e:	2b00      	cmp	r3, #0
 8003820:	d177      	bne.n	8003912 <write_image_file+0x152>
		{
		    return;
		}


		currentPosition = 0;
 8003822:	4b40      	ldr	r3, [pc, #256]	@ (8003924 <write_image_file+0x164>)
 8003824:	2200      	movs	r2, #0
 8003826:	601a      	str	r2, [r3, #0]
		/*
		 * Scriem mai intai headerul anume
		 * dimensiunea imaginii asociate
		 */

		header[0] = (int8_t)(x1);
 8003828:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800382c:	f2a3 234e 	subw	r3, r3, #590	@ 0x24e
 8003830:	881b      	ldrh	r3, [r3, #0]
 8003832:	b2da      	uxtb	r2, r3
 8003834:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8003838:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 800383c:	701a      	strb	r2, [r3, #0]
		header[1] = (int8_t)(x1>>8);
 800383e:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8003842:	f2a3 234e 	subw	r3, r3, #590	@ 0x24e
 8003846:	f9b3 3000 	ldrsh.w	r3, [r3]
 800384a:	121b      	asrs	r3, r3, #8
 800384c:	b21b      	sxth	r3, r3
 800384e:	b2da      	uxtb	r2, r3
 8003850:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8003854:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8003858:	705a      	strb	r2, [r3, #1]
		header[2] = (int8_t)(y1);
 800385a:	f8b7 3260 	ldrh.w	r3, [r7, #608]	@ 0x260
 800385e:	b2da      	uxtb	r2, r3
 8003860:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8003864:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8003868:	709a      	strb	r2, [r3, #2]
		header[3] = (int8_t)(y1>>8);
 800386a:	f9b7 3260 	ldrsh.w	r3, [r7, #608]	@ 0x260
 800386e:	121b      	asrs	r3, r3, #8
 8003870:	b21b      	sxth	r3, r3
 8003872:	b2da      	uxtb	r2, r3
 8003874:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8003878:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 800387c:	70da      	strb	r2, [r3, #3]

		f_write(&file, header, 4, &byteWr);
 800387e:	f107 0318 	add.w	r3, r7, #24
 8003882:	f107 0114 	add.w	r1, r7, #20
 8003886:	f107 001c 	add.w	r0, r7, #28
 800388a:	2204      	movs	r2, #4
 800388c:	f009 f91d 	bl	800caca <f_write>

		flagStart = 1;
 8003890:	4b23      	ldr	r3, [pc, #140]	@ (8003920 <write_image_file+0x160>)
 8003892:	2201      	movs	r2, #1
 8003894:	701a      	strb	r2, [r3, #0]
 8003896:	e018      	b.n	80038ca <write_image_file+0x10a>
	}


	else
	{
		res = f_open(&file, filePathName, FA_WRITE | FA_OPEN_ALWAYS);
 8003898:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800389c:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 80038a0:	f107 001c 	add.w	r0, r7, #28
 80038a4:	2212      	movs	r2, #18
 80038a6:	6819      	ldr	r1, [r3, #0]
 80038a8:	f008 fe16 	bl	800c4d8 <f_open>
 80038ac:	4603      	mov	r3, r0
 80038ae:	f887 324f 	strb.w	r3, [r7, #591]	@ 0x24f

		if (res != FR_OK)
 80038b2:	f897 324f 	ldrb.w	r3, [r7, #591]	@ 0x24f
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d12d      	bne.n	8003916 <write_image_file+0x156>
		{
		    return;
		}

		f_lseek(&file, currentPosition);
 80038ba:	4b1a      	ldr	r3, [pc, #104]	@ (8003924 <write_image_file+0x164>)
 80038bc:	681a      	ldr	r2, [r3, #0]
 80038be:	f107 031c 	add.w	r3, r7, #28
 80038c2:	4611      	mov	r1, r2
 80038c4:	4618      	mov	r0, r3
 80038c6:	f009 fb1d 	bl	800cf04 <f_lseek>

	}


	if(flagTerm == 1)
 80038ca:	f897 3264 	ldrb.w	r3, [r7, #612]	@ 0x264
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d002      	beq.n	80038d8 <write_image_file+0x118>
	{
		flagStart = 0;
 80038d2:	4b13      	ldr	r3, [pc, #76]	@ (8003920 <write_image_file+0x160>)
 80038d4:	2200      	movs	r2, #0
 80038d6:	701a      	strb	r2, [r3, #0]

	}


	f_write(&file, data, nrBytesData, &byteWr);
 80038d8:	f107 0318 	add.w	r3, r7, #24
 80038dc:	f507 7214 	add.w	r2, r7, #592	@ 0x250
 80038e0:	f5a2 7213 	sub.w	r2, r2, #588	@ 0x24c
 80038e4:	f507 7114 	add.w	r1, r7, #592	@ 0x250
 80038e8:	f5a1 7112 	sub.w	r1, r1, #584	@ 0x248
 80038ec:	f107 001c 	add.w	r0, r7, #28
 80038f0:	6812      	ldr	r2, [r2, #0]
 80038f2:	6809      	ldr	r1, [r1, #0]
 80038f4:	f009 f8e9 	bl	800caca <f_write>
	currentPosition = f_tell(&file);
 80038f8:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80038fc:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 8003900:	699b      	ldr	r3, [r3, #24]
 8003902:	4a08      	ldr	r2, [pc, #32]	@ (8003924 <write_image_file+0x164>)
 8003904:	6013      	str	r3, [r2, #0]

	f_close(&file);
 8003906:	f107 031c 	add.w	r3, r7, #28
 800390a:	4618      	mov	r0, r3
 800390c:	f009 fad0 	bl	800ceb0 <f_close>
 8003910:	e002      	b.n	8003918 <write_image_file+0x158>
		    return;
 8003912:	bf00      	nop
 8003914:	e000      	b.n	8003918 <write_image_file+0x158>
		    return;
 8003916:	bf00      	nop

}
 8003918:	f507 7715 	add.w	r7, r7, #596	@ 0x254
 800391c:	46bd      	mov	sp, r7
 800391e:	bd90      	pop	{r4, r7, pc}
 8003920:	200146d0 	.word	0x200146d0
 8003924:	200146d4 	.word	0x200146d4

08003928 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003928:	b480      	push	{r7}
 800392a:	b083      	sub	sp, #12
 800392c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800392e:	2300      	movs	r3, #0
 8003930:	607b      	str	r3, [r7, #4]
 8003932:	4b10      	ldr	r3, [pc, #64]	@ (8003974 <HAL_MspInit+0x4c>)
 8003934:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003936:	4a0f      	ldr	r2, [pc, #60]	@ (8003974 <HAL_MspInit+0x4c>)
 8003938:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800393c:	6453      	str	r3, [r2, #68]	@ 0x44
 800393e:	4b0d      	ldr	r3, [pc, #52]	@ (8003974 <HAL_MspInit+0x4c>)
 8003940:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003942:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003946:	607b      	str	r3, [r7, #4]
 8003948:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800394a:	2300      	movs	r3, #0
 800394c:	603b      	str	r3, [r7, #0]
 800394e:	4b09      	ldr	r3, [pc, #36]	@ (8003974 <HAL_MspInit+0x4c>)
 8003950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003952:	4a08      	ldr	r2, [pc, #32]	@ (8003974 <HAL_MspInit+0x4c>)
 8003954:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003958:	6413      	str	r3, [r2, #64]	@ 0x40
 800395a:	4b06      	ldr	r3, [pc, #24]	@ (8003974 <HAL_MspInit+0x4c>)
 800395c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800395e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003962:	603b      	str	r3, [r7, #0]
 8003964:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003966:	bf00      	nop
 8003968:	370c      	adds	r7, #12
 800396a:	46bd      	mov	sp, r7
 800396c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003970:	4770      	bx	lr
 8003972:	bf00      	nop
 8003974:	40023800 	.word	0x40023800

08003978 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b08a      	sub	sp, #40	@ 0x28
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003980:	f107 0314 	add.w	r3, r7, #20
 8003984:	2200      	movs	r2, #0
 8003986:	601a      	str	r2, [r3, #0]
 8003988:	605a      	str	r2, [r3, #4]
 800398a:	609a      	str	r2, [r3, #8]
 800398c:	60da      	str	r2, [r3, #12]
 800398e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a30      	ldr	r2, [pc, #192]	@ (8003a58 <HAL_DAC_MspInit+0xe0>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d159      	bne.n	8003a4e <HAL_DAC_MspInit+0xd6>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800399a:	2300      	movs	r3, #0
 800399c:	613b      	str	r3, [r7, #16]
 800399e:	4b2f      	ldr	r3, [pc, #188]	@ (8003a5c <HAL_DAC_MspInit+0xe4>)
 80039a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039a2:	4a2e      	ldr	r2, [pc, #184]	@ (8003a5c <HAL_DAC_MspInit+0xe4>)
 80039a4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80039a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80039aa:	4b2c      	ldr	r3, [pc, #176]	@ (8003a5c <HAL_DAC_MspInit+0xe4>)
 80039ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80039b2:	613b      	str	r3, [r7, #16]
 80039b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039b6:	2300      	movs	r3, #0
 80039b8:	60fb      	str	r3, [r7, #12]
 80039ba:	4b28      	ldr	r3, [pc, #160]	@ (8003a5c <HAL_DAC_MspInit+0xe4>)
 80039bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039be:	4a27      	ldr	r2, [pc, #156]	@ (8003a5c <HAL_DAC_MspInit+0xe4>)
 80039c0:	f043 0301 	orr.w	r3, r3, #1
 80039c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80039c6:	4b25      	ldr	r3, [pc, #148]	@ (8003a5c <HAL_DAC_MspInit+0xe4>)
 80039c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039ca:	f003 0301 	and.w	r3, r3, #1
 80039ce:	60fb      	str	r3, [r7, #12]
 80039d0:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80039d2:	2310      	movs	r3, #16
 80039d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80039d6:	2303      	movs	r3, #3
 80039d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039da:	2300      	movs	r3, #0
 80039dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039de:	f107 0314 	add.w	r3, r7, #20
 80039e2:	4619      	mov	r1, r3
 80039e4:	481e      	ldr	r0, [pc, #120]	@ (8003a60 <HAL_DAC_MspInit+0xe8>)
 80039e6:	f001 f94d 	bl	8004c84 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 80039ea:	4b1e      	ldr	r3, [pc, #120]	@ (8003a64 <HAL_DAC_MspInit+0xec>)
 80039ec:	4a1e      	ldr	r2, [pc, #120]	@ (8003a68 <HAL_DAC_MspInit+0xf0>)
 80039ee:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 80039f0:	4b1c      	ldr	r3, [pc, #112]	@ (8003a64 <HAL_DAC_MspInit+0xec>)
 80039f2:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 80039f6:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80039f8:	4b1a      	ldr	r3, [pc, #104]	@ (8003a64 <HAL_DAC_MspInit+0xec>)
 80039fa:	2240      	movs	r2, #64	@ 0x40
 80039fc:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 80039fe:	4b19      	ldr	r3, [pc, #100]	@ (8003a64 <HAL_DAC_MspInit+0xec>)
 8003a00:	2200      	movs	r2, #0
 8003a02:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 8003a04:	4b17      	ldr	r3, [pc, #92]	@ (8003a64 <HAL_DAC_MspInit+0xec>)
 8003a06:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003a0a:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003a0c:	4b15      	ldr	r3, [pc, #84]	@ (8003a64 <HAL_DAC_MspInit+0xec>)
 8003a0e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003a12:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003a14:	4b13      	ldr	r3, [pc, #76]	@ (8003a64 <HAL_DAC_MspInit+0xec>)
 8003a16:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003a1a:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 8003a1c:	4b11      	ldr	r3, [pc, #68]	@ (8003a64 <HAL_DAC_MspInit+0xec>)
 8003a1e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003a22:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003a24:	4b0f      	ldr	r3, [pc, #60]	@ (8003a64 <HAL_DAC_MspInit+0xec>)
 8003a26:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003a2a:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003a2c:	4b0d      	ldr	r3, [pc, #52]	@ (8003a64 <HAL_DAC_MspInit+0xec>)
 8003a2e:	2200      	movs	r2, #0
 8003a30:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 8003a32:	480c      	ldr	r0, [pc, #48]	@ (8003a64 <HAL_DAC_MspInit+0xec>)
 8003a34:	f000 fd24 	bl	8004480 <HAL_DMA_Init>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d001      	beq.n	8003a42 <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 8003a3e:	f7ff f9e7 	bl	8002e10 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	4a07      	ldr	r2, [pc, #28]	@ (8003a64 <HAL_DAC_MspInit+0xec>)
 8003a46:	609a      	str	r2, [r3, #8]
 8003a48:	4a06      	ldr	r2, [pc, #24]	@ (8003a64 <HAL_DAC_MspInit+0xec>)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8003a4e:	bf00      	nop
 8003a50:	3728      	adds	r7, #40	@ 0x28
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	bf00      	nop
 8003a58:	40007400 	.word	0x40007400
 8003a5c:	40023800 	.word	0x40023800
 8003a60:	40020000 	.word	0x40020000
 8003a64:	20014148 	.word	0x20014148
 8003a68:	40026088 	.word	0x40026088

08003a6c <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b08a      	sub	sp, #40	@ 0x28
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a74:	f107 0314 	add.w	r3, r7, #20
 8003a78:	2200      	movs	r2, #0
 8003a7a:	601a      	str	r2, [r3, #0]
 8003a7c:	605a      	str	r2, [r3, #4]
 8003a7e:	609a      	str	r2, [r3, #8]
 8003a80:	60da      	str	r2, [r3, #12]
 8003a82:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a31      	ldr	r2, [pc, #196]	@ (8003b50 <HAL_SD_MspInit+0xe4>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d15b      	bne.n	8003b46 <HAL_SD_MspInit+0xda>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8003a8e:	2300      	movs	r3, #0
 8003a90:	613b      	str	r3, [r7, #16]
 8003a92:	4b30      	ldr	r3, [pc, #192]	@ (8003b54 <HAL_SD_MspInit+0xe8>)
 8003a94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a96:	4a2f      	ldr	r2, [pc, #188]	@ (8003b54 <HAL_SD_MspInit+0xe8>)
 8003a98:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003a9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a9e:	4b2d      	ldr	r3, [pc, #180]	@ (8003b54 <HAL_SD_MspInit+0xe8>)
 8003aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003aa2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003aa6:	613b      	str	r3, [r7, #16]
 8003aa8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003aaa:	2300      	movs	r3, #0
 8003aac:	60fb      	str	r3, [r7, #12]
 8003aae:	4b29      	ldr	r3, [pc, #164]	@ (8003b54 <HAL_SD_MspInit+0xe8>)
 8003ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ab2:	4a28      	ldr	r2, [pc, #160]	@ (8003b54 <HAL_SD_MspInit+0xe8>)
 8003ab4:	f043 0304 	orr.w	r3, r3, #4
 8003ab8:	6313      	str	r3, [r2, #48]	@ 0x30
 8003aba:	4b26      	ldr	r3, [pc, #152]	@ (8003b54 <HAL_SD_MspInit+0xe8>)
 8003abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003abe:	f003 0304 	and.w	r3, r3, #4
 8003ac2:	60fb      	str	r3, [r7, #12]
 8003ac4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	60bb      	str	r3, [r7, #8]
 8003aca:	4b22      	ldr	r3, [pc, #136]	@ (8003b54 <HAL_SD_MspInit+0xe8>)
 8003acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ace:	4a21      	ldr	r2, [pc, #132]	@ (8003b54 <HAL_SD_MspInit+0xe8>)
 8003ad0:	f043 0308 	orr.w	r3, r3, #8
 8003ad4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ad6:	4b1f      	ldr	r3, [pc, #124]	@ (8003b54 <HAL_SD_MspInit+0xe8>)
 8003ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ada:	f003 0308 	and.w	r3, r3, #8
 8003ade:	60bb      	str	r3, [r7, #8]
 8003ae0:	68bb      	ldr	r3, [r7, #8]
    /**SDIO GPIO Configuration
    PC8     ------> SDIO_D0
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003ae2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ae6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ae8:	2302      	movs	r3, #2
 8003aea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003aec:	2301      	movs	r3, #1
 8003aee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003af0:	2303      	movs	r3, #3
 8003af2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8003af4:	230c      	movs	r3, #12
 8003af6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003af8:	f107 0314 	add.w	r3, r7, #20
 8003afc:	4619      	mov	r1, r3
 8003afe:	4816      	ldr	r0, [pc, #88]	@ (8003b58 <HAL_SD_MspInit+0xec>)
 8003b00:	f001 f8c0 	bl	8004c84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003b04:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003b08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b0a:	2302      	movs	r3, #2
 8003b0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b0e:	2300      	movs	r3, #0
 8003b10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b12:	2303      	movs	r3, #3
 8003b14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8003b16:	230c      	movs	r3, #12
 8003b18:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b1a:	f107 0314 	add.w	r3, r7, #20
 8003b1e:	4619      	mov	r1, r3
 8003b20:	480d      	ldr	r0, [pc, #52]	@ (8003b58 <HAL_SD_MspInit+0xec>)
 8003b22:	f001 f8af 	bl	8004c84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003b26:	2304      	movs	r3, #4
 8003b28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b2a:	2302      	movs	r3, #2
 8003b2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b32:	2303      	movs	r3, #3
 8003b34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8003b36:	230c      	movs	r3, #12
 8003b38:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003b3a:	f107 0314 	add.w	r3, r7, #20
 8003b3e:	4619      	mov	r1, r3
 8003b40:	4806      	ldr	r0, [pc, #24]	@ (8003b5c <HAL_SD_MspInit+0xf0>)
 8003b42:	f001 f89f 	bl	8004c84 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8003b46:	bf00      	nop
 8003b48:	3728      	adds	r7, #40	@ 0x28
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	40012c00 	.word	0x40012c00
 8003b54:	40023800 	.word	0x40023800
 8003b58:	40020800 	.word	0x40020800
 8003b5c:	40020c00 	.word	0x40020c00

08003b60 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b08c      	sub	sp, #48	@ 0x30
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b68:	f107 031c 	add.w	r3, r7, #28
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	601a      	str	r2, [r3, #0]
 8003b70:	605a      	str	r2, [r3, #4]
 8003b72:	609a      	str	r2, [r3, #8]
 8003b74:	60da      	str	r2, [r3, #12]
 8003b76:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a74      	ldr	r2, [pc, #464]	@ (8003d50 <HAL_SPI_MspInit+0x1f0>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	f040 8089 	bne.w	8003c96 <HAL_SPI_MspInit+0x136>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003b84:	2300      	movs	r3, #0
 8003b86:	61bb      	str	r3, [r7, #24]
 8003b88:	4b72      	ldr	r3, [pc, #456]	@ (8003d54 <HAL_SPI_MspInit+0x1f4>)
 8003b8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b8c:	4a71      	ldr	r2, [pc, #452]	@ (8003d54 <HAL_SPI_MspInit+0x1f4>)
 8003b8e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003b92:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b94:	4b6f      	ldr	r3, [pc, #444]	@ (8003d54 <HAL_SPI_MspInit+0x1f4>)
 8003b96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b98:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b9c:	61bb      	str	r3, [r7, #24]
 8003b9e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	617b      	str	r3, [r7, #20]
 8003ba4:	4b6b      	ldr	r3, [pc, #428]	@ (8003d54 <HAL_SPI_MspInit+0x1f4>)
 8003ba6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ba8:	4a6a      	ldr	r2, [pc, #424]	@ (8003d54 <HAL_SPI_MspInit+0x1f4>)
 8003baa:	f043 0301 	orr.w	r3, r3, #1
 8003bae:	6313      	str	r3, [r2, #48]	@ 0x30
 8003bb0:	4b68      	ldr	r3, [pc, #416]	@ (8003d54 <HAL_SPI_MspInit+0x1f4>)
 8003bb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bb4:	f003 0301 	and.w	r3, r3, #1
 8003bb8:	617b      	str	r3, [r7, #20]
 8003bba:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003bbc:	23e0      	movs	r3, #224	@ 0xe0
 8003bbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bc0:	2302      	movs	r3, #2
 8003bc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bc8:	2303      	movs	r3, #3
 8003bca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003bcc:	2305      	movs	r3, #5
 8003bce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bd0:	f107 031c 	add.w	r3, r7, #28
 8003bd4:	4619      	mov	r1, r3
 8003bd6:	4860      	ldr	r0, [pc, #384]	@ (8003d58 <HAL_SPI_MspInit+0x1f8>)
 8003bd8:	f001 f854 	bl	8004c84 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8003bdc:	4b5f      	ldr	r3, [pc, #380]	@ (8003d5c <HAL_SPI_MspInit+0x1fc>)
 8003bde:	4a60      	ldr	r2, [pc, #384]	@ (8003d60 <HAL_SPI_MspInit+0x200>)
 8003be0:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8003be2:	4b5e      	ldr	r3, [pc, #376]	@ (8003d5c <HAL_SPI_MspInit+0x1fc>)
 8003be4:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8003be8:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003bea:	4b5c      	ldr	r3, [pc, #368]	@ (8003d5c <HAL_SPI_MspInit+0x1fc>)
 8003bec:	2240      	movs	r2, #64	@ 0x40
 8003bee:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003bf0:	4b5a      	ldr	r3, [pc, #360]	@ (8003d5c <HAL_SPI_MspInit+0x1fc>)
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003bf6:	4b59      	ldr	r3, [pc, #356]	@ (8003d5c <HAL_SPI_MspInit+0x1fc>)
 8003bf8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003bfc:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003bfe:	4b57      	ldr	r3, [pc, #348]	@ (8003d5c <HAL_SPI_MspInit+0x1fc>)
 8003c00:	2200      	movs	r2, #0
 8003c02:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003c04:	4b55      	ldr	r3, [pc, #340]	@ (8003d5c <HAL_SPI_MspInit+0x1fc>)
 8003c06:	2200      	movs	r2, #0
 8003c08:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8003c0a:	4b54      	ldr	r3, [pc, #336]	@ (8003d5c <HAL_SPI_MspInit+0x1fc>)
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003c10:	4b52      	ldr	r3, [pc, #328]	@ (8003d5c <HAL_SPI_MspInit+0x1fc>)
 8003c12:	2200      	movs	r2, #0
 8003c14:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003c16:	4b51      	ldr	r3, [pc, #324]	@ (8003d5c <HAL_SPI_MspInit+0x1fc>)
 8003c18:	2200      	movs	r2, #0
 8003c1a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003c1c:	484f      	ldr	r0, [pc, #316]	@ (8003d5c <HAL_SPI_MspInit+0x1fc>)
 8003c1e:	f000 fc2f 	bl	8004480 <HAL_DMA_Init>
 8003c22:	4603      	mov	r3, r0
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d001      	beq.n	8003c2c <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8003c28:	f7ff f8f2 	bl	8002e10 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	4a4b      	ldr	r2, [pc, #300]	@ (8003d5c <HAL_SPI_MspInit+0x1fc>)
 8003c30:	649a      	str	r2, [r3, #72]	@ 0x48
 8003c32:	4a4a      	ldr	r2, [pc, #296]	@ (8003d5c <HAL_SPI_MspInit+0x1fc>)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8003c38:	4b4a      	ldr	r3, [pc, #296]	@ (8003d64 <HAL_SPI_MspInit+0x204>)
 8003c3a:	4a4b      	ldr	r2, [pc, #300]	@ (8003d68 <HAL_SPI_MspInit+0x208>)
 8003c3c:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8003c3e:	4b49      	ldr	r3, [pc, #292]	@ (8003d64 <HAL_SPI_MspInit+0x204>)
 8003c40:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8003c44:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003c46:	4b47      	ldr	r3, [pc, #284]	@ (8003d64 <HAL_SPI_MspInit+0x204>)
 8003c48:	2200      	movs	r2, #0
 8003c4a:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c4c:	4b45      	ldr	r3, [pc, #276]	@ (8003d64 <HAL_SPI_MspInit+0x204>)
 8003c4e:	2200      	movs	r2, #0
 8003c50:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003c52:	4b44      	ldr	r3, [pc, #272]	@ (8003d64 <HAL_SPI_MspInit+0x204>)
 8003c54:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003c58:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003c5a:	4b42      	ldr	r3, [pc, #264]	@ (8003d64 <HAL_SPI_MspInit+0x204>)
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003c60:	4b40      	ldr	r3, [pc, #256]	@ (8003d64 <HAL_SPI_MspInit+0x204>)
 8003c62:	2200      	movs	r2, #0
 8003c64:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8003c66:	4b3f      	ldr	r3, [pc, #252]	@ (8003d64 <HAL_SPI_MspInit+0x204>)
 8003c68:	2200      	movs	r2, #0
 8003c6a:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003c6c:	4b3d      	ldr	r3, [pc, #244]	@ (8003d64 <HAL_SPI_MspInit+0x204>)
 8003c6e:	2200      	movs	r2, #0
 8003c70:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003c72:	4b3c      	ldr	r3, [pc, #240]	@ (8003d64 <HAL_SPI_MspInit+0x204>)
 8003c74:	2200      	movs	r2, #0
 8003c76:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8003c78:	483a      	ldr	r0, [pc, #232]	@ (8003d64 <HAL_SPI_MspInit+0x204>)
 8003c7a:	f000 fc01 	bl	8004480 <HAL_DMA_Init>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d001      	beq.n	8003c88 <HAL_SPI_MspInit+0x128>
    {
      Error_Handler();
 8003c84:	f7ff f8c4 	bl	8002e10 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	4a36      	ldr	r2, [pc, #216]	@ (8003d64 <HAL_SPI_MspInit+0x204>)
 8003c8c:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003c8e:	4a35      	ldr	r2, [pc, #212]	@ (8003d64 <HAL_SPI_MspInit+0x204>)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003c94:	e057      	b.n	8003d46 <HAL_SPI_MspInit+0x1e6>
  else if(hspi->Instance==SPI2)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4a34      	ldr	r2, [pc, #208]	@ (8003d6c <HAL_SPI_MspInit+0x20c>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d152      	bne.n	8003d46 <HAL_SPI_MspInit+0x1e6>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	613b      	str	r3, [r7, #16]
 8003ca4:	4b2b      	ldr	r3, [pc, #172]	@ (8003d54 <HAL_SPI_MspInit+0x1f4>)
 8003ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca8:	4a2a      	ldr	r2, [pc, #168]	@ (8003d54 <HAL_SPI_MspInit+0x1f4>)
 8003caa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003cae:	6413      	str	r3, [r2, #64]	@ 0x40
 8003cb0:	4b28      	ldr	r3, [pc, #160]	@ (8003d54 <HAL_SPI_MspInit+0x1f4>)
 8003cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cb4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003cb8:	613b      	str	r3, [r7, #16]
 8003cba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	60fb      	str	r3, [r7, #12]
 8003cc0:	4b24      	ldr	r3, [pc, #144]	@ (8003d54 <HAL_SPI_MspInit+0x1f4>)
 8003cc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cc4:	4a23      	ldr	r2, [pc, #140]	@ (8003d54 <HAL_SPI_MspInit+0x1f4>)
 8003cc6:	f043 0304 	orr.w	r3, r3, #4
 8003cca:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ccc:	4b21      	ldr	r3, [pc, #132]	@ (8003d54 <HAL_SPI_MspInit+0x1f4>)
 8003cce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cd0:	f003 0304 	and.w	r3, r3, #4
 8003cd4:	60fb      	str	r3, [r7, #12]
 8003cd6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003cd8:	2300      	movs	r3, #0
 8003cda:	60bb      	str	r3, [r7, #8]
 8003cdc:	4b1d      	ldr	r3, [pc, #116]	@ (8003d54 <HAL_SPI_MspInit+0x1f4>)
 8003cde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ce0:	4a1c      	ldr	r2, [pc, #112]	@ (8003d54 <HAL_SPI_MspInit+0x1f4>)
 8003ce2:	f043 0302 	orr.w	r3, r3, #2
 8003ce6:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ce8:	4b1a      	ldr	r3, [pc, #104]	@ (8003d54 <HAL_SPI_MspInit+0x1f4>)
 8003cea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cec:	f003 0302 	and.w	r3, r3, #2
 8003cf0:	60bb      	str	r3, [r7, #8]
 8003cf2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003cf4:	2308      	movs	r3, #8
 8003cf6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cf8:	2302      	movs	r3, #2
 8003cfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d00:	2303      	movs	r3, #3
 8003d02:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003d04:	2305      	movs	r3, #5
 8003d06:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d08:	f107 031c 	add.w	r3, r7, #28
 8003d0c:	4619      	mov	r1, r3
 8003d0e:	4818      	ldr	r0, [pc, #96]	@ (8003d70 <HAL_SPI_MspInit+0x210>)
 8003d10:	f000 ffb8 	bl	8004c84 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003d14:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003d18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d1a:	2302      	movs	r3, #2
 8003d1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d22:	2303      	movs	r3, #3
 8003d24:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003d26:	2305      	movs	r3, #5
 8003d28:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d2a:	f107 031c 	add.w	r3, r7, #28
 8003d2e:	4619      	mov	r1, r3
 8003d30:	4810      	ldr	r0, [pc, #64]	@ (8003d74 <HAL_SPI_MspInit+0x214>)
 8003d32:	f000 ffa7 	bl	8004c84 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8003d36:	2200      	movs	r2, #0
 8003d38:	2100      	movs	r1, #0
 8003d3a:	2024      	movs	r0, #36	@ 0x24
 8003d3c:	f000 faef 	bl	800431e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8003d40:	2024      	movs	r0, #36	@ 0x24
 8003d42:	f000 fb08 	bl	8004356 <HAL_NVIC_EnableIRQ>
}
 8003d46:	bf00      	nop
 8003d48:	3730      	adds	r7, #48	@ 0x30
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd80      	pop	{r7, pc}
 8003d4e:	bf00      	nop
 8003d50:	40013000 	.word	0x40013000
 8003d54:	40023800 	.word	0x40023800
 8003d58:	40020000 	.word	0x40020000
 8003d5c:	200142dc 	.word	0x200142dc
 8003d60:	40026458 	.word	0x40026458
 8003d64:	2001433c 	.word	0x2001433c
 8003d68:	40026410 	.word	0x40026410
 8003d6c:	40003800 	.word	0x40003800
 8003d70:	40020800 	.word	0x40020800
 8003d74:	40020400 	.word	0x40020400

08003d78 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b084      	sub	sp, #16
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d88:	d10e      	bne.n	8003da8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	60fb      	str	r3, [r7, #12]
 8003d8e:	4b16      	ldr	r3, [pc, #88]	@ (8003de8 <HAL_TIM_Base_MspInit+0x70>)
 8003d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d92:	4a15      	ldr	r2, [pc, #84]	@ (8003de8 <HAL_TIM_Base_MspInit+0x70>)
 8003d94:	f043 0301 	orr.w	r3, r3, #1
 8003d98:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d9a:	4b13      	ldr	r3, [pc, #76]	@ (8003de8 <HAL_TIM_Base_MspInit+0x70>)
 8003d9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d9e:	f003 0301 	and.w	r3, r3, #1
 8003da2:	60fb      	str	r3, [r7, #12]
 8003da4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003da6:	e01a      	b.n	8003dde <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM4)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a0f      	ldr	r2, [pc, #60]	@ (8003dec <HAL_TIM_Base_MspInit+0x74>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d115      	bne.n	8003dde <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003db2:	2300      	movs	r3, #0
 8003db4:	60bb      	str	r3, [r7, #8]
 8003db6:	4b0c      	ldr	r3, [pc, #48]	@ (8003de8 <HAL_TIM_Base_MspInit+0x70>)
 8003db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dba:	4a0b      	ldr	r2, [pc, #44]	@ (8003de8 <HAL_TIM_Base_MspInit+0x70>)
 8003dbc:	f043 0304 	orr.w	r3, r3, #4
 8003dc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003dc2:	4b09      	ldr	r3, [pc, #36]	@ (8003de8 <HAL_TIM_Base_MspInit+0x70>)
 8003dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dc6:	f003 0304 	and.w	r3, r3, #4
 8003dca:	60bb      	str	r3, [r7, #8]
 8003dcc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003dce:	2200      	movs	r2, #0
 8003dd0:	2100      	movs	r1, #0
 8003dd2:	201e      	movs	r0, #30
 8003dd4:	f000 faa3 	bl	800431e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003dd8:	201e      	movs	r0, #30
 8003dda:	f000 fabc 	bl	8004356 <HAL_NVIC_EnableIRQ>
}
 8003dde:	bf00      	nop
 8003de0:	3710      	adds	r7, #16
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}
 8003de6:	bf00      	nop
 8003de8:	40023800 	.word	0x40023800
 8003dec:	40000800 	.word	0x40000800

08003df0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b08a      	sub	sp, #40	@ 0x28
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003df8:	f107 0314 	add.w	r3, r7, #20
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	601a      	str	r2, [r3, #0]
 8003e00:	605a      	str	r2, [r3, #4]
 8003e02:	609a      	str	r2, [r3, #8]
 8003e04:	60da      	str	r2, [r3, #12]
 8003e06:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a1d      	ldr	r2, [pc, #116]	@ (8003e84 <HAL_UART_MspInit+0x94>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d134      	bne.n	8003e7c <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003e12:	2300      	movs	r3, #0
 8003e14:	613b      	str	r3, [r7, #16]
 8003e16:	4b1c      	ldr	r3, [pc, #112]	@ (8003e88 <HAL_UART_MspInit+0x98>)
 8003e18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e1a:	4a1b      	ldr	r2, [pc, #108]	@ (8003e88 <HAL_UART_MspInit+0x98>)
 8003e1c:	f043 0310 	orr.w	r3, r3, #16
 8003e20:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e22:	4b19      	ldr	r3, [pc, #100]	@ (8003e88 <HAL_UART_MspInit+0x98>)
 8003e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e26:	f003 0310 	and.w	r3, r3, #16
 8003e2a:	613b      	str	r3, [r7, #16]
 8003e2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e2e:	2300      	movs	r3, #0
 8003e30:	60fb      	str	r3, [r7, #12]
 8003e32:	4b15      	ldr	r3, [pc, #84]	@ (8003e88 <HAL_UART_MspInit+0x98>)
 8003e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e36:	4a14      	ldr	r2, [pc, #80]	@ (8003e88 <HAL_UART_MspInit+0x98>)
 8003e38:	f043 0301 	orr.w	r3, r3, #1
 8003e3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e3e:	4b12      	ldr	r3, [pc, #72]	@ (8003e88 <HAL_UART_MspInit+0x98>)
 8003e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e42:	f003 0301 	and.w	r3, r3, #1
 8003e46:	60fb      	str	r3, [r7, #12]
 8003e48:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003e4a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003e4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e50:	2302      	movs	r3, #2
 8003e52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e54:	2300      	movs	r3, #0
 8003e56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e58:	2303      	movs	r3, #3
 8003e5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003e5c:	2307      	movs	r3, #7
 8003e5e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e60:	f107 0314 	add.w	r3, r7, #20
 8003e64:	4619      	mov	r1, r3
 8003e66:	4809      	ldr	r0, [pc, #36]	@ (8003e8c <HAL_UART_MspInit+0x9c>)
 8003e68:	f000 ff0c 	bl	8004c84 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	2100      	movs	r1, #0
 8003e70:	2025      	movs	r0, #37	@ 0x25
 8003e72:	f000 fa54 	bl	800431e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003e76:	2025      	movs	r0, #37	@ 0x25
 8003e78:	f000 fa6d 	bl	8004356 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003e7c:	bf00      	nop
 8003e7e:	3728      	adds	r7, #40	@ 0x28
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}
 8003e84:	40011000 	.word	0x40011000
 8003e88:	40023800 	.word	0x40023800
 8003e8c:	40020000 	.word	0x40020000

08003e90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003e90:	b480      	push	{r7}
 8003e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003e94:	bf00      	nop
 8003e96:	e7fd      	b.n	8003e94 <NMI_Handler+0x4>

08003e98 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003e9c:	bf00      	nop
 8003e9e:	e7fd      	b.n	8003e9c <HardFault_Handler+0x4>

08003ea0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003ea4:	bf00      	nop
 8003ea6:	e7fd      	b.n	8003ea4 <MemManage_Handler+0x4>

08003ea8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003eac:	bf00      	nop
 8003eae:	e7fd      	b.n	8003eac <BusFault_Handler+0x4>

08003eb0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003eb4:	bf00      	nop
 8003eb6:	e7fd      	b.n	8003eb4 <UsageFault_Handler+0x4>

08003eb8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003ebc:	bf00      	nop
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec4:	4770      	bx	lr

08003ec6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003ec6:	b480      	push	{r7}
 8003ec8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003eca:	bf00      	nop
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed2:	4770      	bx	lr

08003ed4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ed8:	f000 f902 	bl	80040e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003edc:	bf00      	nop
 8003ede:	bd80      	pop	{r7, pc}

08003ee0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8003ee4:	4802      	ldr	r0, [pc, #8]	@ (8003ef0 <DMA1_Stream5_IRQHandler+0x10>)
 8003ee6:	f000 fc63 	bl	80047b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003eea:	bf00      	nop
 8003eec:	bd80      	pop	{r7, pc}
 8003eee:	bf00      	nop
 8003ef0:	20014148 	.word	0x20014148

08003ef4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003ef8:	4802      	ldr	r0, [pc, #8]	@ (8003f04 <TIM4_IRQHandler+0x10>)
 8003efa:	f004 fb6b 	bl	80085d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003efe:	bf00      	nop
 8003f00:	bd80      	pop	{r7, pc}
 8003f02:	bf00      	nop
 8003f04:	200143e4 	.word	0x200143e4

08003f08 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8003f0c:	4802      	ldr	r0, [pc, #8]	@ (8003f18 <SPI2_IRQHandler+0x10>)
 8003f0e:	f003 fcc7 	bl	80078a0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8003f12:	bf00      	nop
 8003f14:	bd80      	pop	{r7, pc}
 8003f16:	bf00      	nop
 8003f18:	20014284 	.word	0x20014284

08003f1c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003f20:	4802      	ldr	r0, [pc, #8]	@ (8003f2c <USART1_IRQHandler+0x10>)
 8003f22:	f004 ff5d 	bl	8008de0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003f26:	bf00      	nop
 8003f28:	bd80      	pop	{r7, pc}
 8003f2a:	bf00      	nop
 8003f2c:	2001442c 	.word	0x2001442c

08003f30 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8003f34:	4802      	ldr	r0, [pc, #8]	@ (8003f40 <DMA2_Stream0_IRQHandler+0x10>)
 8003f36:	f000 fc3b 	bl	80047b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003f3a:	bf00      	nop
 8003f3c:	bd80      	pop	{r7, pc}
 8003f3e:	bf00      	nop
 8003f40:	2001433c 	.word	0x2001433c

08003f44 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8003f48:	4802      	ldr	r0, [pc, #8]	@ (8003f54 <DMA2_Stream3_IRQHandler+0x10>)
 8003f4a:	f000 fc31 	bl	80047b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8003f4e:	bf00      	nop
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	200142dc 	.word	0x200142dc

08003f58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b086      	sub	sp, #24
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003f60:	4a14      	ldr	r2, [pc, #80]	@ (8003fb4 <_sbrk+0x5c>)
 8003f62:	4b15      	ldr	r3, [pc, #84]	@ (8003fb8 <_sbrk+0x60>)
 8003f64:	1ad3      	subs	r3, r2, r3
 8003f66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003f6c:	4b13      	ldr	r3, [pc, #76]	@ (8003fbc <_sbrk+0x64>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d102      	bne.n	8003f7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003f74:	4b11      	ldr	r3, [pc, #68]	@ (8003fbc <_sbrk+0x64>)
 8003f76:	4a12      	ldr	r2, [pc, #72]	@ (8003fc0 <_sbrk+0x68>)
 8003f78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003f7a:	4b10      	ldr	r3, [pc, #64]	@ (8003fbc <_sbrk+0x64>)
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	4413      	add	r3, r2
 8003f82:	693a      	ldr	r2, [r7, #16]
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d207      	bcs.n	8003f98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003f88:	f009 fcf8 	bl	800d97c <__errno>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	220c      	movs	r2, #12
 8003f90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003f92:	f04f 33ff 	mov.w	r3, #4294967295
 8003f96:	e009      	b.n	8003fac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003f98:	4b08      	ldr	r3, [pc, #32]	@ (8003fbc <_sbrk+0x64>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003f9e:	4b07      	ldr	r3, [pc, #28]	@ (8003fbc <_sbrk+0x64>)
 8003fa0:	681a      	ldr	r2, [r3, #0]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	4413      	add	r3, r2
 8003fa6:	4a05      	ldr	r2, [pc, #20]	@ (8003fbc <_sbrk+0x64>)
 8003fa8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003faa:	68fb      	ldr	r3, [r7, #12]
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	3718      	adds	r7, #24
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bd80      	pop	{r7, pc}
 8003fb4:	20020000 	.word	0x20020000
 8003fb8:	00000400 	.word	0x00000400
 8003fbc:	200146d8 	.word	0x200146d8
 8003fc0:	20014868 	.word	0x20014868

08003fc4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003fc8:	4b06      	ldr	r3, [pc, #24]	@ (8003fe4 <SystemInit+0x20>)
 8003fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fce:	4a05      	ldr	r2, [pc, #20]	@ (8003fe4 <SystemInit+0x20>)
 8003fd0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003fd4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003fd8:	bf00      	nop
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe0:	4770      	bx	lr
 8003fe2:	bf00      	nop
 8003fe4:	e000ed00 	.word	0xe000ed00

08003fe8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003fe8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004020 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003fec:	f7ff ffea 	bl	8003fc4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003ff0:	480c      	ldr	r0, [pc, #48]	@ (8004024 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003ff2:	490d      	ldr	r1, [pc, #52]	@ (8004028 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003ff4:	4a0d      	ldr	r2, [pc, #52]	@ (800402c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003ff6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ff8:	e002      	b.n	8004000 <LoopCopyDataInit>

08003ffa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ffa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ffc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003ffe:	3304      	adds	r3, #4

08004000 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004000:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004002:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004004:	d3f9      	bcc.n	8003ffa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004006:	4a0a      	ldr	r2, [pc, #40]	@ (8004030 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004008:	4c0a      	ldr	r4, [pc, #40]	@ (8004034 <LoopFillZerobss+0x22>)
  movs r3, #0
 800400a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800400c:	e001      	b.n	8004012 <LoopFillZerobss>

0800400e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800400e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004010:	3204      	adds	r2, #4

08004012 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004012:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004014:	d3fb      	bcc.n	800400e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004016:	f009 fcb7 	bl	800d988 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800401a:	f7fe f945 	bl	80022a8 <main>
  bx  lr    
 800401e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004020:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004024:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004028:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800402c:	0800ea2c 	.word	0x0800ea2c
  ldr r2, =_sbss
 8004030:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8004034:	20014864 	.word	0x20014864

08004038 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004038:	e7fe      	b.n	8004038 <ADC_IRQHandler>
	...

0800403c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004040:	4b0e      	ldr	r3, [pc, #56]	@ (800407c <HAL_Init+0x40>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a0d      	ldr	r2, [pc, #52]	@ (800407c <HAL_Init+0x40>)
 8004046:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800404a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800404c:	4b0b      	ldr	r3, [pc, #44]	@ (800407c <HAL_Init+0x40>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a0a      	ldr	r2, [pc, #40]	@ (800407c <HAL_Init+0x40>)
 8004052:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004056:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004058:	4b08      	ldr	r3, [pc, #32]	@ (800407c <HAL_Init+0x40>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a07      	ldr	r2, [pc, #28]	@ (800407c <HAL_Init+0x40>)
 800405e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004062:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004064:	2003      	movs	r0, #3
 8004066:	f000 f94f 	bl	8004308 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800406a:	200f      	movs	r0, #15
 800406c:	f000 f808 	bl	8004080 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004070:	f7ff fc5a 	bl	8003928 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004074:	2300      	movs	r3, #0
}
 8004076:	4618      	mov	r0, r3
 8004078:	bd80      	pop	{r7, pc}
 800407a:	bf00      	nop
 800407c:	40023c00 	.word	0x40023c00

08004080 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b082      	sub	sp, #8
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004088:	4b12      	ldr	r3, [pc, #72]	@ (80040d4 <HAL_InitTick+0x54>)
 800408a:	681a      	ldr	r2, [r3, #0]
 800408c:	4b12      	ldr	r3, [pc, #72]	@ (80040d8 <HAL_InitTick+0x58>)
 800408e:	781b      	ldrb	r3, [r3, #0]
 8004090:	4619      	mov	r1, r3
 8004092:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004096:	fbb3 f3f1 	udiv	r3, r3, r1
 800409a:	fbb2 f3f3 	udiv	r3, r2, r3
 800409e:	4618      	mov	r0, r3
 80040a0:	f000 f967 	bl	8004372 <HAL_SYSTICK_Config>
 80040a4:	4603      	mov	r3, r0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d001      	beq.n	80040ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80040aa:	2301      	movs	r3, #1
 80040ac:	e00e      	b.n	80040cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2b0f      	cmp	r3, #15
 80040b2:	d80a      	bhi.n	80040ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80040b4:	2200      	movs	r2, #0
 80040b6:	6879      	ldr	r1, [r7, #4]
 80040b8:	f04f 30ff 	mov.w	r0, #4294967295
 80040bc:	f000 f92f 	bl	800431e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80040c0:	4a06      	ldr	r2, [pc, #24]	@ (80040dc <HAL_InitTick+0x5c>)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80040c6:	2300      	movs	r3, #0
 80040c8:	e000      	b.n	80040cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	3708      	adds	r7, #8
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bd80      	pop	{r7, pc}
 80040d4:	2000000c 	.word	0x2000000c
 80040d8:	20000014 	.word	0x20000014
 80040dc:	20000010 	.word	0x20000010

080040e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80040e0:	b480      	push	{r7}
 80040e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80040e4:	4b06      	ldr	r3, [pc, #24]	@ (8004100 <HAL_IncTick+0x20>)
 80040e6:	781b      	ldrb	r3, [r3, #0]
 80040e8:	461a      	mov	r2, r3
 80040ea:	4b06      	ldr	r3, [pc, #24]	@ (8004104 <HAL_IncTick+0x24>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4413      	add	r3, r2
 80040f0:	4a04      	ldr	r2, [pc, #16]	@ (8004104 <HAL_IncTick+0x24>)
 80040f2:	6013      	str	r3, [r2, #0]
}
 80040f4:	bf00      	nop
 80040f6:	46bd      	mov	sp, r7
 80040f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fc:	4770      	bx	lr
 80040fe:	bf00      	nop
 8004100:	20000014 	.word	0x20000014
 8004104:	200146dc 	.word	0x200146dc

08004108 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004108:	b480      	push	{r7}
 800410a:	af00      	add	r7, sp, #0
  return uwTick;
 800410c:	4b03      	ldr	r3, [pc, #12]	@ (800411c <HAL_GetTick+0x14>)
 800410e:	681b      	ldr	r3, [r3, #0]
}
 8004110:	4618      	mov	r0, r3
 8004112:	46bd      	mov	sp, r7
 8004114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004118:	4770      	bx	lr
 800411a:	bf00      	nop
 800411c:	200146dc 	.word	0x200146dc

08004120 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b084      	sub	sp, #16
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004128:	f7ff ffee 	bl	8004108 <HAL_GetTick>
 800412c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004138:	d005      	beq.n	8004146 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800413a:	4b0a      	ldr	r3, [pc, #40]	@ (8004164 <HAL_Delay+0x44>)
 800413c:	781b      	ldrb	r3, [r3, #0]
 800413e:	461a      	mov	r2, r3
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	4413      	add	r3, r2
 8004144:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004146:	bf00      	nop
 8004148:	f7ff ffde 	bl	8004108 <HAL_GetTick>
 800414c:	4602      	mov	r2, r0
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	1ad3      	subs	r3, r2, r3
 8004152:	68fa      	ldr	r2, [r7, #12]
 8004154:	429a      	cmp	r2, r3
 8004156:	d8f7      	bhi.n	8004148 <HAL_Delay+0x28>
  {
  }
}
 8004158:	bf00      	nop
 800415a:	bf00      	nop
 800415c:	3710      	adds	r7, #16
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}
 8004162:	bf00      	nop
 8004164:	20000014 	.word	0x20000014

08004168 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004168:	b480      	push	{r7}
 800416a:	b085      	sub	sp, #20
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	f003 0307 	and.w	r3, r3, #7
 8004176:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004178:	4b0c      	ldr	r3, [pc, #48]	@ (80041ac <__NVIC_SetPriorityGrouping+0x44>)
 800417a:	68db      	ldr	r3, [r3, #12]
 800417c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800417e:	68ba      	ldr	r2, [r7, #8]
 8004180:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004184:	4013      	ands	r3, r2
 8004186:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004190:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004194:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004198:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800419a:	4a04      	ldr	r2, [pc, #16]	@ (80041ac <__NVIC_SetPriorityGrouping+0x44>)
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	60d3      	str	r3, [r2, #12]
}
 80041a0:	bf00      	nop
 80041a2:	3714      	adds	r7, #20
 80041a4:	46bd      	mov	sp, r7
 80041a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041aa:	4770      	bx	lr
 80041ac:	e000ed00 	.word	0xe000ed00

080041b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80041b0:	b480      	push	{r7}
 80041b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80041b4:	4b04      	ldr	r3, [pc, #16]	@ (80041c8 <__NVIC_GetPriorityGrouping+0x18>)
 80041b6:	68db      	ldr	r3, [r3, #12]
 80041b8:	0a1b      	lsrs	r3, r3, #8
 80041ba:	f003 0307 	and.w	r3, r3, #7
}
 80041be:	4618      	mov	r0, r3
 80041c0:	46bd      	mov	sp, r7
 80041c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c6:	4770      	bx	lr
 80041c8:	e000ed00 	.word	0xe000ed00

080041cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b083      	sub	sp, #12
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	4603      	mov	r3, r0
 80041d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	db0b      	blt.n	80041f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80041de:	79fb      	ldrb	r3, [r7, #7]
 80041e0:	f003 021f 	and.w	r2, r3, #31
 80041e4:	4907      	ldr	r1, [pc, #28]	@ (8004204 <__NVIC_EnableIRQ+0x38>)
 80041e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041ea:	095b      	lsrs	r3, r3, #5
 80041ec:	2001      	movs	r0, #1
 80041ee:	fa00 f202 	lsl.w	r2, r0, r2
 80041f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80041f6:	bf00      	nop
 80041f8:	370c      	adds	r7, #12
 80041fa:	46bd      	mov	sp, r7
 80041fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004200:	4770      	bx	lr
 8004202:	bf00      	nop
 8004204:	e000e100 	.word	0xe000e100

08004208 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004208:	b480      	push	{r7}
 800420a:	b083      	sub	sp, #12
 800420c:	af00      	add	r7, sp, #0
 800420e:	4603      	mov	r3, r0
 8004210:	6039      	str	r1, [r7, #0]
 8004212:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004214:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004218:	2b00      	cmp	r3, #0
 800421a:	db0a      	blt.n	8004232 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	b2da      	uxtb	r2, r3
 8004220:	490c      	ldr	r1, [pc, #48]	@ (8004254 <__NVIC_SetPriority+0x4c>)
 8004222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004226:	0112      	lsls	r2, r2, #4
 8004228:	b2d2      	uxtb	r2, r2
 800422a:	440b      	add	r3, r1
 800422c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004230:	e00a      	b.n	8004248 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	b2da      	uxtb	r2, r3
 8004236:	4908      	ldr	r1, [pc, #32]	@ (8004258 <__NVIC_SetPriority+0x50>)
 8004238:	79fb      	ldrb	r3, [r7, #7]
 800423a:	f003 030f 	and.w	r3, r3, #15
 800423e:	3b04      	subs	r3, #4
 8004240:	0112      	lsls	r2, r2, #4
 8004242:	b2d2      	uxtb	r2, r2
 8004244:	440b      	add	r3, r1
 8004246:	761a      	strb	r2, [r3, #24]
}
 8004248:	bf00      	nop
 800424a:	370c      	adds	r7, #12
 800424c:	46bd      	mov	sp, r7
 800424e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004252:	4770      	bx	lr
 8004254:	e000e100 	.word	0xe000e100
 8004258:	e000ed00 	.word	0xe000ed00

0800425c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800425c:	b480      	push	{r7}
 800425e:	b089      	sub	sp, #36	@ 0x24
 8004260:	af00      	add	r7, sp, #0
 8004262:	60f8      	str	r0, [r7, #12]
 8004264:	60b9      	str	r1, [r7, #8]
 8004266:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	f003 0307 	and.w	r3, r3, #7
 800426e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004270:	69fb      	ldr	r3, [r7, #28]
 8004272:	f1c3 0307 	rsb	r3, r3, #7
 8004276:	2b04      	cmp	r3, #4
 8004278:	bf28      	it	cs
 800427a:	2304      	movcs	r3, #4
 800427c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800427e:	69fb      	ldr	r3, [r7, #28]
 8004280:	3304      	adds	r3, #4
 8004282:	2b06      	cmp	r3, #6
 8004284:	d902      	bls.n	800428c <NVIC_EncodePriority+0x30>
 8004286:	69fb      	ldr	r3, [r7, #28]
 8004288:	3b03      	subs	r3, #3
 800428a:	e000      	b.n	800428e <NVIC_EncodePriority+0x32>
 800428c:	2300      	movs	r3, #0
 800428e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004290:	f04f 32ff 	mov.w	r2, #4294967295
 8004294:	69bb      	ldr	r3, [r7, #24]
 8004296:	fa02 f303 	lsl.w	r3, r2, r3
 800429a:	43da      	mvns	r2, r3
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	401a      	ands	r2, r3
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80042a4:	f04f 31ff 	mov.w	r1, #4294967295
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	fa01 f303 	lsl.w	r3, r1, r3
 80042ae:	43d9      	mvns	r1, r3
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042b4:	4313      	orrs	r3, r2
         );
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	3724      	adds	r7, #36	@ 0x24
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr
	...

080042c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b082      	sub	sp, #8
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	3b01      	subs	r3, #1
 80042d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80042d4:	d301      	bcc.n	80042da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80042d6:	2301      	movs	r3, #1
 80042d8:	e00f      	b.n	80042fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80042da:	4a0a      	ldr	r2, [pc, #40]	@ (8004304 <SysTick_Config+0x40>)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	3b01      	subs	r3, #1
 80042e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80042e2:	210f      	movs	r1, #15
 80042e4:	f04f 30ff 	mov.w	r0, #4294967295
 80042e8:	f7ff ff8e 	bl	8004208 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80042ec:	4b05      	ldr	r3, [pc, #20]	@ (8004304 <SysTick_Config+0x40>)
 80042ee:	2200      	movs	r2, #0
 80042f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80042f2:	4b04      	ldr	r3, [pc, #16]	@ (8004304 <SysTick_Config+0x40>)
 80042f4:	2207      	movs	r2, #7
 80042f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80042f8:	2300      	movs	r3, #0
}
 80042fa:	4618      	mov	r0, r3
 80042fc:	3708      	adds	r7, #8
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}
 8004302:	bf00      	nop
 8004304:	e000e010 	.word	0xe000e010

08004308 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b082      	sub	sp, #8
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f7ff ff29 	bl	8004168 <__NVIC_SetPriorityGrouping>
}
 8004316:	bf00      	nop
 8004318:	3708      	adds	r7, #8
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}

0800431e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800431e:	b580      	push	{r7, lr}
 8004320:	b086      	sub	sp, #24
 8004322:	af00      	add	r7, sp, #0
 8004324:	4603      	mov	r3, r0
 8004326:	60b9      	str	r1, [r7, #8]
 8004328:	607a      	str	r2, [r7, #4]
 800432a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800432c:	2300      	movs	r3, #0
 800432e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004330:	f7ff ff3e 	bl	80041b0 <__NVIC_GetPriorityGrouping>
 8004334:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004336:	687a      	ldr	r2, [r7, #4]
 8004338:	68b9      	ldr	r1, [r7, #8]
 800433a:	6978      	ldr	r0, [r7, #20]
 800433c:	f7ff ff8e 	bl	800425c <NVIC_EncodePriority>
 8004340:	4602      	mov	r2, r0
 8004342:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004346:	4611      	mov	r1, r2
 8004348:	4618      	mov	r0, r3
 800434a:	f7ff ff5d 	bl	8004208 <__NVIC_SetPriority>
}
 800434e:	bf00      	nop
 8004350:	3718      	adds	r7, #24
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}

08004356 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004356:	b580      	push	{r7, lr}
 8004358:	b082      	sub	sp, #8
 800435a:	af00      	add	r7, sp, #0
 800435c:	4603      	mov	r3, r0
 800435e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004360:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004364:	4618      	mov	r0, r3
 8004366:	f7ff ff31 	bl	80041cc <__NVIC_EnableIRQ>
}
 800436a:	bf00      	nop
 800436c:	3708      	adds	r7, #8
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}

08004372 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004372:	b580      	push	{r7, lr}
 8004374:	b082      	sub	sp, #8
 8004376:	af00      	add	r7, sp, #0
 8004378:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800437a:	6878      	ldr	r0, [r7, #4]
 800437c:	f7ff ffa2 	bl	80042c4 <SysTick_Config>
 8004380:	4603      	mov	r3, r0
}
 8004382:	4618      	mov	r0, r3
 8004384:	3708      	adds	r7, #8
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}

0800438a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800438a:	b580      	push	{r7, lr}
 800438c:	b082      	sub	sp, #8
 800438e:	af00      	add	r7, sp, #0
 8004390:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d101      	bne.n	800439c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	e014      	b.n	80043c6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	791b      	ldrb	r3, [r3, #4]
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d105      	bne.n	80043b2 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2200      	movs	r2, #0
 80043aa:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80043ac:	6878      	ldr	r0, [r7, #4]
 80043ae:	f7ff fae3 	bl	8003978 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2202      	movs	r2, #2
 80043b6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2200      	movs	r2, #0
 80043bc:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2201      	movs	r2, #1
 80043c2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80043c4:	2300      	movs	r3, #0
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	3708      	adds	r7, #8
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}

080043ce <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80043ce:	b480      	push	{r7}
 80043d0:	b089      	sub	sp, #36	@ 0x24
 80043d2:	af00      	add	r7, sp, #0
 80043d4:	60f8      	str	r0, [r7, #12]
 80043d6:	60b9      	str	r1, [r7, #8]
 80043d8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043da:	2300      	movs	r3, #0
 80043dc:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d002      	beq.n	80043ea <HAL_DAC_ConfigChannel+0x1c>
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d101      	bne.n	80043ee <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80043ea:	2301      	movs	r3, #1
 80043ec:	e042      	b.n	8004474 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	795b      	ldrb	r3, [r3, #5]
 80043f2:	2b01      	cmp	r3, #1
 80043f4:	d101      	bne.n	80043fa <HAL_DAC_ConfigChannel+0x2c>
 80043f6:	2302      	movs	r3, #2
 80043f8:	e03c      	b.n	8004474 <HAL_DAC_ConfigChannel+0xa6>
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2201      	movs	r2, #1
 80043fe:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2202      	movs	r2, #2
 8004404:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	f003 0310 	and.w	r3, r3, #16
 8004414:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8004418:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 800441c:	43db      	mvns	r3, r3
 800441e:	69ba      	ldr	r2, [r7, #24]
 8004420:	4013      	ands	r3, r2
 8004422:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	4313      	orrs	r3, r2
 800442e:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	f003 0310 	and.w	r3, r3, #16
 8004436:	697a      	ldr	r2, [r7, #20]
 8004438:	fa02 f303 	lsl.w	r3, r2, r3
 800443c:	69ba      	ldr	r2, [r7, #24]
 800443e:	4313      	orrs	r3, r2
 8004440:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	69ba      	ldr	r2, [r7, #24]
 8004448:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	6819      	ldr	r1, [r3, #0]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	f003 0310 	and.w	r3, r3, #16
 8004456:	22c0      	movs	r2, #192	@ 0xc0
 8004458:	fa02 f303 	lsl.w	r3, r2, r3
 800445c:	43da      	mvns	r2, r3
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	400a      	ands	r2, r1
 8004464:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	2201      	movs	r2, #1
 800446a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2200      	movs	r2, #0
 8004470:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8004472:	7ffb      	ldrb	r3, [r7, #31]
}
 8004474:	4618      	mov	r0, r3
 8004476:	3724      	adds	r7, #36	@ 0x24
 8004478:	46bd      	mov	sp, r7
 800447a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447e:	4770      	bx	lr

08004480 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b086      	sub	sp, #24
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004488:	2300      	movs	r3, #0
 800448a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800448c:	f7ff fe3c 	bl	8004108 <HAL_GetTick>
 8004490:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d101      	bne.n	800449c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004498:	2301      	movs	r3, #1
 800449a:	e099      	b.n	80045d0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2202      	movs	r2, #2
 80044a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2200      	movs	r2, #0
 80044a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f022 0201 	bic.w	r2, r2, #1
 80044ba:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80044bc:	e00f      	b.n	80044de <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80044be:	f7ff fe23 	bl	8004108 <HAL_GetTick>
 80044c2:	4602      	mov	r2, r0
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	1ad3      	subs	r3, r2, r3
 80044c8:	2b05      	cmp	r3, #5
 80044ca:	d908      	bls.n	80044de <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2220      	movs	r2, #32
 80044d0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2203      	movs	r2, #3
 80044d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80044da:	2303      	movs	r3, #3
 80044dc:	e078      	b.n	80045d0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f003 0301 	and.w	r3, r3, #1
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d1e8      	bne.n	80044be <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80044f4:	697a      	ldr	r2, [r7, #20]
 80044f6:	4b38      	ldr	r3, [pc, #224]	@ (80045d8 <HAL_DMA_Init+0x158>)
 80044f8:	4013      	ands	r3, r2
 80044fa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	685a      	ldr	r2, [r3, #4]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	689b      	ldr	r3, [r3, #8]
 8004504:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800450a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	691b      	ldr	r3, [r3, #16]
 8004510:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004516:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	699b      	ldr	r3, [r3, #24]
 800451c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004522:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6a1b      	ldr	r3, [r3, #32]
 8004528:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800452a:	697a      	ldr	r2, [r7, #20]
 800452c:	4313      	orrs	r3, r2
 800452e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004534:	2b04      	cmp	r3, #4
 8004536:	d107      	bne.n	8004548 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004540:	4313      	orrs	r3, r2
 8004542:	697a      	ldr	r2, [r7, #20]
 8004544:	4313      	orrs	r3, r2
 8004546:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	697a      	ldr	r2, [r7, #20]
 800454e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	695b      	ldr	r3, [r3, #20]
 8004556:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	f023 0307 	bic.w	r3, r3, #7
 800455e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004564:	697a      	ldr	r2, [r7, #20]
 8004566:	4313      	orrs	r3, r2
 8004568:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800456e:	2b04      	cmp	r3, #4
 8004570:	d117      	bne.n	80045a2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004576:	697a      	ldr	r2, [r7, #20]
 8004578:	4313      	orrs	r3, r2
 800457a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004580:	2b00      	cmp	r3, #0
 8004582:	d00e      	beq.n	80045a2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004584:	6878      	ldr	r0, [r7, #4]
 8004586:	f000 fb01 	bl	8004b8c <DMA_CheckFifoParam>
 800458a:	4603      	mov	r3, r0
 800458c:	2b00      	cmp	r3, #0
 800458e:	d008      	beq.n	80045a2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2240      	movs	r2, #64	@ 0x40
 8004594:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2201      	movs	r2, #1
 800459a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800459e:	2301      	movs	r3, #1
 80045a0:	e016      	b.n	80045d0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	697a      	ldr	r2, [r7, #20]
 80045a8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f000 fab8 	bl	8004b20 <DMA_CalcBaseAndBitshift>
 80045b0:	4603      	mov	r3, r0
 80045b2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045b8:	223f      	movs	r2, #63	@ 0x3f
 80045ba:	409a      	lsls	r2, r3
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2200      	movs	r2, #0
 80045c4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2201      	movs	r2, #1
 80045ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80045ce:	2300      	movs	r3, #0
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	3718      	adds	r7, #24
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}
 80045d8:	f010803f 	.word	0xf010803f

080045dc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b086      	sub	sp, #24
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	60f8      	str	r0, [r7, #12]
 80045e4:	60b9      	str	r1, [r7, #8]
 80045e6:	607a      	str	r2, [r7, #4]
 80045e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80045ea:	2300      	movs	r3, #0
 80045ec:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045f2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80045fa:	2b01      	cmp	r3, #1
 80045fc:	d101      	bne.n	8004602 <HAL_DMA_Start_IT+0x26>
 80045fe:	2302      	movs	r3, #2
 8004600:	e040      	b.n	8004684 <HAL_DMA_Start_IT+0xa8>
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2201      	movs	r2, #1
 8004606:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004610:	b2db      	uxtb	r3, r3
 8004612:	2b01      	cmp	r3, #1
 8004614:	d12f      	bne.n	8004676 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	2202      	movs	r2, #2
 800461a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	2200      	movs	r2, #0
 8004622:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	687a      	ldr	r2, [r7, #4]
 8004628:	68b9      	ldr	r1, [r7, #8]
 800462a:	68f8      	ldr	r0, [r7, #12]
 800462c:	f000 fa4a 	bl	8004ac4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004634:	223f      	movs	r2, #63	@ 0x3f
 8004636:	409a      	lsls	r2, r3
 8004638:	693b      	ldr	r3, [r7, #16]
 800463a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	681a      	ldr	r2, [r3, #0]
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f042 0216 	orr.w	r2, r2, #22
 800464a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004650:	2b00      	cmp	r3, #0
 8004652:	d007      	beq.n	8004664 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	681a      	ldr	r2, [r3, #0]
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f042 0208 	orr.w	r2, r2, #8
 8004662:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	681a      	ldr	r2, [r3, #0]
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f042 0201 	orr.w	r2, r2, #1
 8004672:	601a      	str	r2, [r3, #0]
 8004674:	e005      	b.n	8004682 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	2200      	movs	r2, #0
 800467a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800467e:	2302      	movs	r3, #2
 8004680:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004682:	7dfb      	ldrb	r3, [r7, #23]
}
 8004684:	4618      	mov	r0, r3
 8004686:	3718      	adds	r7, #24
 8004688:	46bd      	mov	sp, r7
 800468a:	bd80      	pop	{r7, pc}

0800468c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b084      	sub	sp, #16
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004698:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800469a:	f7ff fd35 	bl	8004108 <HAL_GetTick>
 800469e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80046a6:	b2db      	uxtb	r3, r3
 80046a8:	2b02      	cmp	r3, #2
 80046aa:	d008      	beq.n	80046be <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2280      	movs	r2, #128	@ 0x80
 80046b0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2200      	movs	r2, #0
 80046b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	e052      	b.n	8004764 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	681a      	ldr	r2, [r3, #0]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f022 0216 	bic.w	r2, r2, #22
 80046cc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	695a      	ldr	r2, [r3, #20]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80046dc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d103      	bne.n	80046ee <HAL_DMA_Abort+0x62>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d007      	beq.n	80046fe <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	681a      	ldr	r2, [r3, #0]
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f022 0208 	bic.w	r2, r2, #8
 80046fc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f022 0201 	bic.w	r2, r2, #1
 800470c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800470e:	e013      	b.n	8004738 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004710:	f7ff fcfa 	bl	8004108 <HAL_GetTick>
 8004714:	4602      	mov	r2, r0
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	1ad3      	subs	r3, r2, r3
 800471a:	2b05      	cmp	r3, #5
 800471c:	d90c      	bls.n	8004738 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2220      	movs	r2, #32
 8004722:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2203      	movs	r2, #3
 8004728:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2200      	movs	r2, #0
 8004730:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004734:	2303      	movs	r3, #3
 8004736:	e015      	b.n	8004764 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f003 0301 	and.w	r3, r3, #1
 8004742:	2b00      	cmp	r3, #0
 8004744:	d1e4      	bne.n	8004710 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800474a:	223f      	movs	r2, #63	@ 0x3f
 800474c:	409a      	lsls	r2, r3
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2201      	movs	r2, #1
 8004756:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2200      	movs	r2, #0
 800475e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004762:	2300      	movs	r3, #0
}
 8004764:	4618      	mov	r0, r3
 8004766:	3710      	adds	r7, #16
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}

0800476c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800476c:	b480      	push	{r7}
 800476e:	b083      	sub	sp, #12
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800477a:	b2db      	uxtb	r3, r3
 800477c:	2b02      	cmp	r3, #2
 800477e:	d004      	beq.n	800478a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2280      	movs	r2, #128	@ 0x80
 8004784:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	e00c      	b.n	80047a4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2205      	movs	r2, #5
 800478e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	681a      	ldr	r2, [r3, #0]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f022 0201 	bic.w	r2, r2, #1
 80047a0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80047a2:	2300      	movs	r3, #0
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	370c      	adds	r7, #12
 80047a8:	46bd      	mov	sp, r7
 80047aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ae:	4770      	bx	lr

080047b0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b086      	sub	sp, #24
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80047b8:	2300      	movs	r3, #0
 80047ba:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80047bc:	4b8e      	ldr	r3, [pc, #568]	@ (80049f8 <HAL_DMA_IRQHandler+0x248>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a8e      	ldr	r2, [pc, #568]	@ (80049fc <HAL_DMA_IRQHandler+0x24c>)
 80047c2:	fba2 2303 	umull	r2, r3, r2, r3
 80047c6:	0a9b      	lsrs	r3, r3, #10
 80047c8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047ce:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047da:	2208      	movs	r2, #8
 80047dc:	409a      	lsls	r2, r3
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	4013      	ands	r3, r2
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d01a      	beq.n	800481c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f003 0304 	and.w	r3, r3, #4
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d013      	beq.n	800481c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	681a      	ldr	r2, [r3, #0]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f022 0204 	bic.w	r2, r2, #4
 8004802:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004808:	2208      	movs	r2, #8
 800480a:	409a      	lsls	r2, r3
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004814:	f043 0201 	orr.w	r2, r3, #1
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004820:	2201      	movs	r2, #1
 8004822:	409a      	lsls	r2, r3
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	4013      	ands	r3, r2
 8004828:	2b00      	cmp	r3, #0
 800482a:	d012      	beq.n	8004852 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	695b      	ldr	r3, [r3, #20]
 8004832:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004836:	2b00      	cmp	r3, #0
 8004838:	d00b      	beq.n	8004852 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800483e:	2201      	movs	r2, #1
 8004840:	409a      	lsls	r2, r3
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800484a:	f043 0202 	orr.w	r2, r3, #2
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004856:	2204      	movs	r2, #4
 8004858:	409a      	lsls	r2, r3
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	4013      	ands	r3, r2
 800485e:	2b00      	cmp	r3, #0
 8004860:	d012      	beq.n	8004888 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f003 0302 	and.w	r3, r3, #2
 800486c:	2b00      	cmp	r3, #0
 800486e:	d00b      	beq.n	8004888 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004874:	2204      	movs	r2, #4
 8004876:	409a      	lsls	r2, r3
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004880:	f043 0204 	orr.w	r2, r3, #4
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800488c:	2210      	movs	r2, #16
 800488e:	409a      	lsls	r2, r3
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	4013      	ands	r3, r2
 8004894:	2b00      	cmp	r3, #0
 8004896:	d043      	beq.n	8004920 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 0308 	and.w	r3, r3, #8
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d03c      	beq.n	8004920 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048aa:	2210      	movs	r2, #16
 80048ac:	409a      	lsls	r2, r3
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d018      	beq.n	80048f2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d108      	bne.n	80048e0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d024      	beq.n	8004920 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	4798      	blx	r3
 80048de:	e01f      	b.n	8004920 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d01b      	beq.n	8004920 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	4798      	blx	r3
 80048f0:	e016      	b.n	8004920 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d107      	bne.n	8004910 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	681a      	ldr	r2, [r3, #0]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f022 0208 	bic.w	r2, r2, #8
 800490e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004914:	2b00      	cmp	r3, #0
 8004916:	d003      	beq.n	8004920 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800491c:	6878      	ldr	r0, [r7, #4]
 800491e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004924:	2220      	movs	r2, #32
 8004926:	409a      	lsls	r2, r3
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	4013      	ands	r3, r2
 800492c:	2b00      	cmp	r3, #0
 800492e:	f000 808f 	beq.w	8004a50 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f003 0310 	and.w	r3, r3, #16
 800493c:	2b00      	cmp	r3, #0
 800493e:	f000 8087 	beq.w	8004a50 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004946:	2220      	movs	r2, #32
 8004948:	409a      	lsls	r2, r3
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004954:	b2db      	uxtb	r3, r3
 8004956:	2b05      	cmp	r3, #5
 8004958:	d136      	bne.n	80049c8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f022 0216 	bic.w	r2, r2, #22
 8004968:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	695a      	ldr	r2, [r3, #20]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004978:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800497e:	2b00      	cmp	r3, #0
 8004980:	d103      	bne.n	800498a <HAL_DMA_IRQHandler+0x1da>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004986:	2b00      	cmp	r3, #0
 8004988:	d007      	beq.n	800499a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	681a      	ldr	r2, [r3, #0]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f022 0208 	bic.w	r2, r2, #8
 8004998:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800499e:	223f      	movs	r2, #63	@ 0x3f
 80049a0:	409a      	lsls	r2, r3
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2201      	movs	r2, #1
 80049aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2200      	movs	r2, #0
 80049b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d07e      	beq.n	8004abc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049c2:	6878      	ldr	r0, [r7, #4]
 80049c4:	4798      	blx	r3
        }
        return;
 80049c6:	e079      	b.n	8004abc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d01d      	beq.n	8004a12 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d10d      	bne.n	8004a00 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d031      	beq.n	8004a50 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	4798      	blx	r3
 80049f4:	e02c      	b.n	8004a50 <HAL_DMA_IRQHandler+0x2a0>
 80049f6:	bf00      	nop
 80049f8:	2000000c 	.word	0x2000000c
 80049fc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d023      	beq.n	8004a50 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a0c:	6878      	ldr	r0, [r7, #4]
 8004a0e:	4798      	blx	r3
 8004a10:	e01e      	b.n	8004a50 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d10f      	bne.n	8004a40 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	681a      	ldr	r2, [r3, #0]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f022 0210 	bic.w	r2, r2, #16
 8004a2e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d003      	beq.n	8004a50 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a4c:	6878      	ldr	r0, [r7, #4]
 8004a4e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d032      	beq.n	8004abe <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a5c:	f003 0301 	and.w	r3, r3, #1
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d022      	beq.n	8004aaa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2205      	movs	r2, #5
 8004a68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f022 0201 	bic.w	r2, r2, #1
 8004a7a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	3301      	adds	r3, #1
 8004a80:	60bb      	str	r3, [r7, #8]
 8004a82:	697a      	ldr	r2, [r7, #20]
 8004a84:	429a      	cmp	r2, r3
 8004a86:	d307      	bcc.n	8004a98 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f003 0301 	and.w	r3, r3, #1
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d1f2      	bne.n	8004a7c <HAL_DMA_IRQHandler+0x2cc>
 8004a96:	e000      	b.n	8004a9a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004a98:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2201      	movs	r2, #1
 8004a9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d005      	beq.n	8004abe <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ab6:	6878      	ldr	r0, [r7, #4]
 8004ab8:	4798      	blx	r3
 8004aba:	e000      	b.n	8004abe <HAL_DMA_IRQHandler+0x30e>
        return;
 8004abc:	bf00      	nop
    }
  }
}
 8004abe:	3718      	adds	r7, #24
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}

08004ac4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b085      	sub	sp, #20
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	60f8      	str	r0, [r7, #12]
 8004acc:	60b9      	str	r1, [r7, #8]
 8004ace:	607a      	str	r2, [r7, #4]
 8004ad0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	681a      	ldr	r2, [r3, #0]
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004ae0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	683a      	ldr	r2, [r7, #0]
 8004ae8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	689b      	ldr	r3, [r3, #8]
 8004aee:	2b40      	cmp	r3, #64	@ 0x40
 8004af0:	d108      	bne.n	8004b04 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	687a      	ldr	r2, [r7, #4]
 8004af8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	68ba      	ldr	r2, [r7, #8]
 8004b00:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004b02:	e007      	b.n	8004b14 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	68ba      	ldr	r2, [r7, #8]
 8004b0a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	687a      	ldr	r2, [r7, #4]
 8004b12:	60da      	str	r2, [r3, #12]
}
 8004b14:	bf00      	nop
 8004b16:	3714      	adds	r7, #20
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1e:	4770      	bx	lr

08004b20 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b085      	sub	sp, #20
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	b2db      	uxtb	r3, r3
 8004b2e:	3b10      	subs	r3, #16
 8004b30:	4a14      	ldr	r2, [pc, #80]	@ (8004b84 <DMA_CalcBaseAndBitshift+0x64>)
 8004b32:	fba2 2303 	umull	r2, r3, r2, r3
 8004b36:	091b      	lsrs	r3, r3, #4
 8004b38:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004b3a:	4a13      	ldr	r2, [pc, #76]	@ (8004b88 <DMA_CalcBaseAndBitshift+0x68>)
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	4413      	add	r3, r2
 8004b40:	781b      	ldrb	r3, [r3, #0]
 8004b42:	461a      	mov	r2, r3
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2b03      	cmp	r3, #3
 8004b4c:	d909      	bls.n	8004b62 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004b56:	f023 0303 	bic.w	r3, r3, #3
 8004b5a:	1d1a      	adds	r2, r3, #4
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	659a      	str	r2, [r3, #88]	@ 0x58
 8004b60:	e007      	b.n	8004b72 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004b6a:	f023 0303 	bic.w	r3, r3, #3
 8004b6e:	687a      	ldr	r2, [r7, #4]
 8004b70:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	3714      	adds	r7, #20
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b80:	4770      	bx	lr
 8004b82:	bf00      	nop
 8004b84:	aaaaaaab 	.word	0xaaaaaaab
 8004b88:	0800e980 	.word	0x0800e980

08004b8c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b085      	sub	sp, #20
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b94:	2300      	movs	r3, #0
 8004b96:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b9c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	699b      	ldr	r3, [r3, #24]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d11f      	bne.n	8004be6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004ba6:	68bb      	ldr	r3, [r7, #8]
 8004ba8:	2b03      	cmp	r3, #3
 8004baa:	d856      	bhi.n	8004c5a <DMA_CheckFifoParam+0xce>
 8004bac:	a201      	add	r2, pc, #4	@ (adr r2, 8004bb4 <DMA_CheckFifoParam+0x28>)
 8004bae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bb2:	bf00      	nop
 8004bb4:	08004bc5 	.word	0x08004bc5
 8004bb8:	08004bd7 	.word	0x08004bd7
 8004bbc:	08004bc5 	.word	0x08004bc5
 8004bc0:	08004c5b 	.word	0x08004c5b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bc8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d046      	beq.n	8004c5e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004bd4:	e043      	b.n	8004c5e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bda:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004bde:	d140      	bne.n	8004c62 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004be0:	2301      	movs	r3, #1
 8004be2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004be4:	e03d      	b.n	8004c62 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	699b      	ldr	r3, [r3, #24]
 8004bea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004bee:	d121      	bne.n	8004c34 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	2b03      	cmp	r3, #3
 8004bf4:	d837      	bhi.n	8004c66 <DMA_CheckFifoParam+0xda>
 8004bf6:	a201      	add	r2, pc, #4	@ (adr r2, 8004bfc <DMA_CheckFifoParam+0x70>)
 8004bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bfc:	08004c0d 	.word	0x08004c0d
 8004c00:	08004c13 	.word	0x08004c13
 8004c04:	08004c0d 	.word	0x08004c0d
 8004c08:	08004c25 	.word	0x08004c25
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	73fb      	strb	r3, [r7, #15]
      break;
 8004c10:	e030      	b.n	8004c74 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c16:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d025      	beq.n	8004c6a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c22:	e022      	b.n	8004c6a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c28:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004c2c:	d11f      	bne.n	8004c6e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004c32:	e01c      	b.n	8004c6e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004c34:	68bb      	ldr	r3, [r7, #8]
 8004c36:	2b02      	cmp	r3, #2
 8004c38:	d903      	bls.n	8004c42 <DMA_CheckFifoParam+0xb6>
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	2b03      	cmp	r3, #3
 8004c3e:	d003      	beq.n	8004c48 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004c40:	e018      	b.n	8004c74 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	73fb      	strb	r3, [r7, #15]
      break;
 8004c46:	e015      	b.n	8004c74 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c4c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d00e      	beq.n	8004c72 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004c54:	2301      	movs	r3, #1
 8004c56:	73fb      	strb	r3, [r7, #15]
      break;
 8004c58:	e00b      	b.n	8004c72 <DMA_CheckFifoParam+0xe6>
      break;
 8004c5a:	bf00      	nop
 8004c5c:	e00a      	b.n	8004c74 <DMA_CheckFifoParam+0xe8>
      break;
 8004c5e:	bf00      	nop
 8004c60:	e008      	b.n	8004c74 <DMA_CheckFifoParam+0xe8>
      break;
 8004c62:	bf00      	nop
 8004c64:	e006      	b.n	8004c74 <DMA_CheckFifoParam+0xe8>
      break;
 8004c66:	bf00      	nop
 8004c68:	e004      	b.n	8004c74 <DMA_CheckFifoParam+0xe8>
      break;
 8004c6a:	bf00      	nop
 8004c6c:	e002      	b.n	8004c74 <DMA_CheckFifoParam+0xe8>
      break;   
 8004c6e:	bf00      	nop
 8004c70:	e000      	b.n	8004c74 <DMA_CheckFifoParam+0xe8>
      break;
 8004c72:	bf00      	nop
    }
  } 
  
  return status; 
 8004c74:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	3714      	adds	r7, #20
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr
 8004c82:	bf00      	nop

08004c84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b089      	sub	sp, #36	@ 0x24
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
 8004c8c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004c8e:	2300      	movs	r3, #0
 8004c90:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004c92:	2300      	movs	r3, #0
 8004c94:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004c96:	2300      	movs	r3, #0
 8004c98:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	61fb      	str	r3, [r7, #28]
 8004c9e:	e16b      	b.n	8004f78 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004ca0:	2201      	movs	r2, #1
 8004ca2:	69fb      	ldr	r3, [r7, #28]
 8004ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ca8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	697a      	ldr	r2, [r7, #20]
 8004cb0:	4013      	ands	r3, r2
 8004cb2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004cb4:	693a      	ldr	r2, [r7, #16]
 8004cb6:	697b      	ldr	r3, [r7, #20]
 8004cb8:	429a      	cmp	r2, r3
 8004cba:	f040 815a 	bne.w	8004f72 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	f003 0303 	and.w	r3, r3, #3
 8004cc6:	2b01      	cmp	r3, #1
 8004cc8:	d005      	beq.n	8004cd6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004cd2:	2b02      	cmp	r3, #2
 8004cd4:	d130      	bne.n	8004d38 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	689b      	ldr	r3, [r3, #8]
 8004cda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004cdc:	69fb      	ldr	r3, [r7, #28]
 8004cde:	005b      	lsls	r3, r3, #1
 8004ce0:	2203      	movs	r2, #3
 8004ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ce6:	43db      	mvns	r3, r3
 8004ce8:	69ba      	ldr	r2, [r7, #24]
 8004cea:	4013      	ands	r3, r2
 8004cec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	68da      	ldr	r2, [r3, #12]
 8004cf2:	69fb      	ldr	r3, [r7, #28]
 8004cf4:	005b      	lsls	r3, r3, #1
 8004cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cfa:	69ba      	ldr	r2, [r7, #24]
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	69ba      	ldr	r2, [r7, #24]
 8004d04:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004d0c:	2201      	movs	r2, #1
 8004d0e:	69fb      	ldr	r3, [r7, #28]
 8004d10:	fa02 f303 	lsl.w	r3, r2, r3
 8004d14:	43db      	mvns	r3, r3
 8004d16:	69ba      	ldr	r2, [r7, #24]
 8004d18:	4013      	ands	r3, r2
 8004d1a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	091b      	lsrs	r3, r3, #4
 8004d22:	f003 0201 	and.w	r2, r3, #1
 8004d26:	69fb      	ldr	r3, [r7, #28]
 8004d28:	fa02 f303 	lsl.w	r3, r2, r3
 8004d2c:	69ba      	ldr	r2, [r7, #24]
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	69ba      	ldr	r2, [r7, #24]
 8004d36:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	f003 0303 	and.w	r3, r3, #3
 8004d40:	2b03      	cmp	r3, #3
 8004d42:	d017      	beq.n	8004d74 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	68db      	ldr	r3, [r3, #12]
 8004d48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004d4a:	69fb      	ldr	r3, [r7, #28]
 8004d4c:	005b      	lsls	r3, r3, #1
 8004d4e:	2203      	movs	r2, #3
 8004d50:	fa02 f303 	lsl.w	r3, r2, r3
 8004d54:	43db      	mvns	r3, r3
 8004d56:	69ba      	ldr	r2, [r7, #24]
 8004d58:	4013      	ands	r3, r2
 8004d5a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	689a      	ldr	r2, [r3, #8]
 8004d60:	69fb      	ldr	r3, [r7, #28]
 8004d62:	005b      	lsls	r3, r3, #1
 8004d64:	fa02 f303 	lsl.w	r3, r2, r3
 8004d68:	69ba      	ldr	r2, [r7, #24]
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	69ba      	ldr	r2, [r7, #24]
 8004d72:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	f003 0303 	and.w	r3, r3, #3
 8004d7c:	2b02      	cmp	r3, #2
 8004d7e:	d123      	bne.n	8004dc8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004d80:	69fb      	ldr	r3, [r7, #28]
 8004d82:	08da      	lsrs	r2, r3, #3
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	3208      	adds	r2, #8
 8004d88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004d8e:	69fb      	ldr	r3, [r7, #28]
 8004d90:	f003 0307 	and.w	r3, r3, #7
 8004d94:	009b      	lsls	r3, r3, #2
 8004d96:	220f      	movs	r2, #15
 8004d98:	fa02 f303 	lsl.w	r3, r2, r3
 8004d9c:	43db      	mvns	r3, r3
 8004d9e:	69ba      	ldr	r2, [r7, #24]
 8004da0:	4013      	ands	r3, r2
 8004da2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	691a      	ldr	r2, [r3, #16]
 8004da8:	69fb      	ldr	r3, [r7, #28]
 8004daa:	f003 0307 	and.w	r3, r3, #7
 8004dae:	009b      	lsls	r3, r3, #2
 8004db0:	fa02 f303 	lsl.w	r3, r2, r3
 8004db4:	69ba      	ldr	r2, [r7, #24]
 8004db6:	4313      	orrs	r3, r2
 8004db8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004dba:	69fb      	ldr	r3, [r7, #28]
 8004dbc:	08da      	lsrs	r2, r3, #3
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	3208      	adds	r2, #8
 8004dc2:	69b9      	ldr	r1, [r7, #24]
 8004dc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004dce:	69fb      	ldr	r3, [r7, #28]
 8004dd0:	005b      	lsls	r3, r3, #1
 8004dd2:	2203      	movs	r2, #3
 8004dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8004dd8:	43db      	mvns	r3, r3
 8004dda:	69ba      	ldr	r2, [r7, #24]
 8004ddc:	4013      	ands	r3, r2
 8004dde:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	685b      	ldr	r3, [r3, #4]
 8004de4:	f003 0203 	and.w	r2, r3, #3
 8004de8:	69fb      	ldr	r3, [r7, #28]
 8004dea:	005b      	lsls	r3, r3, #1
 8004dec:	fa02 f303 	lsl.w	r3, r2, r3
 8004df0:	69ba      	ldr	r2, [r7, #24]
 8004df2:	4313      	orrs	r3, r2
 8004df4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	69ba      	ldr	r2, [r7, #24]
 8004dfa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	f000 80b4 	beq.w	8004f72 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	60fb      	str	r3, [r7, #12]
 8004e0e:	4b60      	ldr	r3, [pc, #384]	@ (8004f90 <HAL_GPIO_Init+0x30c>)
 8004e10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e12:	4a5f      	ldr	r2, [pc, #380]	@ (8004f90 <HAL_GPIO_Init+0x30c>)
 8004e14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004e18:	6453      	str	r3, [r2, #68]	@ 0x44
 8004e1a:	4b5d      	ldr	r3, [pc, #372]	@ (8004f90 <HAL_GPIO_Init+0x30c>)
 8004e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e22:	60fb      	str	r3, [r7, #12]
 8004e24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004e26:	4a5b      	ldr	r2, [pc, #364]	@ (8004f94 <HAL_GPIO_Init+0x310>)
 8004e28:	69fb      	ldr	r3, [r7, #28]
 8004e2a:	089b      	lsrs	r3, r3, #2
 8004e2c:	3302      	adds	r3, #2
 8004e2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004e34:	69fb      	ldr	r3, [r7, #28]
 8004e36:	f003 0303 	and.w	r3, r3, #3
 8004e3a:	009b      	lsls	r3, r3, #2
 8004e3c:	220f      	movs	r2, #15
 8004e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e42:	43db      	mvns	r3, r3
 8004e44:	69ba      	ldr	r2, [r7, #24]
 8004e46:	4013      	ands	r3, r2
 8004e48:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	4a52      	ldr	r2, [pc, #328]	@ (8004f98 <HAL_GPIO_Init+0x314>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d02b      	beq.n	8004eaa <HAL_GPIO_Init+0x226>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	4a51      	ldr	r2, [pc, #324]	@ (8004f9c <HAL_GPIO_Init+0x318>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d025      	beq.n	8004ea6 <HAL_GPIO_Init+0x222>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	4a50      	ldr	r2, [pc, #320]	@ (8004fa0 <HAL_GPIO_Init+0x31c>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d01f      	beq.n	8004ea2 <HAL_GPIO_Init+0x21e>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	4a4f      	ldr	r2, [pc, #316]	@ (8004fa4 <HAL_GPIO_Init+0x320>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d019      	beq.n	8004e9e <HAL_GPIO_Init+0x21a>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	4a4e      	ldr	r2, [pc, #312]	@ (8004fa8 <HAL_GPIO_Init+0x324>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d013      	beq.n	8004e9a <HAL_GPIO_Init+0x216>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	4a4d      	ldr	r2, [pc, #308]	@ (8004fac <HAL_GPIO_Init+0x328>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d00d      	beq.n	8004e96 <HAL_GPIO_Init+0x212>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	4a4c      	ldr	r2, [pc, #304]	@ (8004fb0 <HAL_GPIO_Init+0x32c>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d007      	beq.n	8004e92 <HAL_GPIO_Init+0x20e>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	4a4b      	ldr	r2, [pc, #300]	@ (8004fb4 <HAL_GPIO_Init+0x330>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d101      	bne.n	8004e8e <HAL_GPIO_Init+0x20a>
 8004e8a:	2307      	movs	r3, #7
 8004e8c:	e00e      	b.n	8004eac <HAL_GPIO_Init+0x228>
 8004e8e:	2308      	movs	r3, #8
 8004e90:	e00c      	b.n	8004eac <HAL_GPIO_Init+0x228>
 8004e92:	2306      	movs	r3, #6
 8004e94:	e00a      	b.n	8004eac <HAL_GPIO_Init+0x228>
 8004e96:	2305      	movs	r3, #5
 8004e98:	e008      	b.n	8004eac <HAL_GPIO_Init+0x228>
 8004e9a:	2304      	movs	r3, #4
 8004e9c:	e006      	b.n	8004eac <HAL_GPIO_Init+0x228>
 8004e9e:	2303      	movs	r3, #3
 8004ea0:	e004      	b.n	8004eac <HAL_GPIO_Init+0x228>
 8004ea2:	2302      	movs	r3, #2
 8004ea4:	e002      	b.n	8004eac <HAL_GPIO_Init+0x228>
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	e000      	b.n	8004eac <HAL_GPIO_Init+0x228>
 8004eaa:	2300      	movs	r3, #0
 8004eac:	69fa      	ldr	r2, [r7, #28]
 8004eae:	f002 0203 	and.w	r2, r2, #3
 8004eb2:	0092      	lsls	r2, r2, #2
 8004eb4:	4093      	lsls	r3, r2
 8004eb6:	69ba      	ldr	r2, [r7, #24]
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004ebc:	4935      	ldr	r1, [pc, #212]	@ (8004f94 <HAL_GPIO_Init+0x310>)
 8004ebe:	69fb      	ldr	r3, [r7, #28]
 8004ec0:	089b      	lsrs	r3, r3, #2
 8004ec2:	3302      	adds	r3, #2
 8004ec4:	69ba      	ldr	r2, [r7, #24]
 8004ec6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004eca:	4b3b      	ldr	r3, [pc, #236]	@ (8004fb8 <HAL_GPIO_Init+0x334>)
 8004ecc:	689b      	ldr	r3, [r3, #8]
 8004ece:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	43db      	mvns	r3, r3
 8004ed4:	69ba      	ldr	r2, [r7, #24]
 8004ed6:	4013      	ands	r3, r2
 8004ed8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	685b      	ldr	r3, [r3, #4]
 8004ede:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d003      	beq.n	8004eee <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004ee6:	69ba      	ldr	r2, [r7, #24]
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	4313      	orrs	r3, r2
 8004eec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004eee:	4a32      	ldr	r2, [pc, #200]	@ (8004fb8 <HAL_GPIO_Init+0x334>)
 8004ef0:	69bb      	ldr	r3, [r7, #24]
 8004ef2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004ef4:	4b30      	ldr	r3, [pc, #192]	@ (8004fb8 <HAL_GPIO_Init+0x334>)
 8004ef6:	68db      	ldr	r3, [r3, #12]
 8004ef8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	43db      	mvns	r3, r3
 8004efe:	69ba      	ldr	r2, [r7, #24]
 8004f00:	4013      	ands	r3, r2
 8004f02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	685b      	ldr	r3, [r3, #4]
 8004f08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d003      	beq.n	8004f18 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004f10:	69ba      	ldr	r2, [r7, #24]
 8004f12:	693b      	ldr	r3, [r7, #16]
 8004f14:	4313      	orrs	r3, r2
 8004f16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004f18:	4a27      	ldr	r2, [pc, #156]	@ (8004fb8 <HAL_GPIO_Init+0x334>)
 8004f1a:	69bb      	ldr	r3, [r7, #24]
 8004f1c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004f1e:	4b26      	ldr	r3, [pc, #152]	@ (8004fb8 <HAL_GPIO_Init+0x334>)
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	43db      	mvns	r3, r3
 8004f28:	69ba      	ldr	r2, [r7, #24]
 8004f2a:	4013      	ands	r3, r2
 8004f2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d003      	beq.n	8004f42 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004f3a:	69ba      	ldr	r2, [r7, #24]
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004f42:	4a1d      	ldr	r2, [pc, #116]	@ (8004fb8 <HAL_GPIO_Init+0x334>)
 8004f44:	69bb      	ldr	r3, [r7, #24]
 8004f46:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004f48:	4b1b      	ldr	r3, [pc, #108]	@ (8004fb8 <HAL_GPIO_Init+0x334>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	43db      	mvns	r3, r3
 8004f52:	69ba      	ldr	r2, [r7, #24]
 8004f54:	4013      	ands	r3, r2
 8004f56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d003      	beq.n	8004f6c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004f64:	69ba      	ldr	r2, [r7, #24]
 8004f66:	693b      	ldr	r3, [r7, #16]
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004f6c:	4a12      	ldr	r2, [pc, #72]	@ (8004fb8 <HAL_GPIO_Init+0x334>)
 8004f6e:	69bb      	ldr	r3, [r7, #24]
 8004f70:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004f72:	69fb      	ldr	r3, [r7, #28]
 8004f74:	3301      	adds	r3, #1
 8004f76:	61fb      	str	r3, [r7, #28]
 8004f78:	69fb      	ldr	r3, [r7, #28]
 8004f7a:	2b0f      	cmp	r3, #15
 8004f7c:	f67f ae90 	bls.w	8004ca0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004f80:	bf00      	nop
 8004f82:	bf00      	nop
 8004f84:	3724      	adds	r7, #36	@ 0x24
 8004f86:	46bd      	mov	sp, r7
 8004f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8c:	4770      	bx	lr
 8004f8e:	bf00      	nop
 8004f90:	40023800 	.word	0x40023800
 8004f94:	40013800 	.word	0x40013800
 8004f98:	40020000 	.word	0x40020000
 8004f9c:	40020400 	.word	0x40020400
 8004fa0:	40020800 	.word	0x40020800
 8004fa4:	40020c00 	.word	0x40020c00
 8004fa8:	40021000 	.word	0x40021000
 8004fac:	40021400 	.word	0x40021400
 8004fb0:	40021800 	.word	0x40021800
 8004fb4:	40021c00 	.word	0x40021c00
 8004fb8:	40013c00 	.word	0x40013c00

08004fbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b083      	sub	sp, #12
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
 8004fc4:	460b      	mov	r3, r1
 8004fc6:	807b      	strh	r3, [r7, #2]
 8004fc8:	4613      	mov	r3, r2
 8004fca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004fcc:	787b      	ldrb	r3, [r7, #1]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d003      	beq.n	8004fda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004fd2:	887a      	ldrh	r2, [r7, #2]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004fd8:	e003      	b.n	8004fe2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004fda:	887b      	ldrh	r3, [r7, #2]
 8004fdc:	041a      	lsls	r2, r3, #16
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	619a      	str	r2, [r3, #24]
}
 8004fe2:	bf00      	nop
 8004fe4:	370c      	adds	r7, #12
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fec:	4770      	bx	lr
	...

08004ff0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b086      	sub	sp, #24
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d101      	bne.n	8005002 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004ffe:	2301      	movs	r3, #1
 8005000:	e267      	b.n	80054d2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f003 0301 	and.w	r3, r3, #1
 800500a:	2b00      	cmp	r3, #0
 800500c:	d075      	beq.n	80050fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800500e:	4b88      	ldr	r3, [pc, #544]	@ (8005230 <HAL_RCC_OscConfig+0x240>)
 8005010:	689b      	ldr	r3, [r3, #8]
 8005012:	f003 030c 	and.w	r3, r3, #12
 8005016:	2b04      	cmp	r3, #4
 8005018:	d00c      	beq.n	8005034 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800501a:	4b85      	ldr	r3, [pc, #532]	@ (8005230 <HAL_RCC_OscConfig+0x240>)
 800501c:	689b      	ldr	r3, [r3, #8]
 800501e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005022:	2b08      	cmp	r3, #8
 8005024:	d112      	bne.n	800504c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005026:	4b82      	ldr	r3, [pc, #520]	@ (8005230 <HAL_RCC_OscConfig+0x240>)
 8005028:	685b      	ldr	r3, [r3, #4]
 800502a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800502e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005032:	d10b      	bne.n	800504c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005034:	4b7e      	ldr	r3, [pc, #504]	@ (8005230 <HAL_RCC_OscConfig+0x240>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800503c:	2b00      	cmp	r3, #0
 800503e:	d05b      	beq.n	80050f8 <HAL_RCC_OscConfig+0x108>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d157      	bne.n	80050f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005048:	2301      	movs	r3, #1
 800504a:	e242      	b.n	80054d2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005054:	d106      	bne.n	8005064 <HAL_RCC_OscConfig+0x74>
 8005056:	4b76      	ldr	r3, [pc, #472]	@ (8005230 <HAL_RCC_OscConfig+0x240>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4a75      	ldr	r2, [pc, #468]	@ (8005230 <HAL_RCC_OscConfig+0x240>)
 800505c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005060:	6013      	str	r3, [r2, #0]
 8005062:	e01d      	b.n	80050a0 <HAL_RCC_OscConfig+0xb0>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800506c:	d10c      	bne.n	8005088 <HAL_RCC_OscConfig+0x98>
 800506e:	4b70      	ldr	r3, [pc, #448]	@ (8005230 <HAL_RCC_OscConfig+0x240>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	4a6f      	ldr	r2, [pc, #444]	@ (8005230 <HAL_RCC_OscConfig+0x240>)
 8005074:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005078:	6013      	str	r3, [r2, #0]
 800507a:	4b6d      	ldr	r3, [pc, #436]	@ (8005230 <HAL_RCC_OscConfig+0x240>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a6c      	ldr	r2, [pc, #432]	@ (8005230 <HAL_RCC_OscConfig+0x240>)
 8005080:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005084:	6013      	str	r3, [r2, #0]
 8005086:	e00b      	b.n	80050a0 <HAL_RCC_OscConfig+0xb0>
 8005088:	4b69      	ldr	r3, [pc, #420]	@ (8005230 <HAL_RCC_OscConfig+0x240>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4a68      	ldr	r2, [pc, #416]	@ (8005230 <HAL_RCC_OscConfig+0x240>)
 800508e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005092:	6013      	str	r3, [r2, #0]
 8005094:	4b66      	ldr	r3, [pc, #408]	@ (8005230 <HAL_RCC_OscConfig+0x240>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a65      	ldr	r2, [pc, #404]	@ (8005230 <HAL_RCC_OscConfig+0x240>)
 800509a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800509e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d013      	beq.n	80050d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050a8:	f7ff f82e 	bl	8004108 <HAL_GetTick>
 80050ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050ae:	e008      	b.n	80050c2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050b0:	f7ff f82a 	bl	8004108 <HAL_GetTick>
 80050b4:	4602      	mov	r2, r0
 80050b6:	693b      	ldr	r3, [r7, #16]
 80050b8:	1ad3      	subs	r3, r2, r3
 80050ba:	2b64      	cmp	r3, #100	@ 0x64
 80050bc:	d901      	bls.n	80050c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80050be:	2303      	movs	r3, #3
 80050c0:	e207      	b.n	80054d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050c2:	4b5b      	ldr	r3, [pc, #364]	@ (8005230 <HAL_RCC_OscConfig+0x240>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d0f0      	beq.n	80050b0 <HAL_RCC_OscConfig+0xc0>
 80050ce:	e014      	b.n	80050fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050d0:	f7ff f81a 	bl	8004108 <HAL_GetTick>
 80050d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050d6:	e008      	b.n	80050ea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050d8:	f7ff f816 	bl	8004108 <HAL_GetTick>
 80050dc:	4602      	mov	r2, r0
 80050de:	693b      	ldr	r3, [r7, #16]
 80050e0:	1ad3      	subs	r3, r2, r3
 80050e2:	2b64      	cmp	r3, #100	@ 0x64
 80050e4:	d901      	bls.n	80050ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80050e6:	2303      	movs	r3, #3
 80050e8:	e1f3      	b.n	80054d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050ea:	4b51      	ldr	r3, [pc, #324]	@ (8005230 <HAL_RCC_OscConfig+0x240>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d1f0      	bne.n	80050d8 <HAL_RCC_OscConfig+0xe8>
 80050f6:	e000      	b.n	80050fa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f003 0302 	and.w	r3, r3, #2
 8005102:	2b00      	cmp	r3, #0
 8005104:	d063      	beq.n	80051ce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005106:	4b4a      	ldr	r3, [pc, #296]	@ (8005230 <HAL_RCC_OscConfig+0x240>)
 8005108:	689b      	ldr	r3, [r3, #8]
 800510a:	f003 030c 	and.w	r3, r3, #12
 800510e:	2b00      	cmp	r3, #0
 8005110:	d00b      	beq.n	800512a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005112:	4b47      	ldr	r3, [pc, #284]	@ (8005230 <HAL_RCC_OscConfig+0x240>)
 8005114:	689b      	ldr	r3, [r3, #8]
 8005116:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800511a:	2b08      	cmp	r3, #8
 800511c:	d11c      	bne.n	8005158 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800511e:	4b44      	ldr	r3, [pc, #272]	@ (8005230 <HAL_RCC_OscConfig+0x240>)
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005126:	2b00      	cmp	r3, #0
 8005128:	d116      	bne.n	8005158 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800512a:	4b41      	ldr	r3, [pc, #260]	@ (8005230 <HAL_RCC_OscConfig+0x240>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f003 0302 	and.w	r3, r3, #2
 8005132:	2b00      	cmp	r3, #0
 8005134:	d005      	beq.n	8005142 <HAL_RCC_OscConfig+0x152>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	68db      	ldr	r3, [r3, #12]
 800513a:	2b01      	cmp	r3, #1
 800513c:	d001      	beq.n	8005142 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	e1c7      	b.n	80054d2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005142:	4b3b      	ldr	r3, [pc, #236]	@ (8005230 <HAL_RCC_OscConfig+0x240>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	691b      	ldr	r3, [r3, #16]
 800514e:	00db      	lsls	r3, r3, #3
 8005150:	4937      	ldr	r1, [pc, #220]	@ (8005230 <HAL_RCC_OscConfig+0x240>)
 8005152:	4313      	orrs	r3, r2
 8005154:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005156:	e03a      	b.n	80051ce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	68db      	ldr	r3, [r3, #12]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d020      	beq.n	80051a2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005160:	4b34      	ldr	r3, [pc, #208]	@ (8005234 <HAL_RCC_OscConfig+0x244>)
 8005162:	2201      	movs	r2, #1
 8005164:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005166:	f7fe ffcf 	bl	8004108 <HAL_GetTick>
 800516a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800516c:	e008      	b.n	8005180 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800516e:	f7fe ffcb 	bl	8004108 <HAL_GetTick>
 8005172:	4602      	mov	r2, r0
 8005174:	693b      	ldr	r3, [r7, #16]
 8005176:	1ad3      	subs	r3, r2, r3
 8005178:	2b02      	cmp	r3, #2
 800517a:	d901      	bls.n	8005180 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800517c:	2303      	movs	r3, #3
 800517e:	e1a8      	b.n	80054d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005180:	4b2b      	ldr	r3, [pc, #172]	@ (8005230 <HAL_RCC_OscConfig+0x240>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f003 0302 	and.w	r3, r3, #2
 8005188:	2b00      	cmp	r3, #0
 800518a:	d0f0      	beq.n	800516e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800518c:	4b28      	ldr	r3, [pc, #160]	@ (8005230 <HAL_RCC_OscConfig+0x240>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	691b      	ldr	r3, [r3, #16]
 8005198:	00db      	lsls	r3, r3, #3
 800519a:	4925      	ldr	r1, [pc, #148]	@ (8005230 <HAL_RCC_OscConfig+0x240>)
 800519c:	4313      	orrs	r3, r2
 800519e:	600b      	str	r3, [r1, #0]
 80051a0:	e015      	b.n	80051ce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80051a2:	4b24      	ldr	r3, [pc, #144]	@ (8005234 <HAL_RCC_OscConfig+0x244>)
 80051a4:	2200      	movs	r2, #0
 80051a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051a8:	f7fe ffae 	bl	8004108 <HAL_GetTick>
 80051ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051ae:	e008      	b.n	80051c2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051b0:	f7fe ffaa 	bl	8004108 <HAL_GetTick>
 80051b4:	4602      	mov	r2, r0
 80051b6:	693b      	ldr	r3, [r7, #16]
 80051b8:	1ad3      	subs	r3, r2, r3
 80051ba:	2b02      	cmp	r3, #2
 80051bc:	d901      	bls.n	80051c2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80051be:	2303      	movs	r3, #3
 80051c0:	e187      	b.n	80054d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051c2:	4b1b      	ldr	r3, [pc, #108]	@ (8005230 <HAL_RCC_OscConfig+0x240>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f003 0302 	and.w	r3, r3, #2
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d1f0      	bne.n	80051b0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f003 0308 	and.w	r3, r3, #8
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d036      	beq.n	8005248 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	695b      	ldr	r3, [r3, #20]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d016      	beq.n	8005210 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80051e2:	4b15      	ldr	r3, [pc, #84]	@ (8005238 <HAL_RCC_OscConfig+0x248>)
 80051e4:	2201      	movs	r2, #1
 80051e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051e8:	f7fe ff8e 	bl	8004108 <HAL_GetTick>
 80051ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051ee:	e008      	b.n	8005202 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80051f0:	f7fe ff8a 	bl	8004108 <HAL_GetTick>
 80051f4:	4602      	mov	r2, r0
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	1ad3      	subs	r3, r2, r3
 80051fa:	2b02      	cmp	r3, #2
 80051fc:	d901      	bls.n	8005202 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80051fe:	2303      	movs	r3, #3
 8005200:	e167      	b.n	80054d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005202:	4b0b      	ldr	r3, [pc, #44]	@ (8005230 <HAL_RCC_OscConfig+0x240>)
 8005204:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005206:	f003 0302 	and.w	r3, r3, #2
 800520a:	2b00      	cmp	r3, #0
 800520c:	d0f0      	beq.n	80051f0 <HAL_RCC_OscConfig+0x200>
 800520e:	e01b      	b.n	8005248 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005210:	4b09      	ldr	r3, [pc, #36]	@ (8005238 <HAL_RCC_OscConfig+0x248>)
 8005212:	2200      	movs	r2, #0
 8005214:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005216:	f7fe ff77 	bl	8004108 <HAL_GetTick>
 800521a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800521c:	e00e      	b.n	800523c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800521e:	f7fe ff73 	bl	8004108 <HAL_GetTick>
 8005222:	4602      	mov	r2, r0
 8005224:	693b      	ldr	r3, [r7, #16]
 8005226:	1ad3      	subs	r3, r2, r3
 8005228:	2b02      	cmp	r3, #2
 800522a:	d907      	bls.n	800523c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800522c:	2303      	movs	r3, #3
 800522e:	e150      	b.n	80054d2 <HAL_RCC_OscConfig+0x4e2>
 8005230:	40023800 	.word	0x40023800
 8005234:	42470000 	.word	0x42470000
 8005238:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800523c:	4b88      	ldr	r3, [pc, #544]	@ (8005460 <HAL_RCC_OscConfig+0x470>)
 800523e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005240:	f003 0302 	and.w	r3, r3, #2
 8005244:	2b00      	cmp	r3, #0
 8005246:	d1ea      	bne.n	800521e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f003 0304 	and.w	r3, r3, #4
 8005250:	2b00      	cmp	r3, #0
 8005252:	f000 8097 	beq.w	8005384 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005256:	2300      	movs	r3, #0
 8005258:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800525a:	4b81      	ldr	r3, [pc, #516]	@ (8005460 <HAL_RCC_OscConfig+0x470>)
 800525c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800525e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005262:	2b00      	cmp	r3, #0
 8005264:	d10f      	bne.n	8005286 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005266:	2300      	movs	r3, #0
 8005268:	60bb      	str	r3, [r7, #8]
 800526a:	4b7d      	ldr	r3, [pc, #500]	@ (8005460 <HAL_RCC_OscConfig+0x470>)
 800526c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800526e:	4a7c      	ldr	r2, [pc, #496]	@ (8005460 <HAL_RCC_OscConfig+0x470>)
 8005270:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005274:	6413      	str	r3, [r2, #64]	@ 0x40
 8005276:	4b7a      	ldr	r3, [pc, #488]	@ (8005460 <HAL_RCC_OscConfig+0x470>)
 8005278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800527a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800527e:	60bb      	str	r3, [r7, #8]
 8005280:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005282:	2301      	movs	r3, #1
 8005284:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005286:	4b77      	ldr	r3, [pc, #476]	@ (8005464 <HAL_RCC_OscConfig+0x474>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800528e:	2b00      	cmp	r3, #0
 8005290:	d118      	bne.n	80052c4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005292:	4b74      	ldr	r3, [pc, #464]	@ (8005464 <HAL_RCC_OscConfig+0x474>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a73      	ldr	r2, [pc, #460]	@ (8005464 <HAL_RCC_OscConfig+0x474>)
 8005298:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800529c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800529e:	f7fe ff33 	bl	8004108 <HAL_GetTick>
 80052a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052a4:	e008      	b.n	80052b8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052a6:	f7fe ff2f 	bl	8004108 <HAL_GetTick>
 80052aa:	4602      	mov	r2, r0
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	1ad3      	subs	r3, r2, r3
 80052b0:	2b02      	cmp	r3, #2
 80052b2:	d901      	bls.n	80052b8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80052b4:	2303      	movs	r3, #3
 80052b6:	e10c      	b.n	80054d2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052b8:	4b6a      	ldr	r3, [pc, #424]	@ (8005464 <HAL_RCC_OscConfig+0x474>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d0f0      	beq.n	80052a6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	689b      	ldr	r3, [r3, #8]
 80052c8:	2b01      	cmp	r3, #1
 80052ca:	d106      	bne.n	80052da <HAL_RCC_OscConfig+0x2ea>
 80052cc:	4b64      	ldr	r3, [pc, #400]	@ (8005460 <HAL_RCC_OscConfig+0x470>)
 80052ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052d0:	4a63      	ldr	r2, [pc, #396]	@ (8005460 <HAL_RCC_OscConfig+0x470>)
 80052d2:	f043 0301 	orr.w	r3, r3, #1
 80052d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80052d8:	e01c      	b.n	8005314 <HAL_RCC_OscConfig+0x324>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	2b05      	cmp	r3, #5
 80052e0:	d10c      	bne.n	80052fc <HAL_RCC_OscConfig+0x30c>
 80052e2:	4b5f      	ldr	r3, [pc, #380]	@ (8005460 <HAL_RCC_OscConfig+0x470>)
 80052e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052e6:	4a5e      	ldr	r2, [pc, #376]	@ (8005460 <HAL_RCC_OscConfig+0x470>)
 80052e8:	f043 0304 	orr.w	r3, r3, #4
 80052ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80052ee:	4b5c      	ldr	r3, [pc, #368]	@ (8005460 <HAL_RCC_OscConfig+0x470>)
 80052f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052f2:	4a5b      	ldr	r2, [pc, #364]	@ (8005460 <HAL_RCC_OscConfig+0x470>)
 80052f4:	f043 0301 	orr.w	r3, r3, #1
 80052f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80052fa:	e00b      	b.n	8005314 <HAL_RCC_OscConfig+0x324>
 80052fc:	4b58      	ldr	r3, [pc, #352]	@ (8005460 <HAL_RCC_OscConfig+0x470>)
 80052fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005300:	4a57      	ldr	r2, [pc, #348]	@ (8005460 <HAL_RCC_OscConfig+0x470>)
 8005302:	f023 0301 	bic.w	r3, r3, #1
 8005306:	6713      	str	r3, [r2, #112]	@ 0x70
 8005308:	4b55      	ldr	r3, [pc, #340]	@ (8005460 <HAL_RCC_OscConfig+0x470>)
 800530a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800530c:	4a54      	ldr	r2, [pc, #336]	@ (8005460 <HAL_RCC_OscConfig+0x470>)
 800530e:	f023 0304 	bic.w	r3, r3, #4
 8005312:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	689b      	ldr	r3, [r3, #8]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d015      	beq.n	8005348 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800531c:	f7fe fef4 	bl	8004108 <HAL_GetTick>
 8005320:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005322:	e00a      	b.n	800533a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005324:	f7fe fef0 	bl	8004108 <HAL_GetTick>
 8005328:	4602      	mov	r2, r0
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	1ad3      	subs	r3, r2, r3
 800532e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005332:	4293      	cmp	r3, r2
 8005334:	d901      	bls.n	800533a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005336:	2303      	movs	r3, #3
 8005338:	e0cb      	b.n	80054d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800533a:	4b49      	ldr	r3, [pc, #292]	@ (8005460 <HAL_RCC_OscConfig+0x470>)
 800533c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800533e:	f003 0302 	and.w	r3, r3, #2
 8005342:	2b00      	cmp	r3, #0
 8005344:	d0ee      	beq.n	8005324 <HAL_RCC_OscConfig+0x334>
 8005346:	e014      	b.n	8005372 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005348:	f7fe fede 	bl	8004108 <HAL_GetTick>
 800534c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800534e:	e00a      	b.n	8005366 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005350:	f7fe feda 	bl	8004108 <HAL_GetTick>
 8005354:	4602      	mov	r2, r0
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	1ad3      	subs	r3, r2, r3
 800535a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800535e:	4293      	cmp	r3, r2
 8005360:	d901      	bls.n	8005366 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005362:	2303      	movs	r3, #3
 8005364:	e0b5      	b.n	80054d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005366:	4b3e      	ldr	r3, [pc, #248]	@ (8005460 <HAL_RCC_OscConfig+0x470>)
 8005368:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800536a:	f003 0302 	and.w	r3, r3, #2
 800536e:	2b00      	cmp	r3, #0
 8005370:	d1ee      	bne.n	8005350 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005372:	7dfb      	ldrb	r3, [r7, #23]
 8005374:	2b01      	cmp	r3, #1
 8005376:	d105      	bne.n	8005384 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005378:	4b39      	ldr	r3, [pc, #228]	@ (8005460 <HAL_RCC_OscConfig+0x470>)
 800537a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800537c:	4a38      	ldr	r2, [pc, #224]	@ (8005460 <HAL_RCC_OscConfig+0x470>)
 800537e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005382:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	699b      	ldr	r3, [r3, #24]
 8005388:	2b00      	cmp	r3, #0
 800538a:	f000 80a1 	beq.w	80054d0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800538e:	4b34      	ldr	r3, [pc, #208]	@ (8005460 <HAL_RCC_OscConfig+0x470>)
 8005390:	689b      	ldr	r3, [r3, #8]
 8005392:	f003 030c 	and.w	r3, r3, #12
 8005396:	2b08      	cmp	r3, #8
 8005398:	d05c      	beq.n	8005454 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	699b      	ldr	r3, [r3, #24]
 800539e:	2b02      	cmp	r3, #2
 80053a0:	d141      	bne.n	8005426 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053a2:	4b31      	ldr	r3, [pc, #196]	@ (8005468 <HAL_RCC_OscConfig+0x478>)
 80053a4:	2200      	movs	r2, #0
 80053a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053a8:	f7fe feae 	bl	8004108 <HAL_GetTick>
 80053ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053ae:	e008      	b.n	80053c2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053b0:	f7fe feaa 	bl	8004108 <HAL_GetTick>
 80053b4:	4602      	mov	r2, r0
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	1ad3      	subs	r3, r2, r3
 80053ba:	2b02      	cmp	r3, #2
 80053bc:	d901      	bls.n	80053c2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80053be:	2303      	movs	r3, #3
 80053c0:	e087      	b.n	80054d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053c2:	4b27      	ldr	r3, [pc, #156]	@ (8005460 <HAL_RCC_OscConfig+0x470>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d1f0      	bne.n	80053b0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	69da      	ldr	r2, [r3, #28]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6a1b      	ldr	r3, [r3, #32]
 80053d6:	431a      	orrs	r2, r3
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053dc:	019b      	lsls	r3, r3, #6
 80053de:	431a      	orrs	r2, r3
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053e4:	085b      	lsrs	r3, r3, #1
 80053e6:	3b01      	subs	r3, #1
 80053e8:	041b      	lsls	r3, r3, #16
 80053ea:	431a      	orrs	r2, r3
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053f0:	061b      	lsls	r3, r3, #24
 80053f2:	491b      	ldr	r1, [pc, #108]	@ (8005460 <HAL_RCC_OscConfig+0x470>)
 80053f4:	4313      	orrs	r3, r2
 80053f6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80053f8:	4b1b      	ldr	r3, [pc, #108]	@ (8005468 <HAL_RCC_OscConfig+0x478>)
 80053fa:	2201      	movs	r2, #1
 80053fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053fe:	f7fe fe83 	bl	8004108 <HAL_GetTick>
 8005402:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005404:	e008      	b.n	8005418 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005406:	f7fe fe7f 	bl	8004108 <HAL_GetTick>
 800540a:	4602      	mov	r2, r0
 800540c:	693b      	ldr	r3, [r7, #16]
 800540e:	1ad3      	subs	r3, r2, r3
 8005410:	2b02      	cmp	r3, #2
 8005412:	d901      	bls.n	8005418 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005414:	2303      	movs	r3, #3
 8005416:	e05c      	b.n	80054d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005418:	4b11      	ldr	r3, [pc, #68]	@ (8005460 <HAL_RCC_OscConfig+0x470>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005420:	2b00      	cmp	r3, #0
 8005422:	d0f0      	beq.n	8005406 <HAL_RCC_OscConfig+0x416>
 8005424:	e054      	b.n	80054d0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005426:	4b10      	ldr	r3, [pc, #64]	@ (8005468 <HAL_RCC_OscConfig+0x478>)
 8005428:	2200      	movs	r2, #0
 800542a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800542c:	f7fe fe6c 	bl	8004108 <HAL_GetTick>
 8005430:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005432:	e008      	b.n	8005446 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005434:	f7fe fe68 	bl	8004108 <HAL_GetTick>
 8005438:	4602      	mov	r2, r0
 800543a:	693b      	ldr	r3, [r7, #16]
 800543c:	1ad3      	subs	r3, r2, r3
 800543e:	2b02      	cmp	r3, #2
 8005440:	d901      	bls.n	8005446 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005442:	2303      	movs	r3, #3
 8005444:	e045      	b.n	80054d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005446:	4b06      	ldr	r3, [pc, #24]	@ (8005460 <HAL_RCC_OscConfig+0x470>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800544e:	2b00      	cmp	r3, #0
 8005450:	d1f0      	bne.n	8005434 <HAL_RCC_OscConfig+0x444>
 8005452:	e03d      	b.n	80054d0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	699b      	ldr	r3, [r3, #24]
 8005458:	2b01      	cmp	r3, #1
 800545a:	d107      	bne.n	800546c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	e038      	b.n	80054d2 <HAL_RCC_OscConfig+0x4e2>
 8005460:	40023800 	.word	0x40023800
 8005464:	40007000 	.word	0x40007000
 8005468:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800546c:	4b1b      	ldr	r3, [pc, #108]	@ (80054dc <HAL_RCC_OscConfig+0x4ec>)
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	699b      	ldr	r3, [r3, #24]
 8005476:	2b01      	cmp	r3, #1
 8005478:	d028      	beq.n	80054cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005484:	429a      	cmp	r2, r3
 8005486:	d121      	bne.n	80054cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005492:	429a      	cmp	r2, r3
 8005494:	d11a      	bne.n	80054cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005496:	68fa      	ldr	r2, [r7, #12]
 8005498:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800549c:	4013      	ands	r3, r2
 800549e:	687a      	ldr	r2, [r7, #4]
 80054a0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80054a2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d111      	bne.n	80054cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054b2:	085b      	lsrs	r3, r3, #1
 80054b4:	3b01      	subs	r3, #1
 80054b6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80054b8:	429a      	cmp	r2, r3
 80054ba:	d107      	bne.n	80054cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054c6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80054c8:	429a      	cmp	r2, r3
 80054ca:	d001      	beq.n	80054d0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80054cc:	2301      	movs	r3, #1
 80054ce:	e000      	b.n	80054d2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80054d0:	2300      	movs	r3, #0
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	3718      	adds	r7, #24
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}
 80054da:	bf00      	nop
 80054dc:	40023800 	.word	0x40023800

080054e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b084      	sub	sp, #16
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
 80054e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d101      	bne.n	80054f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80054f0:	2301      	movs	r3, #1
 80054f2:	e0cc      	b.n	800568e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80054f4:	4b68      	ldr	r3, [pc, #416]	@ (8005698 <HAL_RCC_ClockConfig+0x1b8>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f003 0307 	and.w	r3, r3, #7
 80054fc:	683a      	ldr	r2, [r7, #0]
 80054fe:	429a      	cmp	r2, r3
 8005500:	d90c      	bls.n	800551c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005502:	4b65      	ldr	r3, [pc, #404]	@ (8005698 <HAL_RCC_ClockConfig+0x1b8>)
 8005504:	683a      	ldr	r2, [r7, #0]
 8005506:	b2d2      	uxtb	r2, r2
 8005508:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800550a:	4b63      	ldr	r3, [pc, #396]	@ (8005698 <HAL_RCC_ClockConfig+0x1b8>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f003 0307 	and.w	r3, r3, #7
 8005512:	683a      	ldr	r2, [r7, #0]
 8005514:	429a      	cmp	r2, r3
 8005516:	d001      	beq.n	800551c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005518:	2301      	movs	r3, #1
 800551a:	e0b8      	b.n	800568e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f003 0302 	and.w	r3, r3, #2
 8005524:	2b00      	cmp	r3, #0
 8005526:	d020      	beq.n	800556a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f003 0304 	and.w	r3, r3, #4
 8005530:	2b00      	cmp	r3, #0
 8005532:	d005      	beq.n	8005540 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005534:	4b59      	ldr	r3, [pc, #356]	@ (800569c <HAL_RCC_ClockConfig+0x1bc>)
 8005536:	689b      	ldr	r3, [r3, #8]
 8005538:	4a58      	ldr	r2, [pc, #352]	@ (800569c <HAL_RCC_ClockConfig+0x1bc>)
 800553a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800553e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f003 0308 	and.w	r3, r3, #8
 8005548:	2b00      	cmp	r3, #0
 800554a:	d005      	beq.n	8005558 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800554c:	4b53      	ldr	r3, [pc, #332]	@ (800569c <HAL_RCC_ClockConfig+0x1bc>)
 800554e:	689b      	ldr	r3, [r3, #8]
 8005550:	4a52      	ldr	r2, [pc, #328]	@ (800569c <HAL_RCC_ClockConfig+0x1bc>)
 8005552:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005556:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005558:	4b50      	ldr	r3, [pc, #320]	@ (800569c <HAL_RCC_ClockConfig+0x1bc>)
 800555a:	689b      	ldr	r3, [r3, #8]
 800555c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	494d      	ldr	r1, [pc, #308]	@ (800569c <HAL_RCC_ClockConfig+0x1bc>)
 8005566:	4313      	orrs	r3, r2
 8005568:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f003 0301 	and.w	r3, r3, #1
 8005572:	2b00      	cmp	r3, #0
 8005574:	d044      	beq.n	8005600 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	685b      	ldr	r3, [r3, #4]
 800557a:	2b01      	cmp	r3, #1
 800557c:	d107      	bne.n	800558e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800557e:	4b47      	ldr	r3, [pc, #284]	@ (800569c <HAL_RCC_ClockConfig+0x1bc>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005586:	2b00      	cmp	r3, #0
 8005588:	d119      	bne.n	80055be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800558a:	2301      	movs	r3, #1
 800558c:	e07f      	b.n	800568e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	2b02      	cmp	r3, #2
 8005594:	d003      	beq.n	800559e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800559a:	2b03      	cmp	r3, #3
 800559c:	d107      	bne.n	80055ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800559e:	4b3f      	ldr	r3, [pc, #252]	@ (800569c <HAL_RCC_ClockConfig+0x1bc>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d109      	bne.n	80055be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	e06f      	b.n	800568e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055ae:	4b3b      	ldr	r3, [pc, #236]	@ (800569c <HAL_RCC_ClockConfig+0x1bc>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f003 0302 	and.w	r3, r3, #2
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d101      	bne.n	80055be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055ba:	2301      	movs	r3, #1
 80055bc:	e067      	b.n	800568e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80055be:	4b37      	ldr	r3, [pc, #220]	@ (800569c <HAL_RCC_ClockConfig+0x1bc>)
 80055c0:	689b      	ldr	r3, [r3, #8]
 80055c2:	f023 0203 	bic.w	r2, r3, #3
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	4934      	ldr	r1, [pc, #208]	@ (800569c <HAL_RCC_ClockConfig+0x1bc>)
 80055cc:	4313      	orrs	r3, r2
 80055ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80055d0:	f7fe fd9a 	bl	8004108 <HAL_GetTick>
 80055d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055d6:	e00a      	b.n	80055ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80055d8:	f7fe fd96 	bl	8004108 <HAL_GetTick>
 80055dc:	4602      	mov	r2, r0
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	1ad3      	subs	r3, r2, r3
 80055e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d901      	bls.n	80055ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80055ea:	2303      	movs	r3, #3
 80055ec:	e04f      	b.n	800568e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055ee:	4b2b      	ldr	r3, [pc, #172]	@ (800569c <HAL_RCC_ClockConfig+0x1bc>)
 80055f0:	689b      	ldr	r3, [r3, #8]
 80055f2:	f003 020c 	and.w	r2, r3, #12
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	685b      	ldr	r3, [r3, #4]
 80055fa:	009b      	lsls	r3, r3, #2
 80055fc:	429a      	cmp	r2, r3
 80055fe:	d1eb      	bne.n	80055d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005600:	4b25      	ldr	r3, [pc, #148]	@ (8005698 <HAL_RCC_ClockConfig+0x1b8>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f003 0307 	and.w	r3, r3, #7
 8005608:	683a      	ldr	r2, [r7, #0]
 800560a:	429a      	cmp	r2, r3
 800560c:	d20c      	bcs.n	8005628 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800560e:	4b22      	ldr	r3, [pc, #136]	@ (8005698 <HAL_RCC_ClockConfig+0x1b8>)
 8005610:	683a      	ldr	r2, [r7, #0]
 8005612:	b2d2      	uxtb	r2, r2
 8005614:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005616:	4b20      	ldr	r3, [pc, #128]	@ (8005698 <HAL_RCC_ClockConfig+0x1b8>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f003 0307 	and.w	r3, r3, #7
 800561e:	683a      	ldr	r2, [r7, #0]
 8005620:	429a      	cmp	r2, r3
 8005622:	d001      	beq.n	8005628 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005624:	2301      	movs	r3, #1
 8005626:	e032      	b.n	800568e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f003 0304 	and.w	r3, r3, #4
 8005630:	2b00      	cmp	r3, #0
 8005632:	d008      	beq.n	8005646 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005634:	4b19      	ldr	r3, [pc, #100]	@ (800569c <HAL_RCC_ClockConfig+0x1bc>)
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	68db      	ldr	r3, [r3, #12]
 8005640:	4916      	ldr	r1, [pc, #88]	@ (800569c <HAL_RCC_ClockConfig+0x1bc>)
 8005642:	4313      	orrs	r3, r2
 8005644:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f003 0308 	and.w	r3, r3, #8
 800564e:	2b00      	cmp	r3, #0
 8005650:	d009      	beq.n	8005666 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005652:	4b12      	ldr	r3, [pc, #72]	@ (800569c <HAL_RCC_ClockConfig+0x1bc>)
 8005654:	689b      	ldr	r3, [r3, #8]
 8005656:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	691b      	ldr	r3, [r3, #16]
 800565e:	00db      	lsls	r3, r3, #3
 8005660:	490e      	ldr	r1, [pc, #56]	@ (800569c <HAL_RCC_ClockConfig+0x1bc>)
 8005662:	4313      	orrs	r3, r2
 8005664:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005666:	f000 f821 	bl	80056ac <HAL_RCC_GetSysClockFreq>
 800566a:	4602      	mov	r2, r0
 800566c:	4b0b      	ldr	r3, [pc, #44]	@ (800569c <HAL_RCC_ClockConfig+0x1bc>)
 800566e:	689b      	ldr	r3, [r3, #8]
 8005670:	091b      	lsrs	r3, r3, #4
 8005672:	f003 030f 	and.w	r3, r3, #15
 8005676:	490a      	ldr	r1, [pc, #40]	@ (80056a0 <HAL_RCC_ClockConfig+0x1c0>)
 8005678:	5ccb      	ldrb	r3, [r1, r3]
 800567a:	fa22 f303 	lsr.w	r3, r2, r3
 800567e:	4a09      	ldr	r2, [pc, #36]	@ (80056a4 <HAL_RCC_ClockConfig+0x1c4>)
 8005680:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005682:	4b09      	ldr	r3, [pc, #36]	@ (80056a8 <HAL_RCC_ClockConfig+0x1c8>)
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4618      	mov	r0, r3
 8005688:	f7fe fcfa 	bl	8004080 <HAL_InitTick>

  return HAL_OK;
 800568c:	2300      	movs	r3, #0
}
 800568e:	4618      	mov	r0, r3
 8005690:	3710      	adds	r7, #16
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}
 8005696:	bf00      	nop
 8005698:	40023c00 	.word	0x40023c00
 800569c:	40023800 	.word	0x40023800
 80056a0:	0800e968 	.word	0x0800e968
 80056a4:	2000000c 	.word	0x2000000c
 80056a8:	20000010 	.word	0x20000010

080056ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80056ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80056b0:	b094      	sub	sp, #80	@ 0x50
 80056b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80056b4:	2300      	movs	r3, #0
 80056b6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80056b8:	2300      	movs	r3, #0
 80056ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80056bc:	2300      	movs	r3, #0
 80056be:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80056c0:	2300      	movs	r3, #0
 80056c2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80056c4:	4b79      	ldr	r3, [pc, #484]	@ (80058ac <HAL_RCC_GetSysClockFreq+0x200>)
 80056c6:	689b      	ldr	r3, [r3, #8]
 80056c8:	f003 030c 	and.w	r3, r3, #12
 80056cc:	2b08      	cmp	r3, #8
 80056ce:	d00d      	beq.n	80056ec <HAL_RCC_GetSysClockFreq+0x40>
 80056d0:	2b08      	cmp	r3, #8
 80056d2:	f200 80e1 	bhi.w	8005898 <HAL_RCC_GetSysClockFreq+0x1ec>
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d002      	beq.n	80056e0 <HAL_RCC_GetSysClockFreq+0x34>
 80056da:	2b04      	cmp	r3, #4
 80056dc:	d003      	beq.n	80056e6 <HAL_RCC_GetSysClockFreq+0x3a>
 80056de:	e0db      	b.n	8005898 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80056e0:	4b73      	ldr	r3, [pc, #460]	@ (80058b0 <HAL_RCC_GetSysClockFreq+0x204>)
 80056e2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80056e4:	e0db      	b.n	800589e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80056e6:	4b73      	ldr	r3, [pc, #460]	@ (80058b4 <HAL_RCC_GetSysClockFreq+0x208>)
 80056e8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80056ea:	e0d8      	b.n	800589e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80056ec:	4b6f      	ldr	r3, [pc, #444]	@ (80058ac <HAL_RCC_GetSysClockFreq+0x200>)
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80056f4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80056f6:	4b6d      	ldr	r3, [pc, #436]	@ (80058ac <HAL_RCC_GetSysClockFreq+0x200>)
 80056f8:	685b      	ldr	r3, [r3, #4]
 80056fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d063      	beq.n	80057ca <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005702:	4b6a      	ldr	r3, [pc, #424]	@ (80058ac <HAL_RCC_GetSysClockFreq+0x200>)
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	099b      	lsrs	r3, r3, #6
 8005708:	2200      	movs	r2, #0
 800570a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800570c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800570e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005710:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005714:	633b      	str	r3, [r7, #48]	@ 0x30
 8005716:	2300      	movs	r3, #0
 8005718:	637b      	str	r3, [r7, #52]	@ 0x34
 800571a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800571e:	4622      	mov	r2, r4
 8005720:	462b      	mov	r3, r5
 8005722:	f04f 0000 	mov.w	r0, #0
 8005726:	f04f 0100 	mov.w	r1, #0
 800572a:	0159      	lsls	r1, r3, #5
 800572c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005730:	0150      	lsls	r0, r2, #5
 8005732:	4602      	mov	r2, r0
 8005734:	460b      	mov	r3, r1
 8005736:	4621      	mov	r1, r4
 8005738:	1a51      	subs	r1, r2, r1
 800573a:	6139      	str	r1, [r7, #16]
 800573c:	4629      	mov	r1, r5
 800573e:	eb63 0301 	sbc.w	r3, r3, r1
 8005742:	617b      	str	r3, [r7, #20]
 8005744:	f04f 0200 	mov.w	r2, #0
 8005748:	f04f 0300 	mov.w	r3, #0
 800574c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005750:	4659      	mov	r1, fp
 8005752:	018b      	lsls	r3, r1, #6
 8005754:	4651      	mov	r1, sl
 8005756:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800575a:	4651      	mov	r1, sl
 800575c:	018a      	lsls	r2, r1, #6
 800575e:	4651      	mov	r1, sl
 8005760:	ebb2 0801 	subs.w	r8, r2, r1
 8005764:	4659      	mov	r1, fp
 8005766:	eb63 0901 	sbc.w	r9, r3, r1
 800576a:	f04f 0200 	mov.w	r2, #0
 800576e:	f04f 0300 	mov.w	r3, #0
 8005772:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005776:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800577a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800577e:	4690      	mov	r8, r2
 8005780:	4699      	mov	r9, r3
 8005782:	4623      	mov	r3, r4
 8005784:	eb18 0303 	adds.w	r3, r8, r3
 8005788:	60bb      	str	r3, [r7, #8]
 800578a:	462b      	mov	r3, r5
 800578c:	eb49 0303 	adc.w	r3, r9, r3
 8005790:	60fb      	str	r3, [r7, #12]
 8005792:	f04f 0200 	mov.w	r2, #0
 8005796:	f04f 0300 	mov.w	r3, #0
 800579a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800579e:	4629      	mov	r1, r5
 80057a0:	024b      	lsls	r3, r1, #9
 80057a2:	4621      	mov	r1, r4
 80057a4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80057a8:	4621      	mov	r1, r4
 80057aa:	024a      	lsls	r2, r1, #9
 80057ac:	4610      	mov	r0, r2
 80057ae:	4619      	mov	r1, r3
 80057b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80057b2:	2200      	movs	r2, #0
 80057b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80057b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80057b8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80057bc:	f7fa fd0c 	bl	80001d8 <__aeabi_uldivmod>
 80057c0:	4602      	mov	r2, r0
 80057c2:	460b      	mov	r3, r1
 80057c4:	4613      	mov	r3, r2
 80057c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80057c8:	e058      	b.n	800587c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80057ca:	4b38      	ldr	r3, [pc, #224]	@ (80058ac <HAL_RCC_GetSysClockFreq+0x200>)
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	099b      	lsrs	r3, r3, #6
 80057d0:	2200      	movs	r2, #0
 80057d2:	4618      	mov	r0, r3
 80057d4:	4611      	mov	r1, r2
 80057d6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80057da:	623b      	str	r3, [r7, #32]
 80057dc:	2300      	movs	r3, #0
 80057de:	627b      	str	r3, [r7, #36]	@ 0x24
 80057e0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80057e4:	4642      	mov	r2, r8
 80057e6:	464b      	mov	r3, r9
 80057e8:	f04f 0000 	mov.w	r0, #0
 80057ec:	f04f 0100 	mov.w	r1, #0
 80057f0:	0159      	lsls	r1, r3, #5
 80057f2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80057f6:	0150      	lsls	r0, r2, #5
 80057f8:	4602      	mov	r2, r0
 80057fa:	460b      	mov	r3, r1
 80057fc:	4641      	mov	r1, r8
 80057fe:	ebb2 0a01 	subs.w	sl, r2, r1
 8005802:	4649      	mov	r1, r9
 8005804:	eb63 0b01 	sbc.w	fp, r3, r1
 8005808:	f04f 0200 	mov.w	r2, #0
 800580c:	f04f 0300 	mov.w	r3, #0
 8005810:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005814:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005818:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800581c:	ebb2 040a 	subs.w	r4, r2, sl
 8005820:	eb63 050b 	sbc.w	r5, r3, fp
 8005824:	f04f 0200 	mov.w	r2, #0
 8005828:	f04f 0300 	mov.w	r3, #0
 800582c:	00eb      	lsls	r3, r5, #3
 800582e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005832:	00e2      	lsls	r2, r4, #3
 8005834:	4614      	mov	r4, r2
 8005836:	461d      	mov	r5, r3
 8005838:	4643      	mov	r3, r8
 800583a:	18e3      	adds	r3, r4, r3
 800583c:	603b      	str	r3, [r7, #0]
 800583e:	464b      	mov	r3, r9
 8005840:	eb45 0303 	adc.w	r3, r5, r3
 8005844:	607b      	str	r3, [r7, #4]
 8005846:	f04f 0200 	mov.w	r2, #0
 800584a:	f04f 0300 	mov.w	r3, #0
 800584e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005852:	4629      	mov	r1, r5
 8005854:	028b      	lsls	r3, r1, #10
 8005856:	4621      	mov	r1, r4
 8005858:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800585c:	4621      	mov	r1, r4
 800585e:	028a      	lsls	r2, r1, #10
 8005860:	4610      	mov	r0, r2
 8005862:	4619      	mov	r1, r3
 8005864:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005866:	2200      	movs	r2, #0
 8005868:	61bb      	str	r3, [r7, #24]
 800586a:	61fa      	str	r2, [r7, #28]
 800586c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005870:	f7fa fcb2 	bl	80001d8 <__aeabi_uldivmod>
 8005874:	4602      	mov	r2, r0
 8005876:	460b      	mov	r3, r1
 8005878:	4613      	mov	r3, r2
 800587a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800587c:	4b0b      	ldr	r3, [pc, #44]	@ (80058ac <HAL_RCC_GetSysClockFreq+0x200>)
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	0c1b      	lsrs	r3, r3, #16
 8005882:	f003 0303 	and.w	r3, r3, #3
 8005886:	3301      	adds	r3, #1
 8005888:	005b      	lsls	r3, r3, #1
 800588a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800588c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800588e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005890:	fbb2 f3f3 	udiv	r3, r2, r3
 8005894:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005896:	e002      	b.n	800589e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005898:	4b05      	ldr	r3, [pc, #20]	@ (80058b0 <HAL_RCC_GetSysClockFreq+0x204>)
 800589a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800589c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800589e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80058a0:	4618      	mov	r0, r3
 80058a2:	3750      	adds	r7, #80	@ 0x50
 80058a4:	46bd      	mov	sp, r7
 80058a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80058aa:	bf00      	nop
 80058ac:	40023800 	.word	0x40023800
 80058b0:	00f42400 	.word	0x00f42400
 80058b4:	007a1200 	.word	0x007a1200

080058b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80058b8:	b480      	push	{r7}
 80058ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80058bc:	4b03      	ldr	r3, [pc, #12]	@ (80058cc <HAL_RCC_GetHCLKFreq+0x14>)
 80058be:	681b      	ldr	r3, [r3, #0]
}
 80058c0:	4618      	mov	r0, r3
 80058c2:	46bd      	mov	sp, r7
 80058c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c8:	4770      	bx	lr
 80058ca:	bf00      	nop
 80058cc:	2000000c 	.word	0x2000000c

080058d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80058d4:	f7ff fff0 	bl	80058b8 <HAL_RCC_GetHCLKFreq>
 80058d8:	4602      	mov	r2, r0
 80058da:	4b05      	ldr	r3, [pc, #20]	@ (80058f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	0a9b      	lsrs	r3, r3, #10
 80058e0:	f003 0307 	and.w	r3, r3, #7
 80058e4:	4903      	ldr	r1, [pc, #12]	@ (80058f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80058e6:	5ccb      	ldrb	r3, [r1, r3]
 80058e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	bd80      	pop	{r7, pc}
 80058f0:	40023800 	.word	0x40023800
 80058f4:	0800e978 	.word	0x0800e978

080058f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80058fc:	f7ff ffdc 	bl	80058b8 <HAL_RCC_GetHCLKFreq>
 8005900:	4602      	mov	r2, r0
 8005902:	4b05      	ldr	r3, [pc, #20]	@ (8005918 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005904:	689b      	ldr	r3, [r3, #8]
 8005906:	0b5b      	lsrs	r3, r3, #13
 8005908:	f003 0307 	and.w	r3, r3, #7
 800590c:	4903      	ldr	r1, [pc, #12]	@ (800591c <HAL_RCC_GetPCLK2Freq+0x24>)
 800590e:	5ccb      	ldrb	r3, [r1, r3]
 8005910:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005914:	4618      	mov	r0, r3
 8005916:	bd80      	pop	{r7, pc}
 8005918:	40023800 	.word	0x40023800
 800591c:	0800e978 	.word	0x0800e978

08005920 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b082      	sub	sp, #8
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d101      	bne.n	8005932 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800592e:	2301      	movs	r3, #1
 8005930:	e022      	b.n	8005978 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005938:	b2db      	uxtb	r3, r3
 800593a:	2b00      	cmp	r3, #0
 800593c:	d105      	bne.n	800594a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2200      	movs	r2, #0
 8005942:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8005944:	6878      	ldr	r0, [r7, #4]
 8005946:	f7fe f891 	bl	8003a6c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2203      	movs	r2, #3
 800594e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	f000 f814 	bl	8005980 <HAL_SD_InitCard>
 8005958:	4603      	mov	r3, r0
 800595a:	2b00      	cmp	r3, #0
 800595c:	d001      	beq.n	8005962 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800595e:	2301      	movs	r3, #1
 8005960:	e00a      	b.n	8005978 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2200      	movs	r2, #0
 8005966:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2200      	movs	r2, #0
 800596c:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2201      	movs	r2, #1
 8005972:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005976:	2300      	movs	r3, #0
}
 8005978:	4618      	mov	r0, r3
 800597a:	3708      	adds	r7, #8
 800597c:	46bd      	mov	sp, r7
 800597e:	bd80      	pop	{r7, pc}

08005980 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005980:	b5b0      	push	{r4, r5, r7, lr}
 8005982:	b08e      	sub	sp, #56	@ 0x38
 8005984:	af04      	add	r7, sp, #16
 8005986:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8005988:	2300      	movs	r3, #0
 800598a:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800598c:	2300      	movs	r3, #0
 800598e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8005990:	2300      	movs	r3, #0
 8005992:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8005994:	2300      	movs	r3, #0
 8005996:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8005998:	2300      	movs	r3, #0
 800599a:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800599c:	2376      	movs	r3, #118	@ 0x76
 800599e:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681d      	ldr	r5, [r3, #0]
 80059a4:	466c      	mov	r4, sp
 80059a6:	f107 0314 	add.w	r3, r7, #20
 80059aa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80059ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80059b2:	f107 0308 	add.w	r3, r7, #8
 80059b6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80059b8:	4628      	mov	r0, r5
 80059ba:	f004 f8df 	bl	8009b7c <SDIO_Init>
 80059be:	4603      	mov	r3, r0
 80059c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if(status != HAL_OK)
 80059c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d001      	beq.n	80059d0 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80059cc:	2301      	movs	r3, #1
 80059ce:	e04f      	b.n	8005a70 <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80059d0:	4b29      	ldr	r3, [pc, #164]	@ (8005a78 <HAL_SD_InitCard+0xf8>)
 80059d2:	2200      	movs	r2, #0
 80059d4:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4618      	mov	r0, r3
 80059dc:	f004 f917 	bl	8009c0e <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80059e0:	4b25      	ldr	r3, [pc, #148]	@ (8005a78 <HAL_SD_InitCard+0xf8>)
 80059e2:	2201      	movs	r2, #1
 80059e4:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 80059e6:	2002      	movs	r0, #2
 80059e8:	f7fe fb9a 	bl	8004120 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80059ec:	6878      	ldr	r0, [r7, #4]
 80059ee:	f000 fe79 	bl	80066e4 <SD_PowerON>
 80059f2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80059f4:	6a3b      	ldr	r3, [r7, #32]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d00b      	beq.n	8005a12 <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2201      	movs	r2, #1
 80059fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a06:	6a3b      	ldr	r3, [r7, #32]
 8005a08:	431a      	orrs	r2, r3
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8005a0e:	2301      	movs	r3, #1
 8005a10:	e02e      	b.n	8005a70 <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8005a12:	6878      	ldr	r0, [r7, #4]
 8005a14:	f000 fd98 	bl	8006548 <SD_InitCard>
 8005a18:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005a1a:	6a3b      	ldr	r3, [r7, #32]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d00b      	beq.n	8005a38 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2201      	movs	r2, #1
 8005a24:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a2c:	6a3b      	ldr	r3, [r7, #32]
 8005a2e:	431a      	orrs	r2, r3
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8005a34:	2301      	movs	r3, #1
 8005a36:	e01b      	b.n	8005a70 <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005a40:	4618      	mov	r0, r3
 8005a42:	f004 f976 	bl	8009d32 <SDMMC_CmdBlockLength>
 8005a46:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005a48:	6a3b      	ldr	r3, [r7, #32]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d00f      	beq.n	8005a6e <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4a0a      	ldr	r2, [pc, #40]	@ (8005a7c <HAL_SD_InitCard+0xfc>)
 8005a54:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a5a:	6a3b      	ldr	r3, [r7, #32]
 8005a5c:	431a      	orrs	r2, r3
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2201      	movs	r2, #1
 8005a66:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	e000      	b.n	8005a70 <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 8005a6e:	2300      	movs	r3, #0
}
 8005a70:	4618      	mov	r0, r3
 8005a72:	3728      	adds	r7, #40	@ 0x28
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bdb0      	pop	{r4, r5, r7, pc}
 8005a78:	422580a0 	.word	0x422580a0
 8005a7c:	004005ff 	.word	0x004005ff

08005a80 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b092      	sub	sp, #72	@ 0x48
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	60f8      	str	r0, [r7, #12]
 8005a88:	60b9      	str	r1, [r7, #8]
 8005a8a:	607a      	str	r2, [r7, #4]
 8005a8c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8005a8e:	f7fe fb3b 	bl	8004108 <HAL_GetTick>
 8005a92:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 8005a98:	68bb      	ldr	r3, [r7, #8]
 8005a9a:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d107      	bne.n	8005ab2 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005aa6:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8005aae:	2301      	movs	r3, #1
 8005ab0:	e1c5      	b.n	8005e3e <HAL_SD_ReadBlocks+0x3be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005ab8:	b2db      	uxtb	r3, r3
 8005aba:	2b01      	cmp	r3, #1
 8005abc:	f040 81b8 	bne.w	8005e30 <HAL_SD_ReadBlocks+0x3b0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8005ac6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	441a      	add	r2, r3
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ad0:	429a      	cmp	r2, r3
 8005ad2:	d907      	bls.n	8005ae4 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ad8:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	e1ac      	b.n	8005e3e <HAL_SD_ReadBlocks+0x3be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	2203      	movs	r2, #3
 8005ae8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	2200      	movs	r2, #0
 8005af2:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005af8:	2b01      	cmp	r3, #1
 8005afa:	d002      	beq.n	8005b02 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8005afc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005afe:	025b      	lsls	r3, r3, #9
 8005b00:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005b02:	f04f 33ff 	mov.w	r3, #4294967295
 8005b06:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	025b      	lsls	r3, r3, #9
 8005b0c:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8005b0e:	2390      	movs	r3, #144	@ 0x90
 8005b10:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8005b12:	2302      	movs	r3, #2
 8005b14:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8005b16:	2300      	movs	r3, #0
 8005b18:	627b      	str	r3, [r7, #36]	@ 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	62bb      	str	r3, [r7, #40]	@ 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f107 0214 	add.w	r2, r7, #20
 8005b26:	4611      	mov	r1, r2
 8005b28:	4618      	mov	r0, r3
 8005b2a:	f004 f8d6 	bl	8009cda <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	2b01      	cmp	r3, #1
 8005b32:	d90a      	bls.n	8005b4a <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2202      	movs	r2, #2
 8005b38:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005b40:	4618      	mov	r0, r3
 8005b42:	f004 f93a 	bl	8009dba <SDMMC_CmdReadMultiBlock>
 8005b46:	6478      	str	r0, [r7, #68]	@ 0x44
 8005b48:	e009      	b.n	8005b5e <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2201      	movs	r2, #1
 8005b4e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005b56:	4618      	mov	r0, r3
 8005b58:	f004 f90d 	bl	8009d76 <SDMMC_CmdReadSingleBlock>
 8005b5c:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8005b5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d012      	beq.n	8005b8a <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	4a7e      	ldr	r2, [pc, #504]	@ (8005d64 <HAL_SD_ReadBlocks+0x2e4>)
 8005b6a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b72:	431a      	orrs	r2, r3
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	2200      	movs	r2, #0
 8005b84:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8005b86:	2301      	movs	r3, #1
 8005b88:	e159      	b.n	8005e3e <HAL_SD_ReadBlocks+0x3be>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8005b8a:	69bb      	ldr	r3, [r7, #24]
 8005b8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8005b8e:	e061      	b.n	8005c54 <HAL_SD_ReadBlocks+0x1d4>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b96:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d03c      	beq.n	8005c18 <HAL_SD_ReadBlocks+0x198>
 8005b9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d039      	beq.n	8005c18 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	643b      	str	r3, [r7, #64]	@ 0x40
 8005ba8:	e033      	b.n	8005c12 <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4618      	mov	r0, r3
 8005bb0:	f004 f80f 	bl	8009bd2 <SDIO_ReadFIFO>
 8005bb4:	62f8      	str	r0, [r7, #44]	@ 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8005bb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bb8:	b2da      	uxtb	r2, r3
 8005bba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bbc:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8005bbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bc0:	3301      	adds	r3, #1
 8005bc2:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8005bc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005bc6:	3b01      	subs	r3, #1
 8005bc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8005bca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bcc:	0a1b      	lsrs	r3, r3, #8
 8005bce:	b2da      	uxtb	r2, r3
 8005bd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bd2:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8005bd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bd6:	3301      	adds	r3, #1
 8005bd8:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8005bda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005bdc:	3b01      	subs	r3, #1
 8005bde:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8005be0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005be2:	0c1b      	lsrs	r3, r3, #16
 8005be4:	b2da      	uxtb	r2, r3
 8005be6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005be8:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8005bea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bec:	3301      	adds	r3, #1
 8005bee:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8005bf0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005bf2:	3b01      	subs	r3, #1
 8005bf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8005bf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bf8:	0e1b      	lsrs	r3, r3, #24
 8005bfa:	b2da      	uxtb	r2, r3
 8005bfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bfe:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8005c00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c02:	3301      	adds	r3, #1
 8005c04:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8005c06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c08:	3b01      	subs	r3, #1
 8005c0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for(count = 0U; count < 8U; count++)
 8005c0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c0e:	3301      	adds	r3, #1
 8005c10:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c14:	2b07      	cmp	r3, #7
 8005c16:	d9c8      	bls.n	8005baa <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8005c18:	f7fe fa76 	bl	8004108 <HAL_GetTick>
 8005c1c:	4602      	mov	r2, r0
 8005c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c20:	1ad3      	subs	r3, r2, r3
 8005c22:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005c24:	429a      	cmp	r2, r3
 8005c26:	d902      	bls.n	8005c2e <HAL_SD_ReadBlocks+0x1ae>
 8005c28:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d112      	bne.n	8005c54 <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4a4c      	ldr	r2, [pc, #304]	@ (8005d64 <HAL_SD_ReadBlocks+0x2e4>)
 8005c34:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c3a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	2201      	movs	r2, #1
 8005c46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 8005c50:	2303      	movs	r3, #3
 8005c52:	e0f4      	b.n	8005e3e <HAL_SD_ReadBlocks+0x3be>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c5a:	f240 332a 	movw	r3, #810	@ 0x32a
 8005c5e:	4013      	ands	r3, r2
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d095      	beq.n	8005b90 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d022      	beq.n	8005cb8 <HAL_SD_ReadBlocks+0x238>
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	2b01      	cmp	r3, #1
 8005c76:	d91f      	bls.n	8005cb8 <HAL_SD_ReadBlocks+0x238>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c7c:	2b03      	cmp	r3, #3
 8005c7e:	d01b      	beq.n	8005cb8 <HAL_SD_ReadBlocks+0x238>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	4618      	mov	r0, r3
 8005c86:	f004 f8ff 	bl	8009e88 <SDMMC_CmdStopTransfer>
 8005c8a:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8005c8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d012      	beq.n	8005cb8 <HAL_SD_ReadBlocks+0x238>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a33      	ldr	r2, [pc, #204]	@ (8005d64 <HAL_SD_ReadBlocks+0x2e4>)
 8005c98:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005ca0:	431a      	orrs	r2, r3
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	2201      	movs	r2, #1
 8005caa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	e0c2      	b.n	8005e3e <HAL_SD_ReadBlocks+0x3be>
      }
    }

    /* Get error state */
#if defined(SDIO_STA_STBITERR)
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cbe:	f003 0308 	and.w	r3, r3, #8
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d106      	bne.n	8005cd4 <HAL_SD_ReadBlocks+0x254>
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ccc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d012      	beq.n	8005cfa <HAL_SD_ReadBlocks+0x27a>
#else /* SDIO_STA_STBITERR not defined */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	4a22      	ldr	r2, [pc, #136]	@ (8005d64 <HAL_SD_ReadBlocks+0x2e4>)
 8005cda:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ce0:	f043 0208 	orr.w	r2, r3, #8
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	2201      	movs	r2, #1
 8005cec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	e0a1      	b.n	8005e3e <HAL_SD_ReadBlocks+0x3be>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d00:	f003 0302 	and.w	r3, r3, #2
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d012      	beq.n	8005d2e <HAL_SD_ReadBlocks+0x2ae>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a15      	ldr	r2, [pc, #84]	@ (8005d64 <HAL_SD_ReadBlocks+0x2e4>)
 8005d0e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d14:	f043 0202 	orr.w	r2, r3, #2
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	2201      	movs	r2, #1
 8005d20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2200      	movs	r2, #0
 8005d28:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e087      	b.n	8005e3e <HAL_SD_ReadBlocks+0x3be>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d34:	f003 0320 	and.w	r3, r3, #32
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d064      	beq.n	8005e06 <HAL_SD_ReadBlocks+0x386>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	4a08      	ldr	r2, [pc, #32]	@ (8005d64 <HAL_SD_ReadBlocks+0x2e4>)
 8005d42:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d48:	f043 0220 	orr.w	r2, r3, #32
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	2201      	movs	r2, #1
 8005d54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	e06d      	b.n	8005e3e <HAL_SD_ReadBlocks+0x3be>
 8005d62:	bf00      	nop
 8005d64:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	f003 ff30 	bl	8009bd2 <SDIO_ReadFIFO>
 8005d72:	62f8      	str	r0, [r7, #44]	@ 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8005d74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d76:	b2da      	uxtb	r2, r3
 8005d78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d7a:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8005d7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d7e:	3301      	adds	r3, #1
 8005d80:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8005d82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d84:	3b01      	subs	r3, #1
 8005d86:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8005d88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d8a:	0a1b      	lsrs	r3, r3, #8
 8005d8c:	b2da      	uxtb	r2, r3
 8005d8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d90:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8005d92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d94:	3301      	adds	r3, #1
 8005d96:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8005d98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d9a:	3b01      	subs	r3, #1
 8005d9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8005d9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005da0:	0c1b      	lsrs	r3, r3, #16
 8005da2:	b2da      	uxtb	r2, r3
 8005da4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005da6:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8005da8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005daa:	3301      	adds	r3, #1
 8005dac:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8005dae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005db0:	3b01      	subs	r3, #1
 8005db2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8005db4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005db6:	0e1b      	lsrs	r3, r3, #24
 8005db8:	b2da      	uxtb	r2, r3
 8005dba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dbc:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8005dbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dc0:	3301      	adds	r3, #1
 8005dc2:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8005dc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005dc6:	3b01      	subs	r3, #1
 8005dc8:	63fb      	str	r3, [r7, #60]	@ 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8005dca:	f7fe f99d 	bl	8004108 <HAL_GetTick>
 8005dce:	4602      	mov	r2, r0
 8005dd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dd2:	1ad3      	subs	r3, r2, r3
 8005dd4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005dd6:	429a      	cmp	r2, r3
 8005dd8:	d902      	bls.n	8005de0 <HAL_SD_ReadBlocks+0x360>
 8005dda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d112      	bne.n	8005e06 <HAL_SD_ReadBlocks+0x386>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	4a18      	ldr	r2, [pc, #96]	@ (8005e48 <HAL_SD_ReadBlocks+0x3c8>)
 8005de6:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dec:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	2201      	movs	r2, #1
 8005df8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8005e02:	2301      	movs	r3, #1
 8005e04:	e01b      	b.n	8005e3e <HAL_SD_ReadBlocks+0x3be>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d002      	beq.n	8005e1a <HAL_SD_ReadBlocks+0x39a>
 8005e14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d1a6      	bne.n	8005d68 <HAL_SD_ReadBlocks+0x2e8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f240 523a 	movw	r2, #1338	@ 0x53a
 8005e22:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	2201      	movs	r2, #1
 8005e28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	e006      	b.n	8005e3e <HAL_SD_ReadBlocks+0x3be>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e34:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8005e3c:	2301      	movs	r3, #1
  }
}
 8005e3e:	4618      	mov	r0, r3
 8005e40:	3748      	adds	r7, #72	@ 0x48
 8005e42:	46bd      	mov	sp, r7
 8005e44:	bd80      	pop	{r7, pc}
 8005e46:	bf00      	nop
 8005e48:	004005ff 	.word	0x004005ff

08005e4c <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b092      	sub	sp, #72	@ 0x48
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	60f8      	str	r0, [r7, #12]
 8005e54:	60b9      	str	r1, [r7, #8]
 8005e56:	607a      	str	r2, [r7, #4]
 8005e58:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8005e5a:	f7fe f955 	bl	8004108 <HAL_GetTick>
 8005e5e:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 8005e64:	68bb      	ldr	r3, [r7, #8]
 8005e66:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d107      	bne.n	8005e7e <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e72:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	e16d      	b.n	800615a <HAL_SD_WriteBlocks+0x30e>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005e84:	b2db      	uxtb	r3, r3
 8005e86:	2b01      	cmp	r3, #1
 8005e88:	f040 8160 	bne.w	800614c <HAL_SD_WriteBlocks+0x300>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8005e92:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	441a      	add	r2, r3
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e9c:	429a      	cmp	r2, r3
 8005e9e:	d907      	bls.n	8005eb0 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ea4:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8005eac:	2301      	movs	r3, #1
 8005eae:	e154      	b.n	800615a <HAL_SD_WriteBlocks+0x30e>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	2203      	movs	r2, #3
 8005eb4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ec4:	2b01      	cmp	r3, #1
 8005ec6:	d002      	beq.n	8005ece <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8005ec8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005eca:	025b      	lsls	r3, r3, #9
 8005ecc:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005ece:	f04f 33ff 	mov.w	r3, #4294967295
 8005ed2:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	025b      	lsls	r3, r3, #9
 8005ed8:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8005eda:	2390      	movs	r3, #144	@ 0x90
 8005edc:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8005ede:	2300      	movs	r3, #0
 8005ee0:	627b      	str	r3, [r7, #36]	@ 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f107 0218 	add.w	r2, r7, #24
 8005ef2:	4611      	mov	r1, r2
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	f003 fef0 	bl	8009cda <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	2b01      	cmp	r3, #1
 8005efe:	d90a      	bls.n	8005f16 <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	2220      	movs	r2, #32
 8005f04:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	f003 ff98 	bl	8009e42 <SDMMC_CmdWriteMultiBlock>
 8005f12:	6478      	str	r0, [r7, #68]	@ 0x44
 8005f14:	e009      	b.n	8005f2a <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	2210      	movs	r2, #16
 8005f1a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005f22:	4618      	mov	r0, r3
 8005f24:	f003 ff6b 	bl	8009dfe <SDMMC_CmdWriteSingleBlock>
 8005f28:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8005f2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d012      	beq.n	8005f56 <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a8b      	ldr	r2, [pc, #556]	@ (8006164 <HAL_SD_WriteBlocks+0x318>)
 8005f36:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005f3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f3e:	431a      	orrs	r2, r3
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	2201      	movs	r2, #1
 8005f48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8005f52:	2301      	movs	r3, #1
 8005f54:	e101      	b.n	800615a <HAL_SD_WriteBlocks+0x30e>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8005f56:	69fb      	ldr	r3, [r7, #28]
 8005f58:	63fb      	str	r3, [r7, #60]	@ 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8005f5a:	e065      	b.n	8006028 <HAL_SD_WriteBlocks+0x1dc>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d040      	beq.n	8005fec <HAL_SD_WriteBlocks+0x1a0>
 8005f6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d03d      	beq.n	8005fec <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8005f70:	2300      	movs	r3, #0
 8005f72:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f74:	e037      	b.n	8005fe6 <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 8005f76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f78:	781b      	ldrb	r3, [r3, #0]
 8005f7a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8005f7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f7e:	3301      	adds	r3, #1
 8005f80:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8005f82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f84:	3b01      	subs	r3, #1
 8005f86:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8005f88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f8a:	781b      	ldrb	r3, [r3, #0]
 8005f8c:	021a      	lsls	r2, r3, #8
 8005f8e:	697b      	ldr	r3, [r7, #20]
 8005f90:	4313      	orrs	r3, r2
 8005f92:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8005f94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f96:	3301      	adds	r3, #1
 8005f98:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8005f9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f9c:	3b01      	subs	r3, #1
 8005f9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8005fa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fa2:	781b      	ldrb	r3, [r3, #0]
 8005fa4:	041a      	lsls	r2, r3, #16
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	4313      	orrs	r3, r2
 8005faa:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8005fac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fae:	3301      	adds	r3, #1
 8005fb0:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8005fb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005fb4:	3b01      	subs	r3, #1
 8005fb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8005fb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fba:	781b      	ldrb	r3, [r3, #0]
 8005fbc:	061a      	lsls	r2, r3, #24
 8005fbe:	697b      	ldr	r3, [r7, #20]
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8005fc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fc6:	3301      	adds	r3, #1
 8005fc8:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8005fca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005fcc:	3b01      	subs	r3, #1
 8005fce:	63fb      	str	r3, [r7, #60]	@ 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f107 0214 	add.w	r2, r7, #20
 8005fd8:	4611      	mov	r1, r2
 8005fda:	4618      	mov	r0, r3
 8005fdc:	f003 fe06 	bl	8009bec <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8005fe0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005fe2:	3301      	adds	r3, #1
 8005fe4:	643b      	str	r3, [r7, #64]	@ 0x40
 8005fe6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005fe8:	2b07      	cmp	r3, #7
 8005fea:	d9c4      	bls.n	8005f76 <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8005fec:	f7fe f88c 	bl	8004108 <HAL_GetTick>
 8005ff0:	4602      	mov	r2, r0
 8005ff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ff4:	1ad3      	subs	r3, r2, r3
 8005ff6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	d902      	bls.n	8006002 <HAL_SD_WriteBlocks+0x1b6>
 8005ffc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d112      	bne.n	8006028 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	4a57      	ldr	r2, [pc, #348]	@ (8006164 <HAL_SD_WriteBlocks+0x318>)
 8006008:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800600e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006010:	431a      	orrs	r2, r3
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	2201      	movs	r2, #1
 800601a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	2200      	movs	r2, #0
 8006022:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 8006024:	2303      	movs	r3, #3
 8006026:	e098      	b.n	800615a <HAL_SD_WriteBlocks+0x30e>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800602e:	f240 331a 	movw	r3, #794	@ 0x31a
 8006032:	4013      	ands	r3, r2
 8006034:	2b00      	cmp	r3, #0
 8006036:	d091      	beq.n	8005f5c <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800603e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006042:	2b00      	cmp	r3, #0
 8006044:	d022      	beq.n	800608c <HAL_SD_WriteBlocks+0x240>
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	2b01      	cmp	r3, #1
 800604a:	d91f      	bls.n	800608c <HAL_SD_WriteBlocks+0x240>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006050:	2b03      	cmp	r3, #3
 8006052:	d01b      	beq.n	800608c <HAL_SD_WriteBlocks+0x240>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	4618      	mov	r0, r3
 800605a:	f003 ff15 	bl	8009e88 <SDMMC_CmdStopTransfer>
 800605e:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8006060:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006062:	2b00      	cmp	r3, #0
 8006064:	d012      	beq.n	800608c <HAL_SD_WriteBlocks+0x240>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	4a3e      	ldr	r2, [pc, #248]	@ (8006164 <HAL_SD_WriteBlocks+0x318>)
 800606c:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006072:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006074:	431a      	orrs	r2, r3
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	2201      	movs	r2, #1
 800607e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	2200      	movs	r2, #0
 8006086:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 8006088:	2301      	movs	r3, #1
 800608a:	e066      	b.n	800615a <HAL_SD_WriteBlocks+0x30e>
      }
    }

    /* Get error state */
#if defined(SDIO_STA_STBITERR)
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006092:	f003 0308 	and.w	r3, r3, #8
 8006096:	2b00      	cmp	r3, #0
 8006098:	d106      	bne.n	80060a8 <HAL_SD_WriteBlocks+0x25c>
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d012      	beq.n	80060ce <HAL_SD_WriteBlocks+0x282>
#else /* SDIO_STA_STBITERR not defined */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */		
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4a2d      	ldr	r2, [pc, #180]	@ (8006164 <HAL_SD_WriteBlocks+0x318>)
 80060ae:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060b4:	f043 0208 	orr.w	r2, r3, #8
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2201      	movs	r2, #1
 80060c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2200      	movs	r2, #0
 80060c8:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80060ca:	2301      	movs	r3, #1
 80060cc:	e045      	b.n	800615a <HAL_SD_WriteBlocks+0x30e>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060d4:	f003 0302 	and.w	r3, r3, #2
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d012      	beq.n	8006102 <HAL_SD_WriteBlocks+0x2b6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4a20      	ldr	r2, [pc, #128]	@ (8006164 <HAL_SD_WriteBlocks+0x318>)
 80060e2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060e8:	f043 0202 	orr.w	r2, r3, #2
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2201      	movs	r2, #1
 80060f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	2200      	movs	r2, #0
 80060fc:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80060fe:	2301      	movs	r3, #1
 8006100:	e02b      	b.n	800615a <HAL_SD_WriteBlocks+0x30e>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006108:	f003 0310 	and.w	r3, r3, #16
 800610c:	2b00      	cmp	r3, #0
 800610e:	d012      	beq.n	8006136 <HAL_SD_WriteBlocks+0x2ea>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	4a13      	ldr	r2, [pc, #76]	@ (8006164 <HAL_SD_WriteBlocks+0x318>)
 8006116:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800611c:	f043 0210 	orr.w	r2, r3, #16
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	2201      	movs	r2, #1
 8006128:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	2200      	movs	r2, #0
 8006130:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8006132:	2301      	movs	r3, #1
 8006134:	e011      	b.n	800615a <HAL_SD_WriteBlocks+0x30e>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f240 523a 	movw	r2, #1338	@ 0x53a
 800613e:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	2201      	movs	r2, #1
 8006144:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 8006148:	2300      	movs	r3, #0
 800614a:	e006      	b.n	800615a <HAL_SD_WriteBlocks+0x30e>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006150:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006158:	2301      	movs	r3, #1
  }
}
 800615a:	4618      	mov	r0, r3
 800615c:	3748      	adds	r7, #72	@ 0x48
 800615e:	46bd      	mov	sp, r7
 8006160:	bd80      	pop	{r7, pc}
 8006162:	bf00      	nop
 8006164:	004005ff 	.word	0x004005ff

08006168 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8006168:	b480      	push	{r7}
 800616a:	b083      	sub	sp, #12
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
 8006170:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006176:	0f9b      	lsrs	r3, r3, #30
 8006178:	b2da      	uxtb	r2, r3
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006182:	0e9b      	lsrs	r3, r3, #26
 8006184:	b2db      	uxtb	r3, r3
 8006186:	f003 030f 	and.w	r3, r3, #15
 800618a:	b2da      	uxtb	r2, r3
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006194:	0e1b      	lsrs	r3, r3, #24
 8006196:	b2db      	uxtb	r3, r3
 8006198:	f003 0303 	and.w	r3, r3, #3
 800619c:	b2da      	uxtb	r2, r3
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80061a6:	0c1b      	lsrs	r3, r3, #16
 80061a8:	b2da      	uxtb	r2, r3
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80061b2:	0a1b      	lsrs	r3, r3, #8
 80061b4:	b2da      	uxtb	r2, r3
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80061be:	b2da      	uxtb	r2, r3
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80061c8:	0d1b      	lsrs	r3, r3, #20
 80061ca:	b29a      	uxth	r2, r3
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80061d4:	0c1b      	lsrs	r3, r3, #16
 80061d6:	b2db      	uxtb	r3, r3
 80061d8:	f003 030f 	and.w	r3, r3, #15
 80061dc:	b2da      	uxtb	r2, r3
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80061e6:	0bdb      	lsrs	r3, r3, #15
 80061e8:	b2db      	uxtb	r3, r3
 80061ea:	f003 0301 	and.w	r3, r3, #1
 80061ee:	b2da      	uxtb	r2, r3
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80061f8:	0b9b      	lsrs	r3, r3, #14
 80061fa:	b2db      	uxtb	r3, r3
 80061fc:	f003 0301 	and.w	r3, r3, #1
 8006200:	b2da      	uxtb	r2, r3
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800620a:	0b5b      	lsrs	r3, r3, #13
 800620c:	b2db      	uxtb	r3, r3
 800620e:	f003 0301 	and.w	r3, r3, #1
 8006212:	b2da      	uxtb	r2, r3
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800621c:	0b1b      	lsrs	r3, r3, #12
 800621e:	b2db      	uxtb	r3, r3
 8006220:	f003 0301 	and.w	r3, r3, #1
 8006224:	b2da      	uxtb	r2, r3
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	2200      	movs	r2, #0
 800622e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006234:	2b00      	cmp	r3, #0
 8006236:	d163      	bne.n	8006300 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800623c:	009a      	lsls	r2, r3, #2
 800623e:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8006242:	4013      	ands	r3, r2
 8006244:	687a      	ldr	r2, [r7, #4]
 8006246:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8006248:	0f92      	lsrs	r2, r2, #30
 800624a:	431a      	orrs	r2, r3
 800624c:	683b      	ldr	r3, [r7, #0]
 800624e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006254:	0edb      	lsrs	r3, r3, #27
 8006256:	b2db      	uxtb	r3, r3
 8006258:	f003 0307 	and.w	r3, r3, #7
 800625c:	b2da      	uxtb	r2, r3
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006266:	0e1b      	lsrs	r3, r3, #24
 8006268:	b2db      	uxtb	r3, r3
 800626a:	f003 0307 	and.w	r3, r3, #7
 800626e:	b2da      	uxtb	r2, r3
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006278:	0d5b      	lsrs	r3, r3, #21
 800627a:	b2db      	uxtb	r3, r3
 800627c:	f003 0307 	and.w	r3, r3, #7
 8006280:	b2da      	uxtb	r2, r3
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800628a:	0c9b      	lsrs	r3, r3, #18
 800628c:	b2db      	uxtb	r3, r3
 800628e:	f003 0307 	and.w	r3, r3, #7
 8006292:	b2da      	uxtb	r2, r3
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800629c:	0bdb      	lsrs	r3, r3, #15
 800629e:	b2db      	uxtb	r3, r3
 80062a0:	f003 0307 	and.w	r3, r3, #7
 80062a4:	b2da      	uxtb	r2, r3
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	691b      	ldr	r3, [r3, #16]
 80062ae:	1c5a      	adds	r2, r3, #1
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	7e1b      	ldrb	r3, [r3, #24]
 80062b8:	b2db      	uxtb	r3, r3
 80062ba:	f003 0307 	and.w	r3, r3, #7
 80062be:	3302      	adds	r3, #2
 80062c0:	2201      	movs	r2, #1
 80062c2:	fa02 f303 	lsl.w	r3, r2, r3
 80062c6:	687a      	ldr	r2, [r7, #4]
 80062c8:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80062ca:	fb03 f202 	mul.w	r2, r3, r2
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	7a1b      	ldrb	r3, [r3, #8]
 80062d6:	b2db      	uxtb	r3, r3
 80062d8:	f003 030f 	and.w	r3, r3, #15
 80062dc:	2201      	movs	r2, #1
 80062de:	409a      	lsls	r2, r3
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062e8:	687a      	ldr	r2, [r7, #4]
 80062ea:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80062ec:	0a52      	lsrs	r2, r2, #9
 80062ee:	fb03 f202 	mul.w	r2, r3, r2
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80062fc:	661a      	str	r2, [r3, #96]	@ 0x60
 80062fe:	e031      	b.n	8006364 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006304:	2b01      	cmp	r3, #1
 8006306:	d11d      	bne.n	8006344 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800630c:	041b      	lsls	r3, r3, #16
 800630e:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006316:	0c1b      	lsrs	r3, r3, #16
 8006318:	431a      	orrs	r2, r3
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	691b      	ldr	r3, [r3, #16]
 8006322:	3301      	adds	r3, #1
 8006324:	029a      	lsls	r2, r3, #10
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006338:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	661a      	str	r2, [r3, #96]	@ 0x60
 8006342:	e00f      	b.n	8006364 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	4a58      	ldr	r2, [pc, #352]	@ (80064ac <HAL_SD_GetCardCSD+0x344>)
 800634a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006350:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2201      	movs	r2, #1
 800635c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8006360:	2301      	movs	r3, #1
 8006362:	e09d      	b.n	80064a0 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006368:	0b9b      	lsrs	r3, r3, #14
 800636a:	b2db      	uxtb	r3, r3
 800636c:	f003 0301 	and.w	r3, r3, #1
 8006370:	b2da      	uxtb	r2, r3
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800637a:	09db      	lsrs	r3, r3, #7
 800637c:	b2db      	uxtb	r3, r3
 800637e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006382:	b2da      	uxtb	r2, r3
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800638c:	b2db      	uxtb	r3, r3
 800638e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006392:	b2da      	uxtb	r2, r3
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800639c:	0fdb      	lsrs	r3, r3, #31
 800639e:	b2da      	uxtb	r2, r3
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063a8:	0f5b      	lsrs	r3, r3, #29
 80063aa:	b2db      	uxtb	r3, r3
 80063ac:	f003 0303 	and.w	r3, r3, #3
 80063b0:	b2da      	uxtb	r2, r3
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063ba:	0e9b      	lsrs	r3, r3, #26
 80063bc:	b2db      	uxtb	r3, r3
 80063be:	f003 0307 	and.w	r3, r3, #7
 80063c2:	b2da      	uxtb	r2, r3
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063cc:	0d9b      	lsrs	r3, r3, #22
 80063ce:	b2db      	uxtb	r3, r3
 80063d0:	f003 030f 	and.w	r3, r3, #15
 80063d4:	b2da      	uxtb	r2, r3
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063de:	0d5b      	lsrs	r3, r3, #21
 80063e0:	b2db      	uxtb	r3, r3
 80063e2:	f003 0301 	and.w	r3, r3, #1
 80063e6:	b2da      	uxtb	r2, r3
 80063e8:	683b      	ldr	r3, [r7, #0]
 80063ea:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	2200      	movs	r2, #0
 80063f2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063fa:	0c1b      	lsrs	r3, r3, #16
 80063fc:	b2db      	uxtb	r3, r3
 80063fe:	f003 0301 	and.w	r3, r3, #1
 8006402:	b2da      	uxtb	r2, r3
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800640e:	0bdb      	lsrs	r3, r3, #15
 8006410:	b2db      	uxtb	r3, r3
 8006412:	f003 0301 	and.w	r3, r3, #1
 8006416:	b2da      	uxtb	r2, r3
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006422:	0b9b      	lsrs	r3, r3, #14
 8006424:	b2db      	uxtb	r3, r3
 8006426:	f003 0301 	and.w	r3, r3, #1
 800642a:	b2da      	uxtb	r2, r3
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006436:	0b5b      	lsrs	r3, r3, #13
 8006438:	b2db      	uxtb	r3, r3
 800643a:	f003 0301 	and.w	r3, r3, #1
 800643e:	b2da      	uxtb	r2, r3
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800644a:	0b1b      	lsrs	r3, r3, #12
 800644c:	b2db      	uxtb	r3, r3
 800644e:	f003 0301 	and.w	r3, r3, #1
 8006452:	b2da      	uxtb	r2, r3
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800645e:	0a9b      	lsrs	r3, r3, #10
 8006460:	b2db      	uxtb	r3, r3
 8006462:	f003 0303 	and.w	r3, r3, #3
 8006466:	b2da      	uxtb	r2, r3
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006472:	0a1b      	lsrs	r3, r3, #8
 8006474:	b2db      	uxtb	r3, r3
 8006476:	f003 0303 	and.w	r3, r3, #3
 800647a:	b2da      	uxtb	r2, r3
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006486:	085b      	lsrs	r3, r3, #1
 8006488:	b2db      	uxtb	r3, r3
 800648a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800648e:	b2da      	uxtb	r2, r3
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	2201      	movs	r2, #1
 800649a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800649e:	2300      	movs	r3, #0
}
 80064a0:	4618      	mov	r0, r3
 80064a2:	370c      	adds	r7, #12
 80064a4:	46bd      	mov	sp, r7
 80064a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064aa:	4770      	bx	lr
 80064ac:	004005ff 	.word	0x004005ff

080064b0 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80064b0:	b480      	push	{r7}
 80064b2:	b083      	sub	sp, #12
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
 80064b8:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80064f6:	683b      	ldr	r3, [r7, #0]
 80064f8:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80064fa:	2300      	movs	r3, #0
}
 80064fc:	4618      	mov	r0, r3
 80064fe:	370c      	adds	r7, #12
 8006500:	46bd      	mov	sp, r7
 8006502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006506:	4770      	bx	lr

08006508 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b086      	sub	sp, #24
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8006510:	2300      	movs	r3, #0
 8006512:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8006514:	f107 030c 	add.w	r3, r7, #12
 8006518:	4619      	mov	r1, r3
 800651a:	6878      	ldr	r0, [r7, #4]
 800651c:	f000 f970 	bl	8006800 <SD_SendStatus>
 8006520:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006522:	697b      	ldr	r3, [r7, #20]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d005      	beq.n	8006534 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800652c:	697b      	ldr	r3, [r7, #20]
 800652e:	431a      	orrs	r2, r3
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	0a5b      	lsrs	r3, r3, #9
 8006538:	f003 030f 	and.w	r3, r3, #15
 800653c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800653e:	693b      	ldr	r3, [r7, #16]
}
 8006540:	4618      	mov	r0, r3
 8006542:	3718      	adds	r7, #24
 8006544:	46bd      	mov	sp, r7
 8006546:	bd80      	pop	{r7, pc}

08006548 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006548:	b5b0      	push	{r4, r5, r7, lr}
 800654a:	b094      	sub	sp, #80	@ 0x50
 800654c:	af04      	add	r7, sp, #16
 800654e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8006550:	2301      	movs	r3, #1
 8006552:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4618      	mov	r0, r3
 800655a:	f003 fb66 	bl	8009c2a <SDIO_GetPowerState>
 800655e:	4603      	mov	r3, r0
 8006560:	2b00      	cmp	r3, #0
 8006562:	d102      	bne.n	800656a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006564:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8006568:	e0b8      	b.n	80066dc <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800656e:	2b03      	cmp	r3, #3
 8006570:	d02f      	beq.n	80065d2 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	4618      	mov	r0, r3
 8006578:	f003 fd4d 	bl	800a016 <SDMMC_CmdSendCID>
 800657c:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800657e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006580:	2b00      	cmp	r3, #0
 8006582:	d001      	beq.n	8006588 <SD_InitCard+0x40>
    {
      return errorstate;
 8006584:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006586:	e0a9      	b.n	80066dc <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	2100      	movs	r1, #0
 800658e:	4618      	mov	r0, r3
 8006590:	f003 fb90 	bl	8009cb4 <SDIO_GetResponse>
 8006594:	4602      	mov	r2, r0
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	2104      	movs	r1, #4
 80065a0:	4618      	mov	r0, r3
 80065a2:	f003 fb87 	bl	8009cb4 <SDIO_GetResponse>
 80065a6:	4602      	mov	r2, r0
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	2108      	movs	r1, #8
 80065b2:	4618      	mov	r0, r3
 80065b4:	f003 fb7e 	bl	8009cb4 <SDIO_GetResponse>
 80065b8:	4602      	mov	r2, r0
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	210c      	movs	r1, #12
 80065c4:	4618      	mov	r0, r3
 80065c6:	f003 fb75 	bl	8009cb4 <SDIO_GetResponse>
 80065ca:	4602      	mov	r2, r0
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065d6:	2b03      	cmp	r3, #3
 80065d8:	d00d      	beq.n	80065f6 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f107 020e 	add.w	r2, r7, #14
 80065e2:	4611      	mov	r1, r2
 80065e4:	4618      	mov	r0, r3
 80065e6:	f003 fd53 	bl	800a090 <SDMMC_CmdSetRelAdd>
 80065ea:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80065ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d001      	beq.n	80065f6 <SD_InitCard+0xae>
    {
      return errorstate;
 80065f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065f4:	e072      	b.n	80066dc <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065fa:	2b03      	cmp	r3, #3
 80065fc:	d036      	beq.n	800666c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80065fe:	89fb      	ldrh	r3, [r7, #14]
 8006600:	461a      	mov	r2, r3
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681a      	ldr	r2, [r3, #0]
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800660e:	041b      	lsls	r3, r3, #16
 8006610:	4619      	mov	r1, r3
 8006612:	4610      	mov	r0, r2
 8006614:	f003 fd1d 	bl	800a052 <SDMMC_CmdSendCSD>
 8006618:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800661a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800661c:	2b00      	cmp	r3, #0
 800661e:	d001      	beq.n	8006624 <SD_InitCard+0xdc>
    {
      return errorstate;
 8006620:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006622:	e05b      	b.n	80066dc <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	2100      	movs	r1, #0
 800662a:	4618      	mov	r0, r3
 800662c:	f003 fb42 	bl	8009cb4 <SDIO_GetResponse>
 8006630:	4602      	mov	r2, r0
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	2104      	movs	r1, #4
 800663c:	4618      	mov	r0, r3
 800663e:	f003 fb39 	bl	8009cb4 <SDIO_GetResponse>
 8006642:	4602      	mov	r2, r0
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	2108      	movs	r1, #8
 800664e:	4618      	mov	r0, r3
 8006650:	f003 fb30 	bl	8009cb4 <SDIO_GetResponse>
 8006654:	4602      	mov	r2, r0
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	210c      	movs	r1, #12
 8006660:	4618      	mov	r0, r3
 8006662:	f003 fb27 	bl	8009cb4 <SDIO_GetResponse>
 8006666:	4602      	mov	r2, r0
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	2104      	movs	r1, #4
 8006672:	4618      	mov	r0, r3
 8006674:	f003 fb1e 	bl	8009cb4 <SDIO_GetResponse>
 8006678:	4603      	mov	r3, r0
 800667a:	0d1a      	lsrs	r2, r3, #20
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8006680:	f107 0310 	add.w	r3, r7, #16
 8006684:	4619      	mov	r1, r3
 8006686:	6878      	ldr	r0, [r7, #4]
 8006688:	f7ff fd6e 	bl	8006168 <HAL_SD_GetCardCSD>
 800668c:	4603      	mov	r3, r0
 800668e:	2b00      	cmp	r3, #0
 8006690:	d002      	beq.n	8006698 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006692:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8006696:	e021      	b.n	80066dc <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6819      	ldr	r1, [r3, #0]
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066a0:	041b      	lsls	r3, r3, #16
 80066a2:	2200      	movs	r2, #0
 80066a4:	461c      	mov	r4, r3
 80066a6:	4615      	mov	r5, r2
 80066a8:	4622      	mov	r2, r4
 80066aa:	462b      	mov	r3, r5
 80066ac:	4608      	mov	r0, r1
 80066ae:	f003 fc0d 	bl	8009ecc <SDMMC_CmdSelDesel>
 80066b2:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80066b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d001      	beq.n	80066be <SD_InitCard+0x176>
  {
    return errorstate;
 80066ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066bc:	e00e      	b.n	80066dc <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681d      	ldr	r5, [r3, #0]
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	466c      	mov	r4, sp
 80066c6:	f103 0210 	add.w	r2, r3, #16
 80066ca:	ca07      	ldmia	r2, {r0, r1, r2}
 80066cc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80066d0:	3304      	adds	r3, #4
 80066d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80066d4:	4628      	mov	r0, r5
 80066d6:	f003 fa51 	bl	8009b7c <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80066da:	2300      	movs	r3, #0
}
 80066dc:	4618      	mov	r0, r3
 80066de:	3740      	adds	r7, #64	@ 0x40
 80066e0:	46bd      	mov	sp, r7
 80066e2:	bdb0      	pop	{r4, r5, r7, pc}

080066e4 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b086      	sub	sp, #24
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80066ec:	2300      	movs	r3, #0
 80066ee:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80066f0:	2300      	movs	r3, #0
 80066f2:	617b      	str	r3, [r7, #20]
 80066f4:	2300      	movs	r3, #0
 80066f6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	4618      	mov	r0, r3
 80066fe:	f003 fc08 	bl	8009f12 <SDMMC_CmdGoIdleState>
 8006702:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d001      	beq.n	800670e <SD_PowerON+0x2a>
  {
    return errorstate;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	e072      	b.n	80067f4 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	4618      	mov	r0, r3
 8006714:	f003 fc1b 	bl	8009f4e <SDMMC_CmdOperCond>
 8006718:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d00d      	beq.n	800673c <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2200      	movs	r2, #0
 8006724:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	4618      	mov	r0, r3
 800672c:	f003 fbf1 	bl	8009f12 <SDMMC_CmdGoIdleState>
 8006730:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d004      	beq.n	8006742 <SD_PowerON+0x5e>
    {
      return errorstate;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	e05b      	b.n	80067f4 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2201      	movs	r2, #1
 8006740:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006746:	2b01      	cmp	r3, #1
 8006748:	d137      	bne.n	80067ba <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	2100      	movs	r1, #0
 8006750:	4618      	mov	r0, r3
 8006752:	f003 fc1b 	bl	8009f8c <SDMMC_CmdAppCommand>
 8006756:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d02d      	beq.n	80067ba <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800675e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8006762:	e047      	b.n	80067f4 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	2100      	movs	r1, #0
 800676a:	4618      	mov	r0, r3
 800676c:	f003 fc0e 	bl	8009f8c <SDMMC_CmdAppCommand>
 8006770:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d001      	beq.n	800677c <SD_PowerON+0x98>
    {
      return errorstate;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	e03b      	b.n	80067f4 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	491e      	ldr	r1, [pc, #120]	@ (80067fc <SD_PowerON+0x118>)
 8006782:	4618      	mov	r0, r3
 8006784:	f003 fc24 	bl	8009fd0 <SDMMC_CmdAppOperCommand>
 8006788:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d002      	beq.n	8006796 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006790:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8006794:	e02e      	b.n	80067f4 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	2100      	movs	r1, #0
 800679c:	4618      	mov	r0, r3
 800679e:	f003 fa89 	bl	8009cb4 <SDIO_GetResponse>
 80067a2:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80067a4:	697b      	ldr	r3, [r7, #20]
 80067a6:	0fdb      	lsrs	r3, r3, #31
 80067a8:	2b01      	cmp	r3, #1
 80067aa:	d101      	bne.n	80067b0 <SD_PowerON+0xcc>
 80067ac:	2301      	movs	r3, #1
 80067ae:	e000      	b.n	80067b2 <SD_PowerON+0xce>
 80067b0:	2300      	movs	r3, #0
 80067b2:	613b      	str	r3, [r7, #16]

    count++;
 80067b4:	68bb      	ldr	r3, [r7, #8]
 80067b6:	3301      	adds	r3, #1
 80067b8:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80067ba:	68bb      	ldr	r3, [r7, #8]
 80067bc:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d802      	bhi.n	80067ca <SD_PowerON+0xe6>
 80067c4:	693b      	ldr	r3, [r7, #16]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d0cc      	beq.n	8006764 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80067d0:	4293      	cmp	r3, r2
 80067d2:	d902      	bls.n	80067da <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80067d4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80067d8:	e00c      	b.n	80067f4 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80067da:	697b      	ldr	r3, [r7, #20]
 80067dc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d003      	beq.n	80067ec <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2201      	movs	r2, #1
 80067e8:	645a      	str	r2, [r3, #68]	@ 0x44
 80067ea:	e002      	b.n	80067f2 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2200      	movs	r2, #0
 80067f0:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 80067f2:	2300      	movs	r3, #0
}
 80067f4:	4618      	mov	r0, r3
 80067f6:	3718      	adds	r7, #24
 80067f8:	46bd      	mov	sp, r7
 80067fa:	bd80      	pop	{r7, pc}
 80067fc:	c1100000 	.word	0xc1100000

08006800 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b084      	sub	sp, #16
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
 8006808:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d102      	bne.n	8006816 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8006810:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006814:	e018      	b.n	8006848 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681a      	ldr	r2, [r3, #0]
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800681e:	041b      	lsls	r3, r3, #16
 8006820:	4619      	mov	r1, r3
 8006822:	4610      	mov	r0, r2
 8006824:	f003 fc55 	bl	800a0d2 <SDMMC_CmdSendStatus>
 8006828:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d001      	beq.n	8006834 <SD_SendStatus+0x34>
  {
    return errorstate;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	e009      	b.n	8006848 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	2100      	movs	r1, #0
 800683a:	4618      	mov	r0, r3
 800683c:	f003 fa3a 	bl	8009cb4 <SDIO_GetResponse>
 8006840:	4602      	mov	r2, r0
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8006846:	2300      	movs	r3, #0
}
 8006848:	4618      	mov	r0, r3
 800684a:	3710      	adds	r7, #16
 800684c:	46bd      	mov	sp, r7
 800684e:	bd80      	pop	{r7, pc}

08006850 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b082      	sub	sp, #8
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d101      	bne.n	8006862 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800685e:	2301      	movs	r3, #1
 8006860:	e07b      	b.n	800695a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006866:	2b00      	cmp	r3, #0
 8006868:	d108      	bne.n	800687c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	685b      	ldr	r3, [r3, #4]
 800686e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006872:	d009      	beq.n	8006888 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2200      	movs	r2, #0
 8006878:	61da      	str	r2, [r3, #28]
 800687a:	e005      	b.n	8006888 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2200      	movs	r2, #0
 8006880:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2200      	movs	r2, #0
 8006886:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2200      	movs	r2, #0
 800688c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006894:	b2db      	uxtb	r3, r3
 8006896:	2b00      	cmp	r3, #0
 8006898:	d106      	bne.n	80068a8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2200      	movs	r2, #0
 800689e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80068a2:	6878      	ldr	r0, [r7, #4]
 80068a4:	f7fd f95c 	bl	8003b60 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2202      	movs	r2, #2
 80068ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	681a      	ldr	r2, [r3, #0]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80068be:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	685b      	ldr	r3, [r3, #4]
 80068c4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	689b      	ldr	r3, [r3, #8]
 80068cc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80068d0:	431a      	orrs	r2, r3
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	68db      	ldr	r3, [r3, #12]
 80068d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80068da:	431a      	orrs	r2, r3
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	691b      	ldr	r3, [r3, #16]
 80068e0:	f003 0302 	and.w	r3, r3, #2
 80068e4:	431a      	orrs	r2, r3
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	695b      	ldr	r3, [r3, #20]
 80068ea:	f003 0301 	and.w	r3, r3, #1
 80068ee:	431a      	orrs	r2, r3
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	699b      	ldr	r3, [r3, #24]
 80068f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80068f8:	431a      	orrs	r2, r3
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	69db      	ldr	r3, [r3, #28]
 80068fe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006902:	431a      	orrs	r2, r3
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6a1b      	ldr	r3, [r3, #32]
 8006908:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800690c:	ea42 0103 	orr.w	r1, r2, r3
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006914:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	430a      	orrs	r2, r1
 800691e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	699b      	ldr	r3, [r3, #24]
 8006924:	0c1b      	lsrs	r3, r3, #16
 8006926:	f003 0104 	and.w	r1, r3, #4
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800692e:	f003 0210 	and.w	r2, r3, #16
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	430a      	orrs	r2, r1
 8006938:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	69da      	ldr	r2, [r3, #28]
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006948:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2200      	movs	r2, #0
 800694e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2201      	movs	r2, #1
 8006954:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006958:	2300      	movs	r3, #0
}
 800695a:	4618      	mov	r0, r3
 800695c:	3708      	adds	r7, #8
 800695e:	46bd      	mov	sp, r7
 8006960:	bd80      	pop	{r7, pc}

08006962 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006962:	b580      	push	{r7, lr}
 8006964:	b088      	sub	sp, #32
 8006966:	af00      	add	r7, sp, #0
 8006968:	60f8      	str	r0, [r7, #12]
 800696a:	60b9      	str	r1, [r7, #8]
 800696c:	603b      	str	r3, [r7, #0]
 800696e:	4613      	mov	r3, r2
 8006970:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006972:	f7fd fbc9 	bl	8004108 <HAL_GetTick>
 8006976:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006978:	88fb      	ldrh	r3, [r7, #6]
 800697a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006982:	b2db      	uxtb	r3, r3
 8006984:	2b01      	cmp	r3, #1
 8006986:	d001      	beq.n	800698c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006988:	2302      	movs	r3, #2
 800698a:	e12a      	b.n	8006be2 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d002      	beq.n	8006998 <HAL_SPI_Transmit+0x36>
 8006992:	88fb      	ldrh	r3, [r7, #6]
 8006994:	2b00      	cmp	r3, #0
 8006996:	d101      	bne.n	800699c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006998:	2301      	movs	r3, #1
 800699a:	e122      	b.n	8006be2 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80069a2:	2b01      	cmp	r3, #1
 80069a4:	d101      	bne.n	80069aa <HAL_SPI_Transmit+0x48>
 80069a6:	2302      	movs	r3, #2
 80069a8:	e11b      	b.n	8006be2 <HAL_SPI_Transmit+0x280>
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	2201      	movs	r2, #1
 80069ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	2203      	movs	r2, #3
 80069b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	2200      	movs	r2, #0
 80069be:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	68ba      	ldr	r2, [r7, #8]
 80069c4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	88fa      	ldrh	r2, [r7, #6]
 80069ca:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	88fa      	ldrh	r2, [r7, #6]
 80069d0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	2200      	movs	r2, #0
 80069d6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	2200      	movs	r2, #0
 80069dc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	2200      	movs	r2, #0
 80069e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	2200      	movs	r2, #0
 80069e8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	2200      	movs	r2, #0
 80069ee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	689b      	ldr	r3, [r3, #8]
 80069f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80069f8:	d10f      	bne.n	8006a1a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	681a      	ldr	r2, [r3, #0]
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a08:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	681a      	ldr	r2, [r3, #0]
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006a18:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a24:	2b40      	cmp	r3, #64	@ 0x40
 8006a26:	d007      	beq.n	8006a38 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	681a      	ldr	r2, [r3, #0]
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006a36:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	68db      	ldr	r3, [r3, #12]
 8006a3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006a40:	d152      	bne.n	8006ae8 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	685b      	ldr	r3, [r3, #4]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d002      	beq.n	8006a50 <HAL_SPI_Transmit+0xee>
 8006a4a:	8b7b      	ldrh	r3, [r7, #26]
 8006a4c:	2b01      	cmp	r3, #1
 8006a4e:	d145      	bne.n	8006adc <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a54:	881a      	ldrh	r2, [r3, #0]
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a60:	1c9a      	adds	r2, r3, #2
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006a6a:	b29b      	uxth	r3, r3
 8006a6c:	3b01      	subs	r3, #1
 8006a6e:	b29a      	uxth	r2, r3
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006a74:	e032      	b.n	8006adc <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	689b      	ldr	r3, [r3, #8]
 8006a7c:	f003 0302 	and.w	r3, r3, #2
 8006a80:	2b02      	cmp	r3, #2
 8006a82:	d112      	bne.n	8006aaa <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a88:	881a      	ldrh	r2, [r3, #0]
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a94:	1c9a      	adds	r2, r3, #2
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006a9e:	b29b      	uxth	r3, r3
 8006aa0:	3b01      	subs	r3, #1
 8006aa2:	b29a      	uxth	r2, r3
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006aa8:	e018      	b.n	8006adc <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006aaa:	f7fd fb2d 	bl	8004108 <HAL_GetTick>
 8006aae:	4602      	mov	r2, r0
 8006ab0:	69fb      	ldr	r3, [r7, #28]
 8006ab2:	1ad3      	subs	r3, r2, r3
 8006ab4:	683a      	ldr	r2, [r7, #0]
 8006ab6:	429a      	cmp	r2, r3
 8006ab8:	d803      	bhi.n	8006ac2 <HAL_SPI_Transmit+0x160>
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ac0:	d102      	bne.n	8006ac8 <HAL_SPI_Transmit+0x166>
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d109      	bne.n	8006adc <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	2201      	movs	r2, #1
 8006acc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006ad8:	2303      	movs	r3, #3
 8006ada:	e082      	b.n	8006be2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006ae0:	b29b      	uxth	r3, r3
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d1c7      	bne.n	8006a76 <HAL_SPI_Transmit+0x114>
 8006ae6:	e053      	b.n	8006b90 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	685b      	ldr	r3, [r3, #4]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d002      	beq.n	8006af6 <HAL_SPI_Transmit+0x194>
 8006af0:	8b7b      	ldrh	r3, [r7, #26]
 8006af2:	2b01      	cmp	r3, #1
 8006af4:	d147      	bne.n	8006b86 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	330c      	adds	r3, #12
 8006b00:	7812      	ldrb	r2, [r2, #0]
 8006b02:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b08:	1c5a      	adds	r2, r3, #1
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b12:	b29b      	uxth	r3, r3
 8006b14:	3b01      	subs	r3, #1
 8006b16:	b29a      	uxth	r2, r3
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006b1c:	e033      	b.n	8006b86 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	689b      	ldr	r3, [r3, #8]
 8006b24:	f003 0302 	and.w	r3, r3, #2
 8006b28:	2b02      	cmp	r3, #2
 8006b2a:	d113      	bne.n	8006b54 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	330c      	adds	r3, #12
 8006b36:	7812      	ldrb	r2, [r2, #0]
 8006b38:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b3e:	1c5a      	adds	r2, r3, #1
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b48:	b29b      	uxth	r3, r3
 8006b4a:	3b01      	subs	r3, #1
 8006b4c:	b29a      	uxth	r2, r3
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006b52:	e018      	b.n	8006b86 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b54:	f7fd fad8 	bl	8004108 <HAL_GetTick>
 8006b58:	4602      	mov	r2, r0
 8006b5a:	69fb      	ldr	r3, [r7, #28]
 8006b5c:	1ad3      	subs	r3, r2, r3
 8006b5e:	683a      	ldr	r2, [r7, #0]
 8006b60:	429a      	cmp	r2, r3
 8006b62:	d803      	bhi.n	8006b6c <HAL_SPI_Transmit+0x20a>
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b6a:	d102      	bne.n	8006b72 <HAL_SPI_Transmit+0x210>
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d109      	bne.n	8006b86 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	2201      	movs	r2, #1
 8006b76:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006b82:	2303      	movs	r3, #3
 8006b84:	e02d      	b.n	8006be2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b8a:	b29b      	uxth	r3, r3
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d1c6      	bne.n	8006b1e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006b90:	69fa      	ldr	r2, [r7, #28]
 8006b92:	6839      	ldr	r1, [r7, #0]
 8006b94:	68f8      	ldr	r0, [r7, #12]
 8006b96:	f001 faef 	bl	8008178 <SPI_EndRxTxTransaction>
 8006b9a:	4603      	mov	r3, r0
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d002      	beq.n	8006ba6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	2220      	movs	r2, #32
 8006ba4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	689b      	ldr	r3, [r3, #8]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d10a      	bne.n	8006bc4 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006bae:	2300      	movs	r3, #0
 8006bb0:	617b      	str	r3, [r7, #20]
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	68db      	ldr	r3, [r3, #12]
 8006bb8:	617b      	str	r3, [r7, #20]
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	689b      	ldr	r3, [r3, #8]
 8006bc0:	617b      	str	r3, [r7, #20]
 8006bc2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	2201      	movs	r2, #1
 8006bc8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	2200      	movs	r2, #0
 8006bd0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d001      	beq.n	8006be0 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8006bdc:	2301      	movs	r3, #1
 8006bde:	e000      	b.n	8006be2 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8006be0:	2300      	movs	r3, #0
  }
}
 8006be2:	4618      	mov	r0, r3
 8006be4:	3720      	adds	r7, #32
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bd80      	pop	{r7, pc}

08006bea <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006bea:	b580      	push	{r7, lr}
 8006bec:	b088      	sub	sp, #32
 8006bee:	af02      	add	r7, sp, #8
 8006bf0:	60f8      	str	r0, [r7, #12]
 8006bf2:	60b9      	str	r1, [r7, #8]
 8006bf4:	603b      	str	r3, [r7, #0]
 8006bf6:	4613      	mov	r3, r2
 8006bf8:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006c00:	b2db      	uxtb	r3, r3
 8006c02:	2b01      	cmp	r3, #1
 8006c04:	d001      	beq.n	8006c0a <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8006c06:	2302      	movs	r3, #2
 8006c08:	e104      	b.n	8006e14 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	685b      	ldr	r3, [r3, #4]
 8006c0e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c12:	d112      	bne.n	8006c3a <HAL_SPI_Receive+0x50>
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	689b      	ldr	r3, [r3, #8]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d10e      	bne.n	8006c3a <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	2204      	movs	r2, #4
 8006c20:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006c24:	88fa      	ldrh	r2, [r7, #6]
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	9300      	str	r3, [sp, #0]
 8006c2a:	4613      	mov	r3, r2
 8006c2c:	68ba      	ldr	r2, [r7, #8]
 8006c2e:	68b9      	ldr	r1, [r7, #8]
 8006c30:	68f8      	ldr	r0, [r7, #12]
 8006c32:	f000 f8f3 	bl	8006e1c <HAL_SPI_TransmitReceive>
 8006c36:	4603      	mov	r3, r0
 8006c38:	e0ec      	b.n	8006e14 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006c3a:	f7fd fa65 	bl	8004108 <HAL_GetTick>
 8006c3e:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d002      	beq.n	8006c4c <HAL_SPI_Receive+0x62>
 8006c46:	88fb      	ldrh	r3, [r7, #6]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d101      	bne.n	8006c50 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8006c4c:	2301      	movs	r3, #1
 8006c4e:	e0e1      	b.n	8006e14 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006c56:	2b01      	cmp	r3, #1
 8006c58:	d101      	bne.n	8006c5e <HAL_SPI_Receive+0x74>
 8006c5a:	2302      	movs	r3, #2
 8006c5c:	e0da      	b.n	8006e14 <HAL_SPI_Receive+0x22a>
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	2201      	movs	r2, #1
 8006c62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	2204      	movs	r2, #4
 8006c6a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	2200      	movs	r2, #0
 8006c72:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	68ba      	ldr	r2, [r7, #8]
 8006c78:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	88fa      	ldrh	r2, [r7, #6]
 8006c7e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	88fa      	ldrh	r2, [r7, #6]
 8006c84:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	2200      	movs	r2, #0
 8006c8a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	2200      	movs	r2, #0
 8006c90:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	2200      	movs	r2, #0
 8006c96:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	689b      	ldr	r3, [r3, #8]
 8006ca8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006cac:	d10f      	bne.n	8006cce <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	681a      	ldr	r2, [r3, #0]
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006cbc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	681a      	ldr	r2, [r3, #0]
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006ccc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cd8:	2b40      	cmp	r3, #64	@ 0x40
 8006cda:	d007      	beq.n	8006cec <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	681a      	ldr	r2, [r3, #0]
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006cea:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	68db      	ldr	r3, [r3, #12]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d170      	bne.n	8006dd6 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006cf4:	e035      	b.n	8006d62 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	689b      	ldr	r3, [r3, #8]
 8006cfc:	f003 0301 	and.w	r3, r3, #1
 8006d00:	2b01      	cmp	r3, #1
 8006d02:	d115      	bne.n	8006d30 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f103 020c 	add.w	r2, r3, #12
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d10:	7812      	ldrb	r2, [r2, #0]
 8006d12:	b2d2      	uxtb	r2, r2
 8006d14:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d1a:	1c5a      	adds	r2, r3, #1
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d24:	b29b      	uxth	r3, r3
 8006d26:	3b01      	subs	r3, #1
 8006d28:	b29a      	uxth	r2, r3
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006d2e:	e018      	b.n	8006d62 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006d30:	f7fd f9ea 	bl	8004108 <HAL_GetTick>
 8006d34:	4602      	mov	r2, r0
 8006d36:	697b      	ldr	r3, [r7, #20]
 8006d38:	1ad3      	subs	r3, r2, r3
 8006d3a:	683a      	ldr	r2, [r7, #0]
 8006d3c:	429a      	cmp	r2, r3
 8006d3e:	d803      	bhi.n	8006d48 <HAL_SPI_Receive+0x15e>
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d46:	d102      	bne.n	8006d4e <HAL_SPI_Receive+0x164>
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d109      	bne.n	8006d62 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	2201      	movs	r2, #1
 8006d52:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006d5e:	2303      	movs	r3, #3
 8006d60:	e058      	b.n	8006e14 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d66:	b29b      	uxth	r3, r3
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d1c4      	bne.n	8006cf6 <HAL_SPI_Receive+0x10c>
 8006d6c:	e038      	b.n	8006de0 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	689b      	ldr	r3, [r3, #8]
 8006d74:	f003 0301 	and.w	r3, r3, #1
 8006d78:	2b01      	cmp	r3, #1
 8006d7a:	d113      	bne.n	8006da4 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	68da      	ldr	r2, [r3, #12]
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d86:	b292      	uxth	r2, r2
 8006d88:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d8e:	1c9a      	adds	r2, r3, #2
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d98:	b29b      	uxth	r3, r3
 8006d9a:	3b01      	subs	r3, #1
 8006d9c:	b29a      	uxth	r2, r3
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006da2:	e018      	b.n	8006dd6 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006da4:	f7fd f9b0 	bl	8004108 <HAL_GetTick>
 8006da8:	4602      	mov	r2, r0
 8006daa:	697b      	ldr	r3, [r7, #20]
 8006dac:	1ad3      	subs	r3, r2, r3
 8006dae:	683a      	ldr	r2, [r7, #0]
 8006db0:	429a      	cmp	r2, r3
 8006db2:	d803      	bhi.n	8006dbc <HAL_SPI_Receive+0x1d2>
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dba:	d102      	bne.n	8006dc2 <HAL_SPI_Receive+0x1d8>
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d109      	bne.n	8006dd6 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	2201      	movs	r2, #1
 8006dc6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	2200      	movs	r2, #0
 8006dce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006dd2:	2303      	movs	r3, #3
 8006dd4:	e01e      	b.n	8006e14 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006dda:	b29b      	uxth	r3, r3
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d1c6      	bne.n	8006d6e <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006de0:	697a      	ldr	r2, [r7, #20]
 8006de2:	6839      	ldr	r1, [r7, #0]
 8006de4:	68f8      	ldr	r0, [r7, #12]
 8006de6:	f001 f961 	bl	80080ac <SPI_EndRxTransaction>
 8006dea:	4603      	mov	r3, r0
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d002      	beq.n	8006df6 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	2220      	movs	r2, #32
 8006df4:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	2201      	movs	r2, #1
 8006dfa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	2200      	movs	r2, #0
 8006e02:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d001      	beq.n	8006e12 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8006e0e:	2301      	movs	r3, #1
 8006e10:	e000      	b.n	8006e14 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8006e12:	2300      	movs	r3, #0
  }
}
 8006e14:	4618      	mov	r0, r3
 8006e16:	3718      	adds	r7, #24
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	bd80      	pop	{r7, pc}

08006e1c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b08a      	sub	sp, #40	@ 0x28
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	60f8      	str	r0, [r7, #12]
 8006e24:	60b9      	str	r1, [r7, #8]
 8006e26:	607a      	str	r2, [r7, #4]
 8006e28:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006e2e:	f7fd f96b 	bl	8004108 <HAL_GetTick>
 8006e32:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006e3a:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	685b      	ldr	r3, [r3, #4]
 8006e40:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006e42:	887b      	ldrh	r3, [r7, #2]
 8006e44:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006e46:	7ffb      	ldrb	r3, [r7, #31]
 8006e48:	2b01      	cmp	r3, #1
 8006e4a:	d00c      	beq.n	8006e66 <HAL_SPI_TransmitReceive+0x4a>
 8006e4c:	69bb      	ldr	r3, [r7, #24]
 8006e4e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006e52:	d106      	bne.n	8006e62 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	689b      	ldr	r3, [r3, #8]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d102      	bne.n	8006e62 <HAL_SPI_TransmitReceive+0x46>
 8006e5c:	7ffb      	ldrb	r3, [r7, #31]
 8006e5e:	2b04      	cmp	r3, #4
 8006e60:	d001      	beq.n	8006e66 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8006e62:	2302      	movs	r3, #2
 8006e64:	e17f      	b.n	8007166 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d005      	beq.n	8006e78 <HAL_SPI_TransmitReceive+0x5c>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d002      	beq.n	8006e78 <HAL_SPI_TransmitReceive+0x5c>
 8006e72:	887b      	ldrh	r3, [r7, #2]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d101      	bne.n	8006e7c <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8006e78:	2301      	movs	r3, #1
 8006e7a:	e174      	b.n	8007166 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006e82:	2b01      	cmp	r3, #1
 8006e84:	d101      	bne.n	8006e8a <HAL_SPI_TransmitReceive+0x6e>
 8006e86:	2302      	movs	r3, #2
 8006e88:	e16d      	b.n	8007166 <HAL_SPI_TransmitReceive+0x34a>
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	2201      	movs	r2, #1
 8006e8e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006e98:	b2db      	uxtb	r3, r3
 8006e9a:	2b04      	cmp	r3, #4
 8006e9c:	d003      	beq.n	8006ea6 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	2205      	movs	r2, #5
 8006ea2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	687a      	ldr	r2, [r7, #4]
 8006eb0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	887a      	ldrh	r2, [r7, #2]
 8006eb6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	887a      	ldrh	r2, [r7, #2]
 8006ebc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	68ba      	ldr	r2, [r7, #8]
 8006ec2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	887a      	ldrh	r2, [r7, #2]
 8006ec8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	887a      	ldrh	r2, [r7, #2]
 8006ece:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	2200      	movs	r2, #0
 8006eda:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ee6:	2b40      	cmp	r3, #64	@ 0x40
 8006ee8:	d007      	beq.n	8006efa <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	681a      	ldr	r2, [r3, #0]
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006ef8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	68db      	ldr	r3, [r3, #12]
 8006efe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f02:	d17e      	bne.n	8007002 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	685b      	ldr	r3, [r3, #4]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d002      	beq.n	8006f12 <HAL_SPI_TransmitReceive+0xf6>
 8006f0c:	8afb      	ldrh	r3, [r7, #22]
 8006f0e:	2b01      	cmp	r3, #1
 8006f10:	d16c      	bne.n	8006fec <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f16:	881a      	ldrh	r2, [r3, #0]
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f22:	1c9a      	adds	r2, r3, #2
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006f2c:	b29b      	uxth	r3, r3
 8006f2e:	3b01      	subs	r3, #1
 8006f30:	b29a      	uxth	r2, r3
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006f36:	e059      	b.n	8006fec <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	689b      	ldr	r3, [r3, #8]
 8006f3e:	f003 0302 	and.w	r3, r3, #2
 8006f42:	2b02      	cmp	r3, #2
 8006f44:	d11b      	bne.n	8006f7e <HAL_SPI_TransmitReceive+0x162>
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006f4a:	b29b      	uxth	r3, r3
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d016      	beq.n	8006f7e <HAL_SPI_TransmitReceive+0x162>
 8006f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f52:	2b01      	cmp	r3, #1
 8006f54:	d113      	bne.n	8006f7e <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f5a:	881a      	ldrh	r2, [r3, #0]
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f66:	1c9a      	adds	r2, r3, #2
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006f70:	b29b      	uxth	r3, r3
 8006f72:	3b01      	subs	r3, #1
 8006f74:	b29a      	uxth	r2, r3
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	689b      	ldr	r3, [r3, #8]
 8006f84:	f003 0301 	and.w	r3, r3, #1
 8006f88:	2b01      	cmp	r3, #1
 8006f8a:	d119      	bne.n	8006fc0 <HAL_SPI_TransmitReceive+0x1a4>
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f90:	b29b      	uxth	r3, r3
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d014      	beq.n	8006fc0 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	68da      	ldr	r2, [r3, #12]
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fa0:	b292      	uxth	r2, r2
 8006fa2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fa8:	1c9a      	adds	r2, r3, #2
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006fb2:	b29b      	uxth	r3, r3
 8006fb4:	3b01      	subs	r3, #1
 8006fb6:	b29a      	uxth	r2, r3
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006fc0:	f7fd f8a2 	bl	8004108 <HAL_GetTick>
 8006fc4:	4602      	mov	r2, r0
 8006fc6:	6a3b      	ldr	r3, [r7, #32]
 8006fc8:	1ad3      	subs	r3, r2, r3
 8006fca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006fcc:	429a      	cmp	r2, r3
 8006fce:	d80d      	bhi.n	8006fec <HAL_SPI_TransmitReceive+0x1d0>
 8006fd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fd6:	d009      	beq.n	8006fec <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	2201      	movs	r2, #1
 8006fdc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006fe8:	2303      	movs	r3, #3
 8006fea:	e0bc      	b.n	8007166 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006ff0:	b29b      	uxth	r3, r3
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d1a0      	bne.n	8006f38 <HAL_SPI_TransmitReceive+0x11c>
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ffa:	b29b      	uxth	r3, r3
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d19b      	bne.n	8006f38 <HAL_SPI_TransmitReceive+0x11c>
 8007000:	e082      	b.n	8007108 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	685b      	ldr	r3, [r3, #4]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d002      	beq.n	8007010 <HAL_SPI_TransmitReceive+0x1f4>
 800700a:	8afb      	ldrh	r3, [r7, #22]
 800700c:	2b01      	cmp	r3, #1
 800700e:	d171      	bne.n	80070f4 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	330c      	adds	r3, #12
 800701a:	7812      	ldrb	r2, [r2, #0]
 800701c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007022:	1c5a      	adds	r2, r3, #1
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800702c:	b29b      	uxth	r3, r3
 800702e:	3b01      	subs	r3, #1
 8007030:	b29a      	uxth	r2, r3
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007036:	e05d      	b.n	80070f4 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	689b      	ldr	r3, [r3, #8]
 800703e:	f003 0302 	and.w	r3, r3, #2
 8007042:	2b02      	cmp	r3, #2
 8007044:	d11c      	bne.n	8007080 <HAL_SPI_TransmitReceive+0x264>
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800704a:	b29b      	uxth	r3, r3
 800704c:	2b00      	cmp	r3, #0
 800704e:	d017      	beq.n	8007080 <HAL_SPI_TransmitReceive+0x264>
 8007050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007052:	2b01      	cmp	r3, #1
 8007054:	d114      	bne.n	8007080 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	330c      	adds	r3, #12
 8007060:	7812      	ldrb	r2, [r2, #0]
 8007062:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007068:	1c5a      	adds	r2, r3, #1
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007072:	b29b      	uxth	r3, r3
 8007074:	3b01      	subs	r3, #1
 8007076:	b29a      	uxth	r2, r3
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800707c:	2300      	movs	r3, #0
 800707e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	689b      	ldr	r3, [r3, #8]
 8007086:	f003 0301 	and.w	r3, r3, #1
 800708a:	2b01      	cmp	r3, #1
 800708c:	d119      	bne.n	80070c2 <HAL_SPI_TransmitReceive+0x2a6>
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007092:	b29b      	uxth	r3, r3
 8007094:	2b00      	cmp	r3, #0
 8007096:	d014      	beq.n	80070c2 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	68da      	ldr	r2, [r3, #12]
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070a2:	b2d2      	uxtb	r2, r2
 80070a4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070aa:	1c5a      	adds	r2, r3, #1
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80070b4:	b29b      	uxth	r3, r3
 80070b6:	3b01      	subs	r3, #1
 80070b8:	b29a      	uxth	r2, r3
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80070be:	2301      	movs	r3, #1
 80070c0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80070c2:	f7fd f821 	bl	8004108 <HAL_GetTick>
 80070c6:	4602      	mov	r2, r0
 80070c8:	6a3b      	ldr	r3, [r7, #32]
 80070ca:	1ad3      	subs	r3, r2, r3
 80070cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80070ce:	429a      	cmp	r2, r3
 80070d0:	d803      	bhi.n	80070da <HAL_SPI_TransmitReceive+0x2be>
 80070d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070d8:	d102      	bne.n	80070e0 <HAL_SPI_TransmitReceive+0x2c4>
 80070da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d109      	bne.n	80070f4 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	2201      	movs	r2, #1
 80070e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	2200      	movs	r2, #0
 80070ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80070f0:	2303      	movs	r3, #3
 80070f2:	e038      	b.n	8007166 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80070f8:	b29b      	uxth	r3, r3
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d19c      	bne.n	8007038 <HAL_SPI_TransmitReceive+0x21c>
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007102:	b29b      	uxth	r3, r3
 8007104:	2b00      	cmp	r3, #0
 8007106:	d197      	bne.n	8007038 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007108:	6a3a      	ldr	r2, [r7, #32]
 800710a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800710c:	68f8      	ldr	r0, [r7, #12]
 800710e:	f001 f833 	bl	8008178 <SPI_EndRxTxTransaction>
 8007112:	4603      	mov	r3, r0
 8007114:	2b00      	cmp	r3, #0
 8007116:	d008      	beq.n	800712a <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	2220      	movs	r2, #32
 800711c:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	2200      	movs	r2, #0
 8007122:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007126:	2301      	movs	r3, #1
 8007128:	e01d      	b.n	8007166 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	689b      	ldr	r3, [r3, #8]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d10a      	bne.n	8007148 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007132:	2300      	movs	r3, #0
 8007134:	613b      	str	r3, [r7, #16]
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	68db      	ldr	r3, [r3, #12]
 800713c:	613b      	str	r3, [r7, #16]
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	689b      	ldr	r3, [r3, #8]
 8007144:	613b      	str	r3, [r7, #16]
 8007146:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	2201      	movs	r2, #1
 800714c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	2200      	movs	r2, #0
 8007154:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800715c:	2b00      	cmp	r3, #0
 800715e:	d001      	beq.n	8007164 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8007160:	2301      	movs	r3, #1
 8007162:	e000      	b.n	8007166 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8007164:	2300      	movs	r3, #0
  }
}
 8007166:	4618      	mov	r0, r3
 8007168:	3728      	adds	r7, #40	@ 0x28
 800716a:	46bd      	mov	sp, r7
 800716c:	bd80      	pop	{r7, pc}
	...

08007170 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b084      	sub	sp, #16
 8007174:	af00      	add	r7, sp, #0
 8007176:	60f8      	str	r0, [r7, #12]
 8007178:	60b9      	str	r1, [r7, #8]
 800717a:	4613      	mov	r3, r2
 800717c:	80fb      	strh	r3, [r7, #6]

  if (hspi->State != HAL_SPI_STATE_READY)
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007184:	b2db      	uxtb	r3, r3
 8007186:	2b01      	cmp	r3, #1
 8007188:	d001      	beq.n	800718e <HAL_SPI_Receive_IT+0x1e>
  {
    return HAL_BUSY;
 800718a:	2302      	movs	r3, #2
 800718c:	e07f      	b.n	800728e <HAL_SPI_Receive_IT+0x11e>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	689b      	ldr	r3, [r3, #8]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d110      	bne.n	80071b8 <HAL_SPI_Receive_IT+0x48>
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	685b      	ldr	r3, [r3, #4]
 800719a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800719e:	d10b      	bne.n	80071b8 <HAL_SPI_Receive_IT+0x48>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	2204      	movs	r2, #4
 80071a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 80071a8:	88fb      	ldrh	r3, [r7, #6]
 80071aa:	68ba      	ldr	r2, [r7, #8]
 80071ac:	68b9      	ldr	r1, [r7, #8]
 80071ae:	68f8      	ldr	r0, [r7, #12]
 80071b0:	f000 f876 	bl	80072a0 <HAL_SPI_TransmitReceive_IT>
 80071b4:	4603      	mov	r3, r0
 80071b6:	e06a      	b.n	800728e <HAL_SPI_Receive_IT+0x11e>
  }


  if ((pData == NULL) || (Size == 0U))
 80071b8:	68bb      	ldr	r3, [r7, #8]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d002      	beq.n	80071c4 <HAL_SPI_Receive_IT+0x54>
 80071be:	88fb      	ldrh	r3, [r7, #6]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d101      	bne.n	80071c8 <HAL_SPI_Receive_IT+0x58>
  {
    return HAL_ERROR;
 80071c4:	2301      	movs	r3, #1
 80071c6:	e062      	b.n	800728e <HAL_SPI_Receive_IT+0x11e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80071ce:	2b01      	cmp	r3, #1
 80071d0:	d101      	bne.n	80071d6 <HAL_SPI_Receive_IT+0x66>
 80071d2:	2302      	movs	r3, #2
 80071d4:	e05b      	b.n	800728e <HAL_SPI_Receive_IT+0x11e>
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	2201      	movs	r2, #1
 80071da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	2204      	movs	r2, #4
 80071e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	2200      	movs	r2, #0
 80071ea:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	68ba      	ldr	r2, [r7, #8]
 80071f0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	88fa      	ldrh	r2, [r7, #6]
 80071f6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	88fa      	ldrh	r2, [r7, #6]
 80071fc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	2200      	movs	r2, #0
 8007202:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	2200      	movs	r2, #0
 8007208:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	2200      	movs	r2, #0
 800720e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxISR       = NULL;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	2200      	movs	r2, #0
 8007214:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	68db      	ldr	r3, [r3, #12]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d003      	beq.n	8007226 <HAL_SPI_Receive_IT+0xb6>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	4a1d      	ldr	r2, [pc, #116]	@ (8007298 <HAL_SPI_Receive_IT+0x128>)
 8007222:	641a      	str	r2, [r3, #64]	@ 0x40
 8007224:	e002      	b.n	800722c <HAL_SPI_Receive_IT+0xbc>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	4a1c      	ldr	r2, [pc, #112]	@ (800729c <HAL_SPI_Receive_IT+0x12c>)
 800722a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	689b      	ldr	r3, [r3, #8]
 8007230:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007234:	d10f      	bne.n	8007256 <HAL_SPI_Receive_IT+0xe6>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	681a      	ldr	r2, [r3, #0]
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007244:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	681a      	ldr	r2, [r3, #0]
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007254:	601a      	str	r2, [r3, #0]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007260:	2b40      	cmp	r3, #64	@ 0x40
 8007262:	d007      	beq.n	8007274 <HAL_SPI_Receive_IT+0x104>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	681a      	ldr	r2, [r3, #0]
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007272:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	2200      	movs	r2, #0
 8007278:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Enable RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	685a      	ldr	r2, [r3, #4]
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800728a:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800728c:	2300      	movs	r3, #0
}
 800728e:	4618      	mov	r0, r3
 8007290:	3710      	adds	r7, #16
 8007292:	46bd      	mov	sp, r7
 8007294:	bd80      	pop	{r7, pc}
 8007296:	bf00      	nop
 8007298:	08007f55 	.word	0x08007f55
 800729c:	08007f0b 	.word	0x08007f0b

080072a0 <HAL_SPI_TransmitReceive_IT>:
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 80072a0:	b480      	push	{r7}
 80072a2:	b087      	sub	sp, #28
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	60f8      	str	r0, [r7, #12]
 80072a8:	60b9      	str	r1, [r7, #8]
 80072aa:	607a      	str	r2, [r7, #4]
 80072ac:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80072b4:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	685b      	ldr	r3, [r3, #4]
 80072ba:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80072bc:	7dfb      	ldrb	r3, [r7, #23]
 80072be:	2b01      	cmp	r3, #1
 80072c0:	d00c      	beq.n	80072dc <HAL_SPI_TransmitReceive_IT+0x3c>
 80072c2:	693b      	ldr	r3, [r7, #16]
 80072c4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80072c8:	d106      	bne.n	80072d8 <HAL_SPI_TransmitReceive_IT+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	689b      	ldr	r3, [r3, #8]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d102      	bne.n	80072d8 <HAL_SPI_TransmitReceive_IT+0x38>
 80072d2:	7dfb      	ldrb	r3, [r7, #23]
 80072d4:	2b04      	cmp	r3, #4
 80072d6:	d001      	beq.n	80072dc <HAL_SPI_TransmitReceive_IT+0x3c>
  {
    return HAL_BUSY;
 80072d8:	2302      	movs	r3, #2
 80072da:	e061      	b.n	80073a0 <HAL_SPI_TransmitReceive_IT+0x100>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80072dc:	68bb      	ldr	r3, [r7, #8]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d005      	beq.n	80072ee <HAL_SPI_TransmitReceive_IT+0x4e>
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d002      	beq.n	80072ee <HAL_SPI_TransmitReceive_IT+0x4e>
 80072e8:	887b      	ldrh	r3, [r7, #2]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d101      	bne.n	80072f2 <HAL_SPI_TransmitReceive_IT+0x52>
  {
    return HAL_ERROR;
 80072ee:	2301      	movs	r3, #1
 80072f0:	e056      	b.n	80073a0 <HAL_SPI_TransmitReceive_IT+0x100>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80072f8:	2b01      	cmp	r3, #1
 80072fa:	d101      	bne.n	8007300 <HAL_SPI_TransmitReceive_IT+0x60>
 80072fc:	2302      	movs	r3, #2
 80072fe:	e04f      	b.n	80073a0 <HAL_SPI_TransmitReceive_IT+0x100>
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	2201      	movs	r2, #1
 8007304:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800730e:	b2db      	uxtb	r3, r3
 8007310:	2b04      	cmp	r3, #4
 8007312:	d003      	beq.n	800731c <HAL_SPI_TransmitReceive_IT+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	2205      	movs	r2, #5
 8007318:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	2200      	movs	r2, #0
 8007320:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	68ba      	ldr	r2, [r7, #8]
 8007326:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	887a      	ldrh	r2, [r7, #2]
 800732c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	887a      	ldrh	r2, [r7, #2]
 8007332:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	687a      	ldr	r2, [r7, #4]
 8007338:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	887a      	ldrh	r2, [r7, #2]
 800733e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	887a      	ldrh	r2, [r7, #2]
 8007344:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	68db      	ldr	r3, [r3, #12]
 800734a:	2b00      	cmp	r3, #0
 800734c:	d006      	beq.n	800735c <HAL_SPI_TransmitReceive_IT+0xbc>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	4a16      	ldr	r2, [pc, #88]	@ (80073ac <HAL_SPI_TransmitReceive_IT+0x10c>)
 8007352:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	4a16      	ldr	r2, [pc, #88]	@ (80073b0 <HAL_SPI_TransmitReceive_IT+0x110>)
 8007358:	645a      	str	r2, [r3, #68]	@ 0x44
 800735a:	e005      	b.n	8007368 <HAL_SPI_TransmitReceive_IT+0xc8>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	4a15      	ldr	r2, [pc, #84]	@ (80073b4 <HAL_SPI_TransmitReceive_IT+0x114>)
 8007360:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	4a14      	ldr	r2, [pc, #80]	@ (80073b8 <HAL_SPI_TransmitReceive_IT+0x118>)
 8007366:	645a      	str	r2, [r3, #68]	@ 0x44
  }
#endif /* USE_SPI_CRC */


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007372:	2b40      	cmp	r3, #64	@ 0x40
 8007374:	d007      	beq.n	8007386 <HAL_SPI_TransmitReceive_IT+0xe6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	681a      	ldr	r2, [r3, #0]
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007384:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	2200      	movs	r2, #0
 800738a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	685a      	ldr	r2, [r3, #4]
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f042 02e0 	orr.w	r2, r2, #224	@ 0xe0
 800739c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800739e:	2300      	movs	r3, #0
}
 80073a0:	4618      	mov	r0, r3
 80073a2:	371c      	adds	r7, #28
 80073a4:	46bd      	mov	sp, r7
 80073a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073aa:	4770      	bx	lr
 80073ac:	08007e4d 	.word	0x08007e4d
 80073b0:	08007ead 	.word	0x08007ead
 80073b4:	08007d89 	.word	0x08007d89
 80073b8:	08007ded 	.word	0x08007ded

080073bc <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	b084      	sub	sp, #16
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	60f8      	str	r0, [r7, #12]
 80073c4:	60b9      	str	r1, [r7, #8]
 80073c6:	4613      	mov	r3, r2
 80073c8:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80073d0:	b2db      	uxtb	r3, r3
 80073d2:	2b01      	cmp	r3, #1
 80073d4:	d001      	beq.n	80073da <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 80073d6:	2302      	movs	r3, #2
 80073d8:	e097      	b.n	800750a <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 80073da:	68bb      	ldr	r3, [r7, #8]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d002      	beq.n	80073e6 <HAL_SPI_Transmit_DMA+0x2a>
 80073e0:	88fb      	ldrh	r3, [r7, #6]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d101      	bne.n	80073ea <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 80073e6:	2301      	movs	r3, #1
 80073e8:	e08f      	b.n	800750a <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80073f0:	2b01      	cmp	r3, #1
 80073f2:	d101      	bne.n	80073f8 <HAL_SPI_Transmit_DMA+0x3c>
 80073f4:	2302      	movs	r3, #2
 80073f6:	e088      	b.n	800750a <HAL_SPI_Transmit_DMA+0x14e>
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	2201      	movs	r2, #1
 80073fc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	2203      	movs	r2, #3
 8007404:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	2200      	movs	r2, #0
 800740c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	68ba      	ldr	r2, [r7, #8]
 8007412:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	88fa      	ldrh	r2, [r7, #6]
 8007418:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	88fa      	ldrh	r2, [r7, #6]
 800741e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	2200      	movs	r2, #0
 8007424:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	2200      	movs	r2, #0
 800742a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	2200      	movs	r2, #0
 8007430:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	2200      	movs	r2, #0
 8007436:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	2200      	movs	r2, #0
 800743c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	689b      	ldr	r3, [r3, #8]
 8007442:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007446:	d10f      	bne.n	8007468 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	681a      	ldr	r2, [r3, #0]
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007456:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	681a      	ldr	r2, [r3, #0]
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007466:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800746c:	4a29      	ldr	r2, [pc, #164]	@ (8007514 <HAL_SPI_Transmit_DMA+0x158>)
 800746e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007474:	4a28      	ldr	r2, [pc, #160]	@ (8007518 <HAL_SPI_Transmit_DMA+0x15c>)
 8007476:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800747c:	4a27      	ldr	r2, [pc, #156]	@ (800751c <HAL_SPI_Transmit_DMA+0x160>)
 800747e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007484:	2200      	movs	r2, #0
 8007486:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007490:	4619      	mov	r1, r3
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	330c      	adds	r3, #12
 8007498:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800749e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80074a0:	f7fd f89c 	bl	80045dc <HAL_DMA_Start_IT>
 80074a4:	4603      	mov	r3, r0
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d00b      	beq.n	80074c2 <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074ae:	f043 0210 	orr.w	r2, r3, #16
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	2200      	movs	r2, #0
 80074ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80074be:	2301      	movs	r3, #1
 80074c0:	e023      	b.n	800750a <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074cc:	2b40      	cmp	r3, #64	@ 0x40
 80074ce:	d007      	beq.n	80074e0 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	681a      	ldr	r2, [r3, #0]
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80074de:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	2200      	movs	r2, #0
 80074e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	685a      	ldr	r2, [r3, #4]
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f042 0220 	orr.w	r2, r2, #32
 80074f6:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	685a      	ldr	r2, [r3, #4]
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f042 0202 	orr.w	r2, r2, #2
 8007506:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8007508:	2300      	movs	r3, #0
}
 800750a:	4618      	mov	r0, r3
 800750c:	3710      	adds	r7, #16
 800750e:	46bd      	mov	sp, r7
 8007510:	bd80      	pop	{r7, pc}
 8007512:	bf00      	nop
 8007514:	08007ccd 	.word	0x08007ccd
 8007518:	08007aed 	.word	0x08007aed
 800751c:	08007d21 	.word	0x08007d21

08007520 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8007520:	b580      	push	{r7, lr}
 8007522:	b084      	sub	sp, #16
 8007524:	af00      	add	r7, sp, #0
 8007526:	60f8      	str	r0, [r7, #12]
 8007528:	60b9      	str	r1, [r7, #8]
 800752a:	4613      	mov	r3, r2
 800752c:	80fb      	strh	r3, [r7, #6]
  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if (hspi->State != HAL_SPI_STATE_READY)
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007534:	b2db      	uxtb	r3, r3
 8007536:	2b01      	cmp	r3, #1
 8007538:	d001      	beq.n	800753e <HAL_SPI_Receive_DMA+0x1e>
  {
    return HAL_BUSY;
 800753a:	2302      	movs	r3, #2
 800753c:	e0a9      	b.n	8007692 <HAL_SPI_Receive_DMA+0x172>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	689b      	ldr	r3, [r3, #8]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d110      	bne.n	8007568 <HAL_SPI_Receive_DMA+0x48>
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	685b      	ldr	r3, [r3, #4]
 800754a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800754e:	d10b      	bne.n	8007568 <HAL_SPI_Receive_DMA+0x48>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	2204      	movs	r2, #4
 8007554:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8007558:	88fb      	ldrh	r3, [r7, #6]
 800755a:	68ba      	ldr	r2, [r7, #8]
 800755c:	68b9      	ldr	r1, [r7, #8]
 800755e:	68f8      	ldr	r0, [r7, #12]
 8007560:	f000 f8a2 	bl	80076a8 <HAL_SPI_TransmitReceive_DMA>
 8007564:	4603      	mov	r3, r0
 8007566:	e094      	b.n	8007692 <HAL_SPI_Receive_DMA+0x172>
  }

  if ((pData == NULL) || (Size == 0U))
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d002      	beq.n	8007574 <HAL_SPI_Receive_DMA+0x54>
 800756e:	88fb      	ldrh	r3, [r7, #6]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d101      	bne.n	8007578 <HAL_SPI_Receive_DMA+0x58>
  {
    return HAL_ERROR;
 8007574:	2301      	movs	r3, #1
 8007576:	e08c      	b.n	8007692 <HAL_SPI_Receive_DMA+0x172>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800757e:	2b01      	cmp	r3, #1
 8007580:	d101      	bne.n	8007586 <HAL_SPI_Receive_DMA+0x66>
 8007582:	2302      	movs	r3, #2
 8007584:	e085      	b.n	8007692 <HAL_SPI_Receive_DMA+0x172>
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	2201      	movs	r2, #1
 800758a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  
  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	2204      	movs	r2, #4
 8007592:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	2200      	movs	r2, #0
 800759a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	68ba      	ldr	r2, [r7, #8]
 80075a0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	88fa      	ldrh	r2, [r7, #6]
 80075a6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	88fa      	ldrh	r2, [r7, #6]
 80075ac:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	2200      	movs	r2, #0
 80075b2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	2200      	movs	r2, #0
 80075b8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->TxXferSize  = 0U;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	2200      	movs	r2, #0
 80075be:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	2200      	movs	r2, #0
 80075c4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	689b      	ldr	r3, [r3, #8]
 80075ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80075ce:	d10f      	bne.n	80075f0 <HAL_SPI_Receive_DMA+0xd0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	681a      	ldr	r2, [r3, #0]
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80075de:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	681a      	ldr	r2, [r3, #0]
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80075ee:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80075f4:	4a29      	ldr	r2, [pc, #164]	@ (800769c <HAL_SPI_Receive_DMA+0x17c>)
 80075f6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80075fc:	4a28      	ldr	r2, [pc, #160]	@ (80076a0 <HAL_SPI_Receive_DMA+0x180>)
 80075fe:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007604:	4a27      	ldr	r2, [pc, #156]	@ (80076a4 <HAL_SPI_Receive_DMA+0x184>)
 8007606:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800760c:	2200      	movs	r2, #0
 800760e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	330c      	adds	r3, #12
 800761a:	4619      	mov	r1, r3
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007620:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007626:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8007628:	f7fc ffd8 	bl	80045dc <HAL_DMA_Start_IT>
 800762c:	4603      	mov	r3, r0
 800762e:	2b00      	cmp	r3, #0
 8007630:	d00b      	beq.n	800764a <HAL_SPI_Receive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007636:	f043 0210 	orr.w	r2, r3, #16
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	2200      	movs	r2, #0
 8007642:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007646:	2301      	movs	r3, #1
 8007648:	e023      	b.n	8007692 <HAL_SPI_Receive_DMA+0x172>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007654:	2b40      	cmp	r3, #64	@ 0x40
 8007656:	d007      	beq.n	8007668 <HAL_SPI_Receive_DMA+0x148>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	681a      	ldr	r2, [r3, #0]
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007666:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	2200      	movs	r2, #0
 800766c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	685a      	ldr	r2, [r3, #4]
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f042 0220 	orr.w	r2, r2, #32
 800767e:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	685a      	ldr	r2, [r3, #4]
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f042 0201 	orr.w	r2, r2, #1
 800768e:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8007690:	2300      	movs	r3, #0
}
 8007692:	4618      	mov	r0, r3
 8007694:	3710      	adds	r7, #16
 8007696:	46bd      	mov	sp, r7
 8007698:	bd80      	pop	{r7, pc}
 800769a:	bf00      	nop
 800769c:	08007ce9 	.word	0x08007ce9
 80076a0:	08007b95 	.word	0x08007b95
 80076a4:	08007d21 	.word	0x08007d21

080076a8 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b086      	sub	sp, #24
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	60f8      	str	r0, [r7, #12]
 80076b0:	60b9      	str	r1, [r7, #8]
 80076b2:	607a      	str	r2, [r7, #4]
 80076b4:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80076bc:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	685b      	ldr	r3, [r3, #4]
 80076c2:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80076c4:	7dfb      	ldrb	r3, [r7, #23]
 80076c6:	2b01      	cmp	r3, #1
 80076c8:	d00c      	beq.n	80076e4 <HAL_SPI_TransmitReceive_DMA+0x3c>
 80076ca:	693b      	ldr	r3, [r7, #16]
 80076cc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80076d0:	d106      	bne.n	80076e0 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	689b      	ldr	r3, [r3, #8]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d102      	bne.n	80076e0 <HAL_SPI_TransmitReceive_DMA+0x38>
 80076da:	7dfb      	ldrb	r3, [r7, #23]
 80076dc:	2b04      	cmp	r3, #4
 80076de:	d001      	beq.n	80076e4 <HAL_SPI_TransmitReceive_DMA+0x3c>
  {
    return HAL_BUSY;
 80076e0:	2302      	movs	r3, #2
 80076e2:	e0cf      	b.n	8007884 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d005      	beq.n	80076f6 <HAL_SPI_TransmitReceive_DMA+0x4e>
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d002      	beq.n	80076f6 <HAL_SPI_TransmitReceive_DMA+0x4e>
 80076f0:	887b      	ldrh	r3, [r7, #2]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d101      	bne.n	80076fa <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 80076f6:	2301      	movs	r3, #1
 80076f8:	e0c4      	b.n	8007884 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007700:	2b01      	cmp	r3, #1
 8007702:	d101      	bne.n	8007708 <HAL_SPI_TransmitReceive_DMA+0x60>
 8007704:	2302      	movs	r3, #2
 8007706:	e0bd      	b.n	8007884 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	2201      	movs	r2, #1
 800770c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007716:	b2db      	uxtb	r3, r3
 8007718:	2b04      	cmp	r3, #4
 800771a:	d003      	beq.n	8007724 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	2205      	movs	r2, #5
 8007720:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	2200      	movs	r2, #0
 8007728:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	68ba      	ldr	r2, [r7, #8]
 800772e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	887a      	ldrh	r2, [r7, #2]
 8007734:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	887a      	ldrh	r2, [r7, #2]
 800773a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	687a      	ldr	r2, [r7, #4]
 8007740:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	887a      	ldrh	r2, [r7, #2]
 8007746:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	887a      	ldrh	r2, [r7, #2]
 800774c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	2200      	movs	r2, #0
 8007752:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	2200      	movs	r2, #0
 8007758:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007760:	b2db      	uxtb	r3, r3
 8007762:	2b04      	cmp	r3, #4
 8007764:	d108      	bne.n	8007778 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800776a:	4a48      	ldr	r2, [pc, #288]	@ (800788c <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 800776c:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007772:	4a47      	ldr	r2, [pc, #284]	@ (8007890 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 8007774:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007776:	e007      	b.n	8007788 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800777c:	4a45      	ldr	r2, [pc, #276]	@ (8007894 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 800777e:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007784:	4a44      	ldr	r2, [pc, #272]	@ (8007898 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8007786:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800778c:	4a43      	ldr	r2, [pc, #268]	@ (800789c <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 800778e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007794:	2200      	movs	r2, #0
 8007796:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	330c      	adds	r3, #12
 80077a2:	4619      	mov	r1, r3
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077a8:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80077ae:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80077b0:	f7fc ff14 	bl	80045dc <HAL_DMA_Start_IT>
 80077b4:	4603      	mov	r3, r0
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d00b      	beq.n	80077d2 <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077be:	f043 0210 	orr.w	r2, r3, #16
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	2200      	movs	r2, #0
 80077ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80077ce:	2301      	movs	r3, #1
 80077d0:	e058      	b.n	8007884 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	685a      	ldr	r2, [r3, #4]
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	f042 0201 	orr.w	r2, r2, #1
 80077e0:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80077e6:	2200      	movs	r2, #0
 80077e8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80077ee:	2200      	movs	r2, #0
 80077f0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80077f6:	2200      	movs	r2, #0
 80077f8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80077fe:	2200      	movs	r2, #0
 8007800:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800780a:	4619      	mov	r1, r3
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	330c      	adds	r3, #12
 8007812:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007818:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800781a:	f7fc fedf 	bl	80045dc <HAL_DMA_Start_IT>
 800781e:	4603      	mov	r3, r0
 8007820:	2b00      	cmp	r3, #0
 8007822:	d00b      	beq.n	800783c <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007828:	f043 0210 	orr.w	r2, r3, #16
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	2200      	movs	r2, #0
 8007834:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007838:	2301      	movs	r3, #1
 800783a:	e023      	b.n	8007884 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007846:	2b40      	cmp	r3, #64	@ 0x40
 8007848:	d007      	beq.n	800785a <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	681a      	ldr	r2, [r3, #0]
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007858:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	2200      	movs	r2, #0
 800785e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	685a      	ldr	r2, [r3, #4]
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	f042 0220 	orr.w	r2, r2, #32
 8007870:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	685a      	ldr	r2, [r3, #4]
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f042 0202 	orr.w	r2, r2, #2
 8007880:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8007882:	2300      	movs	r3, #0
}
 8007884:	4618      	mov	r0, r3
 8007886:	3718      	adds	r7, #24
 8007888:	46bd      	mov	sp, r7
 800788a:	bd80      	pop	{r7, pc}
 800788c:	08007ce9 	.word	0x08007ce9
 8007890:	08007b95 	.word	0x08007b95
 8007894:	08007d05 	.word	0x08007d05
 8007898:	08007c3d 	.word	0x08007c3d
 800789c:	08007d21 	.word	0x08007d21

080078a0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b088      	sub	sp, #32
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	685b      	ldr	r3, [r3, #4]
 80078ae:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	689b      	ldr	r3, [r3, #8]
 80078b6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80078b8:	69bb      	ldr	r3, [r7, #24]
 80078ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d10e      	bne.n	80078e0 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80078c2:	69bb      	ldr	r3, [r7, #24]
 80078c4:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d009      	beq.n	80078e0 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80078cc:	69fb      	ldr	r3, [r7, #28]
 80078ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d004      	beq.n	80078e0 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078da:	6878      	ldr	r0, [r7, #4]
 80078dc:	4798      	blx	r3
    return;
 80078de:	e0ce      	b.n	8007a7e <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80078e0:	69bb      	ldr	r3, [r7, #24]
 80078e2:	f003 0302 	and.w	r3, r3, #2
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d009      	beq.n	80078fe <HAL_SPI_IRQHandler+0x5e>
 80078ea:	69fb      	ldr	r3, [r7, #28]
 80078ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d004      	beq.n	80078fe <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078f8:	6878      	ldr	r0, [r7, #4]
 80078fa:	4798      	blx	r3
    return;
 80078fc:	e0bf      	b.n	8007a7e <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80078fe:	69bb      	ldr	r3, [r7, #24]
 8007900:	f003 0320 	and.w	r3, r3, #32
 8007904:	2b00      	cmp	r3, #0
 8007906:	d10a      	bne.n	800791e <HAL_SPI_IRQHandler+0x7e>
 8007908:	69bb      	ldr	r3, [r7, #24]
 800790a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800790e:	2b00      	cmp	r3, #0
 8007910:	d105      	bne.n	800791e <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8007912:	69bb      	ldr	r3, [r7, #24]
 8007914:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007918:	2b00      	cmp	r3, #0
 800791a:	f000 80b0 	beq.w	8007a7e <HAL_SPI_IRQHandler+0x1de>
 800791e:	69fb      	ldr	r3, [r7, #28]
 8007920:	f003 0320 	and.w	r3, r3, #32
 8007924:	2b00      	cmp	r3, #0
 8007926:	f000 80aa 	beq.w	8007a7e <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800792a:	69bb      	ldr	r3, [r7, #24]
 800792c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007930:	2b00      	cmp	r3, #0
 8007932:	d023      	beq.n	800797c <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800793a:	b2db      	uxtb	r3, r3
 800793c:	2b03      	cmp	r3, #3
 800793e:	d011      	beq.n	8007964 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007944:	f043 0204 	orr.w	r2, r3, #4
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800794c:	2300      	movs	r3, #0
 800794e:	617b      	str	r3, [r7, #20]
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	68db      	ldr	r3, [r3, #12]
 8007956:	617b      	str	r3, [r7, #20]
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	689b      	ldr	r3, [r3, #8]
 800795e:	617b      	str	r3, [r7, #20]
 8007960:	697b      	ldr	r3, [r7, #20]
 8007962:	e00b      	b.n	800797c <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007964:	2300      	movs	r3, #0
 8007966:	613b      	str	r3, [r7, #16]
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	68db      	ldr	r3, [r3, #12]
 800796e:	613b      	str	r3, [r7, #16]
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	689b      	ldr	r3, [r3, #8]
 8007976:	613b      	str	r3, [r7, #16]
 8007978:	693b      	ldr	r3, [r7, #16]
        return;
 800797a:	e080      	b.n	8007a7e <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800797c:	69bb      	ldr	r3, [r7, #24]
 800797e:	f003 0320 	and.w	r3, r3, #32
 8007982:	2b00      	cmp	r3, #0
 8007984:	d014      	beq.n	80079b0 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800798a:	f043 0201 	orr.w	r2, r3, #1
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007992:	2300      	movs	r3, #0
 8007994:	60fb      	str	r3, [r7, #12]
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	689b      	ldr	r3, [r3, #8]
 800799c:	60fb      	str	r3, [r7, #12]
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	681a      	ldr	r2, [r3, #0]
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80079ac:	601a      	str	r2, [r3, #0]
 80079ae:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80079b0:	69bb      	ldr	r3, [r7, #24]
 80079b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d00c      	beq.n	80079d4 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079be:	f043 0208 	orr.w	r2, r3, #8
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80079c6:	2300      	movs	r3, #0
 80079c8:	60bb      	str	r3, [r7, #8]
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	689b      	ldr	r3, [r3, #8]
 80079d0:	60bb      	str	r3, [r7, #8]
 80079d2:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d04f      	beq.n	8007a7c <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	685a      	ldr	r2, [r3, #4]
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80079ea:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2201      	movs	r2, #1
 80079f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80079f4:	69fb      	ldr	r3, [r7, #28]
 80079f6:	f003 0302 	and.w	r3, r3, #2
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d104      	bne.n	8007a08 <HAL_SPI_IRQHandler+0x168>
 80079fe:	69fb      	ldr	r3, [r7, #28]
 8007a00:	f003 0301 	and.w	r3, r3, #1
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d034      	beq.n	8007a72 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	685a      	ldr	r2, [r3, #4]
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f022 0203 	bic.w	r2, r2, #3
 8007a16:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d011      	beq.n	8007a44 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a24:	4a17      	ldr	r2, [pc, #92]	@ (8007a84 <HAL_SPI_IRQHandler+0x1e4>)
 8007a26:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	f7fc fe9d 	bl	800476c <HAL_DMA_Abort_IT>
 8007a32:	4603      	mov	r3, r0
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d005      	beq.n	8007a44 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a3c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d016      	beq.n	8007a7a <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a50:	4a0c      	ldr	r2, [pc, #48]	@ (8007a84 <HAL_SPI_IRQHandler+0x1e4>)
 8007a52:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a58:	4618      	mov	r0, r3
 8007a5a:	f7fc fe87 	bl	800476c <HAL_DMA_Abort_IT>
 8007a5e:	4603      	mov	r3, r0
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d00a      	beq.n	8007a7a <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a68:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8007a70:	e003      	b.n	8007a7a <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8007a72:	6878      	ldr	r0, [r7, #4]
 8007a74:	f000 f830 	bl	8007ad8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8007a78:	e000      	b.n	8007a7c <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8007a7a:	bf00      	nop
    return;
 8007a7c:	bf00      	nop
  }
}
 8007a7e:	3720      	adds	r7, #32
 8007a80:	46bd      	mov	sp, r7
 8007a82:	bd80      	pop	{r7, pc}
 8007a84:	08007d61 	.word	0x08007d61

08007a88 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007a88:	b480      	push	{r7}
 8007a8a:	b083      	sub	sp, #12
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8007a90:	bf00      	nop
 8007a92:	370c      	adds	r7, #12
 8007a94:	46bd      	mov	sp, r7
 8007a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9a:	4770      	bx	lr

08007a9c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007a9c:	b480      	push	{r7}
 8007a9e:	b083      	sub	sp, #12
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8007aa4:	bf00      	nop
 8007aa6:	370c      	adds	r7, #12
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aae:	4770      	bx	lr

08007ab0 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007ab0:	b480      	push	{r7}
 8007ab2:	b083      	sub	sp, #12
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8007ab8:	bf00      	nop
 8007aba:	370c      	adds	r7, #12
 8007abc:	46bd      	mov	sp, r7
 8007abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac2:	4770      	bx	lr

08007ac4 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007ac4:	b480      	push	{r7}
 8007ac6:	b083      	sub	sp, #12
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8007acc:	bf00      	nop
 8007ace:	370c      	adds	r7, #12
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad6:	4770      	bx	lr

08007ad8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007ad8:	b480      	push	{r7}
 8007ada:	b083      	sub	sp, #12
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007ae0:	bf00      	nop
 8007ae2:	370c      	adds	r7, #12
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aea:	4770      	bx	lr

08007aec <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b086      	sub	sp, #24
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007af8:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007afa:	f7fc fb05 	bl	8004108 <HAL_GetTick>
 8007afe:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b0e:	d03b      	beq.n	8007b88 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007b10:	697b      	ldr	r3, [r7, #20]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	685a      	ldr	r2, [r3, #4]
 8007b16:	697b      	ldr	r3, [r7, #20]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	f022 0220 	bic.w	r2, r2, #32
 8007b1e:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007b20:	697b      	ldr	r3, [r7, #20]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	685a      	ldr	r2, [r3, #4]
 8007b26:	697b      	ldr	r3, [r7, #20]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	f022 0202 	bic.w	r2, r2, #2
 8007b2e:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007b30:	693a      	ldr	r2, [r7, #16]
 8007b32:	2164      	movs	r1, #100	@ 0x64
 8007b34:	6978      	ldr	r0, [r7, #20]
 8007b36:	f000 fb1f 	bl	8008178 <SPI_EndRxTxTransaction>
 8007b3a:	4603      	mov	r3, r0
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d005      	beq.n	8007b4c <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007b40:	697b      	ldr	r3, [r7, #20]
 8007b42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b44:	f043 0220 	orr.w	r2, r3, #32
 8007b48:	697b      	ldr	r3, [r7, #20]
 8007b4a:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007b4c:	697b      	ldr	r3, [r7, #20]
 8007b4e:	689b      	ldr	r3, [r3, #8]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d10a      	bne.n	8007b6a <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007b54:	2300      	movs	r3, #0
 8007b56:	60fb      	str	r3, [r7, #12]
 8007b58:	697b      	ldr	r3, [r7, #20]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	68db      	ldr	r3, [r3, #12]
 8007b5e:	60fb      	str	r3, [r7, #12]
 8007b60:	697b      	ldr	r3, [r7, #20]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	689b      	ldr	r3, [r3, #8]
 8007b66:	60fb      	str	r3, [r7, #12]
 8007b68:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8007b6a:	697b      	ldr	r3, [r7, #20]
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8007b70:	697b      	ldr	r3, [r7, #20]
 8007b72:	2201      	movs	r2, #1
 8007b74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007b78:	697b      	ldr	r3, [r7, #20]
 8007b7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d003      	beq.n	8007b88 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8007b80:	6978      	ldr	r0, [r7, #20]
 8007b82:	f7ff ffa9 	bl	8007ad8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8007b86:	e002      	b.n	8007b8e <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8007b88:	6978      	ldr	r0, [r7, #20]
 8007b8a:	f7fa f9eb 	bl	8001f64 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007b8e:	3718      	adds	r7, #24
 8007b90:	46bd      	mov	sp, r7
 8007b92:	bd80      	pop	{r7, pc}

08007b94 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b084      	sub	sp, #16
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ba0:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007ba2:	f7fc fab1 	bl	8004108 <HAL_GetTick>
 8007ba6:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007bb2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007bb6:	d03b      	beq.n	8007c30 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	685a      	ldr	r2, [r3, #4]
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f022 0220 	bic.w	r2, r2, #32
 8007bc6:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	689b      	ldr	r3, [r3, #8]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d10d      	bne.n	8007bec <SPI_DMAReceiveCplt+0x58>
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	685b      	ldr	r3, [r3, #4]
 8007bd4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007bd8:	d108      	bne.n	8007bec <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	685a      	ldr	r2, [r3, #4]
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f022 0203 	bic.w	r2, r2, #3
 8007be8:	605a      	str	r2, [r3, #4]
 8007bea:	e007      	b.n	8007bfc <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	685a      	ldr	r2, [r3, #4]
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f022 0201 	bic.w	r2, r2, #1
 8007bfa:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007bfc:	68ba      	ldr	r2, [r7, #8]
 8007bfe:	2164      	movs	r1, #100	@ 0x64
 8007c00:	68f8      	ldr	r0, [r7, #12]
 8007c02:	f000 fa53 	bl	80080ac <SPI_EndRxTransaction>
 8007c06:	4603      	mov	r3, r0
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d002      	beq.n	8007c12 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	2220      	movs	r2, #32
 8007c10:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	2200      	movs	r2, #0
 8007c16:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	2201      	movs	r2, #1
 8007c1c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d003      	beq.n	8007c30 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8007c28:	68f8      	ldr	r0, [r7, #12]
 8007c2a:	f7ff ff55 	bl	8007ad8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8007c2e:	e002      	b.n	8007c36 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8007c30:	68f8      	ldr	r0, [r7, #12]
 8007c32:	f7fa f9ad 	bl	8001f90 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007c36:	3710      	adds	r7, #16
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	bd80      	pop	{r7, pc}

08007c3c <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b084      	sub	sp, #16
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c48:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007c4a:	f7fc fa5d 	bl	8004108 <HAL_GetTick>
 8007c4e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c5e:	d02f      	beq.n	8007cc0 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	685a      	ldr	r2, [r3, #4]
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	f022 0220 	bic.w	r2, r2, #32
 8007c6e:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007c70:	68ba      	ldr	r2, [r7, #8]
 8007c72:	2164      	movs	r1, #100	@ 0x64
 8007c74:	68f8      	ldr	r0, [r7, #12]
 8007c76:	f000 fa7f 	bl	8008178 <SPI_EndRxTxTransaction>
 8007c7a:	4603      	mov	r3, r0
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d005      	beq.n	8007c8c <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c84:	f043 0220 	orr.w	r2, r3, #32
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	685a      	ldr	r2, [r3, #4]
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	f022 0203 	bic.w	r2, r2, #3
 8007c9a:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	2201      	movs	r2, #1
 8007cac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d003      	beq.n	8007cc0 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8007cb8:	68f8      	ldr	r0, [r7, #12]
 8007cba:	f7ff ff0d 	bl	8007ad8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8007cbe:	e002      	b.n	8007cc6 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8007cc0:	68f8      	ldr	r0, [r7, #12]
 8007cc2:	f7ff fee1 	bl	8007a88 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007cc6:	3710      	adds	r7, #16
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	bd80      	pop	{r7, pc}

08007ccc <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b084      	sub	sp, #16
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cd8:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8007cda:	68f8      	ldr	r0, [r7, #12]
 8007cdc:	f7ff fede 	bl	8007a9c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007ce0:	bf00      	nop
 8007ce2:	3710      	adds	r7, #16
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	bd80      	pop	{r7, pc}

08007ce8 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b084      	sub	sp, #16
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cf4:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8007cf6:	68f8      	ldr	r0, [r7, #12]
 8007cf8:	f7ff feda 	bl	8007ab0 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007cfc:	bf00      	nop
 8007cfe:	3710      	adds	r7, #16
 8007d00:	46bd      	mov	sp, r7
 8007d02:	bd80      	pop	{r7, pc}

08007d04 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007d04:	b580      	push	{r7, lr}
 8007d06:	b084      	sub	sp, #16
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d10:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8007d12:	68f8      	ldr	r0, [r7, #12]
 8007d14:	f7ff fed6 	bl	8007ac4 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007d18:	bf00      	nop
 8007d1a:	3710      	adds	r7, #16
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	bd80      	pop	{r7, pc}

08007d20 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8007d20:	b580      	push	{r7, lr}
 8007d22:	b084      	sub	sp, #16
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d2c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	685a      	ldr	r2, [r3, #4]
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	f022 0203 	bic.w	r2, r2, #3
 8007d3c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d42:	f043 0210 	orr.w	r2, r3, #16
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	2201      	movs	r2, #1
 8007d4e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007d52:	68f8      	ldr	r0, [r7, #12]
 8007d54:	f7ff fec0 	bl	8007ad8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007d58:	bf00      	nop
 8007d5a:	3710      	adds	r7, #16
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	bd80      	pop	{r7, pc}

08007d60 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b084      	sub	sp, #16
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d6c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	2200      	movs	r2, #0
 8007d72:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	2200      	movs	r2, #0
 8007d78:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007d7a:	68f8      	ldr	r0, [r7, #12]
 8007d7c:	f7ff feac 	bl	8007ad8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007d80:	bf00      	nop
 8007d82:	3710      	adds	r7, #16
 8007d84:	46bd      	mov	sp, r7
 8007d86:	bd80      	pop	{r7, pc}

08007d88 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	b082      	sub	sp, #8
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f103 020c 	add.w	r2, r3, #12
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d9c:	7812      	ldrb	r2, [r2, #0]
 8007d9e:	b2d2      	uxtb	r2, r2
 8007da0:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007da6:	1c5a      	adds	r2, r3, #1
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount--;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007db0:	b29b      	uxth	r3, r3
 8007db2:	3b01      	subs	r3, #1
 8007db4:	b29a      	uxth	r2, r3
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007dbe:	b29b      	uxth	r3, r3
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d10f      	bne.n	8007de4 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	685a      	ldr	r2, [r3, #4]
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8007dd2:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007dd8:	b29b      	uxth	r3, r3
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d102      	bne.n	8007de4 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 8007dde:	6878      	ldr	r0, [r7, #4]
 8007de0:	f000 fa1e 	bl	8008220 <SPI_CloseRxTx_ISR>
    }
  }
}
 8007de4:	bf00      	nop
 8007de6:	3708      	adds	r7, #8
 8007de8:	46bd      	mov	sp, r7
 8007dea:	bd80      	pop	{r7, pc}

08007dec <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b082      	sub	sp, #8
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	330c      	adds	r3, #12
 8007dfe:	7812      	ldrb	r2, [r2, #0]
 8007e00:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e06:	1c5a      	adds	r2, r3, #1
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount--;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007e10:	b29b      	uxth	r3, r3
 8007e12:	3b01      	subs	r3, #1
 8007e14:	b29a      	uxth	r2, r3
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007e1e:	b29b      	uxth	r3, r3
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d10f      	bne.n	8007e44 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	685a      	ldr	r2, [r3, #4]
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007e32:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e38:	b29b      	uxth	r3, r3
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d102      	bne.n	8007e44 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8007e3e:	6878      	ldr	r0, [r7, #4]
 8007e40:	f000 f9ee 	bl	8008220 <SPI_CloseRxTx_ISR>
    }
  }
}
 8007e44:	bf00      	nop
 8007e46:	3708      	adds	r7, #8
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	bd80      	pop	{r7, pc}

08007e4c <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b082      	sub	sp, #8
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	68da      	ldr	r2, [r3, #12]
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e5e:	b292      	uxth	r2, r2
 8007e60:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e66:	1c9a      	adds	r2, r3, #2
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount--;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e70:	b29b      	uxth	r3, r3
 8007e72:	3b01      	subs	r3, #1
 8007e74:	b29a      	uxth	r2, r3
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->RxXferCount == 0U)
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e7e:	b29b      	uxth	r3, r3
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d10f      	bne.n	8007ea4 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	685a      	ldr	r2, [r3, #4]
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007e92:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007e98:	b29b      	uxth	r3, r3
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d102      	bne.n	8007ea4 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8007e9e:	6878      	ldr	r0, [r7, #4]
 8007ea0:	f000 f9be 	bl	8008220 <SPI_CloseRxTx_ISR>
    }
  }
}
 8007ea4:	bf00      	nop
 8007ea6:	3708      	adds	r7, #8
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	bd80      	pop	{r7, pc}

08007eac <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b082      	sub	sp, #8
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007eb8:	881a      	ldrh	r2, [r3, #0]
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ec4:	1c9a      	adds	r2, r3, #2
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount--;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007ece:	b29b      	uxth	r3, r3
 8007ed0:	3b01      	subs	r3, #1
 8007ed2:	b29a      	uxth	r2, r3
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007edc:	b29b      	uxth	r3, r3
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d10f      	bne.n	8007f02 <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	685a      	ldr	r2, [r3, #4]
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007ef0:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ef6:	b29b      	uxth	r3, r3
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d102      	bne.n	8007f02 <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 8007efc:	6878      	ldr	r0, [r7, #4]
 8007efe:	f000 f98f 	bl	8008220 <SPI_CloseRxTx_ISR>
    }
  }
}
 8007f02:	bf00      	nop
 8007f04:	3708      	adds	r7, #8
 8007f06:	46bd      	mov	sp, r7
 8007f08:	bd80      	pop	{r7, pc}

08007f0a <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007f0a:	b580      	push	{r7, lr}
 8007f0c:	b082      	sub	sp, #8
 8007f0e:	af00      	add	r7, sp, #0
 8007f10:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	f103 020c 	add.w	r2, r3, #12
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f1e:	7812      	ldrb	r2, [r2, #0]
 8007f20:	b2d2      	uxtb	r2, r2
 8007f22:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f28:	1c5a      	adds	r2, r3, #1
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount--;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f32:	b29b      	uxth	r3, r3
 8007f34:	3b01      	subs	r3, #1
 8007f36:	b29a      	uxth	r2, r3
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f40:	b29b      	uxth	r3, r3
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d102      	bne.n	8007f4c <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8007f46:	6878      	ldr	r0, [r7, #4]
 8007f48:	f000 f9de 	bl	8008308 <SPI_CloseRx_ISR>
  }
}
 8007f4c:	bf00      	nop
 8007f4e:	3708      	adds	r7, #8
 8007f50:	46bd      	mov	sp, r7
 8007f52:	bd80      	pop	{r7, pc}

08007f54 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007f54:	b580      	push	{r7, lr}
 8007f56:	b082      	sub	sp, #8
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	68da      	ldr	r2, [r3, #12]
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f66:	b292      	uxth	r2, r2
 8007f68:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f6e:	1c9a      	adds	r2, r3, #2
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount--;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f78:	b29b      	uxth	r3, r3
 8007f7a:	3b01      	subs	r3, #1
 8007f7c:	b29a      	uxth	r2, r3
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	87da      	strh	r2, [r3, #62]	@ 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f86:	b29b      	uxth	r3, r3
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d102      	bne.n	8007f92 <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8007f8c:	6878      	ldr	r0, [r7, #4]
 8007f8e:	f000 f9bb 	bl	8008308 <SPI_CloseRx_ISR>
  }
}
 8007f92:	bf00      	nop
 8007f94:	3708      	adds	r7, #8
 8007f96:	46bd      	mov	sp, r7
 8007f98:	bd80      	pop	{r7, pc}
	...

08007f9c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b088      	sub	sp, #32
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	60f8      	str	r0, [r7, #12]
 8007fa4:	60b9      	str	r1, [r7, #8]
 8007fa6:	603b      	str	r3, [r7, #0]
 8007fa8:	4613      	mov	r3, r2
 8007faa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007fac:	f7fc f8ac 	bl	8004108 <HAL_GetTick>
 8007fb0:	4602      	mov	r2, r0
 8007fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fb4:	1a9b      	subs	r3, r3, r2
 8007fb6:	683a      	ldr	r2, [r7, #0]
 8007fb8:	4413      	add	r3, r2
 8007fba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007fbc:	f7fc f8a4 	bl	8004108 <HAL_GetTick>
 8007fc0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007fc2:	4b39      	ldr	r3, [pc, #228]	@ (80080a8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	015b      	lsls	r3, r3, #5
 8007fc8:	0d1b      	lsrs	r3, r3, #20
 8007fca:	69fa      	ldr	r2, [r7, #28]
 8007fcc:	fb02 f303 	mul.w	r3, r2, r3
 8007fd0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007fd2:	e054      	b.n	800807e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007fd4:	683b      	ldr	r3, [r7, #0]
 8007fd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fda:	d050      	beq.n	800807e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007fdc:	f7fc f894 	bl	8004108 <HAL_GetTick>
 8007fe0:	4602      	mov	r2, r0
 8007fe2:	69bb      	ldr	r3, [r7, #24]
 8007fe4:	1ad3      	subs	r3, r2, r3
 8007fe6:	69fa      	ldr	r2, [r7, #28]
 8007fe8:	429a      	cmp	r2, r3
 8007fea:	d902      	bls.n	8007ff2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007fec:	69fb      	ldr	r3, [r7, #28]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d13d      	bne.n	800806e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	685a      	ldr	r2, [r3, #4]
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008000:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	685b      	ldr	r3, [r3, #4]
 8008006:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800800a:	d111      	bne.n	8008030 <SPI_WaitFlagStateUntilTimeout+0x94>
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	689b      	ldr	r3, [r3, #8]
 8008010:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008014:	d004      	beq.n	8008020 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	689b      	ldr	r3, [r3, #8]
 800801a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800801e:	d107      	bne.n	8008030 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	681a      	ldr	r2, [r3, #0]
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800802e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008034:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008038:	d10f      	bne.n	800805a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	681a      	ldr	r2, [r3, #0]
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008048:	601a      	str	r2, [r3, #0]
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	681a      	ldr	r2, [r3, #0]
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008058:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	2201      	movs	r2, #1
 800805e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	2200      	movs	r2, #0
 8008066:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800806a:	2303      	movs	r3, #3
 800806c:	e017      	b.n	800809e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800806e:	697b      	ldr	r3, [r7, #20]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d101      	bne.n	8008078 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008074:	2300      	movs	r3, #0
 8008076:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008078:	697b      	ldr	r3, [r7, #20]
 800807a:	3b01      	subs	r3, #1
 800807c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	689a      	ldr	r2, [r3, #8]
 8008084:	68bb      	ldr	r3, [r7, #8]
 8008086:	4013      	ands	r3, r2
 8008088:	68ba      	ldr	r2, [r7, #8]
 800808a:	429a      	cmp	r2, r3
 800808c:	bf0c      	ite	eq
 800808e:	2301      	moveq	r3, #1
 8008090:	2300      	movne	r3, #0
 8008092:	b2db      	uxtb	r3, r3
 8008094:	461a      	mov	r2, r3
 8008096:	79fb      	ldrb	r3, [r7, #7]
 8008098:	429a      	cmp	r2, r3
 800809a:	d19b      	bne.n	8007fd4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800809c:	2300      	movs	r3, #0
}
 800809e:	4618      	mov	r0, r3
 80080a0:	3720      	adds	r7, #32
 80080a2:	46bd      	mov	sp, r7
 80080a4:	bd80      	pop	{r7, pc}
 80080a6:	bf00      	nop
 80080a8:	2000000c 	.word	0x2000000c

080080ac <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b086      	sub	sp, #24
 80080b0:	af02      	add	r7, sp, #8
 80080b2:	60f8      	str	r0, [r7, #12]
 80080b4:	60b9      	str	r1, [r7, #8]
 80080b6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	685b      	ldr	r3, [r3, #4]
 80080bc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80080c0:	d111      	bne.n	80080e6 <SPI_EndRxTransaction+0x3a>
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	689b      	ldr	r3, [r3, #8]
 80080c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80080ca:	d004      	beq.n	80080d6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	689b      	ldr	r3, [r3, #8]
 80080d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80080d4:	d107      	bne.n	80080e6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	681a      	ldr	r2, [r3, #0]
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80080e4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	685b      	ldr	r3, [r3, #4]
 80080ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80080ee:	d12a      	bne.n	8008146 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	689b      	ldr	r3, [r3, #8]
 80080f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80080f8:	d012      	beq.n	8008120 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	9300      	str	r3, [sp, #0]
 80080fe:	68bb      	ldr	r3, [r7, #8]
 8008100:	2200      	movs	r2, #0
 8008102:	2180      	movs	r1, #128	@ 0x80
 8008104:	68f8      	ldr	r0, [r7, #12]
 8008106:	f7ff ff49 	bl	8007f9c <SPI_WaitFlagStateUntilTimeout>
 800810a:	4603      	mov	r3, r0
 800810c:	2b00      	cmp	r3, #0
 800810e:	d02d      	beq.n	800816c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008114:	f043 0220 	orr.w	r2, r3, #32
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800811c:	2303      	movs	r3, #3
 800811e:	e026      	b.n	800816e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	9300      	str	r3, [sp, #0]
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	2200      	movs	r2, #0
 8008128:	2101      	movs	r1, #1
 800812a:	68f8      	ldr	r0, [r7, #12]
 800812c:	f7ff ff36 	bl	8007f9c <SPI_WaitFlagStateUntilTimeout>
 8008130:	4603      	mov	r3, r0
 8008132:	2b00      	cmp	r3, #0
 8008134:	d01a      	beq.n	800816c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800813a:	f043 0220 	orr.w	r2, r3, #32
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8008142:	2303      	movs	r3, #3
 8008144:	e013      	b.n	800816e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	9300      	str	r3, [sp, #0]
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	2200      	movs	r2, #0
 800814e:	2101      	movs	r1, #1
 8008150:	68f8      	ldr	r0, [r7, #12]
 8008152:	f7ff ff23 	bl	8007f9c <SPI_WaitFlagStateUntilTimeout>
 8008156:	4603      	mov	r3, r0
 8008158:	2b00      	cmp	r3, #0
 800815a:	d007      	beq.n	800816c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008160:	f043 0220 	orr.w	r2, r3, #32
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008168:	2303      	movs	r3, #3
 800816a:	e000      	b.n	800816e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800816c:	2300      	movs	r3, #0
}
 800816e:	4618      	mov	r0, r3
 8008170:	3710      	adds	r7, #16
 8008172:	46bd      	mov	sp, r7
 8008174:	bd80      	pop	{r7, pc}
	...

08008178 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b088      	sub	sp, #32
 800817c:	af02      	add	r7, sp, #8
 800817e:	60f8      	str	r0, [r7, #12]
 8008180:	60b9      	str	r1, [r7, #8]
 8008182:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	9300      	str	r3, [sp, #0]
 8008188:	68bb      	ldr	r3, [r7, #8]
 800818a:	2201      	movs	r2, #1
 800818c:	2102      	movs	r1, #2
 800818e:	68f8      	ldr	r0, [r7, #12]
 8008190:	f7ff ff04 	bl	8007f9c <SPI_WaitFlagStateUntilTimeout>
 8008194:	4603      	mov	r3, r0
 8008196:	2b00      	cmp	r3, #0
 8008198:	d007      	beq.n	80081aa <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800819e:	f043 0220 	orr.w	r2, r3, #32
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80081a6:	2303      	movs	r3, #3
 80081a8:	e032      	b.n	8008210 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80081aa:	4b1b      	ldr	r3, [pc, #108]	@ (8008218 <SPI_EndRxTxTransaction+0xa0>)
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	4a1b      	ldr	r2, [pc, #108]	@ (800821c <SPI_EndRxTxTransaction+0xa4>)
 80081b0:	fba2 2303 	umull	r2, r3, r2, r3
 80081b4:	0d5b      	lsrs	r3, r3, #21
 80081b6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80081ba:	fb02 f303 	mul.w	r3, r2, r3
 80081be:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	685b      	ldr	r3, [r3, #4]
 80081c4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80081c8:	d112      	bne.n	80081f0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	9300      	str	r3, [sp, #0]
 80081ce:	68bb      	ldr	r3, [r7, #8]
 80081d0:	2200      	movs	r2, #0
 80081d2:	2180      	movs	r1, #128	@ 0x80
 80081d4:	68f8      	ldr	r0, [r7, #12]
 80081d6:	f7ff fee1 	bl	8007f9c <SPI_WaitFlagStateUntilTimeout>
 80081da:	4603      	mov	r3, r0
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d016      	beq.n	800820e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081e4:	f043 0220 	orr.w	r2, r3, #32
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80081ec:	2303      	movs	r3, #3
 80081ee:	e00f      	b.n	8008210 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80081f0:	697b      	ldr	r3, [r7, #20]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d00a      	beq.n	800820c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80081f6:	697b      	ldr	r3, [r7, #20]
 80081f8:	3b01      	subs	r3, #1
 80081fa:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	689b      	ldr	r3, [r3, #8]
 8008202:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008206:	2b80      	cmp	r3, #128	@ 0x80
 8008208:	d0f2      	beq.n	80081f0 <SPI_EndRxTxTransaction+0x78>
 800820a:	e000      	b.n	800820e <SPI_EndRxTxTransaction+0x96>
        break;
 800820c:	bf00      	nop
  }

  return HAL_OK;
 800820e:	2300      	movs	r3, #0
}
 8008210:	4618      	mov	r0, r3
 8008212:	3718      	adds	r7, #24
 8008214:	46bd      	mov	sp, r7
 8008216:	bd80      	pop	{r7, pc}
 8008218:	2000000c 	.word	0x2000000c
 800821c:	165e9f81 	.word	0x165e9f81

08008220 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8008220:	b580      	push	{r7, lr}
 8008222:	b086      	sub	sp, #24
 8008224:	af00      	add	r7, sp, #0
 8008226:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8008228:	4b35      	ldr	r3, [pc, #212]	@ (8008300 <SPI_CloseRxTx_ISR+0xe0>)
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	4a35      	ldr	r2, [pc, #212]	@ (8008304 <SPI_CloseRxTx_ISR+0xe4>)
 800822e:	fba2 2303 	umull	r2, r3, r2, r3
 8008232:	0a5b      	lsrs	r3, r3, #9
 8008234:	2264      	movs	r2, #100	@ 0x64
 8008236:	fb02 f303 	mul.w	r3, r2, r3
 800823a:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800823c:	f7fb ff64 	bl	8004108 <HAL_GetTick>
 8008240:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	685a      	ldr	r2, [r3, #4]
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	f022 0220 	bic.w	r2, r2, #32
 8008250:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8008252:	693b      	ldr	r3, [r7, #16]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d106      	bne.n	8008266 <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800825c:	f043 0220 	orr.w	r2, r3, #32
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008264:	e009      	b.n	800827a <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 8008266:	693b      	ldr	r3, [r7, #16]
 8008268:	3b01      	subs	r3, #1
 800826a:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	689b      	ldr	r3, [r3, #8]
 8008272:	f003 0302 	and.w	r3, r3, #2
 8008276:	2b00      	cmp	r3, #0
 8008278:	d0eb      	beq.n	8008252 <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800827a:	697a      	ldr	r2, [r7, #20]
 800827c:	2164      	movs	r1, #100	@ 0x64
 800827e:	6878      	ldr	r0, [r7, #4]
 8008280:	f7ff ff7a 	bl	8008178 <SPI_EndRxTxTransaction>
 8008284:	4603      	mov	r3, r0
 8008286:	2b00      	cmp	r3, #0
 8008288:	d005      	beq.n	8008296 <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800828e:	f043 0220 	orr.w	r2, r3, #32
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	689b      	ldr	r3, [r3, #8]
 800829a:	2b00      	cmp	r3, #0
 800829c:	d10a      	bne.n	80082b4 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800829e:	2300      	movs	r3, #0
 80082a0:	60fb      	str	r3, [r7, #12]
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	68db      	ldr	r3, [r3, #12]
 80082a8:	60fb      	str	r3, [r7, #12]
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	689b      	ldr	r3, [r3, #8]
 80082b0:	60fb      	str	r3, [r7, #12]
 80082b2:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d115      	bne.n	80082e8 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80082c2:	b2db      	uxtb	r3, r3
 80082c4:	2b04      	cmp	r3, #4
 80082c6:	d107      	bne.n	80082d8 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2201      	movs	r2, #1
 80082cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 80082d0:	6878      	ldr	r0, [r7, #4]
 80082d2:	f7f9 fe5d 	bl	8001f90 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 80082d6:	e00e      	b.n	80082f6 <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2201      	movs	r2, #1
 80082dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 80082e0:	6878      	ldr	r0, [r7, #4]
 80082e2:	f7ff fbd1 	bl	8007a88 <HAL_SPI_TxRxCpltCallback>
}
 80082e6:	e006      	b.n	80082f6 <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2201      	movs	r2, #1
 80082ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      HAL_SPI_ErrorCallback(hspi);
 80082f0:	6878      	ldr	r0, [r7, #4]
 80082f2:	f7ff fbf1 	bl	8007ad8 <HAL_SPI_ErrorCallback>
}
 80082f6:	bf00      	nop
 80082f8:	3718      	adds	r7, #24
 80082fa:	46bd      	mov	sp, r7
 80082fc:	bd80      	pop	{r7, pc}
 80082fe:	bf00      	nop
 8008300:	2000000c 	.word	0x2000000c
 8008304:	057619f1 	.word	0x057619f1

08008308 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 8008308:	b580      	push	{r7, lr}
 800830a:	b084      	sub	sp, #16
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	685a      	ldr	r2, [r3, #4]
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800831e:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8008320:	f7fb fef2 	bl	8004108 <HAL_GetTick>
 8008324:	4603      	mov	r3, r0
 8008326:	461a      	mov	r2, r3
 8008328:	2164      	movs	r1, #100	@ 0x64
 800832a:	6878      	ldr	r0, [r7, #4]
 800832c:	f7ff febe 	bl	80080ac <SPI_EndRxTransaction>
 8008330:	4603      	mov	r3, r0
 8008332:	2b00      	cmp	r3, #0
 8008334:	d005      	beq.n	8008342 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800833a:	f043 0220 	orr.w	r2, r3, #32
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	689b      	ldr	r3, [r3, #8]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d10a      	bne.n	8008360 <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800834a:	2300      	movs	r3, #0
 800834c:	60fb      	str	r3, [r7, #12]
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	68db      	ldr	r3, [r3, #12]
 8008354:	60fb      	str	r3, [r7, #12]
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	689b      	ldr	r3, [r3, #8]
 800835c:	60fb      	str	r3, [r7, #12]
 800835e:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2201      	movs	r2, #1
 8008364:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800836c:	2b00      	cmp	r3, #0
 800836e:	d103      	bne.n	8008378 <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 8008370:	6878      	ldr	r0, [r7, #4]
 8008372:	f7f9 fe0d 	bl	8001f90 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8008376:	e002      	b.n	800837e <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 8008378:	6878      	ldr	r0, [r7, #4]
 800837a:	f7ff fbad 	bl	8007ad8 <HAL_SPI_ErrorCallback>
}
 800837e:	bf00      	nop
 8008380:	3710      	adds	r7, #16
 8008382:	46bd      	mov	sp, r7
 8008384:	bd80      	pop	{r7, pc}

08008386 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008386:	b580      	push	{r7, lr}
 8008388:	b082      	sub	sp, #8
 800838a:	af00      	add	r7, sp, #0
 800838c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d101      	bne.n	8008398 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008394:	2301      	movs	r3, #1
 8008396:	e041      	b.n	800841c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800839e:	b2db      	uxtb	r3, r3
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d106      	bne.n	80083b2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2200      	movs	r2, #0
 80083a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80083ac:	6878      	ldr	r0, [r7, #4]
 80083ae:	f7fb fce3 	bl	8003d78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	2202      	movs	r2, #2
 80083b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681a      	ldr	r2, [r3, #0]
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	3304      	adds	r3, #4
 80083c2:	4619      	mov	r1, r3
 80083c4:	4610      	mov	r0, r2
 80083c6:	f000 fae5 	bl	8008994 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	2201      	movs	r2, #1
 80083ce:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2201      	movs	r2, #1
 80083d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	2201      	movs	r2, #1
 80083de:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	2201      	movs	r2, #1
 80083e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	2201      	movs	r2, #1
 80083ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	2201      	movs	r2, #1
 80083f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	2201      	movs	r2, #1
 80083fe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2201      	movs	r2, #1
 8008406:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	2201      	movs	r2, #1
 800840e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2201      	movs	r2, #1
 8008416:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800841a:	2300      	movs	r3, #0
}
 800841c:	4618      	mov	r0, r3
 800841e:	3708      	adds	r7, #8
 8008420:	46bd      	mov	sp, r7
 8008422:	bd80      	pop	{r7, pc}

08008424 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008424:	b480      	push	{r7}
 8008426:	b085      	sub	sp, #20
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008432:	b2db      	uxtb	r3, r3
 8008434:	2b01      	cmp	r3, #1
 8008436:	d001      	beq.n	800843c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008438:	2301      	movs	r3, #1
 800843a:	e046      	b.n	80084ca <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2202      	movs	r2, #2
 8008440:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	4a23      	ldr	r2, [pc, #140]	@ (80084d8 <HAL_TIM_Base_Start+0xb4>)
 800844a:	4293      	cmp	r3, r2
 800844c:	d022      	beq.n	8008494 <HAL_TIM_Base_Start+0x70>
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008456:	d01d      	beq.n	8008494 <HAL_TIM_Base_Start+0x70>
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	4a1f      	ldr	r2, [pc, #124]	@ (80084dc <HAL_TIM_Base_Start+0xb8>)
 800845e:	4293      	cmp	r3, r2
 8008460:	d018      	beq.n	8008494 <HAL_TIM_Base_Start+0x70>
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	4a1e      	ldr	r2, [pc, #120]	@ (80084e0 <HAL_TIM_Base_Start+0xbc>)
 8008468:	4293      	cmp	r3, r2
 800846a:	d013      	beq.n	8008494 <HAL_TIM_Base_Start+0x70>
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	4a1c      	ldr	r2, [pc, #112]	@ (80084e4 <HAL_TIM_Base_Start+0xc0>)
 8008472:	4293      	cmp	r3, r2
 8008474:	d00e      	beq.n	8008494 <HAL_TIM_Base_Start+0x70>
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	4a1b      	ldr	r2, [pc, #108]	@ (80084e8 <HAL_TIM_Base_Start+0xc4>)
 800847c:	4293      	cmp	r3, r2
 800847e:	d009      	beq.n	8008494 <HAL_TIM_Base_Start+0x70>
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	4a19      	ldr	r2, [pc, #100]	@ (80084ec <HAL_TIM_Base_Start+0xc8>)
 8008486:	4293      	cmp	r3, r2
 8008488:	d004      	beq.n	8008494 <HAL_TIM_Base_Start+0x70>
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	4a18      	ldr	r2, [pc, #96]	@ (80084f0 <HAL_TIM_Base_Start+0xcc>)
 8008490:	4293      	cmp	r3, r2
 8008492:	d111      	bne.n	80084b8 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	689b      	ldr	r3, [r3, #8]
 800849a:	f003 0307 	and.w	r3, r3, #7
 800849e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	2b06      	cmp	r3, #6
 80084a4:	d010      	beq.n	80084c8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	681a      	ldr	r2, [r3, #0]
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	f042 0201 	orr.w	r2, r2, #1
 80084b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80084b6:	e007      	b.n	80084c8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	681a      	ldr	r2, [r3, #0]
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f042 0201 	orr.w	r2, r2, #1
 80084c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80084c8:	2300      	movs	r3, #0
}
 80084ca:	4618      	mov	r0, r3
 80084cc:	3714      	adds	r7, #20
 80084ce:	46bd      	mov	sp, r7
 80084d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d4:	4770      	bx	lr
 80084d6:	bf00      	nop
 80084d8:	40010000 	.word	0x40010000
 80084dc:	40000400 	.word	0x40000400
 80084e0:	40000800 	.word	0x40000800
 80084e4:	40000c00 	.word	0x40000c00
 80084e8:	40010400 	.word	0x40010400
 80084ec:	40014000 	.word	0x40014000
 80084f0:	40001800 	.word	0x40001800

080084f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80084f4:	b480      	push	{r7}
 80084f6:	b085      	sub	sp, #20
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008502:	b2db      	uxtb	r3, r3
 8008504:	2b01      	cmp	r3, #1
 8008506:	d001      	beq.n	800850c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008508:	2301      	movs	r3, #1
 800850a:	e04e      	b.n	80085aa <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2202      	movs	r2, #2
 8008510:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	68da      	ldr	r2, [r3, #12]
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	f042 0201 	orr.w	r2, r2, #1
 8008522:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	4a23      	ldr	r2, [pc, #140]	@ (80085b8 <HAL_TIM_Base_Start_IT+0xc4>)
 800852a:	4293      	cmp	r3, r2
 800852c:	d022      	beq.n	8008574 <HAL_TIM_Base_Start_IT+0x80>
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008536:	d01d      	beq.n	8008574 <HAL_TIM_Base_Start_IT+0x80>
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	4a1f      	ldr	r2, [pc, #124]	@ (80085bc <HAL_TIM_Base_Start_IT+0xc8>)
 800853e:	4293      	cmp	r3, r2
 8008540:	d018      	beq.n	8008574 <HAL_TIM_Base_Start_IT+0x80>
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	4a1e      	ldr	r2, [pc, #120]	@ (80085c0 <HAL_TIM_Base_Start_IT+0xcc>)
 8008548:	4293      	cmp	r3, r2
 800854a:	d013      	beq.n	8008574 <HAL_TIM_Base_Start_IT+0x80>
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	4a1c      	ldr	r2, [pc, #112]	@ (80085c4 <HAL_TIM_Base_Start_IT+0xd0>)
 8008552:	4293      	cmp	r3, r2
 8008554:	d00e      	beq.n	8008574 <HAL_TIM_Base_Start_IT+0x80>
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	4a1b      	ldr	r2, [pc, #108]	@ (80085c8 <HAL_TIM_Base_Start_IT+0xd4>)
 800855c:	4293      	cmp	r3, r2
 800855e:	d009      	beq.n	8008574 <HAL_TIM_Base_Start_IT+0x80>
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	4a19      	ldr	r2, [pc, #100]	@ (80085cc <HAL_TIM_Base_Start_IT+0xd8>)
 8008566:	4293      	cmp	r3, r2
 8008568:	d004      	beq.n	8008574 <HAL_TIM_Base_Start_IT+0x80>
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	4a18      	ldr	r2, [pc, #96]	@ (80085d0 <HAL_TIM_Base_Start_IT+0xdc>)
 8008570:	4293      	cmp	r3, r2
 8008572:	d111      	bne.n	8008598 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	689b      	ldr	r3, [r3, #8]
 800857a:	f003 0307 	and.w	r3, r3, #7
 800857e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	2b06      	cmp	r3, #6
 8008584:	d010      	beq.n	80085a8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	681a      	ldr	r2, [r3, #0]
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	f042 0201 	orr.w	r2, r2, #1
 8008594:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008596:	e007      	b.n	80085a8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	681a      	ldr	r2, [r3, #0]
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f042 0201 	orr.w	r2, r2, #1
 80085a6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80085a8:	2300      	movs	r3, #0
}
 80085aa:	4618      	mov	r0, r3
 80085ac:	3714      	adds	r7, #20
 80085ae:	46bd      	mov	sp, r7
 80085b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b4:	4770      	bx	lr
 80085b6:	bf00      	nop
 80085b8:	40010000 	.word	0x40010000
 80085bc:	40000400 	.word	0x40000400
 80085c0:	40000800 	.word	0x40000800
 80085c4:	40000c00 	.word	0x40000c00
 80085c8:	40010400 	.word	0x40010400
 80085cc:	40014000 	.word	0x40014000
 80085d0:	40001800 	.word	0x40001800

080085d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b084      	sub	sp, #16
 80085d8:	af00      	add	r7, sp, #0
 80085da:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	68db      	ldr	r3, [r3, #12]
 80085e2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	691b      	ldr	r3, [r3, #16]
 80085ea:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80085ec:	68bb      	ldr	r3, [r7, #8]
 80085ee:	f003 0302 	and.w	r3, r3, #2
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d020      	beq.n	8008638 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	f003 0302 	and.w	r3, r3, #2
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d01b      	beq.n	8008638 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	f06f 0202 	mvn.w	r2, #2
 8008608:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	2201      	movs	r2, #1
 800860e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	699b      	ldr	r3, [r3, #24]
 8008616:	f003 0303 	and.w	r3, r3, #3
 800861a:	2b00      	cmp	r3, #0
 800861c:	d003      	beq.n	8008626 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800861e:	6878      	ldr	r0, [r7, #4]
 8008620:	f000 f999 	bl	8008956 <HAL_TIM_IC_CaptureCallback>
 8008624:	e005      	b.n	8008632 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008626:	6878      	ldr	r0, [r7, #4]
 8008628:	f000 f98b 	bl	8008942 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800862c:	6878      	ldr	r0, [r7, #4]
 800862e:	f000 f99c 	bl	800896a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	2200      	movs	r2, #0
 8008636:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008638:	68bb      	ldr	r3, [r7, #8]
 800863a:	f003 0304 	and.w	r3, r3, #4
 800863e:	2b00      	cmp	r3, #0
 8008640:	d020      	beq.n	8008684 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	f003 0304 	and.w	r3, r3, #4
 8008648:	2b00      	cmp	r3, #0
 800864a:	d01b      	beq.n	8008684 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f06f 0204 	mvn.w	r2, #4
 8008654:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	2202      	movs	r2, #2
 800865a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	699b      	ldr	r3, [r3, #24]
 8008662:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008666:	2b00      	cmp	r3, #0
 8008668:	d003      	beq.n	8008672 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800866a:	6878      	ldr	r0, [r7, #4]
 800866c:	f000 f973 	bl	8008956 <HAL_TIM_IC_CaptureCallback>
 8008670:	e005      	b.n	800867e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008672:	6878      	ldr	r0, [r7, #4]
 8008674:	f000 f965 	bl	8008942 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008678:	6878      	ldr	r0, [r7, #4]
 800867a:	f000 f976 	bl	800896a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2200      	movs	r2, #0
 8008682:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008684:	68bb      	ldr	r3, [r7, #8]
 8008686:	f003 0308 	and.w	r3, r3, #8
 800868a:	2b00      	cmp	r3, #0
 800868c:	d020      	beq.n	80086d0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	f003 0308 	and.w	r3, r3, #8
 8008694:	2b00      	cmp	r3, #0
 8008696:	d01b      	beq.n	80086d0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	f06f 0208 	mvn.w	r2, #8
 80086a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	2204      	movs	r2, #4
 80086a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	69db      	ldr	r3, [r3, #28]
 80086ae:	f003 0303 	and.w	r3, r3, #3
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d003      	beq.n	80086be <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80086b6:	6878      	ldr	r0, [r7, #4]
 80086b8:	f000 f94d 	bl	8008956 <HAL_TIM_IC_CaptureCallback>
 80086bc:	e005      	b.n	80086ca <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80086be:	6878      	ldr	r0, [r7, #4]
 80086c0:	f000 f93f 	bl	8008942 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086c4:	6878      	ldr	r0, [r7, #4]
 80086c6:	f000 f950 	bl	800896a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2200      	movs	r2, #0
 80086ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80086d0:	68bb      	ldr	r3, [r7, #8]
 80086d2:	f003 0310 	and.w	r3, r3, #16
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d020      	beq.n	800871c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	f003 0310 	and.w	r3, r3, #16
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d01b      	beq.n	800871c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	f06f 0210 	mvn.w	r2, #16
 80086ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	2208      	movs	r2, #8
 80086f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	69db      	ldr	r3, [r3, #28]
 80086fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d003      	beq.n	800870a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008702:	6878      	ldr	r0, [r7, #4]
 8008704:	f000 f927 	bl	8008956 <HAL_TIM_IC_CaptureCallback>
 8008708:	e005      	b.n	8008716 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800870a:	6878      	ldr	r0, [r7, #4]
 800870c:	f000 f919 	bl	8008942 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008710:	6878      	ldr	r0, [r7, #4]
 8008712:	f000 f92a 	bl	800896a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	2200      	movs	r2, #0
 800871a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	f003 0301 	and.w	r3, r3, #1
 8008722:	2b00      	cmp	r3, #0
 8008724:	d00c      	beq.n	8008740 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	f003 0301 	and.w	r3, r3, #1
 800872c:	2b00      	cmp	r3, #0
 800872e:	d007      	beq.n	8008740 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f06f 0201 	mvn.w	r2, #1
 8008738:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800873a:	6878      	ldr	r0, [r7, #4]
 800873c:	f7f9 fd14 	bl	8002168 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008740:	68bb      	ldr	r3, [r7, #8]
 8008742:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008746:	2b00      	cmp	r3, #0
 8008748:	d00c      	beq.n	8008764 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008750:	2b00      	cmp	r3, #0
 8008752:	d007      	beq.n	8008764 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800875c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800875e:	6878      	ldr	r0, [r7, #4]
 8008760:	f000 fae4 	bl	8008d2c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008764:	68bb      	ldr	r3, [r7, #8]
 8008766:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800876a:	2b00      	cmp	r3, #0
 800876c:	d00c      	beq.n	8008788 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008774:	2b00      	cmp	r3, #0
 8008776:	d007      	beq.n	8008788 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008780:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008782:	6878      	ldr	r0, [r7, #4]
 8008784:	f000 f8fb 	bl	800897e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008788:	68bb      	ldr	r3, [r7, #8]
 800878a:	f003 0320 	and.w	r3, r3, #32
 800878e:	2b00      	cmp	r3, #0
 8008790:	d00c      	beq.n	80087ac <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	f003 0320 	and.w	r3, r3, #32
 8008798:	2b00      	cmp	r3, #0
 800879a:	d007      	beq.n	80087ac <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	f06f 0220 	mvn.w	r2, #32
 80087a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80087a6:	6878      	ldr	r0, [r7, #4]
 80087a8:	f000 fab6 	bl	8008d18 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80087ac:	bf00      	nop
 80087ae:	3710      	adds	r7, #16
 80087b0:	46bd      	mov	sp, r7
 80087b2:	bd80      	pop	{r7, pc}

080087b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b084      	sub	sp, #16
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
 80087bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80087be:	2300      	movs	r3, #0
 80087c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80087c8:	2b01      	cmp	r3, #1
 80087ca:	d101      	bne.n	80087d0 <HAL_TIM_ConfigClockSource+0x1c>
 80087cc:	2302      	movs	r3, #2
 80087ce:	e0b4      	b.n	800893a <HAL_TIM_ConfigClockSource+0x186>
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2201      	movs	r2, #1
 80087d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2202      	movs	r2, #2
 80087dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	689b      	ldr	r3, [r3, #8]
 80087e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80087e8:	68bb      	ldr	r3, [r7, #8]
 80087ea:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80087ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80087f0:	68bb      	ldr	r3, [r7, #8]
 80087f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80087f6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	68ba      	ldr	r2, [r7, #8]
 80087fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008800:	683b      	ldr	r3, [r7, #0]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008808:	d03e      	beq.n	8008888 <HAL_TIM_ConfigClockSource+0xd4>
 800880a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800880e:	f200 8087 	bhi.w	8008920 <HAL_TIM_ConfigClockSource+0x16c>
 8008812:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008816:	f000 8086 	beq.w	8008926 <HAL_TIM_ConfigClockSource+0x172>
 800881a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800881e:	d87f      	bhi.n	8008920 <HAL_TIM_ConfigClockSource+0x16c>
 8008820:	2b70      	cmp	r3, #112	@ 0x70
 8008822:	d01a      	beq.n	800885a <HAL_TIM_ConfigClockSource+0xa6>
 8008824:	2b70      	cmp	r3, #112	@ 0x70
 8008826:	d87b      	bhi.n	8008920 <HAL_TIM_ConfigClockSource+0x16c>
 8008828:	2b60      	cmp	r3, #96	@ 0x60
 800882a:	d050      	beq.n	80088ce <HAL_TIM_ConfigClockSource+0x11a>
 800882c:	2b60      	cmp	r3, #96	@ 0x60
 800882e:	d877      	bhi.n	8008920 <HAL_TIM_ConfigClockSource+0x16c>
 8008830:	2b50      	cmp	r3, #80	@ 0x50
 8008832:	d03c      	beq.n	80088ae <HAL_TIM_ConfigClockSource+0xfa>
 8008834:	2b50      	cmp	r3, #80	@ 0x50
 8008836:	d873      	bhi.n	8008920 <HAL_TIM_ConfigClockSource+0x16c>
 8008838:	2b40      	cmp	r3, #64	@ 0x40
 800883a:	d058      	beq.n	80088ee <HAL_TIM_ConfigClockSource+0x13a>
 800883c:	2b40      	cmp	r3, #64	@ 0x40
 800883e:	d86f      	bhi.n	8008920 <HAL_TIM_ConfigClockSource+0x16c>
 8008840:	2b30      	cmp	r3, #48	@ 0x30
 8008842:	d064      	beq.n	800890e <HAL_TIM_ConfigClockSource+0x15a>
 8008844:	2b30      	cmp	r3, #48	@ 0x30
 8008846:	d86b      	bhi.n	8008920 <HAL_TIM_ConfigClockSource+0x16c>
 8008848:	2b20      	cmp	r3, #32
 800884a:	d060      	beq.n	800890e <HAL_TIM_ConfigClockSource+0x15a>
 800884c:	2b20      	cmp	r3, #32
 800884e:	d867      	bhi.n	8008920 <HAL_TIM_ConfigClockSource+0x16c>
 8008850:	2b00      	cmp	r3, #0
 8008852:	d05c      	beq.n	800890e <HAL_TIM_ConfigClockSource+0x15a>
 8008854:	2b10      	cmp	r3, #16
 8008856:	d05a      	beq.n	800890e <HAL_TIM_ConfigClockSource+0x15a>
 8008858:	e062      	b.n	8008920 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800885e:	683b      	ldr	r3, [r7, #0]
 8008860:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008862:	683b      	ldr	r3, [r7, #0]
 8008864:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800886a:	f000 f9b9 	bl	8008be0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	689b      	ldr	r3, [r3, #8]
 8008874:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008876:	68bb      	ldr	r3, [r7, #8]
 8008878:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800887c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	68ba      	ldr	r2, [r7, #8]
 8008884:	609a      	str	r2, [r3, #8]
      break;
 8008886:	e04f      	b.n	8008928 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800888c:	683b      	ldr	r3, [r7, #0]
 800888e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008890:	683b      	ldr	r3, [r7, #0]
 8008892:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008894:	683b      	ldr	r3, [r7, #0]
 8008896:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008898:	f000 f9a2 	bl	8008be0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	689a      	ldr	r2, [r3, #8]
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80088aa:	609a      	str	r2, [r3, #8]
      break;
 80088ac:	e03c      	b.n	8008928 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80088b2:	683b      	ldr	r3, [r7, #0]
 80088b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80088b6:	683b      	ldr	r3, [r7, #0]
 80088b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80088ba:	461a      	mov	r2, r3
 80088bc:	f000 f916 	bl	8008aec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	2150      	movs	r1, #80	@ 0x50
 80088c6:	4618      	mov	r0, r3
 80088c8:	f000 f96f 	bl	8008baa <TIM_ITRx_SetConfig>
      break;
 80088cc:	e02c      	b.n	8008928 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80088d6:	683b      	ldr	r3, [r7, #0]
 80088d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80088da:	461a      	mov	r2, r3
 80088dc:	f000 f935 	bl	8008b4a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	2160      	movs	r1, #96	@ 0x60
 80088e6:	4618      	mov	r0, r3
 80088e8:	f000 f95f 	bl	8008baa <TIM_ITRx_SetConfig>
      break;
 80088ec:	e01c      	b.n	8008928 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80088f2:	683b      	ldr	r3, [r7, #0]
 80088f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80088f6:	683b      	ldr	r3, [r7, #0]
 80088f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80088fa:	461a      	mov	r2, r3
 80088fc:	f000 f8f6 	bl	8008aec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	2140      	movs	r1, #64	@ 0x40
 8008906:	4618      	mov	r0, r3
 8008908:	f000 f94f 	bl	8008baa <TIM_ITRx_SetConfig>
      break;
 800890c:	e00c      	b.n	8008928 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681a      	ldr	r2, [r3, #0]
 8008912:	683b      	ldr	r3, [r7, #0]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	4619      	mov	r1, r3
 8008918:	4610      	mov	r0, r2
 800891a:	f000 f946 	bl	8008baa <TIM_ITRx_SetConfig>
      break;
 800891e:	e003      	b.n	8008928 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008920:	2301      	movs	r3, #1
 8008922:	73fb      	strb	r3, [r7, #15]
      break;
 8008924:	e000      	b.n	8008928 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008926:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	2201      	movs	r2, #1
 800892c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	2200      	movs	r2, #0
 8008934:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008938:	7bfb      	ldrb	r3, [r7, #15]
}
 800893a:	4618      	mov	r0, r3
 800893c:	3710      	adds	r7, #16
 800893e:	46bd      	mov	sp, r7
 8008940:	bd80      	pop	{r7, pc}

08008942 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008942:	b480      	push	{r7}
 8008944:	b083      	sub	sp, #12
 8008946:	af00      	add	r7, sp, #0
 8008948:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800894a:	bf00      	nop
 800894c:	370c      	adds	r7, #12
 800894e:	46bd      	mov	sp, r7
 8008950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008954:	4770      	bx	lr

08008956 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008956:	b480      	push	{r7}
 8008958:	b083      	sub	sp, #12
 800895a:	af00      	add	r7, sp, #0
 800895c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800895e:	bf00      	nop
 8008960:	370c      	adds	r7, #12
 8008962:	46bd      	mov	sp, r7
 8008964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008968:	4770      	bx	lr

0800896a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800896a:	b480      	push	{r7}
 800896c:	b083      	sub	sp, #12
 800896e:	af00      	add	r7, sp, #0
 8008970:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008972:	bf00      	nop
 8008974:	370c      	adds	r7, #12
 8008976:	46bd      	mov	sp, r7
 8008978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897c:	4770      	bx	lr

0800897e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800897e:	b480      	push	{r7}
 8008980:	b083      	sub	sp, #12
 8008982:	af00      	add	r7, sp, #0
 8008984:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008986:	bf00      	nop
 8008988:	370c      	adds	r7, #12
 800898a:	46bd      	mov	sp, r7
 800898c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008990:	4770      	bx	lr
	...

08008994 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008994:	b480      	push	{r7}
 8008996:	b085      	sub	sp, #20
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
 800899c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	4a46      	ldr	r2, [pc, #280]	@ (8008ac0 <TIM_Base_SetConfig+0x12c>)
 80089a8:	4293      	cmp	r3, r2
 80089aa:	d013      	beq.n	80089d4 <TIM_Base_SetConfig+0x40>
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80089b2:	d00f      	beq.n	80089d4 <TIM_Base_SetConfig+0x40>
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	4a43      	ldr	r2, [pc, #268]	@ (8008ac4 <TIM_Base_SetConfig+0x130>)
 80089b8:	4293      	cmp	r3, r2
 80089ba:	d00b      	beq.n	80089d4 <TIM_Base_SetConfig+0x40>
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	4a42      	ldr	r2, [pc, #264]	@ (8008ac8 <TIM_Base_SetConfig+0x134>)
 80089c0:	4293      	cmp	r3, r2
 80089c2:	d007      	beq.n	80089d4 <TIM_Base_SetConfig+0x40>
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	4a41      	ldr	r2, [pc, #260]	@ (8008acc <TIM_Base_SetConfig+0x138>)
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d003      	beq.n	80089d4 <TIM_Base_SetConfig+0x40>
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	4a40      	ldr	r2, [pc, #256]	@ (8008ad0 <TIM_Base_SetConfig+0x13c>)
 80089d0:	4293      	cmp	r3, r2
 80089d2:	d108      	bne.n	80089e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80089da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80089dc:	683b      	ldr	r3, [r7, #0]
 80089de:	685b      	ldr	r3, [r3, #4]
 80089e0:	68fa      	ldr	r2, [r7, #12]
 80089e2:	4313      	orrs	r3, r2
 80089e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	4a35      	ldr	r2, [pc, #212]	@ (8008ac0 <TIM_Base_SetConfig+0x12c>)
 80089ea:	4293      	cmp	r3, r2
 80089ec:	d02b      	beq.n	8008a46 <TIM_Base_SetConfig+0xb2>
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80089f4:	d027      	beq.n	8008a46 <TIM_Base_SetConfig+0xb2>
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	4a32      	ldr	r2, [pc, #200]	@ (8008ac4 <TIM_Base_SetConfig+0x130>)
 80089fa:	4293      	cmp	r3, r2
 80089fc:	d023      	beq.n	8008a46 <TIM_Base_SetConfig+0xb2>
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	4a31      	ldr	r2, [pc, #196]	@ (8008ac8 <TIM_Base_SetConfig+0x134>)
 8008a02:	4293      	cmp	r3, r2
 8008a04:	d01f      	beq.n	8008a46 <TIM_Base_SetConfig+0xb2>
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	4a30      	ldr	r2, [pc, #192]	@ (8008acc <TIM_Base_SetConfig+0x138>)
 8008a0a:	4293      	cmp	r3, r2
 8008a0c:	d01b      	beq.n	8008a46 <TIM_Base_SetConfig+0xb2>
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	4a2f      	ldr	r2, [pc, #188]	@ (8008ad0 <TIM_Base_SetConfig+0x13c>)
 8008a12:	4293      	cmp	r3, r2
 8008a14:	d017      	beq.n	8008a46 <TIM_Base_SetConfig+0xb2>
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	4a2e      	ldr	r2, [pc, #184]	@ (8008ad4 <TIM_Base_SetConfig+0x140>)
 8008a1a:	4293      	cmp	r3, r2
 8008a1c:	d013      	beq.n	8008a46 <TIM_Base_SetConfig+0xb2>
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	4a2d      	ldr	r2, [pc, #180]	@ (8008ad8 <TIM_Base_SetConfig+0x144>)
 8008a22:	4293      	cmp	r3, r2
 8008a24:	d00f      	beq.n	8008a46 <TIM_Base_SetConfig+0xb2>
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	4a2c      	ldr	r2, [pc, #176]	@ (8008adc <TIM_Base_SetConfig+0x148>)
 8008a2a:	4293      	cmp	r3, r2
 8008a2c:	d00b      	beq.n	8008a46 <TIM_Base_SetConfig+0xb2>
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	4a2b      	ldr	r2, [pc, #172]	@ (8008ae0 <TIM_Base_SetConfig+0x14c>)
 8008a32:	4293      	cmp	r3, r2
 8008a34:	d007      	beq.n	8008a46 <TIM_Base_SetConfig+0xb2>
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	4a2a      	ldr	r2, [pc, #168]	@ (8008ae4 <TIM_Base_SetConfig+0x150>)
 8008a3a:	4293      	cmp	r3, r2
 8008a3c:	d003      	beq.n	8008a46 <TIM_Base_SetConfig+0xb2>
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	4a29      	ldr	r2, [pc, #164]	@ (8008ae8 <TIM_Base_SetConfig+0x154>)
 8008a42:	4293      	cmp	r3, r2
 8008a44:	d108      	bne.n	8008a58 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008a4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008a4e:	683b      	ldr	r3, [r7, #0]
 8008a50:	68db      	ldr	r3, [r3, #12]
 8008a52:	68fa      	ldr	r2, [r7, #12]
 8008a54:	4313      	orrs	r3, r2
 8008a56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	695b      	ldr	r3, [r3, #20]
 8008a62:	4313      	orrs	r3, r2
 8008a64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	68fa      	ldr	r2, [r7, #12]
 8008a6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008a6c:	683b      	ldr	r3, [r7, #0]
 8008a6e:	689a      	ldr	r2, [r3, #8]
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008a74:	683b      	ldr	r3, [r7, #0]
 8008a76:	681a      	ldr	r2, [r3, #0]
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	4a10      	ldr	r2, [pc, #64]	@ (8008ac0 <TIM_Base_SetConfig+0x12c>)
 8008a80:	4293      	cmp	r3, r2
 8008a82:	d003      	beq.n	8008a8c <TIM_Base_SetConfig+0xf8>
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	4a12      	ldr	r2, [pc, #72]	@ (8008ad0 <TIM_Base_SetConfig+0x13c>)
 8008a88:	4293      	cmp	r3, r2
 8008a8a:	d103      	bne.n	8008a94 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	691a      	ldr	r2, [r3, #16]
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	2201      	movs	r2, #1
 8008a98:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	691b      	ldr	r3, [r3, #16]
 8008a9e:	f003 0301 	and.w	r3, r3, #1
 8008aa2:	2b01      	cmp	r3, #1
 8008aa4:	d105      	bne.n	8008ab2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	691b      	ldr	r3, [r3, #16]
 8008aaa:	f023 0201 	bic.w	r2, r3, #1
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	611a      	str	r2, [r3, #16]
  }
}
 8008ab2:	bf00      	nop
 8008ab4:	3714      	adds	r7, #20
 8008ab6:	46bd      	mov	sp, r7
 8008ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008abc:	4770      	bx	lr
 8008abe:	bf00      	nop
 8008ac0:	40010000 	.word	0x40010000
 8008ac4:	40000400 	.word	0x40000400
 8008ac8:	40000800 	.word	0x40000800
 8008acc:	40000c00 	.word	0x40000c00
 8008ad0:	40010400 	.word	0x40010400
 8008ad4:	40014000 	.word	0x40014000
 8008ad8:	40014400 	.word	0x40014400
 8008adc:	40014800 	.word	0x40014800
 8008ae0:	40001800 	.word	0x40001800
 8008ae4:	40001c00 	.word	0x40001c00
 8008ae8:	40002000 	.word	0x40002000

08008aec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008aec:	b480      	push	{r7}
 8008aee:	b087      	sub	sp, #28
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	60f8      	str	r0, [r7, #12]
 8008af4:	60b9      	str	r1, [r7, #8]
 8008af6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	6a1b      	ldr	r3, [r3, #32]
 8008afc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	6a1b      	ldr	r3, [r3, #32]
 8008b02:	f023 0201 	bic.w	r2, r3, #1
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	699b      	ldr	r3, [r3, #24]
 8008b0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008b10:	693b      	ldr	r3, [r7, #16]
 8008b12:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008b16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	011b      	lsls	r3, r3, #4
 8008b1c:	693a      	ldr	r2, [r7, #16]
 8008b1e:	4313      	orrs	r3, r2
 8008b20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008b22:	697b      	ldr	r3, [r7, #20]
 8008b24:	f023 030a 	bic.w	r3, r3, #10
 8008b28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008b2a:	697a      	ldr	r2, [r7, #20]
 8008b2c:	68bb      	ldr	r3, [r7, #8]
 8008b2e:	4313      	orrs	r3, r2
 8008b30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	693a      	ldr	r2, [r7, #16]
 8008b36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	697a      	ldr	r2, [r7, #20]
 8008b3c:	621a      	str	r2, [r3, #32]
}
 8008b3e:	bf00      	nop
 8008b40:	371c      	adds	r7, #28
 8008b42:	46bd      	mov	sp, r7
 8008b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b48:	4770      	bx	lr

08008b4a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008b4a:	b480      	push	{r7}
 8008b4c:	b087      	sub	sp, #28
 8008b4e:	af00      	add	r7, sp, #0
 8008b50:	60f8      	str	r0, [r7, #12]
 8008b52:	60b9      	str	r1, [r7, #8]
 8008b54:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	6a1b      	ldr	r3, [r3, #32]
 8008b5a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	6a1b      	ldr	r3, [r3, #32]
 8008b60:	f023 0210 	bic.w	r2, r3, #16
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	699b      	ldr	r3, [r3, #24]
 8008b6c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008b6e:	693b      	ldr	r3, [r7, #16]
 8008b70:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008b74:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	031b      	lsls	r3, r3, #12
 8008b7a:	693a      	ldr	r2, [r7, #16]
 8008b7c:	4313      	orrs	r3, r2
 8008b7e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008b80:	697b      	ldr	r3, [r7, #20]
 8008b82:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008b86:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008b88:	68bb      	ldr	r3, [r7, #8]
 8008b8a:	011b      	lsls	r3, r3, #4
 8008b8c:	697a      	ldr	r2, [r7, #20]
 8008b8e:	4313      	orrs	r3, r2
 8008b90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	693a      	ldr	r2, [r7, #16]
 8008b96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	697a      	ldr	r2, [r7, #20]
 8008b9c:	621a      	str	r2, [r3, #32]
}
 8008b9e:	bf00      	nop
 8008ba0:	371c      	adds	r7, #28
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba8:	4770      	bx	lr

08008baa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008baa:	b480      	push	{r7}
 8008bac:	b085      	sub	sp, #20
 8008bae:	af00      	add	r7, sp, #0
 8008bb0:	6078      	str	r0, [r7, #4]
 8008bb2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	689b      	ldr	r3, [r3, #8]
 8008bb8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008bc0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008bc2:	683a      	ldr	r2, [r7, #0]
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	4313      	orrs	r3, r2
 8008bc8:	f043 0307 	orr.w	r3, r3, #7
 8008bcc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	68fa      	ldr	r2, [r7, #12]
 8008bd2:	609a      	str	r2, [r3, #8]
}
 8008bd4:	bf00      	nop
 8008bd6:	3714      	adds	r7, #20
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bde:	4770      	bx	lr

08008be0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008be0:	b480      	push	{r7}
 8008be2:	b087      	sub	sp, #28
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	60f8      	str	r0, [r7, #12]
 8008be8:	60b9      	str	r1, [r7, #8]
 8008bea:	607a      	str	r2, [r7, #4]
 8008bec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	689b      	ldr	r3, [r3, #8]
 8008bf2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008bf4:	697b      	ldr	r3, [r7, #20]
 8008bf6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008bfa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008bfc:	683b      	ldr	r3, [r7, #0]
 8008bfe:	021a      	lsls	r2, r3, #8
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	431a      	orrs	r2, r3
 8008c04:	68bb      	ldr	r3, [r7, #8]
 8008c06:	4313      	orrs	r3, r2
 8008c08:	697a      	ldr	r2, [r7, #20]
 8008c0a:	4313      	orrs	r3, r2
 8008c0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	697a      	ldr	r2, [r7, #20]
 8008c12:	609a      	str	r2, [r3, #8]
}
 8008c14:	bf00      	nop
 8008c16:	371c      	adds	r7, #28
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1e:	4770      	bx	lr

08008c20 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008c20:	b480      	push	{r7}
 8008c22:	b085      	sub	sp, #20
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
 8008c28:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008c30:	2b01      	cmp	r3, #1
 8008c32:	d101      	bne.n	8008c38 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008c34:	2302      	movs	r3, #2
 8008c36:	e05a      	b.n	8008cee <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	2201      	movs	r2, #1
 8008c3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	2202      	movs	r2, #2
 8008c44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	685b      	ldr	r3, [r3, #4]
 8008c4e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	689b      	ldr	r3, [r3, #8]
 8008c56:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c5e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	68fa      	ldr	r2, [r7, #12]
 8008c66:	4313      	orrs	r3, r2
 8008c68:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	68fa      	ldr	r2, [r7, #12]
 8008c70:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	4a21      	ldr	r2, [pc, #132]	@ (8008cfc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008c78:	4293      	cmp	r3, r2
 8008c7a:	d022      	beq.n	8008cc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c84:	d01d      	beq.n	8008cc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	4a1d      	ldr	r2, [pc, #116]	@ (8008d00 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008c8c:	4293      	cmp	r3, r2
 8008c8e:	d018      	beq.n	8008cc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	4a1b      	ldr	r2, [pc, #108]	@ (8008d04 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008c96:	4293      	cmp	r3, r2
 8008c98:	d013      	beq.n	8008cc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	4a1a      	ldr	r2, [pc, #104]	@ (8008d08 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008ca0:	4293      	cmp	r3, r2
 8008ca2:	d00e      	beq.n	8008cc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	4a18      	ldr	r2, [pc, #96]	@ (8008d0c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008caa:	4293      	cmp	r3, r2
 8008cac:	d009      	beq.n	8008cc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	4a17      	ldr	r2, [pc, #92]	@ (8008d10 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008cb4:	4293      	cmp	r3, r2
 8008cb6:	d004      	beq.n	8008cc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	4a15      	ldr	r2, [pc, #84]	@ (8008d14 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	d10c      	bne.n	8008cdc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008cc2:	68bb      	ldr	r3, [r7, #8]
 8008cc4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008cc8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008cca:	683b      	ldr	r3, [r7, #0]
 8008ccc:	685b      	ldr	r3, [r3, #4]
 8008cce:	68ba      	ldr	r2, [r7, #8]
 8008cd0:	4313      	orrs	r3, r2
 8008cd2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	68ba      	ldr	r2, [r7, #8]
 8008cda:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2201      	movs	r2, #1
 8008ce0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2200      	movs	r2, #0
 8008ce8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008cec:	2300      	movs	r3, #0
}
 8008cee:	4618      	mov	r0, r3
 8008cf0:	3714      	adds	r7, #20
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf8:	4770      	bx	lr
 8008cfa:	bf00      	nop
 8008cfc:	40010000 	.word	0x40010000
 8008d00:	40000400 	.word	0x40000400
 8008d04:	40000800 	.word	0x40000800
 8008d08:	40000c00 	.word	0x40000c00
 8008d0c:	40010400 	.word	0x40010400
 8008d10:	40014000 	.word	0x40014000
 8008d14:	40001800 	.word	0x40001800

08008d18 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008d18:	b480      	push	{r7}
 8008d1a:	b083      	sub	sp, #12
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008d20:	bf00      	nop
 8008d22:	370c      	adds	r7, #12
 8008d24:	46bd      	mov	sp, r7
 8008d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2a:	4770      	bx	lr

08008d2c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008d2c:	b480      	push	{r7}
 8008d2e:	b083      	sub	sp, #12
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008d34:	bf00      	nop
 8008d36:	370c      	adds	r7, #12
 8008d38:	46bd      	mov	sp, r7
 8008d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d3e:	4770      	bx	lr

08008d40 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b082      	sub	sp, #8
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d101      	bne.n	8008d52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008d4e:	2301      	movs	r3, #1
 8008d50:	e042      	b.n	8008dd8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008d58:	b2db      	uxtb	r3, r3
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d106      	bne.n	8008d6c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	2200      	movs	r2, #0
 8008d62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008d66:	6878      	ldr	r0, [r7, #4]
 8008d68:	f7fb f842 	bl	8003df0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	2224      	movs	r2, #36	@ 0x24
 8008d70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	68da      	ldr	r2, [r3, #12]
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008d82:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008d84:	6878      	ldr	r0, [r7, #4]
 8008d86:	f000 fc85 	bl	8009694 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	691a      	ldr	r2, [r3, #16]
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008d98:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	695a      	ldr	r2, [r3, #20]
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008da8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	68da      	ldr	r2, [r3, #12]
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008db8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	2220      	movs	r2, #32
 8008dc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	2220      	movs	r2, #32
 8008dcc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008dd6:	2300      	movs	r3, #0
}
 8008dd8:	4618      	mov	r0, r3
 8008dda:	3708      	adds	r7, #8
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	bd80      	pop	{r7, pc}

08008de0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b0ba      	sub	sp, #232	@ 0xe8
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	68db      	ldr	r3, [r3, #12]
 8008df8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	695b      	ldr	r3, [r3, #20]
 8008e02:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008e06:	2300      	movs	r3, #0
 8008e08:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008e12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e16:	f003 030f 	and.w	r3, r3, #15
 8008e1a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008e1e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d10f      	bne.n	8008e46 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008e26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e2a:	f003 0320 	and.w	r3, r3, #32
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d009      	beq.n	8008e46 <HAL_UART_IRQHandler+0x66>
 8008e32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e36:	f003 0320 	and.w	r3, r3, #32
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d003      	beq.n	8008e46 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008e3e:	6878      	ldr	r0, [r7, #4]
 8008e40:	f000 fb69 	bl	8009516 <UART_Receive_IT>
      return;
 8008e44:	e25b      	b.n	80092fe <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008e46:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	f000 80de 	beq.w	800900c <HAL_UART_IRQHandler+0x22c>
 8008e50:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008e54:	f003 0301 	and.w	r3, r3, #1
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d106      	bne.n	8008e6a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008e5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e60:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	f000 80d1 	beq.w	800900c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008e6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e6e:	f003 0301 	and.w	r3, r3, #1
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d00b      	beq.n	8008e8e <HAL_UART_IRQHandler+0xae>
 8008e76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d005      	beq.n	8008e8e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e86:	f043 0201 	orr.w	r2, r3, #1
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008e8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e92:	f003 0304 	and.w	r3, r3, #4
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d00b      	beq.n	8008eb2 <HAL_UART_IRQHandler+0xd2>
 8008e9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008e9e:	f003 0301 	and.w	r3, r3, #1
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d005      	beq.n	8008eb2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008eaa:	f043 0202 	orr.w	r2, r3, #2
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008eb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008eb6:	f003 0302 	and.w	r3, r3, #2
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d00b      	beq.n	8008ed6 <HAL_UART_IRQHandler+0xf6>
 8008ebe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008ec2:	f003 0301 	and.w	r3, r3, #1
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d005      	beq.n	8008ed6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ece:	f043 0204 	orr.w	r2, r3, #4
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008ed6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008eda:	f003 0308 	and.w	r3, r3, #8
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d011      	beq.n	8008f06 <HAL_UART_IRQHandler+0x126>
 8008ee2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ee6:	f003 0320 	and.w	r3, r3, #32
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d105      	bne.n	8008efa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008eee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008ef2:	f003 0301 	and.w	r3, r3, #1
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d005      	beq.n	8008f06 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008efe:	f043 0208 	orr.w	r2, r3, #8
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	f000 81f2 	beq.w	80092f4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008f10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f14:	f003 0320 	and.w	r3, r3, #32
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d008      	beq.n	8008f2e <HAL_UART_IRQHandler+0x14e>
 8008f1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f20:	f003 0320 	and.w	r3, r3, #32
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d002      	beq.n	8008f2e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008f28:	6878      	ldr	r0, [r7, #4]
 8008f2a:	f000 faf4 	bl	8009516 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	695b      	ldr	r3, [r3, #20]
 8008f34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f38:	2b40      	cmp	r3, #64	@ 0x40
 8008f3a:	bf0c      	ite	eq
 8008f3c:	2301      	moveq	r3, #1
 8008f3e:	2300      	movne	r3, #0
 8008f40:	b2db      	uxtb	r3, r3
 8008f42:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f4a:	f003 0308 	and.w	r3, r3, #8
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d103      	bne.n	8008f5a <HAL_UART_IRQHandler+0x17a>
 8008f52:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d04f      	beq.n	8008ffa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008f5a:	6878      	ldr	r0, [r7, #4]
 8008f5c:	f000 f9fc 	bl	8009358 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	695b      	ldr	r3, [r3, #20]
 8008f66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f6a:	2b40      	cmp	r3, #64	@ 0x40
 8008f6c:	d141      	bne.n	8008ff2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	3314      	adds	r3, #20
 8008f74:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f78:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008f7c:	e853 3f00 	ldrex	r3, [r3]
 8008f80:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008f84:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008f88:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008f8c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	3314      	adds	r3, #20
 8008f96:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008f9a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008f9e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fa2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008fa6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008faa:	e841 2300 	strex	r3, r2, [r1]
 8008fae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008fb2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d1d9      	bne.n	8008f6e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d013      	beq.n	8008fea <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fc6:	4a7e      	ldr	r2, [pc, #504]	@ (80091c0 <HAL_UART_IRQHandler+0x3e0>)
 8008fc8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fce:	4618      	mov	r0, r3
 8008fd0:	f7fb fbcc 	bl	800476c <HAL_DMA_Abort_IT>
 8008fd4:	4603      	mov	r3, r0
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d016      	beq.n	8009008 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008fe0:	687a      	ldr	r2, [r7, #4]
 8008fe2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008fe4:	4610      	mov	r0, r2
 8008fe6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008fe8:	e00e      	b.n	8009008 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008fea:	6878      	ldr	r0, [r7, #4]
 8008fec:	f000 f99e 	bl	800932c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ff0:	e00a      	b.n	8009008 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008ff2:	6878      	ldr	r0, [r7, #4]
 8008ff4:	f000 f99a 	bl	800932c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ff8:	e006      	b.n	8009008 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008ffa:	6878      	ldr	r0, [r7, #4]
 8008ffc:	f000 f996 	bl	800932c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	2200      	movs	r2, #0
 8009004:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8009006:	e175      	b.n	80092f4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009008:	bf00      	nop
    return;
 800900a:	e173      	b.n	80092f4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009010:	2b01      	cmp	r3, #1
 8009012:	f040 814f 	bne.w	80092b4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009016:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800901a:	f003 0310 	and.w	r3, r3, #16
 800901e:	2b00      	cmp	r3, #0
 8009020:	f000 8148 	beq.w	80092b4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009024:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009028:	f003 0310 	and.w	r3, r3, #16
 800902c:	2b00      	cmp	r3, #0
 800902e:	f000 8141 	beq.w	80092b4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009032:	2300      	movs	r3, #0
 8009034:	60bb      	str	r3, [r7, #8]
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	60bb      	str	r3, [r7, #8]
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	685b      	ldr	r3, [r3, #4]
 8009044:	60bb      	str	r3, [r7, #8]
 8009046:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	695b      	ldr	r3, [r3, #20]
 800904e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009052:	2b40      	cmp	r3, #64	@ 0x40
 8009054:	f040 80b6 	bne.w	80091c4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	685b      	ldr	r3, [r3, #4]
 8009060:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009064:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009068:	2b00      	cmp	r3, #0
 800906a:	f000 8145 	beq.w	80092f8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009072:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009076:	429a      	cmp	r2, r3
 8009078:	f080 813e 	bcs.w	80092f8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009082:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009088:	69db      	ldr	r3, [r3, #28]
 800908a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800908e:	f000 8088 	beq.w	80091a2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	330c      	adds	r3, #12
 8009098:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800909c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80090a0:	e853 3f00 	ldrex	r3, [r3]
 80090a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80090a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80090ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80090b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	330c      	adds	r3, #12
 80090ba:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80090be:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80090c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090c6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80090ca:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80090ce:	e841 2300 	strex	r3, r2, [r1]
 80090d2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80090d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d1d9      	bne.n	8009092 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	3314      	adds	r3, #20
 80090e4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80090e8:	e853 3f00 	ldrex	r3, [r3]
 80090ec:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80090ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80090f0:	f023 0301 	bic.w	r3, r3, #1
 80090f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	3314      	adds	r3, #20
 80090fe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009102:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009106:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009108:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800910a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800910e:	e841 2300 	strex	r3, r2, [r1]
 8009112:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009114:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009116:	2b00      	cmp	r3, #0
 8009118:	d1e1      	bne.n	80090de <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	3314      	adds	r3, #20
 8009120:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009122:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009124:	e853 3f00 	ldrex	r3, [r3]
 8009128:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800912a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800912c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009130:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	3314      	adds	r3, #20
 800913a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800913e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009140:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009142:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009144:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009146:	e841 2300 	strex	r3, r2, [r1]
 800914a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800914c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800914e:	2b00      	cmp	r3, #0
 8009150:	d1e3      	bne.n	800911a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	2220      	movs	r2, #32
 8009156:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	2200      	movs	r2, #0
 800915e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	330c      	adds	r3, #12
 8009166:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009168:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800916a:	e853 3f00 	ldrex	r3, [r3]
 800916e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009170:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009172:	f023 0310 	bic.w	r3, r3, #16
 8009176:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	330c      	adds	r3, #12
 8009180:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8009184:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009186:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009188:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800918a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800918c:	e841 2300 	strex	r3, r2, [r1]
 8009190:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009192:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009194:	2b00      	cmp	r3, #0
 8009196:	d1e3      	bne.n	8009160 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800919c:	4618      	mov	r0, r3
 800919e:	f7fb fa75 	bl	800468c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	2202      	movs	r2, #2
 80091a6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80091b0:	b29b      	uxth	r3, r3
 80091b2:	1ad3      	subs	r3, r2, r3
 80091b4:	b29b      	uxth	r3, r3
 80091b6:	4619      	mov	r1, r3
 80091b8:	6878      	ldr	r0, [r7, #4]
 80091ba:	f000 f8c1 	bl	8009340 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80091be:	e09b      	b.n	80092f8 <HAL_UART_IRQHandler+0x518>
 80091c0:	0800941f 	.word	0x0800941f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80091cc:	b29b      	uxth	r3, r3
 80091ce:	1ad3      	subs	r3, r2, r3
 80091d0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80091d8:	b29b      	uxth	r3, r3
 80091da:	2b00      	cmp	r3, #0
 80091dc:	f000 808e 	beq.w	80092fc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80091e0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	f000 8089 	beq.w	80092fc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	330c      	adds	r3, #12
 80091f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091f4:	e853 3f00 	ldrex	r3, [r3]
 80091f8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80091fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009200:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	330c      	adds	r3, #12
 800920a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800920e:	647a      	str	r2, [r7, #68]	@ 0x44
 8009210:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009212:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009214:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009216:	e841 2300 	strex	r3, r2, [r1]
 800921a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800921c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800921e:	2b00      	cmp	r3, #0
 8009220:	d1e3      	bne.n	80091ea <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	3314      	adds	r3, #20
 8009228:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800922a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800922c:	e853 3f00 	ldrex	r3, [r3]
 8009230:	623b      	str	r3, [r7, #32]
   return(result);
 8009232:	6a3b      	ldr	r3, [r7, #32]
 8009234:	f023 0301 	bic.w	r3, r3, #1
 8009238:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	3314      	adds	r3, #20
 8009242:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009246:	633a      	str	r2, [r7, #48]	@ 0x30
 8009248:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800924a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800924c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800924e:	e841 2300 	strex	r3, r2, [r1]
 8009252:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009256:	2b00      	cmp	r3, #0
 8009258:	d1e3      	bne.n	8009222 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	2220      	movs	r2, #32
 800925e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	2200      	movs	r2, #0
 8009266:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	330c      	adds	r3, #12
 800926e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009270:	693b      	ldr	r3, [r7, #16]
 8009272:	e853 3f00 	ldrex	r3, [r3]
 8009276:	60fb      	str	r3, [r7, #12]
   return(result);
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	f023 0310 	bic.w	r3, r3, #16
 800927e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	330c      	adds	r3, #12
 8009288:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800928c:	61fa      	str	r2, [r7, #28]
 800928e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009290:	69b9      	ldr	r1, [r7, #24]
 8009292:	69fa      	ldr	r2, [r7, #28]
 8009294:	e841 2300 	strex	r3, r2, [r1]
 8009298:	617b      	str	r3, [r7, #20]
   return(result);
 800929a:	697b      	ldr	r3, [r7, #20]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d1e3      	bne.n	8009268 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	2202      	movs	r2, #2
 80092a4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80092a6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80092aa:	4619      	mov	r1, r3
 80092ac:	6878      	ldr	r0, [r7, #4]
 80092ae:	f000 f847 	bl	8009340 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80092b2:	e023      	b.n	80092fc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80092b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d009      	beq.n	80092d4 <HAL_UART_IRQHandler+0x4f4>
 80092c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80092c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d003      	beq.n	80092d4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80092cc:	6878      	ldr	r0, [r7, #4]
 80092ce:	f000 f8ba 	bl	8009446 <UART_Transmit_IT>
    return;
 80092d2:	e014      	b.n	80092fe <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80092d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d00e      	beq.n	80092fe <HAL_UART_IRQHandler+0x51e>
 80092e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80092e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d008      	beq.n	80092fe <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80092ec:	6878      	ldr	r0, [r7, #4]
 80092ee:	f000 f8fa 	bl	80094e6 <UART_EndTransmit_IT>
    return;
 80092f2:	e004      	b.n	80092fe <HAL_UART_IRQHandler+0x51e>
    return;
 80092f4:	bf00      	nop
 80092f6:	e002      	b.n	80092fe <HAL_UART_IRQHandler+0x51e>
      return;
 80092f8:	bf00      	nop
 80092fa:	e000      	b.n	80092fe <HAL_UART_IRQHandler+0x51e>
      return;
 80092fc:	bf00      	nop
  }
}
 80092fe:	37e8      	adds	r7, #232	@ 0xe8
 8009300:	46bd      	mov	sp, r7
 8009302:	bd80      	pop	{r7, pc}

08009304 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009304:	b480      	push	{r7}
 8009306:	b083      	sub	sp, #12
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800930c:	bf00      	nop
 800930e:	370c      	adds	r7, #12
 8009310:	46bd      	mov	sp, r7
 8009312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009316:	4770      	bx	lr

08009318 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009318:	b480      	push	{r7}
 800931a:	b083      	sub	sp, #12
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009320:	bf00      	nop
 8009322:	370c      	adds	r7, #12
 8009324:	46bd      	mov	sp, r7
 8009326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932a:	4770      	bx	lr

0800932c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800932c:	b480      	push	{r7}
 800932e:	b083      	sub	sp, #12
 8009330:	af00      	add	r7, sp, #0
 8009332:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009334:	bf00      	nop
 8009336:	370c      	adds	r7, #12
 8009338:	46bd      	mov	sp, r7
 800933a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933e:	4770      	bx	lr

08009340 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009340:	b480      	push	{r7}
 8009342:	b083      	sub	sp, #12
 8009344:	af00      	add	r7, sp, #0
 8009346:	6078      	str	r0, [r7, #4]
 8009348:	460b      	mov	r3, r1
 800934a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800934c:	bf00      	nop
 800934e:	370c      	adds	r7, #12
 8009350:	46bd      	mov	sp, r7
 8009352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009356:	4770      	bx	lr

08009358 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009358:	b480      	push	{r7}
 800935a:	b095      	sub	sp, #84	@ 0x54
 800935c:	af00      	add	r7, sp, #0
 800935e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	330c      	adds	r3, #12
 8009366:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009368:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800936a:	e853 3f00 	ldrex	r3, [r3]
 800936e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009372:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009376:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	330c      	adds	r3, #12
 800937e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009380:	643a      	str	r2, [r7, #64]	@ 0x40
 8009382:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009384:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009386:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009388:	e841 2300 	strex	r3, r2, [r1]
 800938c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800938e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009390:	2b00      	cmp	r3, #0
 8009392:	d1e5      	bne.n	8009360 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	3314      	adds	r3, #20
 800939a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800939c:	6a3b      	ldr	r3, [r7, #32]
 800939e:	e853 3f00 	ldrex	r3, [r3]
 80093a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80093a4:	69fb      	ldr	r3, [r7, #28]
 80093a6:	f023 0301 	bic.w	r3, r3, #1
 80093aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	3314      	adds	r3, #20
 80093b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80093b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80093b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80093ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80093bc:	e841 2300 	strex	r3, r2, [r1]
 80093c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80093c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d1e5      	bne.n	8009394 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093cc:	2b01      	cmp	r3, #1
 80093ce:	d119      	bne.n	8009404 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	330c      	adds	r3, #12
 80093d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	e853 3f00 	ldrex	r3, [r3]
 80093de:	60bb      	str	r3, [r7, #8]
   return(result);
 80093e0:	68bb      	ldr	r3, [r7, #8]
 80093e2:	f023 0310 	bic.w	r3, r3, #16
 80093e6:	647b      	str	r3, [r7, #68]	@ 0x44
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	330c      	adds	r3, #12
 80093ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80093f0:	61ba      	str	r2, [r7, #24]
 80093f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093f4:	6979      	ldr	r1, [r7, #20]
 80093f6:	69ba      	ldr	r2, [r7, #24]
 80093f8:	e841 2300 	strex	r3, r2, [r1]
 80093fc:	613b      	str	r3, [r7, #16]
   return(result);
 80093fe:	693b      	ldr	r3, [r7, #16]
 8009400:	2b00      	cmp	r3, #0
 8009402:	d1e5      	bne.n	80093d0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	2220      	movs	r2, #32
 8009408:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	2200      	movs	r2, #0
 8009410:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009412:	bf00      	nop
 8009414:	3754      	adds	r7, #84	@ 0x54
 8009416:	46bd      	mov	sp, r7
 8009418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941c:	4770      	bx	lr

0800941e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800941e:	b580      	push	{r7, lr}
 8009420:	b084      	sub	sp, #16
 8009422:	af00      	add	r7, sp, #0
 8009424:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800942a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	2200      	movs	r2, #0
 8009430:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	2200      	movs	r2, #0
 8009436:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009438:	68f8      	ldr	r0, [r7, #12]
 800943a:	f7ff ff77 	bl	800932c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800943e:	bf00      	nop
 8009440:	3710      	adds	r7, #16
 8009442:	46bd      	mov	sp, r7
 8009444:	bd80      	pop	{r7, pc}

08009446 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009446:	b480      	push	{r7}
 8009448:	b085      	sub	sp, #20
 800944a:	af00      	add	r7, sp, #0
 800944c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009454:	b2db      	uxtb	r3, r3
 8009456:	2b21      	cmp	r3, #33	@ 0x21
 8009458:	d13e      	bne.n	80094d8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	689b      	ldr	r3, [r3, #8]
 800945e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009462:	d114      	bne.n	800948e <UART_Transmit_IT+0x48>
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	691b      	ldr	r3, [r3, #16]
 8009468:	2b00      	cmp	r3, #0
 800946a:	d110      	bne.n	800948e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	6a1b      	ldr	r3, [r3, #32]
 8009470:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	881b      	ldrh	r3, [r3, #0]
 8009476:	461a      	mov	r2, r3
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009480:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	6a1b      	ldr	r3, [r3, #32]
 8009486:	1c9a      	adds	r2, r3, #2
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	621a      	str	r2, [r3, #32]
 800948c:	e008      	b.n	80094a0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	6a1b      	ldr	r3, [r3, #32]
 8009492:	1c59      	adds	r1, r3, #1
 8009494:	687a      	ldr	r2, [r7, #4]
 8009496:	6211      	str	r1, [r2, #32]
 8009498:	781a      	ldrb	r2, [r3, #0]
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80094a4:	b29b      	uxth	r3, r3
 80094a6:	3b01      	subs	r3, #1
 80094a8:	b29b      	uxth	r3, r3
 80094aa:	687a      	ldr	r2, [r7, #4]
 80094ac:	4619      	mov	r1, r3
 80094ae:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d10f      	bne.n	80094d4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	68da      	ldr	r2, [r3, #12]
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80094c2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	68da      	ldr	r2, [r3, #12]
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80094d2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80094d4:	2300      	movs	r3, #0
 80094d6:	e000      	b.n	80094da <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80094d8:	2302      	movs	r3, #2
  }
}
 80094da:	4618      	mov	r0, r3
 80094dc:	3714      	adds	r7, #20
 80094de:	46bd      	mov	sp, r7
 80094e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e4:	4770      	bx	lr

080094e6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80094e6:	b580      	push	{r7, lr}
 80094e8:	b082      	sub	sp, #8
 80094ea:	af00      	add	r7, sp, #0
 80094ec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	68da      	ldr	r2, [r3, #12]
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80094fc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	2220      	movs	r2, #32
 8009502:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009506:	6878      	ldr	r0, [r7, #4]
 8009508:	f7ff fefc 	bl	8009304 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800950c:	2300      	movs	r3, #0
}
 800950e:	4618      	mov	r0, r3
 8009510:	3708      	adds	r7, #8
 8009512:	46bd      	mov	sp, r7
 8009514:	bd80      	pop	{r7, pc}

08009516 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009516:	b580      	push	{r7, lr}
 8009518:	b08c      	sub	sp, #48	@ 0x30
 800951a:	af00      	add	r7, sp, #0
 800951c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009524:	b2db      	uxtb	r3, r3
 8009526:	2b22      	cmp	r3, #34	@ 0x22
 8009528:	f040 80ae 	bne.w	8009688 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	689b      	ldr	r3, [r3, #8]
 8009530:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009534:	d117      	bne.n	8009566 <UART_Receive_IT+0x50>
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	691b      	ldr	r3, [r3, #16]
 800953a:	2b00      	cmp	r3, #0
 800953c:	d113      	bne.n	8009566 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800953e:	2300      	movs	r3, #0
 8009540:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009546:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	685b      	ldr	r3, [r3, #4]
 800954e:	b29b      	uxth	r3, r3
 8009550:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009554:	b29a      	uxth	r2, r3
 8009556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009558:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800955e:	1c9a      	adds	r2, r3, #2
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	629a      	str	r2, [r3, #40]	@ 0x28
 8009564:	e026      	b.n	80095b4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800956a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800956c:	2300      	movs	r3, #0
 800956e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	689b      	ldr	r3, [r3, #8]
 8009574:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009578:	d007      	beq.n	800958a <UART_Receive_IT+0x74>
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	689b      	ldr	r3, [r3, #8]
 800957e:	2b00      	cmp	r3, #0
 8009580:	d10a      	bne.n	8009598 <UART_Receive_IT+0x82>
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	691b      	ldr	r3, [r3, #16]
 8009586:	2b00      	cmp	r3, #0
 8009588:	d106      	bne.n	8009598 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	685b      	ldr	r3, [r3, #4]
 8009590:	b2da      	uxtb	r2, r3
 8009592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009594:	701a      	strb	r2, [r3, #0]
 8009596:	e008      	b.n	80095aa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	685b      	ldr	r3, [r3, #4]
 800959e:	b2db      	uxtb	r3, r3
 80095a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80095a4:	b2da      	uxtb	r2, r3
 80095a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095a8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095ae:	1c5a      	adds	r2, r3, #1
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80095b8:	b29b      	uxth	r3, r3
 80095ba:	3b01      	subs	r3, #1
 80095bc:	b29b      	uxth	r3, r3
 80095be:	687a      	ldr	r2, [r7, #4]
 80095c0:	4619      	mov	r1, r3
 80095c2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d15d      	bne.n	8009684 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	68da      	ldr	r2, [r3, #12]
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	f022 0220 	bic.w	r2, r2, #32
 80095d6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	68da      	ldr	r2, [r3, #12]
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80095e6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	695a      	ldr	r2, [r3, #20]
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	f022 0201 	bic.w	r2, r2, #1
 80095f6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	2220      	movs	r2, #32
 80095fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	2200      	movs	r2, #0
 8009604:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800960a:	2b01      	cmp	r3, #1
 800960c:	d135      	bne.n	800967a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	2200      	movs	r2, #0
 8009612:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	330c      	adds	r3, #12
 800961a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800961c:	697b      	ldr	r3, [r7, #20]
 800961e:	e853 3f00 	ldrex	r3, [r3]
 8009622:	613b      	str	r3, [r7, #16]
   return(result);
 8009624:	693b      	ldr	r3, [r7, #16]
 8009626:	f023 0310 	bic.w	r3, r3, #16
 800962a:	627b      	str	r3, [r7, #36]	@ 0x24
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	330c      	adds	r3, #12
 8009632:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009634:	623a      	str	r2, [r7, #32]
 8009636:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009638:	69f9      	ldr	r1, [r7, #28]
 800963a:	6a3a      	ldr	r2, [r7, #32]
 800963c:	e841 2300 	strex	r3, r2, [r1]
 8009640:	61bb      	str	r3, [r7, #24]
   return(result);
 8009642:	69bb      	ldr	r3, [r7, #24]
 8009644:	2b00      	cmp	r3, #0
 8009646:	d1e5      	bne.n	8009614 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	f003 0310 	and.w	r3, r3, #16
 8009652:	2b10      	cmp	r3, #16
 8009654:	d10a      	bne.n	800966c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009656:	2300      	movs	r3, #0
 8009658:	60fb      	str	r3, [r7, #12]
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	60fb      	str	r3, [r7, #12]
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	685b      	ldr	r3, [r3, #4]
 8009668:	60fb      	str	r3, [r7, #12]
 800966a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009670:	4619      	mov	r1, r3
 8009672:	6878      	ldr	r0, [r7, #4]
 8009674:	f7ff fe64 	bl	8009340 <HAL_UARTEx_RxEventCallback>
 8009678:	e002      	b.n	8009680 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800967a:	6878      	ldr	r0, [r7, #4]
 800967c:	f7ff fe4c 	bl	8009318 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009680:	2300      	movs	r3, #0
 8009682:	e002      	b.n	800968a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009684:	2300      	movs	r3, #0
 8009686:	e000      	b.n	800968a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009688:	2302      	movs	r3, #2
  }
}
 800968a:	4618      	mov	r0, r3
 800968c:	3730      	adds	r7, #48	@ 0x30
 800968e:	46bd      	mov	sp, r7
 8009690:	bd80      	pop	{r7, pc}
	...

08009694 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009694:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009698:	b0c0      	sub	sp, #256	@ 0x100
 800969a:	af00      	add	r7, sp, #0
 800969c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80096a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	691b      	ldr	r3, [r3, #16]
 80096a8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80096ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096b0:	68d9      	ldr	r1, [r3, #12]
 80096b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096b6:	681a      	ldr	r2, [r3, #0]
 80096b8:	ea40 0301 	orr.w	r3, r0, r1
 80096bc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80096be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096c2:	689a      	ldr	r2, [r3, #8]
 80096c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096c8:	691b      	ldr	r3, [r3, #16]
 80096ca:	431a      	orrs	r2, r3
 80096cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096d0:	695b      	ldr	r3, [r3, #20]
 80096d2:	431a      	orrs	r2, r3
 80096d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096d8:	69db      	ldr	r3, [r3, #28]
 80096da:	4313      	orrs	r3, r2
 80096dc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80096e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	68db      	ldr	r3, [r3, #12]
 80096e8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80096ec:	f021 010c 	bic.w	r1, r1, #12
 80096f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096f4:	681a      	ldr	r2, [r3, #0]
 80096f6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80096fa:	430b      	orrs	r3, r1
 80096fc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80096fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	695b      	ldr	r3, [r3, #20]
 8009706:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800970a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800970e:	6999      	ldr	r1, [r3, #24]
 8009710:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009714:	681a      	ldr	r2, [r3, #0]
 8009716:	ea40 0301 	orr.w	r3, r0, r1
 800971a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800971c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009720:	681a      	ldr	r2, [r3, #0]
 8009722:	4b8f      	ldr	r3, [pc, #572]	@ (8009960 <UART_SetConfig+0x2cc>)
 8009724:	429a      	cmp	r2, r3
 8009726:	d005      	beq.n	8009734 <UART_SetConfig+0xa0>
 8009728:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800972c:	681a      	ldr	r2, [r3, #0]
 800972e:	4b8d      	ldr	r3, [pc, #564]	@ (8009964 <UART_SetConfig+0x2d0>)
 8009730:	429a      	cmp	r2, r3
 8009732:	d104      	bne.n	800973e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009734:	f7fc f8e0 	bl	80058f8 <HAL_RCC_GetPCLK2Freq>
 8009738:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800973c:	e003      	b.n	8009746 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800973e:	f7fc f8c7 	bl	80058d0 <HAL_RCC_GetPCLK1Freq>
 8009742:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009746:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800974a:	69db      	ldr	r3, [r3, #28]
 800974c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009750:	f040 810c 	bne.w	800996c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009754:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009758:	2200      	movs	r2, #0
 800975a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800975e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009762:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009766:	4622      	mov	r2, r4
 8009768:	462b      	mov	r3, r5
 800976a:	1891      	adds	r1, r2, r2
 800976c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800976e:	415b      	adcs	r3, r3
 8009770:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009772:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009776:	4621      	mov	r1, r4
 8009778:	eb12 0801 	adds.w	r8, r2, r1
 800977c:	4629      	mov	r1, r5
 800977e:	eb43 0901 	adc.w	r9, r3, r1
 8009782:	f04f 0200 	mov.w	r2, #0
 8009786:	f04f 0300 	mov.w	r3, #0
 800978a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800978e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009792:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009796:	4690      	mov	r8, r2
 8009798:	4699      	mov	r9, r3
 800979a:	4623      	mov	r3, r4
 800979c:	eb18 0303 	adds.w	r3, r8, r3
 80097a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80097a4:	462b      	mov	r3, r5
 80097a6:	eb49 0303 	adc.w	r3, r9, r3
 80097aa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80097ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097b2:	685b      	ldr	r3, [r3, #4]
 80097b4:	2200      	movs	r2, #0
 80097b6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80097ba:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80097be:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80097c2:	460b      	mov	r3, r1
 80097c4:	18db      	adds	r3, r3, r3
 80097c6:	653b      	str	r3, [r7, #80]	@ 0x50
 80097c8:	4613      	mov	r3, r2
 80097ca:	eb42 0303 	adc.w	r3, r2, r3
 80097ce:	657b      	str	r3, [r7, #84]	@ 0x54
 80097d0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80097d4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80097d8:	f7f6 fcfe 	bl	80001d8 <__aeabi_uldivmod>
 80097dc:	4602      	mov	r2, r0
 80097de:	460b      	mov	r3, r1
 80097e0:	4b61      	ldr	r3, [pc, #388]	@ (8009968 <UART_SetConfig+0x2d4>)
 80097e2:	fba3 2302 	umull	r2, r3, r3, r2
 80097e6:	095b      	lsrs	r3, r3, #5
 80097e8:	011c      	lsls	r4, r3, #4
 80097ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80097ee:	2200      	movs	r2, #0
 80097f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80097f4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80097f8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80097fc:	4642      	mov	r2, r8
 80097fe:	464b      	mov	r3, r9
 8009800:	1891      	adds	r1, r2, r2
 8009802:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009804:	415b      	adcs	r3, r3
 8009806:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009808:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800980c:	4641      	mov	r1, r8
 800980e:	eb12 0a01 	adds.w	sl, r2, r1
 8009812:	4649      	mov	r1, r9
 8009814:	eb43 0b01 	adc.w	fp, r3, r1
 8009818:	f04f 0200 	mov.w	r2, #0
 800981c:	f04f 0300 	mov.w	r3, #0
 8009820:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009824:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009828:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800982c:	4692      	mov	sl, r2
 800982e:	469b      	mov	fp, r3
 8009830:	4643      	mov	r3, r8
 8009832:	eb1a 0303 	adds.w	r3, sl, r3
 8009836:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800983a:	464b      	mov	r3, r9
 800983c:	eb4b 0303 	adc.w	r3, fp, r3
 8009840:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009844:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009848:	685b      	ldr	r3, [r3, #4]
 800984a:	2200      	movs	r2, #0
 800984c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009850:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009854:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009858:	460b      	mov	r3, r1
 800985a:	18db      	adds	r3, r3, r3
 800985c:	643b      	str	r3, [r7, #64]	@ 0x40
 800985e:	4613      	mov	r3, r2
 8009860:	eb42 0303 	adc.w	r3, r2, r3
 8009864:	647b      	str	r3, [r7, #68]	@ 0x44
 8009866:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800986a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800986e:	f7f6 fcb3 	bl	80001d8 <__aeabi_uldivmod>
 8009872:	4602      	mov	r2, r0
 8009874:	460b      	mov	r3, r1
 8009876:	4611      	mov	r1, r2
 8009878:	4b3b      	ldr	r3, [pc, #236]	@ (8009968 <UART_SetConfig+0x2d4>)
 800987a:	fba3 2301 	umull	r2, r3, r3, r1
 800987e:	095b      	lsrs	r3, r3, #5
 8009880:	2264      	movs	r2, #100	@ 0x64
 8009882:	fb02 f303 	mul.w	r3, r2, r3
 8009886:	1acb      	subs	r3, r1, r3
 8009888:	00db      	lsls	r3, r3, #3
 800988a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800988e:	4b36      	ldr	r3, [pc, #216]	@ (8009968 <UART_SetConfig+0x2d4>)
 8009890:	fba3 2302 	umull	r2, r3, r3, r2
 8009894:	095b      	lsrs	r3, r3, #5
 8009896:	005b      	lsls	r3, r3, #1
 8009898:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800989c:	441c      	add	r4, r3
 800989e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80098a2:	2200      	movs	r2, #0
 80098a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80098a8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80098ac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80098b0:	4642      	mov	r2, r8
 80098b2:	464b      	mov	r3, r9
 80098b4:	1891      	adds	r1, r2, r2
 80098b6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80098b8:	415b      	adcs	r3, r3
 80098ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80098bc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80098c0:	4641      	mov	r1, r8
 80098c2:	1851      	adds	r1, r2, r1
 80098c4:	6339      	str	r1, [r7, #48]	@ 0x30
 80098c6:	4649      	mov	r1, r9
 80098c8:	414b      	adcs	r3, r1
 80098ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80098cc:	f04f 0200 	mov.w	r2, #0
 80098d0:	f04f 0300 	mov.w	r3, #0
 80098d4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80098d8:	4659      	mov	r1, fp
 80098da:	00cb      	lsls	r3, r1, #3
 80098dc:	4651      	mov	r1, sl
 80098de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80098e2:	4651      	mov	r1, sl
 80098e4:	00ca      	lsls	r2, r1, #3
 80098e6:	4610      	mov	r0, r2
 80098e8:	4619      	mov	r1, r3
 80098ea:	4603      	mov	r3, r0
 80098ec:	4642      	mov	r2, r8
 80098ee:	189b      	adds	r3, r3, r2
 80098f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80098f4:	464b      	mov	r3, r9
 80098f6:	460a      	mov	r2, r1
 80098f8:	eb42 0303 	adc.w	r3, r2, r3
 80098fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009900:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009904:	685b      	ldr	r3, [r3, #4]
 8009906:	2200      	movs	r2, #0
 8009908:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800990c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009910:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009914:	460b      	mov	r3, r1
 8009916:	18db      	adds	r3, r3, r3
 8009918:	62bb      	str	r3, [r7, #40]	@ 0x28
 800991a:	4613      	mov	r3, r2
 800991c:	eb42 0303 	adc.w	r3, r2, r3
 8009920:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009922:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009926:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800992a:	f7f6 fc55 	bl	80001d8 <__aeabi_uldivmod>
 800992e:	4602      	mov	r2, r0
 8009930:	460b      	mov	r3, r1
 8009932:	4b0d      	ldr	r3, [pc, #52]	@ (8009968 <UART_SetConfig+0x2d4>)
 8009934:	fba3 1302 	umull	r1, r3, r3, r2
 8009938:	095b      	lsrs	r3, r3, #5
 800993a:	2164      	movs	r1, #100	@ 0x64
 800993c:	fb01 f303 	mul.w	r3, r1, r3
 8009940:	1ad3      	subs	r3, r2, r3
 8009942:	00db      	lsls	r3, r3, #3
 8009944:	3332      	adds	r3, #50	@ 0x32
 8009946:	4a08      	ldr	r2, [pc, #32]	@ (8009968 <UART_SetConfig+0x2d4>)
 8009948:	fba2 2303 	umull	r2, r3, r2, r3
 800994c:	095b      	lsrs	r3, r3, #5
 800994e:	f003 0207 	and.w	r2, r3, #7
 8009952:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	4422      	add	r2, r4
 800995a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800995c:	e106      	b.n	8009b6c <UART_SetConfig+0x4d8>
 800995e:	bf00      	nop
 8009960:	40011000 	.word	0x40011000
 8009964:	40011400 	.word	0x40011400
 8009968:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800996c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009970:	2200      	movs	r2, #0
 8009972:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009976:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800997a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800997e:	4642      	mov	r2, r8
 8009980:	464b      	mov	r3, r9
 8009982:	1891      	adds	r1, r2, r2
 8009984:	6239      	str	r1, [r7, #32]
 8009986:	415b      	adcs	r3, r3
 8009988:	627b      	str	r3, [r7, #36]	@ 0x24
 800998a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800998e:	4641      	mov	r1, r8
 8009990:	1854      	adds	r4, r2, r1
 8009992:	4649      	mov	r1, r9
 8009994:	eb43 0501 	adc.w	r5, r3, r1
 8009998:	f04f 0200 	mov.w	r2, #0
 800999c:	f04f 0300 	mov.w	r3, #0
 80099a0:	00eb      	lsls	r3, r5, #3
 80099a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80099a6:	00e2      	lsls	r2, r4, #3
 80099a8:	4614      	mov	r4, r2
 80099aa:	461d      	mov	r5, r3
 80099ac:	4643      	mov	r3, r8
 80099ae:	18e3      	adds	r3, r4, r3
 80099b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80099b4:	464b      	mov	r3, r9
 80099b6:	eb45 0303 	adc.w	r3, r5, r3
 80099ba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80099be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099c2:	685b      	ldr	r3, [r3, #4]
 80099c4:	2200      	movs	r2, #0
 80099c6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80099ca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80099ce:	f04f 0200 	mov.w	r2, #0
 80099d2:	f04f 0300 	mov.w	r3, #0
 80099d6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80099da:	4629      	mov	r1, r5
 80099dc:	008b      	lsls	r3, r1, #2
 80099de:	4621      	mov	r1, r4
 80099e0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80099e4:	4621      	mov	r1, r4
 80099e6:	008a      	lsls	r2, r1, #2
 80099e8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80099ec:	f7f6 fbf4 	bl	80001d8 <__aeabi_uldivmod>
 80099f0:	4602      	mov	r2, r0
 80099f2:	460b      	mov	r3, r1
 80099f4:	4b60      	ldr	r3, [pc, #384]	@ (8009b78 <UART_SetConfig+0x4e4>)
 80099f6:	fba3 2302 	umull	r2, r3, r3, r2
 80099fa:	095b      	lsrs	r3, r3, #5
 80099fc:	011c      	lsls	r4, r3, #4
 80099fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009a02:	2200      	movs	r2, #0
 8009a04:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009a08:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009a0c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009a10:	4642      	mov	r2, r8
 8009a12:	464b      	mov	r3, r9
 8009a14:	1891      	adds	r1, r2, r2
 8009a16:	61b9      	str	r1, [r7, #24]
 8009a18:	415b      	adcs	r3, r3
 8009a1a:	61fb      	str	r3, [r7, #28]
 8009a1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009a20:	4641      	mov	r1, r8
 8009a22:	1851      	adds	r1, r2, r1
 8009a24:	6139      	str	r1, [r7, #16]
 8009a26:	4649      	mov	r1, r9
 8009a28:	414b      	adcs	r3, r1
 8009a2a:	617b      	str	r3, [r7, #20]
 8009a2c:	f04f 0200 	mov.w	r2, #0
 8009a30:	f04f 0300 	mov.w	r3, #0
 8009a34:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009a38:	4659      	mov	r1, fp
 8009a3a:	00cb      	lsls	r3, r1, #3
 8009a3c:	4651      	mov	r1, sl
 8009a3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009a42:	4651      	mov	r1, sl
 8009a44:	00ca      	lsls	r2, r1, #3
 8009a46:	4610      	mov	r0, r2
 8009a48:	4619      	mov	r1, r3
 8009a4a:	4603      	mov	r3, r0
 8009a4c:	4642      	mov	r2, r8
 8009a4e:	189b      	adds	r3, r3, r2
 8009a50:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009a54:	464b      	mov	r3, r9
 8009a56:	460a      	mov	r2, r1
 8009a58:	eb42 0303 	adc.w	r3, r2, r3
 8009a5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009a60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a64:	685b      	ldr	r3, [r3, #4]
 8009a66:	2200      	movs	r2, #0
 8009a68:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009a6a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009a6c:	f04f 0200 	mov.w	r2, #0
 8009a70:	f04f 0300 	mov.w	r3, #0
 8009a74:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009a78:	4649      	mov	r1, r9
 8009a7a:	008b      	lsls	r3, r1, #2
 8009a7c:	4641      	mov	r1, r8
 8009a7e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009a82:	4641      	mov	r1, r8
 8009a84:	008a      	lsls	r2, r1, #2
 8009a86:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009a8a:	f7f6 fba5 	bl	80001d8 <__aeabi_uldivmod>
 8009a8e:	4602      	mov	r2, r0
 8009a90:	460b      	mov	r3, r1
 8009a92:	4611      	mov	r1, r2
 8009a94:	4b38      	ldr	r3, [pc, #224]	@ (8009b78 <UART_SetConfig+0x4e4>)
 8009a96:	fba3 2301 	umull	r2, r3, r3, r1
 8009a9a:	095b      	lsrs	r3, r3, #5
 8009a9c:	2264      	movs	r2, #100	@ 0x64
 8009a9e:	fb02 f303 	mul.w	r3, r2, r3
 8009aa2:	1acb      	subs	r3, r1, r3
 8009aa4:	011b      	lsls	r3, r3, #4
 8009aa6:	3332      	adds	r3, #50	@ 0x32
 8009aa8:	4a33      	ldr	r2, [pc, #204]	@ (8009b78 <UART_SetConfig+0x4e4>)
 8009aaa:	fba2 2303 	umull	r2, r3, r2, r3
 8009aae:	095b      	lsrs	r3, r3, #5
 8009ab0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009ab4:	441c      	add	r4, r3
 8009ab6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009aba:	2200      	movs	r2, #0
 8009abc:	673b      	str	r3, [r7, #112]	@ 0x70
 8009abe:	677a      	str	r2, [r7, #116]	@ 0x74
 8009ac0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009ac4:	4642      	mov	r2, r8
 8009ac6:	464b      	mov	r3, r9
 8009ac8:	1891      	adds	r1, r2, r2
 8009aca:	60b9      	str	r1, [r7, #8]
 8009acc:	415b      	adcs	r3, r3
 8009ace:	60fb      	str	r3, [r7, #12]
 8009ad0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009ad4:	4641      	mov	r1, r8
 8009ad6:	1851      	adds	r1, r2, r1
 8009ad8:	6039      	str	r1, [r7, #0]
 8009ada:	4649      	mov	r1, r9
 8009adc:	414b      	adcs	r3, r1
 8009ade:	607b      	str	r3, [r7, #4]
 8009ae0:	f04f 0200 	mov.w	r2, #0
 8009ae4:	f04f 0300 	mov.w	r3, #0
 8009ae8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009aec:	4659      	mov	r1, fp
 8009aee:	00cb      	lsls	r3, r1, #3
 8009af0:	4651      	mov	r1, sl
 8009af2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009af6:	4651      	mov	r1, sl
 8009af8:	00ca      	lsls	r2, r1, #3
 8009afa:	4610      	mov	r0, r2
 8009afc:	4619      	mov	r1, r3
 8009afe:	4603      	mov	r3, r0
 8009b00:	4642      	mov	r2, r8
 8009b02:	189b      	adds	r3, r3, r2
 8009b04:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009b06:	464b      	mov	r3, r9
 8009b08:	460a      	mov	r2, r1
 8009b0a:	eb42 0303 	adc.w	r3, r2, r3
 8009b0e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009b10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b14:	685b      	ldr	r3, [r3, #4]
 8009b16:	2200      	movs	r2, #0
 8009b18:	663b      	str	r3, [r7, #96]	@ 0x60
 8009b1a:	667a      	str	r2, [r7, #100]	@ 0x64
 8009b1c:	f04f 0200 	mov.w	r2, #0
 8009b20:	f04f 0300 	mov.w	r3, #0
 8009b24:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009b28:	4649      	mov	r1, r9
 8009b2a:	008b      	lsls	r3, r1, #2
 8009b2c:	4641      	mov	r1, r8
 8009b2e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009b32:	4641      	mov	r1, r8
 8009b34:	008a      	lsls	r2, r1, #2
 8009b36:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009b3a:	f7f6 fb4d 	bl	80001d8 <__aeabi_uldivmod>
 8009b3e:	4602      	mov	r2, r0
 8009b40:	460b      	mov	r3, r1
 8009b42:	4b0d      	ldr	r3, [pc, #52]	@ (8009b78 <UART_SetConfig+0x4e4>)
 8009b44:	fba3 1302 	umull	r1, r3, r3, r2
 8009b48:	095b      	lsrs	r3, r3, #5
 8009b4a:	2164      	movs	r1, #100	@ 0x64
 8009b4c:	fb01 f303 	mul.w	r3, r1, r3
 8009b50:	1ad3      	subs	r3, r2, r3
 8009b52:	011b      	lsls	r3, r3, #4
 8009b54:	3332      	adds	r3, #50	@ 0x32
 8009b56:	4a08      	ldr	r2, [pc, #32]	@ (8009b78 <UART_SetConfig+0x4e4>)
 8009b58:	fba2 2303 	umull	r2, r3, r2, r3
 8009b5c:	095b      	lsrs	r3, r3, #5
 8009b5e:	f003 020f 	and.w	r2, r3, #15
 8009b62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	4422      	add	r2, r4
 8009b6a:	609a      	str	r2, [r3, #8]
}
 8009b6c:	bf00      	nop
 8009b6e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009b72:	46bd      	mov	sp, r7
 8009b74:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009b78:	51eb851f 	.word	0x51eb851f

08009b7c <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8009b7c:	b084      	sub	sp, #16
 8009b7e:	b480      	push	{r7}
 8009b80:	b085      	sub	sp, #20
 8009b82:	af00      	add	r7, sp, #0
 8009b84:	6078      	str	r0, [r7, #4]
 8009b86:	f107 001c 	add.w	r0, r7, #28
 8009b8a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8009b8e:	2300      	movs	r3, #0
 8009b90:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8009b92:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8009b94:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8009b96:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8009b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 8009b9a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8009b9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8009b9e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8009ba0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8009ba2:	431a      	orrs	r2, r3
             Init.ClockDiv
 8009ba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 8009ba6:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8009ba8:	68fa      	ldr	r2, [r7, #12]
 8009baa:	4313      	orrs	r3, r2
 8009bac:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	685b      	ldr	r3, [r3, #4]
 8009bb2:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 8009bb6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009bba:	68fa      	ldr	r2, [r7, #12]
 8009bbc:	431a      	orrs	r2, r3
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009bc2:	2300      	movs	r3, #0
}
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	3714      	adds	r7, #20
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bce:	b004      	add	sp, #16
 8009bd0:	4770      	bx	lr

08009bd2 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8009bd2:	b480      	push	{r7}
 8009bd4:	b083      	sub	sp, #12
 8009bd6:	af00      	add	r7, sp, #0
 8009bd8:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8009be0:	4618      	mov	r0, r3
 8009be2:	370c      	adds	r7, #12
 8009be4:	46bd      	mov	sp, r7
 8009be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bea:	4770      	bx	lr

08009bec <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8009bec:	b480      	push	{r7}
 8009bee:	b083      	sub	sp, #12
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	6078      	str	r0, [r7, #4]
 8009bf4:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8009bf6:	683b      	ldr	r3, [r7, #0]
 8009bf8:	681a      	ldr	r2, [r3, #0]
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8009c00:	2300      	movs	r3, #0
}
 8009c02:	4618      	mov	r0, r3
 8009c04:	370c      	adds	r7, #12
 8009c06:	46bd      	mov	sp, r7
 8009c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c0c:	4770      	bx	lr

08009c0e <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8009c0e:	b480      	push	{r7}
 8009c10:	b083      	sub	sp, #12
 8009c12:	af00      	add	r7, sp, #0
 8009c14:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	2203      	movs	r2, #3
 8009c1a:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8009c1c:	2300      	movs	r3, #0
}
 8009c1e:	4618      	mov	r0, r3
 8009c20:	370c      	adds	r7, #12
 8009c22:	46bd      	mov	sp, r7
 8009c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c28:	4770      	bx	lr

08009c2a <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8009c2a:	b480      	push	{r7}
 8009c2c:	b083      	sub	sp, #12
 8009c2e:	af00      	add	r7, sp, #0
 8009c30:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	f003 0303 	and.w	r3, r3, #3
}
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	370c      	adds	r7, #12
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c44:	4770      	bx	lr

08009c46 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8009c46:	b480      	push	{r7}
 8009c48:	b085      	sub	sp, #20
 8009c4a:	af00      	add	r7, sp, #0
 8009c4c:	6078      	str	r0, [r7, #4]
 8009c4e:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009c50:	2300      	movs	r3, #0
 8009c52:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8009c54:	683b      	ldr	r3, [r7, #0]
 8009c56:	681a      	ldr	r2, [r3, #0]
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009c5c:	683b      	ldr	r3, [r7, #0]
 8009c5e:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8009c60:	683b      	ldr	r3, [r7, #0]
 8009c62:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009c64:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8009c66:	683b      	ldr	r3, [r7, #0]
 8009c68:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8009c6a:	431a      	orrs	r2, r3
                       Command->CPSM);
 8009c6c:	683b      	ldr	r3, [r7, #0]
 8009c6e:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8009c70:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009c72:	68fa      	ldr	r2, [r7, #12]
 8009c74:	4313      	orrs	r3, r2
 8009c76:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	68db      	ldr	r3, [r3, #12]
 8009c7c:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8009c80:	f023 030f 	bic.w	r3, r3, #15
 8009c84:	68fa      	ldr	r2, [r7, #12]
 8009c86:	431a      	orrs	r2, r3
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8009c8c:	2300      	movs	r3, #0
}
 8009c8e:	4618      	mov	r0, r3
 8009c90:	3714      	adds	r7, #20
 8009c92:	46bd      	mov	sp, r7
 8009c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c98:	4770      	bx	lr

08009c9a <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8009c9a:	b480      	push	{r7}
 8009c9c:	b083      	sub	sp, #12
 8009c9e:	af00      	add	r7, sp, #0
 8009ca0:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	691b      	ldr	r3, [r3, #16]
 8009ca6:	b2db      	uxtb	r3, r3
}
 8009ca8:	4618      	mov	r0, r3
 8009caa:	370c      	adds	r7, #12
 8009cac:	46bd      	mov	sp, r7
 8009cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb2:	4770      	bx	lr

08009cb4 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8009cb4:	b480      	push	{r7}
 8009cb6:	b085      	sub	sp, #20
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	6078      	str	r0, [r7, #4]
 8009cbc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	3314      	adds	r3, #20
 8009cc2:	461a      	mov	r2, r3
 8009cc4:	683b      	ldr	r3, [r7, #0]
 8009cc6:	4413      	add	r3, r2
 8009cc8:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	681b      	ldr	r3, [r3, #0]
}  
 8009cce:	4618      	mov	r0, r3
 8009cd0:	3714      	adds	r7, #20
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd8:	4770      	bx	lr

08009cda <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8009cda:	b480      	push	{r7}
 8009cdc:	b085      	sub	sp, #20
 8009cde:	af00      	add	r7, sp, #0
 8009ce0:	6078      	str	r0, [r7, #4]
 8009ce2:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8009ce8:	683b      	ldr	r3, [r7, #0]
 8009cea:	681a      	ldr	r2, [r3, #0]
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8009cf0:	683b      	ldr	r3, [r7, #0]
 8009cf2:	685a      	ldr	r2, [r3, #4]
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009cf8:	683b      	ldr	r3, [r7, #0]
 8009cfa:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8009cfc:	683b      	ldr	r3, [r7, #0]
 8009cfe:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009d00:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8009d02:	683b      	ldr	r3, [r7, #0]
 8009d04:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8009d06:	431a      	orrs	r2, r3
                       Data->DPSM);
 8009d08:	683b      	ldr	r3, [r7, #0]
 8009d0a:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8009d0c:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009d0e:	68fa      	ldr	r2, [r7, #12]
 8009d10:	4313      	orrs	r3, r2
 8009d12:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d18:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	431a      	orrs	r2, r3
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8009d24:	2300      	movs	r3, #0

}
 8009d26:	4618      	mov	r0, r3
 8009d28:	3714      	adds	r7, #20
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d30:	4770      	bx	lr

08009d32 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8009d32:	b580      	push	{r7, lr}
 8009d34:	b088      	sub	sp, #32
 8009d36:	af00      	add	r7, sp, #0
 8009d38:	6078      	str	r0, [r7, #4]
 8009d3a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8009d3c:	683b      	ldr	r3, [r7, #0]
 8009d3e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8009d40:	2310      	movs	r3, #16
 8009d42:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009d44:	2340      	movs	r3, #64	@ 0x40
 8009d46:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009d48:	2300      	movs	r3, #0
 8009d4a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009d4c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009d50:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009d52:	f107 0308 	add.w	r3, r7, #8
 8009d56:	4619      	mov	r1, r3
 8009d58:	6878      	ldr	r0, [r7, #4]
 8009d5a:	f7ff ff74 	bl	8009c46 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8009d5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009d62:	2110      	movs	r1, #16
 8009d64:	6878      	ldr	r0, [r7, #4]
 8009d66:	f000 f9d7 	bl	800a118 <SDMMC_GetCmdResp1>
 8009d6a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009d6c:	69fb      	ldr	r3, [r7, #28]
}
 8009d6e:	4618      	mov	r0, r3
 8009d70:	3720      	adds	r7, #32
 8009d72:	46bd      	mov	sp, r7
 8009d74:	bd80      	pop	{r7, pc}

08009d76 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8009d76:	b580      	push	{r7, lr}
 8009d78:	b088      	sub	sp, #32
 8009d7a:	af00      	add	r7, sp, #0
 8009d7c:	6078      	str	r0, [r7, #4]
 8009d7e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009d80:	683b      	ldr	r3, [r7, #0]
 8009d82:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8009d84:	2311      	movs	r3, #17
 8009d86:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009d88:	2340      	movs	r3, #64	@ 0x40
 8009d8a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009d90:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009d94:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009d96:	f107 0308 	add.w	r3, r7, #8
 8009d9a:	4619      	mov	r1, r3
 8009d9c:	6878      	ldr	r0, [r7, #4]
 8009d9e:	f7ff ff52 	bl	8009c46 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8009da2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009da6:	2111      	movs	r1, #17
 8009da8:	6878      	ldr	r0, [r7, #4]
 8009daa:	f000 f9b5 	bl	800a118 <SDMMC_GetCmdResp1>
 8009dae:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009db0:	69fb      	ldr	r3, [r7, #28]
}
 8009db2:	4618      	mov	r0, r3
 8009db4:	3720      	adds	r7, #32
 8009db6:	46bd      	mov	sp, r7
 8009db8:	bd80      	pop	{r7, pc}

08009dba <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8009dba:	b580      	push	{r7, lr}
 8009dbc:	b088      	sub	sp, #32
 8009dbe:	af00      	add	r7, sp, #0
 8009dc0:	6078      	str	r0, [r7, #4]
 8009dc2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009dc4:	683b      	ldr	r3, [r7, #0]
 8009dc6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8009dc8:	2312      	movs	r3, #18
 8009dca:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009dcc:	2340      	movs	r3, #64	@ 0x40
 8009dce:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009dd4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009dd8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009dda:	f107 0308 	add.w	r3, r7, #8
 8009dde:	4619      	mov	r1, r3
 8009de0:	6878      	ldr	r0, [r7, #4]
 8009de2:	f7ff ff30 	bl	8009c46 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8009de6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009dea:	2112      	movs	r1, #18
 8009dec:	6878      	ldr	r0, [r7, #4]
 8009dee:	f000 f993 	bl	800a118 <SDMMC_GetCmdResp1>
 8009df2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009df4:	69fb      	ldr	r3, [r7, #28]
}
 8009df6:	4618      	mov	r0, r3
 8009df8:	3720      	adds	r7, #32
 8009dfa:	46bd      	mov	sp, r7
 8009dfc:	bd80      	pop	{r7, pc}

08009dfe <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8009dfe:	b580      	push	{r7, lr}
 8009e00:	b088      	sub	sp, #32
 8009e02:	af00      	add	r7, sp, #0
 8009e04:	6078      	str	r0, [r7, #4]
 8009e06:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009e08:	683b      	ldr	r3, [r7, #0]
 8009e0a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8009e0c:	2318      	movs	r3, #24
 8009e0e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009e10:	2340      	movs	r3, #64	@ 0x40
 8009e12:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009e14:	2300      	movs	r3, #0
 8009e16:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009e18:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009e1c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009e1e:	f107 0308 	add.w	r3, r7, #8
 8009e22:	4619      	mov	r1, r3
 8009e24:	6878      	ldr	r0, [r7, #4]
 8009e26:	f7ff ff0e 	bl	8009c46 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8009e2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009e2e:	2118      	movs	r1, #24
 8009e30:	6878      	ldr	r0, [r7, #4]
 8009e32:	f000 f971 	bl	800a118 <SDMMC_GetCmdResp1>
 8009e36:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009e38:	69fb      	ldr	r3, [r7, #28]
}
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	3720      	adds	r7, #32
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	bd80      	pop	{r7, pc}

08009e42 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8009e42:	b580      	push	{r7, lr}
 8009e44:	b088      	sub	sp, #32
 8009e46:	af00      	add	r7, sp, #0
 8009e48:	6078      	str	r0, [r7, #4]
 8009e4a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009e4c:	683b      	ldr	r3, [r7, #0]
 8009e4e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8009e50:	2319      	movs	r3, #25
 8009e52:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009e54:	2340      	movs	r3, #64	@ 0x40
 8009e56:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009e58:	2300      	movs	r3, #0
 8009e5a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009e5c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009e60:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009e62:	f107 0308 	add.w	r3, r7, #8
 8009e66:	4619      	mov	r1, r3
 8009e68:	6878      	ldr	r0, [r7, #4]
 8009e6a:	f7ff feec 	bl	8009c46 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8009e6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009e72:	2119      	movs	r1, #25
 8009e74:	6878      	ldr	r0, [r7, #4]
 8009e76:	f000 f94f 	bl	800a118 <SDMMC_GetCmdResp1>
 8009e7a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009e7c:	69fb      	ldr	r3, [r7, #28]
}
 8009e7e:	4618      	mov	r0, r3
 8009e80:	3720      	adds	r7, #32
 8009e82:	46bd      	mov	sp, r7
 8009e84:	bd80      	pop	{r7, pc}
	...

08009e88 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	b088      	sub	sp, #32
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8009e90:	2300      	movs	r3, #0
 8009e92:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8009e94:	230c      	movs	r3, #12
 8009e96:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009e98:	2340      	movs	r3, #64	@ 0x40
 8009e9a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009ea0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009ea4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009ea6:	f107 0308 	add.w	r3, r7, #8
 8009eaa:	4619      	mov	r1, r3
 8009eac:	6878      	ldr	r0, [r7, #4]
 8009eae:	f7ff feca 	bl	8009c46 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8009eb2:	4a05      	ldr	r2, [pc, #20]	@ (8009ec8 <SDMMC_CmdStopTransfer+0x40>)
 8009eb4:	210c      	movs	r1, #12
 8009eb6:	6878      	ldr	r0, [r7, #4]
 8009eb8:	f000 f92e 	bl	800a118 <SDMMC_GetCmdResp1>
 8009ebc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009ebe:	69fb      	ldr	r3, [r7, #28]
}
 8009ec0:	4618      	mov	r0, r3
 8009ec2:	3720      	adds	r7, #32
 8009ec4:	46bd      	mov	sp, r7
 8009ec6:	bd80      	pop	{r7, pc}
 8009ec8:	05f5e100 	.word	0x05f5e100

08009ecc <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8009ecc:	b580      	push	{r7, lr}
 8009ece:	b08a      	sub	sp, #40	@ 0x28
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	60f8      	str	r0, [r7, #12]
 8009ed4:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8009ed8:	683b      	ldr	r3, [r7, #0]
 8009eda:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8009edc:	2307      	movs	r3, #7
 8009ede:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009ee0:	2340      	movs	r3, #64	@ 0x40
 8009ee2:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009ee4:	2300      	movs	r3, #0
 8009ee6:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009ee8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009eec:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009eee:	f107 0310 	add.w	r3, r7, #16
 8009ef2:	4619      	mov	r1, r3
 8009ef4:	68f8      	ldr	r0, [r7, #12]
 8009ef6:	f7ff fea6 	bl	8009c46 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8009efa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009efe:	2107      	movs	r1, #7
 8009f00:	68f8      	ldr	r0, [r7, #12]
 8009f02:	f000 f909 	bl	800a118 <SDMMC_GetCmdResp1>
 8009f06:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8009f08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009f0a:	4618      	mov	r0, r3
 8009f0c:	3728      	adds	r7, #40	@ 0x28
 8009f0e:	46bd      	mov	sp, r7
 8009f10:	bd80      	pop	{r7, pc}

08009f12 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8009f12:	b580      	push	{r7, lr}
 8009f14:	b088      	sub	sp, #32
 8009f16:	af00      	add	r7, sp, #0
 8009f18:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8009f1a:	2300      	movs	r3, #0
 8009f1c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8009f1e:	2300      	movs	r3, #0
 8009f20:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8009f22:	2300      	movs	r3, #0
 8009f24:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009f26:	2300      	movs	r3, #0
 8009f28:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009f2a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009f2e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009f30:	f107 0308 	add.w	r3, r7, #8
 8009f34:	4619      	mov	r1, r3
 8009f36:	6878      	ldr	r0, [r7, #4]
 8009f38:	f7ff fe85 	bl	8009c46 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8009f3c:	6878      	ldr	r0, [r7, #4]
 8009f3e:	f000 fb23 	bl	800a588 <SDMMC_GetCmdError>
 8009f42:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009f44:	69fb      	ldr	r3, [r7, #28]
}
 8009f46:	4618      	mov	r0, r3
 8009f48:	3720      	adds	r7, #32
 8009f4a:	46bd      	mov	sp, r7
 8009f4c:	bd80      	pop	{r7, pc}

08009f4e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8009f4e:	b580      	push	{r7, lr}
 8009f50:	b088      	sub	sp, #32
 8009f52:	af00      	add	r7, sp, #0
 8009f54:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8009f56:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8009f5a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8009f5c:	2308      	movs	r3, #8
 8009f5e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009f60:	2340      	movs	r3, #64	@ 0x40
 8009f62:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009f64:	2300      	movs	r3, #0
 8009f66:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009f68:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009f6c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009f6e:	f107 0308 	add.w	r3, r7, #8
 8009f72:	4619      	mov	r1, r3
 8009f74:	6878      	ldr	r0, [r7, #4]
 8009f76:	f7ff fe66 	bl	8009c46 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8009f7a:	6878      	ldr	r0, [r7, #4]
 8009f7c:	f000 fab6 	bl	800a4ec <SDMMC_GetCmdResp7>
 8009f80:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009f82:	69fb      	ldr	r3, [r7, #28]
}
 8009f84:	4618      	mov	r0, r3
 8009f86:	3720      	adds	r7, #32
 8009f88:	46bd      	mov	sp, r7
 8009f8a:	bd80      	pop	{r7, pc}

08009f8c <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009f8c:	b580      	push	{r7, lr}
 8009f8e:	b088      	sub	sp, #32
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	6078      	str	r0, [r7, #4]
 8009f94:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8009f96:	683b      	ldr	r3, [r7, #0]
 8009f98:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8009f9a:	2337      	movs	r3, #55	@ 0x37
 8009f9c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009f9e:	2340      	movs	r3, #64	@ 0x40
 8009fa0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009fa2:	2300      	movs	r3, #0
 8009fa4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009fa6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009faa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009fac:	f107 0308 	add.w	r3, r7, #8
 8009fb0:	4619      	mov	r1, r3
 8009fb2:	6878      	ldr	r0, [r7, #4]
 8009fb4:	f7ff fe47 	bl	8009c46 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8009fb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009fbc:	2137      	movs	r1, #55	@ 0x37
 8009fbe:	6878      	ldr	r0, [r7, #4]
 8009fc0:	f000 f8aa 	bl	800a118 <SDMMC_GetCmdResp1>
 8009fc4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009fc6:	69fb      	ldr	r3, [r7, #28]
}
 8009fc8:	4618      	mov	r0, r3
 8009fca:	3720      	adds	r7, #32
 8009fcc:	46bd      	mov	sp, r7
 8009fce:	bd80      	pop	{r7, pc}

08009fd0 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009fd0:	b580      	push	{r7, lr}
 8009fd2:	b088      	sub	sp, #32
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	6078      	str	r0, [r7, #4]
 8009fd8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8009fda:	683b      	ldr	r3, [r7, #0]
 8009fdc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009fe0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009fe4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8009fe6:	2329      	movs	r3, #41	@ 0x29
 8009fe8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009fea:	2340      	movs	r3, #64	@ 0x40
 8009fec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009fee:	2300      	movs	r3, #0
 8009ff0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009ff2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009ff6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009ff8:	f107 0308 	add.w	r3, r7, #8
 8009ffc:	4619      	mov	r1, r3
 8009ffe:	6878      	ldr	r0, [r7, #4]
 800a000:	f7ff fe21 	bl	8009c46 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800a004:	6878      	ldr	r0, [r7, #4]
 800a006:	f000 f9bd 	bl	800a384 <SDMMC_GetCmdResp3>
 800a00a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a00c:	69fb      	ldr	r3, [r7, #28]
}
 800a00e:	4618      	mov	r0, r3
 800a010:	3720      	adds	r7, #32
 800a012:	46bd      	mov	sp, r7
 800a014:	bd80      	pop	{r7, pc}

0800a016 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800a016:	b580      	push	{r7, lr}
 800a018:	b088      	sub	sp, #32
 800a01a:	af00      	add	r7, sp, #0
 800a01c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800a01e:	2300      	movs	r3, #0
 800a020:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800a022:	2302      	movs	r3, #2
 800a024:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800a026:	23c0      	movs	r3, #192	@ 0xc0
 800a028:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a02a:	2300      	movs	r3, #0
 800a02c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a02e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a032:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a034:	f107 0308 	add.w	r3, r7, #8
 800a038:	4619      	mov	r1, r3
 800a03a:	6878      	ldr	r0, [r7, #4]
 800a03c:	f7ff fe03 	bl	8009c46 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800a040:	6878      	ldr	r0, [r7, #4]
 800a042:	f000 f957 	bl	800a2f4 <SDMMC_GetCmdResp2>
 800a046:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a048:	69fb      	ldr	r3, [r7, #28]
}
 800a04a:	4618      	mov	r0, r3
 800a04c:	3720      	adds	r7, #32
 800a04e:	46bd      	mov	sp, r7
 800a050:	bd80      	pop	{r7, pc}

0800a052 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a052:	b580      	push	{r7, lr}
 800a054:	b088      	sub	sp, #32
 800a056:	af00      	add	r7, sp, #0
 800a058:	6078      	str	r0, [r7, #4]
 800a05a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800a05c:	683b      	ldr	r3, [r7, #0]
 800a05e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800a060:	2309      	movs	r3, #9
 800a062:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800a064:	23c0      	movs	r3, #192	@ 0xc0
 800a066:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a068:	2300      	movs	r3, #0
 800a06a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a06c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a070:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a072:	f107 0308 	add.w	r3, r7, #8
 800a076:	4619      	mov	r1, r3
 800a078:	6878      	ldr	r0, [r7, #4]
 800a07a:	f7ff fde4 	bl	8009c46 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800a07e:	6878      	ldr	r0, [r7, #4]
 800a080:	f000 f938 	bl	800a2f4 <SDMMC_GetCmdResp2>
 800a084:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a086:	69fb      	ldr	r3, [r7, #28]
}
 800a088:	4618      	mov	r0, r3
 800a08a:	3720      	adds	r7, #32
 800a08c:	46bd      	mov	sp, r7
 800a08e:	bd80      	pop	{r7, pc}

0800a090 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800a090:	b580      	push	{r7, lr}
 800a092:	b088      	sub	sp, #32
 800a094:	af00      	add	r7, sp, #0
 800a096:	6078      	str	r0, [r7, #4]
 800a098:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800a09a:	2300      	movs	r3, #0
 800a09c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800a09e:	2303      	movs	r3, #3
 800a0a0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a0a2:	2340      	movs	r3, #64	@ 0x40
 800a0a4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a0a6:	2300      	movs	r3, #0
 800a0a8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a0aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a0ae:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a0b0:	f107 0308 	add.w	r3, r7, #8
 800a0b4:	4619      	mov	r1, r3
 800a0b6:	6878      	ldr	r0, [r7, #4]
 800a0b8:	f7ff fdc5 	bl	8009c46 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800a0bc:	683a      	ldr	r2, [r7, #0]
 800a0be:	2103      	movs	r1, #3
 800a0c0:	6878      	ldr	r0, [r7, #4]
 800a0c2:	f000 f99d 	bl	800a400 <SDMMC_GetCmdResp6>
 800a0c6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a0c8:	69fb      	ldr	r3, [r7, #28]
}
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	3720      	adds	r7, #32
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	bd80      	pop	{r7, pc}

0800a0d2 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a0d2:	b580      	push	{r7, lr}
 800a0d4:	b088      	sub	sp, #32
 800a0d6:	af00      	add	r7, sp, #0
 800a0d8:	6078      	str	r0, [r7, #4]
 800a0da:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800a0dc:	683b      	ldr	r3, [r7, #0]
 800a0de:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800a0e0:	230d      	movs	r3, #13
 800a0e2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a0e4:	2340      	movs	r3, #64	@ 0x40
 800a0e6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a0ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a0f0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a0f2:	f107 0308 	add.w	r3, r7, #8
 800a0f6:	4619      	mov	r1, r3
 800a0f8:	6878      	ldr	r0, [r7, #4]
 800a0fa:	f7ff fda4 	bl	8009c46 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800a0fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a102:	210d      	movs	r1, #13
 800a104:	6878      	ldr	r0, [r7, #4]
 800a106:	f000 f807 	bl	800a118 <SDMMC_GetCmdResp1>
 800a10a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a10c:	69fb      	ldr	r3, [r7, #28]
}
 800a10e:	4618      	mov	r0, r3
 800a110:	3720      	adds	r7, #32
 800a112:	46bd      	mov	sp, r7
 800a114:	bd80      	pop	{r7, pc}
	...

0800a118 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800a118:	b580      	push	{r7, lr}
 800a11a:	b088      	sub	sp, #32
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	60f8      	str	r0, [r7, #12]
 800a120:	460b      	mov	r3, r1
 800a122:	607a      	str	r2, [r7, #4]
 800a124:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800a126:	4b70      	ldr	r3, [pc, #448]	@ (800a2e8 <SDMMC_GetCmdResp1+0x1d0>)
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	4a70      	ldr	r2, [pc, #448]	@ (800a2ec <SDMMC_GetCmdResp1+0x1d4>)
 800a12c:	fba2 2303 	umull	r2, r3, r2, r3
 800a130:	0a5a      	lsrs	r2, r3, #9
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	fb02 f303 	mul.w	r3, r2, r3
 800a138:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800a13a:	69fb      	ldr	r3, [r7, #28]
 800a13c:	1e5a      	subs	r2, r3, #1
 800a13e:	61fa      	str	r2, [r7, #28]
 800a140:	2b00      	cmp	r3, #0
 800a142:	d102      	bne.n	800a14a <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a144:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a148:	e0c9      	b.n	800a2de <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a14e:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a150:	69bb      	ldr	r3, [r7, #24]
 800a152:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a156:	2b00      	cmp	r3, #0
 800a158:	d0ef      	beq.n	800a13a <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a15a:	69bb      	ldr	r3, [r7, #24]
 800a15c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a160:	2b00      	cmp	r3, #0
 800a162:	d1ea      	bne.n	800a13a <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a168:	f003 0304 	and.w	r3, r3, #4
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d004      	beq.n	800a17a <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	2204      	movs	r2, #4
 800a174:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a176:	2304      	movs	r3, #4
 800a178:	e0b1      	b.n	800a2de <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a17e:	f003 0301 	and.w	r3, r3, #1
 800a182:	2b00      	cmp	r3, #0
 800a184:	d004      	beq.n	800a190 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	2201      	movs	r2, #1
 800a18a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a18c:	2301      	movs	r3, #1
 800a18e:	e0a6      	b.n	800a2de <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	22c5      	movs	r2, #197	@ 0xc5
 800a194:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800a196:	68f8      	ldr	r0, [r7, #12]
 800a198:	f7ff fd7f 	bl	8009c9a <SDIO_GetCommandResponse>
 800a19c:	4603      	mov	r3, r0
 800a19e:	461a      	mov	r2, r3
 800a1a0:	7afb      	ldrb	r3, [r7, #11]
 800a1a2:	4293      	cmp	r3, r2
 800a1a4:	d001      	beq.n	800a1aa <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a1a6:	2301      	movs	r3, #1
 800a1a8:	e099      	b.n	800a2de <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800a1aa:	2100      	movs	r1, #0
 800a1ac:	68f8      	ldr	r0, [r7, #12]
 800a1ae:	f7ff fd81 	bl	8009cb4 <SDIO_GetResponse>
 800a1b2:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800a1b4:	697a      	ldr	r2, [r7, #20]
 800a1b6:	4b4e      	ldr	r3, [pc, #312]	@ (800a2f0 <SDMMC_GetCmdResp1+0x1d8>)
 800a1b8:	4013      	ands	r3, r2
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d101      	bne.n	800a1c2 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800a1be:	2300      	movs	r3, #0
 800a1c0:	e08d      	b.n	800a2de <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800a1c2:	697b      	ldr	r3, [r7, #20]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	da02      	bge.n	800a1ce <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800a1c8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a1cc:	e087      	b.n	800a2de <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800a1ce:	697b      	ldr	r3, [r7, #20]
 800a1d0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d001      	beq.n	800a1dc <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800a1d8:	2340      	movs	r3, #64	@ 0x40
 800a1da:	e080      	b.n	800a2de <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800a1dc:	697b      	ldr	r3, [r7, #20]
 800a1de:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d001      	beq.n	800a1ea <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800a1e6:	2380      	movs	r3, #128	@ 0x80
 800a1e8:	e079      	b.n	800a2de <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800a1ea:	697b      	ldr	r3, [r7, #20]
 800a1ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d002      	beq.n	800a1fa <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800a1f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a1f8:	e071      	b.n	800a2de <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800a1fa:	697b      	ldr	r3, [r7, #20]
 800a1fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a200:	2b00      	cmp	r3, #0
 800a202:	d002      	beq.n	800a20a <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800a204:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a208:	e069      	b.n	800a2de <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800a20a:	697b      	ldr	r3, [r7, #20]
 800a20c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a210:	2b00      	cmp	r3, #0
 800a212:	d002      	beq.n	800a21a <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800a214:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a218:	e061      	b.n	800a2de <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800a21a:	697b      	ldr	r3, [r7, #20]
 800a21c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a220:	2b00      	cmp	r3, #0
 800a222:	d002      	beq.n	800a22a <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800a224:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a228:	e059      	b.n	800a2de <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800a22a:	697b      	ldr	r3, [r7, #20]
 800a22c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a230:	2b00      	cmp	r3, #0
 800a232:	d002      	beq.n	800a23a <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a234:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a238:	e051      	b.n	800a2de <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800a23a:	697b      	ldr	r3, [r7, #20]
 800a23c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a240:	2b00      	cmp	r3, #0
 800a242:	d002      	beq.n	800a24a <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a244:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a248:	e049      	b.n	800a2de <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800a24a:	697b      	ldr	r3, [r7, #20]
 800a24c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a250:	2b00      	cmp	r3, #0
 800a252:	d002      	beq.n	800a25a <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800a254:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800a258:	e041      	b.n	800a2de <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800a25a:	697b      	ldr	r3, [r7, #20]
 800a25c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a260:	2b00      	cmp	r3, #0
 800a262:	d002      	beq.n	800a26a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800a264:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a268:	e039      	b.n	800a2de <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800a26a:	697b      	ldr	r3, [r7, #20]
 800a26c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a270:	2b00      	cmp	r3, #0
 800a272:	d002      	beq.n	800a27a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800a274:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800a278:	e031      	b.n	800a2de <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800a27a:	697b      	ldr	r3, [r7, #20]
 800a27c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a280:	2b00      	cmp	r3, #0
 800a282:	d002      	beq.n	800a28a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800a284:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800a288:	e029      	b.n	800a2de <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800a28a:	697b      	ldr	r3, [r7, #20]
 800a28c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a290:	2b00      	cmp	r3, #0
 800a292:	d002      	beq.n	800a29a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800a294:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a298:	e021      	b.n	800a2de <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800a29a:	697b      	ldr	r3, [r7, #20]
 800a29c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d002      	beq.n	800a2aa <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800a2a4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800a2a8:	e019      	b.n	800a2de <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800a2aa:	697b      	ldr	r3, [r7, #20]
 800a2ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d002      	beq.n	800a2ba <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800a2b4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800a2b8:	e011      	b.n	800a2de <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800a2ba:	697b      	ldr	r3, [r7, #20]
 800a2bc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d002      	beq.n	800a2ca <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800a2c4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800a2c8:	e009      	b.n	800a2de <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800a2ca:	697b      	ldr	r3, [r7, #20]
 800a2cc:	f003 0308 	and.w	r3, r3, #8
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d002      	beq.n	800a2da <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800a2d4:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800a2d8:	e001      	b.n	800a2de <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a2da:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800a2de:	4618      	mov	r0, r3
 800a2e0:	3720      	adds	r7, #32
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	bd80      	pop	{r7, pc}
 800a2e6:	bf00      	nop
 800a2e8:	2000000c 	.word	0x2000000c
 800a2ec:	10624dd3 	.word	0x10624dd3
 800a2f0:	fdffe008 	.word	0xfdffe008

0800a2f4 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800a2f4:	b480      	push	{r7}
 800a2f6:	b085      	sub	sp, #20
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a2fc:	4b1f      	ldr	r3, [pc, #124]	@ (800a37c <SDMMC_GetCmdResp2+0x88>)
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	4a1f      	ldr	r2, [pc, #124]	@ (800a380 <SDMMC_GetCmdResp2+0x8c>)
 800a302:	fba2 2303 	umull	r2, r3, r2, r3
 800a306:	0a5b      	lsrs	r3, r3, #9
 800a308:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a30c:	fb02 f303 	mul.w	r3, r2, r3
 800a310:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	1e5a      	subs	r2, r3, #1
 800a316:	60fa      	str	r2, [r7, #12]
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d102      	bne.n	800a322 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a31c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a320:	e026      	b.n	800a370 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a326:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a328:	68bb      	ldr	r3, [r7, #8]
 800a32a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d0ef      	beq.n	800a312 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a332:	68bb      	ldr	r3, [r7, #8]
 800a334:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d1ea      	bne.n	800a312 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a340:	f003 0304 	and.w	r3, r3, #4
 800a344:	2b00      	cmp	r3, #0
 800a346:	d004      	beq.n	800a352 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	2204      	movs	r2, #4
 800a34c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a34e:	2304      	movs	r3, #4
 800a350:	e00e      	b.n	800a370 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a356:	f003 0301 	and.w	r3, r3, #1
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d004      	beq.n	800a368 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	2201      	movs	r2, #1
 800a362:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a364:	2301      	movs	r3, #1
 800a366:	e003      	b.n	800a370 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	22c5      	movs	r2, #197	@ 0xc5
 800a36c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800a36e:	2300      	movs	r3, #0
}
 800a370:	4618      	mov	r0, r3
 800a372:	3714      	adds	r7, #20
 800a374:	46bd      	mov	sp, r7
 800a376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a37a:	4770      	bx	lr
 800a37c:	2000000c 	.word	0x2000000c
 800a380:	10624dd3 	.word	0x10624dd3

0800a384 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800a384:	b480      	push	{r7}
 800a386:	b085      	sub	sp, #20
 800a388:	af00      	add	r7, sp, #0
 800a38a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a38c:	4b1a      	ldr	r3, [pc, #104]	@ (800a3f8 <SDMMC_GetCmdResp3+0x74>)
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	4a1a      	ldr	r2, [pc, #104]	@ (800a3fc <SDMMC_GetCmdResp3+0x78>)
 800a392:	fba2 2303 	umull	r2, r3, r2, r3
 800a396:	0a5b      	lsrs	r3, r3, #9
 800a398:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a39c:	fb02 f303 	mul.w	r3, r2, r3
 800a3a0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	1e5a      	subs	r2, r3, #1
 800a3a6:	60fa      	str	r2, [r7, #12]
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d102      	bne.n	800a3b2 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a3ac:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a3b0:	e01b      	b.n	800a3ea <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3b6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a3b8:	68bb      	ldr	r3, [r7, #8]
 800a3ba:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d0ef      	beq.n	800a3a2 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a3c2:	68bb      	ldr	r3, [r7, #8]
 800a3c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d1ea      	bne.n	800a3a2 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3d0:	f003 0304 	and.w	r3, r3, #4
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d004      	beq.n	800a3e2 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	2204      	movs	r2, #4
 800a3dc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a3de:	2304      	movs	r3, #4
 800a3e0:	e003      	b.n	800a3ea <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	22c5      	movs	r2, #197	@ 0xc5
 800a3e6:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a3e8:	2300      	movs	r3, #0
}
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	3714      	adds	r7, #20
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f4:	4770      	bx	lr
 800a3f6:	bf00      	nop
 800a3f8:	2000000c 	.word	0x2000000c
 800a3fc:	10624dd3 	.word	0x10624dd3

0800a400 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800a400:	b580      	push	{r7, lr}
 800a402:	b088      	sub	sp, #32
 800a404:	af00      	add	r7, sp, #0
 800a406:	60f8      	str	r0, [r7, #12]
 800a408:	460b      	mov	r3, r1
 800a40a:	607a      	str	r2, [r7, #4]
 800a40c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a40e:	4b35      	ldr	r3, [pc, #212]	@ (800a4e4 <SDMMC_GetCmdResp6+0xe4>)
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	4a35      	ldr	r2, [pc, #212]	@ (800a4e8 <SDMMC_GetCmdResp6+0xe8>)
 800a414:	fba2 2303 	umull	r2, r3, r2, r3
 800a418:	0a5b      	lsrs	r3, r3, #9
 800a41a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a41e:	fb02 f303 	mul.w	r3, r2, r3
 800a422:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800a424:	69fb      	ldr	r3, [r7, #28]
 800a426:	1e5a      	subs	r2, r3, #1
 800a428:	61fa      	str	r2, [r7, #28]
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d102      	bne.n	800a434 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a42e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a432:	e052      	b.n	800a4da <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a438:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a43a:	69bb      	ldr	r3, [r7, #24]
 800a43c:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a440:	2b00      	cmp	r3, #0
 800a442:	d0ef      	beq.n	800a424 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a444:	69bb      	ldr	r3, [r7, #24]
 800a446:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d1ea      	bne.n	800a424 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a452:	f003 0304 	and.w	r3, r3, #4
 800a456:	2b00      	cmp	r3, #0
 800a458:	d004      	beq.n	800a464 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	2204      	movs	r2, #4
 800a45e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a460:	2304      	movs	r3, #4
 800a462:	e03a      	b.n	800a4da <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a468:	f003 0301 	and.w	r3, r3, #1
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d004      	beq.n	800a47a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	2201      	movs	r2, #1
 800a474:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a476:	2301      	movs	r3, #1
 800a478:	e02f      	b.n	800a4da <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800a47a:	68f8      	ldr	r0, [r7, #12]
 800a47c:	f7ff fc0d 	bl	8009c9a <SDIO_GetCommandResponse>
 800a480:	4603      	mov	r3, r0
 800a482:	461a      	mov	r2, r3
 800a484:	7afb      	ldrb	r3, [r7, #11]
 800a486:	4293      	cmp	r3, r2
 800a488:	d001      	beq.n	800a48e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a48a:	2301      	movs	r3, #1
 800a48c:	e025      	b.n	800a4da <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	22c5      	movs	r2, #197	@ 0xc5
 800a492:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800a494:	2100      	movs	r1, #0
 800a496:	68f8      	ldr	r0, [r7, #12]
 800a498:	f7ff fc0c 	bl	8009cb4 <SDIO_GetResponse>
 800a49c:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800a49e:	697b      	ldr	r3, [r7, #20]
 800a4a0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d106      	bne.n	800a4b6 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800a4a8:	697b      	ldr	r3, [r7, #20]
 800a4aa:	0c1b      	lsrs	r3, r3, #16
 800a4ac:	b29a      	uxth	r2, r3
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	e011      	b.n	800a4da <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800a4b6:	697b      	ldr	r3, [r7, #20]
 800a4b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d002      	beq.n	800a4c6 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a4c0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a4c4:	e009      	b.n	800a4da <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800a4c6:	697b      	ldr	r3, [r7, #20]
 800a4c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d002      	beq.n	800a4d6 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a4d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a4d4:	e001      	b.n	800a4da <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a4d6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800a4da:	4618      	mov	r0, r3
 800a4dc:	3720      	adds	r7, #32
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	bd80      	pop	{r7, pc}
 800a4e2:	bf00      	nop
 800a4e4:	2000000c 	.word	0x2000000c
 800a4e8:	10624dd3 	.word	0x10624dd3

0800a4ec <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800a4ec:	b480      	push	{r7}
 800a4ee:	b085      	sub	sp, #20
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a4f4:	4b22      	ldr	r3, [pc, #136]	@ (800a580 <SDMMC_GetCmdResp7+0x94>)
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	4a22      	ldr	r2, [pc, #136]	@ (800a584 <SDMMC_GetCmdResp7+0x98>)
 800a4fa:	fba2 2303 	umull	r2, r3, r2, r3
 800a4fe:	0a5b      	lsrs	r3, r3, #9
 800a500:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a504:	fb02 f303 	mul.w	r3, r2, r3
 800a508:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	1e5a      	subs	r2, r3, #1
 800a50e:	60fa      	str	r2, [r7, #12]
 800a510:	2b00      	cmp	r3, #0
 800a512:	d102      	bne.n	800a51a <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a514:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a518:	e02c      	b.n	800a574 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a51e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a520:	68bb      	ldr	r3, [r7, #8]
 800a522:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a526:	2b00      	cmp	r3, #0
 800a528:	d0ef      	beq.n	800a50a <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a52a:	68bb      	ldr	r3, [r7, #8]
 800a52c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a530:	2b00      	cmp	r3, #0
 800a532:	d1ea      	bne.n	800a50a <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a538:	f003 0304 	and.w	r3, r3, #4
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d004      	beq.n	800a54a <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	2204      	movs	r2, #4
 800a544:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a546:	2304      	movs	r3, #4
 800a548:	e014      	b.n	800a574 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a54e:	f003 0301 	and.w	r3, r3, #1
 800a552:	2b00      	cmp	r3, #0
 800a554:	d004      	beq.n	800a560 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	2201      	movs	r2, #1
 800a55a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a55c:	2301      	movs	r3, #1
 800a55e:	e009      	b.n	800a574 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a564:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d002      	beq.n	800a572 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	2240      	movs	r2, #64	@ 0x40
 800a570:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a572:	2300      	movs	r3, #0
  
}
 800a574:	4618      	mov	r0, r3
 800a576:	3714      	adds	r7, #20
 800a578:	46bd      	mov	sp, r7
 800a57a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a57e:	4770      	bx	lr
 800a580:	2000000c 	.word	0x2000000c
 800a584:	10624dd3 	.word	0x10624dd3

0800a588 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800a588:	b480      	push	{r7}
 800a58a:	b085      	sub	sp, #20
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a590:	4b11      	ldr	r3, [pc, #68]	@ (800a5d8 <SDMMC_GetCmdError+0x50>)
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	4a11      	ldr	r2, [pc, #68]	@ (800a5dc <SDMMC_GetCmdError+0x54>)
 800a596:	fba2 2303 	umull	r2, r3, r2, r3
 800a59a:	0a5b      	lsrs	r3, r3, #9
 800a59c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a5a0:	fb02 f303 	mul.w	r3, r2, r3
 800a5a4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	1e5a      	subs	r2, r3, #1
 800a5aa:	60fa      	str	r2, [r7, #12]
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d102      	bne.n	800a5b6 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a5b0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a5b4:	e009      	b.n	800a5ca <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a5ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d0f1      	beq.n	800a5a6 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	22c5      	movs	r2, #197	@ 0xc5
 800a5c6:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800a5c8:	2300      	movs	r3, #0
}
 800a5ca:	4618      	mov	r0, r3
 800a5cc:	3714      	adds	r7, #20
 800a5ce:	46bd      	mov	sp, r7
 800a5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d4:	4770      	bx	lr
 800a5d6:	bf00      	nop
 800a5d8:	2000000c 	.word	0x2000000c
 800a5dc:	10624dd3 	.word	0x10624dd3

0800a5e0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a5e0:	b580      	push	{r7, lr}
 800a5e2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800a5e4:	4904      	ldr	r1, [pc, #16]	@ (800a5f8 <MX_FATFS_Init+0x18>)
 800a5e6:	4805      	ldr	r0, [pc, #20]	@ (800a5fc <MX_FATFS_Init+0x1c>)
 800a5e8:	f003 f886 	bl	800d6f8 <FATFS_LinkDriver>
 800a5ec:	4603      	mov	r3, r0
 800a5ee:	461a      	mov	r2, r3
 800a5f0:	4b03      	ldr	r3, [pc, #12]	@ (800a600 <MX_FATFS_Init+0x20>)
 800a5f2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a5f4:	bf00      	nop
 800a5f6:	bd80      	pop	{r7, pc}
 800a5f8:	200146e4 	.word	0x200146e4
 800a5fc:	0800e988 	.word	0x0800e988
 800a600:	200146e0 	.word	0x200146e0

0800a604 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800a604:	b480      	push	{r7}
 800a606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800a608:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800a60a:	4618      	mov	r0, r3
 800a60c:	46bd      	mov	sp, r7
 800a60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a612:	4770      	bx	lr

0800a614 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800a614:	b580      	push	{r7, lr}
 800a616:	b082      	sub	sp, #8
 800a618:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800a61a:	2300      	movs	r3, #0
 800a61c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800a61e:	f000 f86b 	bl	800a6f8 <BSP_SD_IsDetected>
 800a622:	4603      	mov	r3, r0
 800a624:	2b01      	cmp	r3, #1
 800a626:	d001      	beq.n	800a62c <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800a628:	2301      	movs	r3, #1
 800a62a:	e005      	b.n	800a638 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800a62c:	4804      	ldr	r0, [pc, #16]	@ (800a640 <BSP_SD_Init+0x2c>)
 800a62e:	f7fb f977 	bl	8005920 <HAL_SD_Init>
 800a632:	4603      	mov	r3, r0
 800a634:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 800a636:	79fb      	ldrb	r3, [r7, #7]
}
 800a638:	4618      	mov	r0, r3
 800a63a:	3708      	adds	r7, #8
 800a63c:	46bd      	mov	sp, r7
 800a63e:	bd80      	pop	{r7, pc}
 800a640:	200141a8 	.word	0x200141a8

0800a644 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800a644:	b580      	push	{r7, lr}
 800a646:	b088      	sub	sp, #32
 800a648:	af02      	add	r7, sp, #8
 800a64a:	60f8      	str	r0, [r7, #12]
 800a64c:	60b9      	str	r1, [r7, #8]
 800a64e:	607a      	str	r2, [r7, #4]
 800a650:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800a652:	2300      	movs	r3, #0
 800a654:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800a656:	683b      	ldr	r3, [r7, #0]
 800a658:	9300      	str	r3, [sp, #0]
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	68ba      	ldr	r2, [r7, #8]
 800a65e:	68f9      	ldr	r1, [r7, #12]
 800a660:	4806      	ldr	r0, [pc, #24]	@ (800a67c <BSP_SD_ReadBlocks+0x38>)
 800a662:	f7fb fa0d 	bl	8005a80 <HAL_SD_ReadBlocks>
 800a666:	4603      	mov	r3, r0
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d001      	beq.n	800a670 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800a66c:	2301      	movs	r3, #1
 800a66e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a670:	7dfb      	ldrb	r3, [r7, #23]
}
 800a672:	4618      	mov	r0, r3
 800a674:	3718      	adds	r7, #24
 800a676:	46bd      	mov	sp, r7
 800a678:	bd80      	pop	{r7, pc}
 800a67a:	bf00      	nop
 800a67c:	200141a8 	.word	0x200141a8

0800a680 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800a680:	b580      	push	{r7, lr}
 800a682:	b088      	sub	sp, #32
 800a684:	af02      	add	r7, sp, #8
 800a686:	60f8      	str	r0, [r7, #12]
 800a688:	60b9      	str	r1, [r7, #8]
 800a68a:	607a      	str	r2, [r7, #4]
 800a68c:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800a68e:	2300      	movs	r3, #0
 800a690:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800a692:	683b      	ldr	r3, [r7, #0]
 800a694:	9300      	str	r3, [sp, #0]
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	68ba      	ldr	r2, [r7, #8]
 800a69a:	68f9      	ldr	r1, [r7, #12]
 800a69c:	4806      	ldr	r0, [pc, #24]	@ (800a6b8 <BSP_SD_WriteBlocks+0x38>)
 800a69e:	f7fb fbd5 	bl	8005e4c <HAL_SD_WriteBlocks>
 800a6a2:	4603      	mov	r3, r0
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d001      	beq.n	800a6ac <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800a6a8:	2301      	movs	r3, #1
 800a6aa:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a6ac:	7dfb      	ldrb	r3, [r7, #23]
}
 800a6ae:	4618      	mov	r0, r3
 800a6b0:	3718      	adds	r7, #24
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	bd80      	pop	{r7, pc}
 800a6b6:	bf00      	nop
 800a6b8:	200141a8 	.word	0x200141a8

0800a6bc <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800a6bc:	b580      	push	{r7, lr}
 800a6be:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800a6c0:	4805      	ldr	r0, [pc, #20]	@ (800a6d8 <BSP_SD_GetCardState+0x1c>)
 800a6c2:	f7fb ff21 	bl	8006508 <HAL_SD_GetCardState>
 800a6c6:	4603      	mov	r3, r0
 800a6c8:	2b04      	cmp	r3, #4
 800a6ca:	bf14      	ite	ne
 800a6cc:	2301      	movne	r3, #1
 800a6ce:	2300      	moveq	r3, #0
 800a6d0:	b2db      	uxtb	r3, r3
}
 800a6d2:	4618      	mov	r0, r3
 800a6d4:	bd80      	pop	{r7, pc}
 800a6d6:	bf00      	nop
 800a6d8:	200141a8 	.word	0x200141a8

0800a6dc <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	b082      	sub	sp, #8
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800a6e4:	6879      	ldr	r1, [r7, #4]
 800a6e6:	4803      	ldr	r0, [pc, #12]	@ (800a6f4 <BSP_SD_GetCardInfo+0x18>)
 800a6e8:	f7fb fee2 	bl	80064b0 <HAL_SD_GetCardInfo>
}
 800a6ec:	bf00      	nop
 800a6ee:	3708      	adds	r7, #8
 800a6f0:	46bd      	mov	sp, r7
 800a6f2:	bd80      	pop	{r7, pc}
 800a6f4:	200141a8 	.word	0x200141a8

0800a6f8 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800a6f8:	b480      	push	{r7}
 800a6fa:	b083      	sub	sp, #12
 800a6fc:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800a6fe:	2301      	movs	r3, #1
 800a700:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800a702:	79fb      	ldrb	r3, [r7, #7]
 800a704:	b2db      	uxtb	r3, r3
}
 800a706:	4618      	mov	r0, r3
 800a708:	370c      	adds	r7, #12
 800a70a:	46bd      	mov	sp, r7
 800a70c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a710:	4770      	bx	lr
	...

0800a714 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800a714:	b580      	push	{r7, lr}
 800a716:	b082      	sub	sp, #8
 800a718:	af00      	add	r7, sp, #0
 800a71a:	4603      	mov	r3, r0
 800a71c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800a71e:	4b0b      	ldr	r3, [pc, #44]	@ (800a74c <SD_CheckStatus+0x38>)
 800a720:	2201      	movs	r2, #1
 800a722:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800a724:	f7ff ffca 	bl	800a6bc <BSP_SD_GetCardState>
 800a728:	4603      	mov	r3, r0
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d107      	bne.n	800a73e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800a72e:	4b07      	ldr	r3, [pc, #28]	@ (800a74c <SD_CheckStatus+0x38>)
 800a730:	781b      	ldrb	r3, [r3, #0]
 800a732:	b2db      	uxtb	r3, r3
 800a734:	f023 0301 	bic.w	r3, r3, #1
 800a738:	b2da      	uxtb	r2, r3
 800a73a:	4b04      	ldr	r3, [pc, #16]	@ (800a74c <SD_CheckStatus+0x38>)
 800a73c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800a73e:	4b03      	ldr	r3, [pc, #12]	@ (800a74c <SD_CheckStatus+0x38>)
 800a740:	781b      	ldrb	r3, [r3, #0]
 800a742:	b2db      	uxtb	r3, r3
}
 800a744:	4618      	mov	r0, r3
 800a746:	3708      	adds	r7, #8
 800a748:	46bd      	mov	sp, r7
 800a74a:	bd80      	pop	{r7, pc}
 800a74c:	20000015 	.word	0x20000015

0800a750 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800a750:	b580      	push	{r7, lr}
 800a752:	b082      	sub	sp, #8
 800a754:	af00      	add	r7, sp, #0
 800a756:	4603      	mov	r3, r0
 800a758:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800a75a:	4b0b      	ldr	r3, [pc, #44]	@ (800a788 <SD_initialize+0x38>)
 800a75c:	2201      	movs	r2, #1
 800a75e:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800a760:	f7ff ff58 	bl	800a614 <BSP_SD_Init>
 800a764:	4603      	mov	r3, r0
 800a766:	2b00      	cmp	r3, #0
 800a768:	d107      	bne.n	800a77a <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 800a76a:	79fb      	ldrb	r3, [r7, #7]
 800a76c:	4618      	mov	r0, r3
 800a76e:	f7ff ffd1 	bl	800a714 <SD_CheckStatus>
 800a772:	4603      	mov	r3, r0
 800a774:	461a      	mov	r2, r3
 800a776:	4b04      	ldr	r3, [pc, #16]	@ (800a788 <SD_initialize+0x38>)
 800a778:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800a77a:	4b03      	ldr	r3, [pc, #12]	@ (800a788 <SD_initialize+0x38>)
 800a77c:	781b      	ldrb	r3, [r3, #0]
 800a77e:	b2db      	uxtb	r3, r3
}
 800a780:	4618      	mov	r0, r3
 800a782:	3708      	adds	r7, #8
 800a784:	46bd      	mov	sp, r7
 800a786:	bd80      	pop	{r7, pc}
 800a788:	20000015 	.word	0x20000015

0800a78c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800a78c:	b580      	push	{r7, lr}
 800a78e:	b082      	sub	sp, #8
 800a790:	af00      	add	r7, sp, #0
 800a792:	4603      	mov	r3, r0
 800a794:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800a796:	79fb      	ldrb	r3, [r7, #7]
 800a798:	4618      	mov	r0, r3
 800a79a:	f7ff ffbb 	bl	800a714 <SD_CheckStatus>
 800a79e:	4603      	mov	r3, r0
}
 800a7a0:	4618      	mov	r0, r3
 800a7a2:	3708      	adds	r7, #8
 800a7a4:	46bd      	mov	sp, r7
 800a7a6:	bd80      	pop	{r7, pc}

0800a7a8 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800a7a8:	b580      	push	{r7, lr}
 800a7aa:	b086      	sub	sp, #24
 800a7ac:	af00      	add	r7, sp, #0
 800a7ae:	60b9      	str	r1, [r7, #8]
 800a7b0:	607a      	str	r2, [r7, #4]
 800a7b2:	603b      	str	r3, [r7, #0]
 800a7b4:	4603      	mov	r3, r0
 800a7b6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800a7b8:	2301      	movs	r3, #1
 800a7ba:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800a7bc:	f04f 33ff 	mov.w	r3, #4294967295
 800a7c0:	683a      	ldr	r2, [r7, #0]
 800a7c2:	6879      	ldr	r1, [r7, #4]
 800a7c4:	68b8      	ldr	r0, [r7, #8]
 800a7c6:	f7ff ff3d 	bl	800a644 <BSP_SD_ReadBlocks>
 800a7ca:	4603      	mov	r3, r0
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d107      	bne.n	800a7e0 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800a7d0:	bf00      	nop
 800a7d2:	f7ff ff73 	bl	800a6bc <BSP_SD_GetCardState>
 800a7d6:	4603      	mov	r3, r0
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d1fa      	bne.n	800a7d2 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 800a7dc:	2300      	movs	r3, #0
 800a7de:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800a7e0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a7e2:	4618      	mov	r0, r3
 800a7e4:	3718      	adds	r7, #24
 800a7e6:	46bd      	mov	sp, r7
 800a7e8:	bd80      	pop	{r7, pc}

0800a7ea <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800a7ea:	b580      	push	{r7, lr}
 800a7ec:	b086      	sub	sp, #24
 800a7ee:	af00      	add	r7, sp, #0
 800a7f0:	60b9      	str	r1, [r7, #8]
 800a7f2:	607a      	str	r2, [r7, #4]
 800a7f4:	603b      	str	r3, [r7, #0]
 800a7f6:	4603      	mov	r3, r0
 800a7f8:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800a7fa:	2301      	movs	r3, #1
 800a7fc:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800a7fe:	f04f 33ff 	mov.w	r3, #4294967295
 800a802:	683a      	ldr	r2, [r7, #0]
 800a804:	6879      	ldr	r1, [r7, #4]
 800a806:	68b8      	ldr	r0, [r7, #8]
 800a808:	f7ff ff3a 	bl	800a680 <BSP_SD_WriteBlocks>
 800a80c:	4603      	mov	r3, r0
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d107      	bne.n	800a822 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800a812:	bf00      	nop
 800a814:	f7ff ff52 	bl	800a6bc <BSP_SD_GetCardState>
 800a818:	4603      	mov	r3, r0
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d1fa      	bne.n	800a814 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 800a81e:	2300      	movs	r3, #0
 800a820:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800a822:	7dfb      	ldrb	r3, [r7, #23]
}
 800a824:	4618      	mov	r0, r3
 800a826:	3718      	adds	r7, #24
 800a828:	46bd      	mov	sp, r7
 800a82a:	bd80      	pop	{r7, pc}

0800a82c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800a82c:	b580      	push	{r7, lr}
 800a82e:	b08c      	sub	sp, #48	@ 0x30
 800a830:	af00      	add	r7, sp, #0
 800a832:	4603      	mov	r3, r0
 800a834:	603a      	str	r2, [r7, #0]
 800a836:	71fb      	strb	r3, [r7, #7]
 800a838:	460b      	mov	r3, r1
 800a83a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800a83c:	2301      	movs	r3, #1
 800a83e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800a842:	4b25      	ldr	r3, [pc, #148]	@ (800a8d8 <SD_ioctl+0xac>)
 800a844:	781b      	ldrb	r3, [r3, #0]
 800a846:	b2db      	uxtb	r3, r3
 800a848:	f003 0301 	and.w	r3, r3, #1
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d001      	beq.n	800a854 <SD_ioctl+0x28>
 800a850:	2303      	movs	r3, #3
 800a852:	e03c      	b.n	800a8ce <SD_ioctl+0xa2>

  switch (cmd)
 800a854:	79bb      	ldrb	r3, [r7, #6]
 800a856:	2b03      	cmp	r3, #3
 800a858:	d834      	bhi.n	800a8c4 <SD_ioctl+0x98>
 800a85a:	a201      	add	r2, pc, #4	@ (adr r2, 800a860 <SD_ioctl+0x34>)
 800a85c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a860:	0800a871 	.word	0x0800a871
 800a864:	0800a879 	.word	0x0800a879
 800a868:	0800a891 	.word	0x0800a891
 800a86c:	0800a8ab 	.word	0x0800a8ab
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800a870:	2300      	movs	r3, #0
 800a872:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800a876:	e028      	b.n	800a8ca <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800a878:	f107 030c 	add.w	r3, r7, #12
 800a87c:	4618      	mov	r0, r3
 800a87e:	f7ff ff2d 	bl	800a6dc <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800a882:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a884:	683b      	ldr	r3, [r7, #0]
 800a886:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800a888:	2300      	movs	r3, #0
 800a88a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800a88e:	e01c      	b.n	800a8ca <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800a890:	f107 030c 	add.w	r3, r7, #12
 800a894:	4618      	mov	r0, r3
 800a896:	f7ff ff21 	bl	800a6dc <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800a89a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a89c:	b29a      	uxth	r2, r3
 800a89e:	683b      	ldr	r3, [r7, #0]
 800a8a0:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800a8a2:	2300      	movs	r3, #0
 800a8a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800a8a8:	e00f      	b.n	800a8ca <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800a8aa:	f107 030c 	add.w	r3, r7, #12
 800a8ae:	4618      	mov	r0, r3
 800a8b0:	f7ff ff14 	bl	800a6dc <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800a8b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8b6:	0a5a      	lsrs	r2, r3, #9
 800a8b8:	683b      	ldr	r3, [r7, #0]
 800a8ba:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800a8bc:	2300      	movs	r3, #0
 800a8be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800a8c2:	e002      	b.n	800a8ca <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800a8c4:	2304      	movs	r3, #4
 800a8c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800a8ca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800a8ce:	4618      	mov	r0, r3
 800a8d0:	3730      	adds	r7, #48	@ 0x30
 800a8d2:	46bd      	mov	sp, r7
 800a8d4:	bd80      	pop	{r7, pc}
 800a8d6:	bf00      	nop
 800a8d8:	20000015 	.word	0x20000015

0800a8dc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800a8dc:	b580      	push	{r7, lr}
 800a8de:	b084      	sub	sp, #16
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	4603      	mov	r3, r0
 800a8e4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800a8e6:	79fb      	ldrb	r3, [r7, #7]
 800a8e8:	4a08      	ldr	r2, [pc, #32]	@ (800a90c <disk_status+0x30>)
 800a8ea:	009b      	lsls	r3, r3, #2
 800a8ec:	4413      	add	r3, r2
 800a8ee:	685b      	ldr	r3, [r3, #4]
 800a8f0:	685b      	ldr	r3, [r3, #4]
 800a8f2:	79fa      	ldrb	r2, [r7, #7]
 800a8f4:	4905      	ldr	r1, [pc, #20]	@ (800a90c <disk_status+0x30>)
 800a8f6:	440a      	add	r2, r1
 800a8f8:	7a12      	ldrb	r2, [r2, #8]
 800a8fa:	4610      	mov	r0, r2
 800a8fc:	4798      	blx	r3
 800a8fe:	4603      	mov	r3, r0
 800a900:	73fb      	strb	r3, [r7, #15]
  return stat;
 800a902:	7bfb      	ldrb	r3, [r7, #15]
}
 800a904:	4618      	mov	r0, r3
 800a906:	3710      	adds	r7, #16
 800a908:	46bd      	mov	sp, r7
 800a90a:	bd80      	pop	{r7, pc}
 800a90c:	20014710 	.word	0x20014710

0800a910 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800a910:	b580      	push	{r7, lr}
 800a912:	b084      	sub	sp, #16
 800a914:	af00      	add	r7, sp, #0
 800a916:	4603      	mov	r3, r0
 800a918:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800a91a:	2300      	movs	r3, #0
 800a91c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800a91e:	79fb      	ldrb	r3, [r7, #7]
 800a920:	4a0e      	ldr	r2, [pc, #56]	@ (800a95c <disk_initialize+0x4c>)
 800a922:	5cd3      	ldrb	r3, [r2, r3]
 800a924:	2b00      	cmp	r3, #0
 800a926:	d114      	bne.n	800a952 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800a928:	79fb      	ldrb	r3, [r7, #7]
 800a92a:	4a0c      	ldr	r2, [pc, #48]	@ (800a95c <disk_initialize+0x4c>)
 800a92c:	009b      	lsls	r3, r3, #2
 800a92e:	4413      	add	r3, r2
 800a930:	685b      	ldr	r3, [r3, #4]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	79fa      	ldrb	r2, [r7, #7]
 800a936:	4909      	ldr	r1, [pc, #36]	@ (800a95c <disk_initialize+0x4c>)
 800a938:	440a      	add	r2, r1
 800a93a:	7a12      	ldrb	r2, [r2, #8]
 800a93c:	4610      	mov	r0, r2
 800a93e:	4798      	blx	r3
 800a940:	4603      	mov	r3, r0
 800a942:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800a944:	7bfb      	ldrb	r3, [r7, #15]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d103      	bne.n	800a952 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800a94a:	79fb      	ldrb	r3, [r7, #7]
 800a94c:	4a03      	ldr	r2, [pc, #12]	@ (800a95c <disk_initialize+0x4c>)
 800a94e:	2101      	movs	r1, #1
 800a950:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800a952:	7bfb      	ldrb	r3, [r7, #15]
}
 800a954:	4618      	mov	r0, r3
 800a956:	3710      	adds	r7, #16
 800a958:	46bd      	mov	sp, r7
 800a95a:	bd80      	pop	{r7, pc}
 800a95c:	20014710 	.word	0x20014710

0800a960 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800a960:	b590      	push	{r4, r7, lr}
 800a962:	b087      	sub	sp, #28
 800a964:	af00      	add	r7, sp, #0
 800a966:	60b9      	str	r1, [r7, #8]
 800a968:	607a      	str	r2, [r7, #4]
 800a96a:	603b      	str	r3, [r7, #0]
 800a96c:	4603      	mov	r3, r0
 800a96e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800a970:	7bfb      	ldrb	r3, [r7, #15]
 800a972:	4a0a      	ldr	r2, [pc, #40]	@ (800a99c <disk_read+0x3c>)
 800a974:	009b      	lsls	r3, r3, #2
 800a976:	4413      	add	r3, r2
 800a978:	685b      	ldr	r3, [r3, #4]
 800a97a:	689c      	ldr	r4, [r3, #8]
 800a97c:	7bfb      	ldrb	r3, [r7, #15]
 800a97e:	4a07      	ldr	r2, [pc, #28]	@ (800a99c <disk_read+0x3c>)
 800a980:	4413      	add	r3, r2
 800a982:	7a18      	ldrb	r0, [r3, #8]
 800a984:	683b      	ldr	r3, [r7, #0]
 800a986:	687a      	ldr	r2, [r7, #4]
 800a988:	68b9      	ldr	r1, [r7, #8]
 800a98a:	47a0      	blx	r4
 800a98c:	4603      	mov	r3, r0
 800a98e:	75fb      	strb	r3, [r7, #23]
  return res;
 800a990:	7dfb      	ldrb	r3, [r7, #23]
}
 800a992:	4618      	mov	r0, r3
 800a994:	371c      	adds	r7, #28
 800a996:	46bd      	mov	sp, r7
 800a998:	bd90      	pop	{r4, r7, pc}
 800a99a:	bf00      	nop
 800a99c:	20014710 	.word	0x20014710

0800a9a0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800a9a0:	b590      	push	{r4, r7, lr}
 800a9a2:	b087      	sub	sp, #28
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	60b9      	str	r1, [r7, #8]
 800a9a8:	607a      	str	r2, [r7, #4]
 800a9aa:	603b      	str	r3, [r7, #0]
 800a9ac:	4603      	mov	r3, r0
 800a9ae:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800a9b0:	7bfb      	ldrb	r3, [r7, #15]
 800a9b2:	4a0a      	ldr	r2, [pc, #40]	@ (800a9dc <disk_write+0x3c>)
 800a9b4:	009b      	lsls	r3, r3, #2
 800a9b6:	4413      	add	r3, r2
 800a9b8:	685b      	ldr	r3, [r3, #4]
 800a9ba:	68dc      	ldr	r4, [r3, #12]
 800a9bc:	7bfb      	ldrb	r3, [r7, #15]
 800a9be:	4a07      	ldr	r2, [pc, #28]	@ (800a9dc <disk_write+0x3c>)
 800a9c0:	4413      	add	r3, r2
 800a9c2:	7a18      	ldrb	r0, [r3, #8]
 800a9c4:	683b      	ldr	r3, [r7, #0]
 800a9c6:	687a      	ldr	r2, [r7, #4]
 800a9c8:	68b9      	ldr	r1, [r7, #8]
 800a9ca:	47a0      	blx	r4
 800a9cc:	4603      	mov	r3, r0
 800a9ce:	75fb      	strb	r3, [r7, #23]
  return res;
 800a9d0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a9d2:	4618      	mov	r0, r3
 800a9d4:	371c      	adds	r7, #28
 800a9d6:	46bd      	mov	sp, r7
 800a9d8:	bd90      	pop	{r4, r7, pc}
 800a9da:	bf00      	nop
 800a9dc:	20014710 	.word	0x20014710

0800a9e0 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800a9e0:	b580      	push	{r7, lr}
 800a9e2:	b084      	sub	sp, #16
 800a9e4:	af00      	add	r7, sp, #0
 800a9e6:	4603      	mov	r3, r0
 800a9e8:	603a      	str	r2, [r7, #0]
 800a9ea:	71fb      	strb	r3, [r7, #7]
 800a9ec:	460b      	mov	r3, r1
 800a9ee:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800a9f0:	79fb      	ldrb	r3, [r7, #7]
 800a9f2:	4a09      	ldr	r2, [pc, #36]	@ (800aa18 <disk_ioctl+0x38>)
 800a9f4:	009b      	lsls	r3, r3, #2
 800a9f6:	4413      	add	r3, r2
 800a9f8:	685b      	ldr	r3, [r3, #4]
 800a9fa:	691b      	ldr	r3, [r3, #16]
 800a9fc:	79fa      	ldrb	r2, [r7, #7]
 800a9fe:	4906      	ldr	r1, [pc, #24]	@ (800aa18 <disk_ioctl+0x38>)
 800aa00:	440a      	add	r2, r1
 800aa02:	7a10      	ldrb	r0, [r2, #8]
 800aa04:	79b9      	ldrb	r1, [r7, #6]
 800aa06:	683a      	ldr	r2, [r7, #0]
 800aa08:	4798      	blx	r3
 800aa0a:	4603      	mov	r3, r0
 800aa0c:	73fb      	strb	r3, [r7, #15]
  return res;
 800aa0e:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa10:	4618      	mov	r0, r3
 800aa12:	3710      	adds	r7, #16
 800aa14:	46bd      	mov	sp, r7
 800aa16:	bd80      	pop	{r7, pc}
 800aa18:	20014710 	.word	0x20014710

0800aa1c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800aa1c:	b480      	push	{r7}
 800aa1e:	b085      	sub	sp, #20
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	3301      	adds	r3, #1
 800aa28:	781b      	ldrb	r3, [r3, #0]
 800aa2a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800aa2c:	89fb      	ldrh	r3, [r7, #14]
 800aa2e:	021b      	lsls	r3, r3, #8
 800aa30:	b21a      	sxth	r2, r3
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	781b      	ldrb	r3, [r3, #0]
 800aa36:	b21b      	sxth	r3, r3
 800aa38:	4313      	orrs	r3, r2
 800aa3a:	b21b      	sxth	r3, r3
 800aa3c:	81fb      	strh	r3, [r7, #14]
	return rv;
 800aa3e:	89fb      	ldrh	r3, [r7, #14]
}
 800aa40:	4618      	mov	r0, r3
 800aa42:	3714      	adds	r7, #20
 800aa44:	46bd      	mov	sp, r7
 800aa46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa4a:	4770      	bx	lr

0800aa4c <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800aa4c:	b480      	push	{r7}
 800aa4e:	b085      	sub	sp, #20
 800aa50:	af00      	add	r7, sp, #0
 800aa52:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	3303      	adds	r3, #3
 800aa58:	781b      	ldrb	r3, [r3, #0]
 800aa5a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	021b      	lsls	r3, r3, #8
 800aa60:	687a      	ldr	r2, [r7, #4]
 800aa62:	3202      	adds	r2, #2
 800aa64:	7812      	ldrb	r2, [r2, #0]
 800aa66:	4313      	orrs	r3, r2
 800aa68:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	021b      	lsls	r3, r3, #8
 800aa6e:	687a      	ldr	r2, [r7, #4]
 800aa70:	3201      	adds	r2, #1
 800aa72:	7812      	ldrb	r2, [r2, #0]
 800aa74:	4313      	orrs	r3, r2
 800aa76:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	021b      	lsls	r3, r3, #8
 800aa7c:	687a      	ldr	r2, [r7, #4]
 800aa7e:	7812      	ldrb	r2, [r2, #0]
 800aa80:	4313      	orrs	r3, r2
 800aa82:	60fb      	str	r3, [r7, #12]
	return rv;
 800aa84:	68fb      	ldr	r3, [r7, #12]
}
 800aa86:	4618      	mov	r0, r3
 800aa88:	3714      	adds	r7, #20
 800aa8a:	46bd      	mov	sp, r7
 800aa8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa90:	4770      	bx	lr

0800aa92 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800aa92:	b480      	push	{r7}
 800aa94:	b083      	sub	sp, #12
 800aa96:	af00      	add	r7, sp, #0
 800aa98:	6078      	str	r0, [r7, #4]
 800aa9a:	460b      	mov	r3, r1
 800aa9c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	1c5a      	adds	r2, r3, #1
 800aaa2:	607a      	str	r2, [r7, #4]
 800aaa4:	887a      	ldrh	r2, [r7, #2]
 800aaa6:	b2d2      	uxtb	r2, r2
 800aaa8:	701a      	strb	r2, [r3, #0]
 800aaaa:	887b      	ldrh	r3, [r7, #2]
 800aaac:	0a1b      	lsrs	r3, r3, #8
 800aaae:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	1c5a      	adds	r2, r3, #1
 800aab4:	607a      	str	r2, [r7, #4]
 800aab6:	887a      	ldrh	r2, [r7, #2]
 800aab8:	b2d2      	uxtb	r2, r2
 800aaba:	701a      	strb	r2, [r3, #0]
}
 800aabc:	bf00      	nop
 800aabe:	370c      	adds	r7, #12
 800aac0:	46bd      	mov	sp, r7
 800aac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac6:	4770      	bx	lr

0800aac8 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800aac8:	b480      	push	{r7}
 800aaca:	b083      	sub	sp, #12
 800aacc:	af00      	add	r7, sp, #0
 800aace:	6078      	str	r0, [r7, #4]
 800aad0:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	1c5a      	adds	r2, r3, #1
 800aad6:	607a      	str	r2, [r7, #4]
 800aad8:	683a      	ldr	r2, [r7, #0]
 800aada:	b2d2      	uxtb	r2, r2
 800aadc:	701a      	strb	r2, [r3, #0]
 800aade:	683b      	ldr	r3, [r7, #0]
 800aae0:	0a1b      	lsrs	r3, r3, #8
 800aae2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	1c5a      	adds	r2, r3, #1
 800aae8:	607a      	str	r2, [r7, #4]
 800aaea:	683a      	ldr	r2, [r7, #0]
 800aaec:	b2d2      	uxtb	r2, r2
 800aaee:	701a      	strb	r2, [r3, #0]
 800aaf0:	683b      	ldr	r3, [r7, #0]
 800aaf2:	0a1b      	lsrs	r3, r3, #8
 800aaf4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	1c5a      	adds	r2, r3, #1
 800aafa:	607a      	str	r2, [r7, #4]
 800aafc:	683a      	ldr	r2, [r7, #0]
 800aafe:	b2d2      	uxtb	r2, r2
 800ab00:	701a      	strb	r2, [r3, #0]
 800ab02:	683b      	ldr	r3, [r7, #0]
 800ab04:	0a1b      	lsrs	r3, r3, #8
 800ab06:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	1c5a      	adds	r2, r3, #1
 800ab0c:	607a      	str	r2, [r7, #4]
 800ab0e:	683a      	ldr	r2, [r7, #0]
 800ab10:	b2d2      	uxtb	r2, r2
 800ab12:	701a      	strb	r2, [r3, #0]
}
 800ab14:	bf00      	nop
 800ab16:	370c      	adds	r7, #12
 800ab18:	46bd      	mov	sp, r7
 800ab1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab1e:	4770      	bx	lr

0800ab20 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800ab20:	b480      	push	{r7}
 800ab22:	b087      	sub	sp, #28
 800ab24:	af00      	add	r7, sp, #0
 800ab26:	60f8      	str	r0, [r7, #12]
 800ab28:	60b9      	str	r1, [r7, #8]
 800ab2a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800ab30:	68bb      	ldr	r3, [r7, #8]
 800ab32:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d00d      	beq.n	800ab56 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800ab3a:	693a      	ldr	r2, [r7, #16]
 800ab3c:	1c53      	adds	r3, r2, #1
 800ab3e:	613b      	str	r3, [r7, #16]
 800ab40:	697b      	ldr	r3, [r7, #20]
 800ab42:	1c59      	adds	r1, r3, #1
 800ab44:	6179      	str	r1, [r7, #20]
 800ab46:	7812      	ldrb	r2, [r2, #0]
 800ab48:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	3b01      	subs	r3, #1
 800ab4e:	607b      	str	r3, [r7, #4]
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d1f1      	bne.n	800ab3a <mem_cpy+0x1a>
	}
}
 800ab56:	bf00      	nop
 800ab58:	371c      	adds	r7, #28
 800ab5a:	46bd      	mov	sp, r7
 800ab5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab60:	4770      	bx	lr

0800ab62 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800ab62:	b480      	push	{r7}
 800ab64:	b087      	sub	sp, #28
 800ab66:	af00      	add	r7, sp, #0
 800ab68:	60f8      	str	r0, [r7, #12]
 800ab6a:	60b9      	str	r1, [r7, #8]
 800ab6c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800ab72:	697b      	ldr	r3, [r7, #20]
 800ab74:	1c5a      	adds	r2, r3, #1
 800ab76:	617a      	str	r2, [r7, #20]
 800ab78:	68ba      	ldr	r2, [r7, #8]
 800ab7a:	b2d2      	uxtb	r2, r2
 800ab7c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	3b01      	subs	r3, #1
 800ab82:	607b      	str	r3, [r7, #4]
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d1f3      	bne.n	800ab72 <mem_set+0x10>
}
 800ab8a:	bf00      	nop
 800ab8c:	bf00      	nop
 800ab8e:	371c      	adds	r7, #28
 800ab90:	46bd      	mov	sp, r7
 800ab92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab96:	4770      	bx	lr

0800ab98 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800ab98:	b480      	push	{r7}
 800ab9a:	b089      	sub	sp, #36	@ 0x24
 800ab9c:	af00      	add	r7, sp, #0
 800ab9e:	60f8      	str	r0, [r7, #12]
 800aba0:	60b9      	str	r1, [r7, #8]
 800aba2:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	61fb      	str	r3, [r7, #28]
 800aba8:	68bb      	ldr	r3, [r7, #8]
 800abaa:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800abac:	2300      	movs	r3, #0
 800abae:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800abb0:	69fb      	ldr	r3, [r7, #28]
 800abb2:	1c5a      	adds	r2, r3, #1
 800abb4:	61fa      	str	r2, [r7, #28]
 800abb6:	781b      	ldrb	r3, [r3, #0]
 800abb8:	4619      	mov	r1, r3
 800abba:	69bb      	ldr	r3, [r7, #24]
 800abbc:	1c5a      	adds	r2, r3, #1
 800abbe:	61ba      	str	r2, [r7, #24]
 800abc0:	781b      	ldrb	r3, [r3, #0]
 800abc2:	1acb      	subs	r3, r1, r3
 800abc4:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	3b01      	subs	r3, #1
 800abca:	607b      	str	r3, [r7, #4]
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d002      	beq.n	800abd8 <mem_cmp+0x40>
 800abd2:	697b      	ldr	r3, [r7, #20]
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d0eb      	beq.n	800abb0 <mem_cmp+0x18>

	return r;
 800abd8:	697b      	ldr	r3, [r7, #20]
}
 800abda:	4618      	mov	r0, r3
 800abdc:	3724      	adds	r7, #36	@ 0x24
 800abde:	46bd      	mov	sp, r7
 800abe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe4:	4770      	bx	lr

0800abe6 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800abe6:	b480      	push	{r7}
 800abe8:	b083      	sub	sp, #12
 800abea:	af00      	add	r7, sp, #0
 800abec:	6078      	str	r0, [r7, #4]
 800abee:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800abf0:	e002      	b.n	800abf8 <chk_chr+0x12>
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	3301      	adds	r3, #1
 800abf6:	607b      	str	r3, [r7, #4]
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	781b      	ldrb	r3, [r3, #0]
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d005      	beq.n	800ac0c <chk_chr+0x26>
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	781b      	ldrb	r3, [r3, #0]
 800ac04:	461a      	mov	r2, r3
 800ac06:	683b      	ldr	r3, [r7, #0]
 800ac08:	4293      	cmp	r3, r2
 800ac0a:	d1f2      	bne.n	800abf2 <chk_chr+0xc>
	return *str;
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	781b      	ldrb	r3, [r3, #0]
}
 800ac10:	4618      	mov	r0, r3
 800ac12:	370c      	adds	r7, #12
 800ac14:	46bd      	mov	sp, r7
 800ac16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac1a:	4770      	bx	lr

0800ac1c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ac1c:	b480      	push	{r7}
 800ac1e:	b085      	sub	sp, #20
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	6078      	str	r0, [r7, #4]
 800ac24:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800ac26:	2300      	movs	r3, #0
 800ac28:	60bb      	str	r3, [r7, #8]
 800ac2a:	68bb      	ldr	r3, [r7, #8]
 800ac2c:	60fb      	str	r3, [r7, #12]
 800ac2e:	e029      	b.n	800ac84 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800ac30:	4a27      	ldr	r2, [pc, #156]	@ (800acd0 <chk_lock+0xb4>)
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	011b      	lsls	r3, r3, #4
 800ac36:	4413      	add	r3, r2
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d01d      	beq.n	800ac7a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800ac3e:	4a24      	ldr	r2, [pc, #144]	@ (800acd0 <chk_lock+0xb4>)
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	011b      	lsls	r3, r3, #4
 800ac44:	4413      	add	r3, r2
 800ac46:	681a      	ldr	r2, [r3, #0]
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	429a      	cmp	r2, r3
 800ac4e:	d116      	bne.n	800ac7e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800ac50:	4a1f      	ldr	r2, [pc, #124]	@ (800acd0 <chk_lock+0xb4>)
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	011b      	lsls	r3, r3, #4
 800ac56:	4413      	add	r3, r2
 800ac58:	3304      	adds	r3, #4
 800ac5a:	681a      	ldr	r2, [r3, #0]
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800ac60:	429a      	cmp	r2, r3
 800ac62:	d10c      	bne.n	800ac7e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ac64:	4a1a      	ldr	r2, [pc, #104]	@ (800acd0 <chk_lock+0xb4>)
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	011b      	lsls	r3, r3, #4
 800ac6a:	4413      	add	r3, r2
 800ac6c:	3308      	adds	r3, #8
 800ac6e:	681a      	ldr	r2, [r3, #0]
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800ac74:	429a      	cmp	r2, r3
 800ac76:	d102      	bne.n	800ac7e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ac78:	e007      	b.n	800ac8a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800ac7a:	2301      	movs	r3, #1
 800ac7c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	3301      	adds	r3, #1
 800ac82:	60fb      	str	r3, [r7, #12]
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	2b01      	cmp	r3, #1
 800ac88:	d9d2      	bls.n	800ac30 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	2b02      	cmp	r3, #2
 800ac8e:	d109      	bne.n	800aca4 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800ac90:	68bb      	ldr	r3, [r7, #8]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d102      	bne.n	800ac9c <chk_lock+0x80>
 800ac96:	683b      	ldr	r3, [r7, #0]
 800ac98:	2b02      	cmp	r3, #2
 800ac9a:	d101      	bne.n	800aca0 <chk_lock+0x84>
 800ac9c:	2300      	movs	r3, #0
 800ac9e:	e010      	b.n	800acc2 <chk_lock+0xa6>
 800aca0:	2312      	movs	r3, #18
 800aca2:	e00e      	b.n	800acc2 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800aca4:	683b      	ldr	r3, [r7, #0]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d108      	bne.n	800acbc <chk_lock+0xa0>
 800acaa:	4a09      	ldr	r2, [pc, #36]	@ (800acd0 <chk_lock+0xb4>)
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	011b      	lsls	r3, r3, #4
 800acb0:	4413      	add	r3, r2
 800acb2:	330c      	adds	r3, #12
 800acb4:	881b      	ldrh	r3, [r3, #0]
 800acb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800acba:	d101      	bne.n	800acc0 <chk_lock+0xa4>
 800acbc:	2310      	movs	r3, #16
 800acbe:	e000      	b.n	800acc2 <chk_lock+0xa6>
 800acc0:	2300      	movs	r3, #0
}
 800acc2:	4618      	mov	r0, r3
 800acc4:	3714      	adds	r7, #20
 800acc6:	46bd      	mov	sp, r7
 800acc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800accc:	4770      	bx	lr
 800acce:	bf00      	nop
 800acd0:	200146f0 	.word	0x200146f0

0800acd4 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800acd4:	b480      	push	{r7}
 800acd6:	b083      	sub	sp, #12
 800acd8:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800acda:	2300      	movs	r3, #0
 800acdc:	607b      	str	r3, [r7, #4]
 800acde:	e002      	b.n	800ace6 <enq_lock+0x12>
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	3301      	adds	r3, #1
 800ace4:	607b      	str	r3, [r7, #4]
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	2b01      	cmp	r3, #1
 800acea:	d806      	bhi.n	800acfa <enq_lock+0x26>
 800acec:	4a09      	ldr	r2, [pc, #36]	@ (800ad14 <enq_lock+0x40>)
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	011b      	lsls	r3, r3, #4
 800acf2:	4413      	add	r3, r2
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d1f2      	bne.n	800ace0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	2b02      	cmp	r3, #2
 800acfe:	bf14      	ite	ne
 800ad00:	2301      	movne	r3, #1
 800ad02:	2300      	moveq	r3, #0
 800ad04:	b2db      	uxtb	r3, r3
}
 800ad06:	4618      	mov	r0, r3
 800ad08:	370c      	adds	r7, #12
 800ad0a:	46bd      	mov	sp, r7
 800ad0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad10:	4770      	bx	lr
 800ad12:	bf00      	nop
 800ad14:	200146f0 	.word	0x200146f0

0800ad18 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ad18:	b480      	push	{r7}
 800ad1a:	b085      	sub	sp, #20
 800ad1c:	af00      	add	r7, sp, #0
 800ad1e:	6078      	str	r0, [r7, #4]
 800ad20:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ad22:	2300      	movs	r3, #0
 800ad24:	60fb      	str	r3, [r7, #12]
 800ad26:	e01f      	b.n	800ad68 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800ad28:	4a41      	ldr	r2, [pc, #260]	@ (800ae30 <inc_lock+0x118>)
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	011b      	lsls	r3, r3, #4
 800ad2e:	4413      	add	r3, r2
 800ad30:	681a      	ldr	r2, [r3, #0]
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	429a      	cmp	r2, r3
 800ad38:	d113      	bne.n	800ad62 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800ad3a:	4a3d      	ldr	r2, [pc, #244]	@ (800ae30 <inc_lock+0x118>)
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	011b      	lsls	r3, r3, #4
 800ad40:	4413      	add	r3, r2
 800ad42:	3304      	adds	r3, #4
 800ad44:	681a      	ldr	r2, [r3, #0]
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800ad4a:	429a      	cmp	r2, r3
 800ad4c:	d109      	bne.n	800ad62 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800ad4e:	4a38      	ldr	r2, [pc, #224]	@ (800ae30 <inc_lock+0x118>)
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	011b      	lsls	r3, r3, #4
 800ad54:	4413      	add	r3, r2
 800ad56:	3308      	adds	r3, #8
 800ad58:	681a      	ldr	r2, [r3, #0]
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800ad5e:	429a      	cmp	r2, r3
 800ad60:	d006      	beq.n	800ad70 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	3301      	adds	r3, #1
 800ad66:	60fb      	str	r3, [r7, #12]
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	2b01      	cmp	r3, #1
 800ad6c:	d9dc      	bls.n	800ad28 <inc_lock+0x10>
 800ad6e:	e000      	b.n	800ad72 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800ad70:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	2b02      	cmp	r3, #2
 800ad76:	d132      	bne.n	800adde <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ad78:	2300      	movs	r3, #0
 800ad7a:	60fb      	str	r3, [r7, #12]
 800ad7c:	e002      	b.n	800ad84 <inc_lock+0x6c>
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	3301      	adds	r3, #1
 800ad82:	60fb      	str	r3, [r7, #12]
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	2b01      	cmp	r3, #1
 800ad88:	d806      	bhi.n	800ad98 <inc_lock+0x80>
 800ad8a:	4a29      	ldr	r2, [pc, #164]	@ (800ae30 <inc_lock+0x118>)
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	011b      	lsls	r3, r3, #4
 800ad90:	4413      	add	r3, r2
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d1f2      	bne.n	800ad7e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	2b02      	cmp	r3, #2
 800ad9c:	d101      	bne.n	800ada2 <inc_lock+0x8a>
 800ad9e:	2300      	movs	r3, #0
 800ada0:	e040      	b.n	800ae24 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	681a      	ldr	r2, [r3, #0]
 800ada6:	4922      	ldr	r1, [pc, #136]	@ (800ae30 <inc_lock+0x118>)
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	011b      	lsls	r3, r3, #4
 800adac:	440b      	add	r3, r1
 800adae:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	689a      	ldr	r2, [r3, #8]
 800adb4:	491e      	ldr	r1, [pc, #120]	@ (800ae30 <inc_lock+0x118>)
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	011b      	lsls	r3, r3, #4
 800adba:	440b      	add	r3, r1
 800adbc:	3304      	adds	r3, #4
 800adbe:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	695a      	ldr	r2, [r3, #20]
 800adc4:	491a      	ldr	r1, [pc, #104]	@ (800ae30 <inc_lock+0x118>)
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	011b      	lsls	r3, r3, #4
 800adca:	440b      	add	r3, r1
 800adcc:	3308      	adds	r3, #8
 800adce:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800add0:	4a17      	ldr	r2, [pc, #92]	@ (800ae30 <inc_lock+0x118>)
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	011b      	lsls	r3, r3, #4
 800add6:	4413      	add	r3, r2
 800add8:	330c      	adds	r3, #12
 800adda:	2200      	movs	r2, #0
 800addc:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800adde:	683b      	ldr	r3, [r7, #0]
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d009      	beq.n	800adf8 <inc_lock+0xe0>
 800ade4:	4a12      	ldr	r2, [pc, #72]	@ (800ae30 <inc_lock+0x118>)
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	011b      	lsls	r3, r3, #4
 800adea:	4413      	add	r3, r2
 800adec:	330c      	adds	r3, #12
 800adee:	881b      	ldrh	r3, [r3, #0]
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d001      	beq.n	800adf8 <inc_lock+0xe0>
 800adf4:	2300      	movs	r3, #0
 800adf6:	e015      	b.n	800ae24 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800adf8:	683b      	ldr	r3, [r7, #0]
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d108      	bne.n	800ae10 <inc_lock+0xf8>
 800adfe:	4a0c      	ldr	r2, [pc, #48]	@ (800ae30 <inc_lock+0x118>)
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	011b      	lsls	r3, r3, #4
 800ae04:	4413      	add	r3, r2
 800ae06:	330c      	adds	r3, #12
 800ae08:	881b      	ldrh	r3, [r3, #0]
 800ae0a:	3301      	adds	r3, #1
 800ae0c:	b29a      	uxth	r2, r3
 800ae0e:	e001      	b.n	800ae14 <inc_lock+0xfc>
 800ae10:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ae14:	4906      	ldr	r1, [pc, #24]	@ (800ae30 <inc_lock+0x118>)
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	011b      	lsls	r3, r3, #4
 800ae1a:	440b      	add	r3, r1
 800ae1c:	330c      	adds	r3, #12
 800ae1e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	3301      	adds	r3, #1
}
 800ae24:	4618      	mov	r0, r3
 800ae26:	3714      	adds	r7, #20
 800ae28:	46bd      	mov	sp, r7
 800ae2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae2e:	4770      	bx	lr
 800ae30:	200146f0 	.word	0x200146f0

0800ae34 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800ae34:	b480      	push	{r7}
 800ae36:	b085      	sub	sp, #20
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	3b01      	subs	r3, #1
 800ae40:	607b      	str	r3, [r7, #4]
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	2b01      	cmp	r3, #1
 800ae46:	d825      	bhi.n	800ae94 <dec_lock+0x60>
		n = Files[i].ctr;
 800ae48:	4a17      	ldr	r2, [pc, #92]	@ (800aea8 <dec_lock+0x74>)
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	011b      	lsls	r3, r3, #4
 800ae4e:	4413      	add	r3, r2
 800ae50:	330c      	adds	r3, #12
 800ae52:	881b      	ldrh	r3, [r3, #0]
 800ae54:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800ae56:	89fb      	ldrh	r3, [r7, #14]
 800ae58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ae5c:	d101      	bne.n	800ae62 <dec_lock+0x2e>
 800ae5e:	2300      	movs	r3, #0
 800ae60:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800ae62:	89fb      	ldrh	r3, [r7, #14]
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d002      	beq.n	800ae6e <dec_lock+0x3a>
 800ae68:	89fb      	ldrh	r3, [r7, #14]
 800ae6a:	3b01      	subs	r3, #1
 800ae6c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800ae6e:	4a0e      	ldr	r2, [pc, #56]	@ (800aea8 <dec_lock+0x74>)
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	011b      	lsls	r3, r3, #4
 800ae74:	4413      	add	r3, r2
 800ae76:	330c      	adds	r3, #12
 800ae78:	89fa      	ldrh	r2, [r7, #14]
 800ae7a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800ae7c:	89fb      	ldrh	r3, [r7, #14]
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d105      	bne.n	800ae8e <dec_lock+0x5a>
 800ae82:	4a09      	ldr	r2, [pc, #36]	@ (800aea8 <dec_lock+0x74>)
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	011b      	lsls	r3, r3, #4
 800ae88:	4413      	add	r3, r2
 800ae8a:	2200      	movs	r2, #0
 800ae8c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800ae8e:	2300      	movs	r3, #0
 800ae90:	737b      	strb	r3, [r7, #13]
 800ae92:	e001      	b.n	800ae98 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800ae94:	2302      	movs	r3, #2
 800ae96:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800ae98:	7b7b      	ldrb	r3, [r7, #13]
}
 800ae9a:	4618      	mov	r0, r3
 800ae9c:	3714      	adds	r7, #20
 800ae9e:	46bd      	mov	sp, r7
 800aea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea4:	4770      	bx	lr
 800aea6:	bf00      	nop
 800aea8:	200146f0 	.word	0x200146f0

0800aeac <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800aeac:	b480      	push	{r7}
 800aeae:	b085      	sub	sp, #20
 800aeb0:	af00      	add	r7, sp, #0
 800aeb2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800aeb4:	2300      	movs	r3, #0
 800aeb6:	60fb      	str	r3, [r7, #12]
 800aeb8:	e010      	b.n	800aedc <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800aeba:	4a0d      	ldr	r2, [pc, #52]	@ (800aef0 <clear_lock+0x44>)
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	011b      	lsls	r3, r3, #4
 800aec0:	4413      	add	r3, r2
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	687a      	ldr	r2, [r7, #4]
 800aec6:	429a      	cmp	r2, r3
 800aec8:	d105      	bne.n	800aed6 <clear_lock+0x2a>
 800aeca:	4a09      	ldr	r2, [pc, #36]	@ (800aef0 <clear_lock+0x44>)
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	011b      	lsls	r3, r3, #4
 800aed0:	4413      	add	r3, r2
 800aed2:	2200      	movs	r2, #0
 800aed4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	3301      	adds	r3, #1
 800aeda:	60fb      	str	r3, [r7, #12]
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	2b01      	cmp	r3, #1
 800aee0:	d9eb      	bls.n	800aeba <clear_lock+0xe>
	}
}
 800aee2:	bf00      	nop
 800aee4:	bf00      	nop
 800aee6:	3714      	adds	r7, #20
 800aee8:	46bd      	mov	sp, r7
 800aeea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeee:	4770      	bx	lr
 800aef0:	200146f0 	.word	0x200146f0

0800aef4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800aef4:	b580      	push	{r7, lr}
 800aef6:	b086      	sub	sp, #24
 800aef8:	af00      	add	r7, sp, #0
 800aefa:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800aefc:	2300      	movs	r3, #0
 800aefe:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	78db      	ldrb	r3, [r3, #3]
 800af04:	2b00      	cmp	r3, #0
 800af06:	d034      	beq.n	800af72 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af0c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	7858      	ldrb	r0, [r3, #1]
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800af18:	2301      	movs	r3, #1
 800af1a:	697a      	ldr	r2, [r7, #20]
 800af1c:	f7ff fd40 	bl	800a9a0 <disk_write>
 800af20:	4603      	mov	r3, r0
 800af22:	2b00      	cmp	r3, #0
 800af24:	d002      	beq.n	800af2c <sync_window+0x38>
			res = FR_DISK_ERR;
 800af26:	2301      	movs	r3, #1
 800af28:	73fb      	strb	r3, [r7, #15]
 800af2a:	e022      	b.n	800af72 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	2200      	movs	r2, #0
 800af30:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	6a1b      	ldr	r3, [r3, #32]
 800af36:	697a      	ldr	r2, [r7, #20]
 800af38:	1ad2      	subs	r2, r2, r3
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	699b      	ldr	r3, [r3, #24]
 800af3e:	429a      	cmp	r2, r3
 800af40:	d217      	bcs.n	800af72 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	789b      	ldrb	r3, [r3, #2]
 800af46:	613b      	str	r3, [r7, #16]
 800af48:	e010      	b.n	800af6c <sync_window+0x78>
					wsect += fs->fsize;
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	699b      	ldr	r3, [r3, #24]
 800af4e:	697a      	ldr	r2, [r7, #20]
 800af50:	4413      	add	r3, r2
 800af52:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	7858      	ldrb	r0, [r3, #1]
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800af5e:	2301      	movs	r3, #1
 800af60:	697a      	ldr	r2, [r7, #20]
 800af62:	f7ff fd1d 	bl	800a9a0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800af66:	693b      	ldr	r3, [r7, #16]
 800af68:	3b01      	subs	r3, #1
 800af6a:	613b      	str	r3, [r7, #16]
 800af6c:	693b      	ldr	r3, [r7, #16]
 800af6e:	2b01      	cmp	r3, #1
 800af70:	d8eb      	bhi.n	800af4a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800af72:	7bfb      	ldrb	r3, [r7, #15]
}
 800af74:	4618      	mov	r0, r3
 800af76:	3718      	adds	r7, #24
 800af78:	46bd      	mov	sp, r7
 800af7a:	bd80      	pop	{r7, pc}

0800af7c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800af7c:	b580      	push	{r7, lr}
 800af7e:	b084      	sub	sp, #16
 800af80:	af00      	add	r7, sp, #0
 800af82:	6078      	str	r0, [r7, #4]
 800af84:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800af86:	2300      	movs	r3, #0
 800af88:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af8e:	683a      	ldr	r2, [r7, #0]
 800af90:	429a      	cmp	r2, r3
 800af92:	d01b      	beq.n	800afcc <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800af94:	6878      	ldr	r0, [r7, #4]
 800af96:	f7ff ffad 	bl	800aef4 <sync_window>
 800af9a:	4603      	mov	r3, r0
 800af9c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800af9e:	7bfb      	ldrb	r3, [r7, #15]
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d113      	bne.n	800afcc <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	7858      	ldrb	r0, [r3, #1]
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800afae:	2301      	movs	r3, #1
 800afb0:	683a      	ldr	r2, [r7, #0]
 800afb2:	f7ff fcd5 	bl	800a960 <disk_read>
 800afb6:	4603      	mov	r3, r0
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d004      	beq.n	800afc6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800afbc:	f04f 33ff 	mov.w	r3, #4294967295
 800afc0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800afc2:	2301      	movs	r3, #1
 800afc4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	683a      	ldr	r2, [r7, #0]
 800afca:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 800afcc:	7bfb      	ldrb	r3, [r7, #15]
}
 800afce:	4618      	mov	r0, r3
 800afd0:	3710      	adds	r7, #16
 800afd2:	46bd      	mov	sp, r7
 800afd4:	bd80      	pop	{r7, pc}
	...

0800afd8 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800afd8:	b580      	push	{r7, lr}
 800afda:	b084      	sub	sp, #16
 800afdc:	af00      	add	r7, sp, #0
 800afde:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800afe0:	6878      	ldr	r0, [r7, #4]
 800afe2:	f7ff ff87 	bl	800aef4 <sync_window>
 800afe6:	4603      	mov	r3, r0
 800afe8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800afea:	7bfb      	ldrb	r3, [r7, #15]
 800afec:	2b00      	cmp	r3, #0
 800afee:	d158      	bne.n	800b0a2 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	781b      	ldrb	r3, [r3, #0]
 800aff4:	2b03      	cmp	r3, #3
 800aff6:	d148      	bne.n	800b08a <sync_fs+0xb2>
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	791b      	ldrb	r3, [r3, #4]
 800affc:	2b01      	cmp	r3, #1
 800affe:	d144      	bne.n	800b08a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	3330      	adds	r3, #48	@ 0x30
 800b004:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b008:	2100      	movs	r1, #0
 800b00a:	4618      	mov	r0, r3
 800b00c:	f7ff fda9 	bl	800ab62 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	3330      	adds	r3, #48	@ 0x30
 800b014:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800b018:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800b01c:	4618      	mov	r0, r3
 800b01e:	f7ff fd38 	bl	800aa92 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	3330      	adds	r3, #48	@ 0x30
 800b026:	4921      	ldr	r1, [pc, #132]	@ (800b0ac <sync_fs+0xd4>)
 800b028:	4618      	mov	r0, r3
 800b02a:	f7ff fd4d 	bl	800aac8 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	3330      	adds	r3, #48	@ 0x30
 800b032:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800b036:	491e      	ldr	r1, [pc, #120]	@ (800b0b0 <sync_fs+0xd8>)
 800b038:	4618      	mov	r0, r3
 800b03a:	f7ff fd45 	bl	800aac8 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	3330      	adds	r3, #48	@ 0x30
 800b042:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	691b      	ldr	r3, [r3, #16]
 800b04a:	4619      	mov	r1, r3
 800b04c:	4610      	mov	r0, r2
 800b04e:	f7ff fd3b 	bl	800aac8 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	3330      	adds	r3, #48	@ 0x30
 800b056:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	68db      	ldr	r3, [r3, #12]
 800b05e:	4619      	mov	r1, r3
 800b060:	4610      	mov	r0, r2
 800b062:	f7ff fd31 	bl	800aac8 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	69db      	ldr	r3, [r3, #28]
 800b06a:	1c5a      	adds	r2, r3, #1
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	7858      	ldrb	r0, [r3, #1]
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b07e:	2301      	movs	r3, #1
 800b080:	f7ff fc8e 	bl	800a9a0 <disk_write>
			fs->fsi_flag = 0;
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	2200      	movs	r2, #0
 800b088:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	785b      	ldrb	r3, [r3, #1]
 800b08e:	2200      	movs	r2, #0
 800b090:	2100      	movs	r1, #0
 800b092:	4618      	mov	r0, r3
 800b094:	f7ff fca4 	bl	800a9e0 <disk_ioctl>
 800b098:	4603      	mov	r3, r0
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d001      	beq.n	800b0a2 <sync_fs+0xca>
 800b09e:	2301      	movs	r3, #1
 800b0a0:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800b0a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0a4:	4618      	mov	r0, r3
 800b0a6:	3710      	adds	r7, #16
 800b0a8:	46bd      	mov	sp, r7
 800b0aa:	bd80      	pop	{r7, pc}
 800b0ac:	41615252 	.word	0x41615252
 800b0b0:	61417272 	.word	0x61417272

0800b0b4 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800b0b4:	b480      	push	{r7}
 800b0b6:	b083      	sub	sp, #12
 800b0b8:	af00      	add	r7, sp, #0
 800b0ba:	6078      	str	r0, [r7, #4]
 800b0bc:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800b0be:	683b      	ldr	r3, [r7, #0]
 800b0c0:	3b02      	subs	r3, #2
 800b0c2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	695b      	ldr	r3, [r3, #20]
 800b0c8:	3b02      	subs	r3, #2
 800b0ca:	683a      	ldr	r2, [r7, #0]
 800b0cc:	429a      	cmp	r2, r3
 800b0ce:	d301      	bcc.n	800b0d4 <clust2sect+0x20>
 800b0d0:	2300      	movs	r3, #0
 800b0d2:	e008      	b.n	800b0e6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	895b      	ldrh	r3, [r3, #10]
 800b0d8:	461a      	mov	r2, r3
 800b0da:	683b      	ldr	r3, [r7, #0]
 800b0dc:	fb03 f202 	mul.w	r2, r3, r2
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0e4:	4413      	add	r3, r2
}
 800b0e6:	4618      	mov	r0, r3
 800b0e8:	370c      	adds	r7, #12
 800b0ea:	46bd      	mov	sp, r7
 800b0ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0f0:	4770      	bx	lr

0800b0f2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800b0f2:	b580      	push	{r7, lr}
 800b0f4:	b086      	sub	sp, #24
 800b0f6:	af00      	add	r7, sp, #0
 800b0f8:	6078      	str	r0, [r7, #4]
 800b0fa:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800b102:	683b      	ldr	r3, [r7, #0]
 800b104:	2b01      	cmp	r3, #1
 800b106:	d904      	bls.n	800b112 <get_fat+0x20>
 800b108:	693b      	ldr	r3, [r7, #16]
 800b10a:	695b      	ldr	r3, [r3, #20]
 800b10c:	683a      	ldr	r2, [r7, #0]
 800b10e:	429a      	cmp	r2, r3
 800b110:	d302      	bcc.n	800b118 <get_fat+0x26>
		val = 1;	/* Internal error */
 800b112:	2301      	movs	r3, #1
 800b114:	617b      	str	r3, [r7, #20]
 800b116:	e08e      	b.n	800b236 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800b118:	f04f 33ff 	mov.w	r3, #4294967295
 800b11c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800b11e:	693b      	ldr	r3, [r7, #16]
 800b120:	781b      	ldrb	r3, [r3, #0]
 800b122:	2b03      	cmp	r3, #3
 800b124:	d061      	beq.n	800b1ea <get_fat+0xf8>
 800b126:	2b03      	cmp	r3, #3
 800b128:	dc7b      	bgt.n	800b222 <get_fat+0x130>
 800b12a:	2b01      	cmp	r3, #1
 800b12c:	d002      	beq.n	800b134 <get_fat+0x42>
 800b12e:	2b02      	cmp	r3, #2
 800b130:	d041      	beq.n	800b1b6 <get_fat+0xc4>
 800b132:	e076      	b.n	800b222 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800b134:	683b      	ldr	r3, [r7, #0]
 800b136:	60fb      	str	r3, [r7, #12]
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	085b      	lsrs	r3, r3, #1
 800b13c:	68fa      	ldr	r2, [r7, #12]
 800b13e:	4413      	add	r3, r2
 800b140:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b142:	693b      	ldr	r3, [r7, #16]
 800b144:	6a1a      	ldr	r2, [r3, #32]
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	0a5b      	lsrs	r3, r3, #9
 800b14a:	4413      	add	r3, r2
 800b14c:	4619      	mov	r1, r3
 800b14e:	6938      	ldr	r0, [r7, #16]
 800b150:	f7ff ff14 	bl	800af7c <move_window>
 800b154:	4603      	mov	r3, r0
 800b156:	2b00      	cmp	r3, #0
 800b158:	d166      	bne.n	800b228 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	1c5a      	adds	r2, r3, #1
 800b15e:	60fa      	str	r2, [r7, #12]
 800b160:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b164:	693a      	ldr	r2, [r7, #16]
 800b166:	4413      	add	r3, r2
 800b168:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b16c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b16e:	693b      	ldr	r3, [r7, #16]
 800b170:	6a1a      	ldr	r2, [r3, #32]
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	0a5b      	lsrs	r3, r3, #9
 800b176:	4413      	add	r3, r2
 800b178:	4619      	mov	r1, r3
 800b17a:	6938      	ldr	r0, [r7, #16]
 800b17c:	f7ff fefe 	bl	800af7c <move_window>
 800b180:	4603      	mov	r3, r0
 800b182:	2b00      	cmp	r3, #0
 800b184:	d152      	bne.n	800b22c <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b18c:	693a      	ldr	r2, [r7, #16]
 800b18e:	4413      	add	r3, r2
 800b190:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b194:	021b      	lsls	r3, r3, #8
 800b196:	68ba      	ldr	r2, [r7, #8]
 800b198:	4313      	orrs	r3, r2
 800b19a:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800b19c:	683b      	ldr	r3, [r7, #0]
 800b19e:	f003 0301 	and.w	r3, r3, #1
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d002      	beq.n	800b1ac <get_fat+0xba>
 800b1a6:	68bb      	ldr	r3, [r7, #8]
 800b1a8:	091b      	lsrs	r3, r3, #4
 800b1aa:	e002      	b.n	800b1b2 <get_fat+0xc0>
 800b1ac:	68bb      	ldr	r3, [r7, #8]
 800b1ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b1b2:	617b      	str	r3, [r7, #20]
			break;
 800b1b4:	e03f      	b.n	800b236 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b1b6:	693b      	ldr	r3, [r7, #16]
 800b1b8:	6a1a      	ldr	r2, [r3, #32]
 800b1ba:	683b      	ldr	r3, [r7, #0]
 800b1bc:	0a1b      	lsrs	r3, r3, #8
 800b1be:	4413      	add	r3, r2
 800b1c0:	4619      	mov	r1, r3
 800b1c2:	6938      	ldr	r0, [r7, #16]
 800b1c4:	f7ff feda 	bl	800af7c <move_window>
 800b1c8:	4603      	mov	r3, r0
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d130      	bne.n	800b230 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800b1ce:	693b      	ldr	r3, [r7, #16]
 800b1d0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b1d4:	683b      	ldr	r3, [r7, #0]
 800b1d6:	005b      	lsls	r3, r3, #1
 800b1d8:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800b1dc:	4413      	add	r3, r2
 800b1de:	4618      	mov	r0, r3
 800b1e0:	f7ff fc1c 	bl	800aa1c <ld_word>
 800b1e4:	4603      	mov	r3, r0
 800b1e6:	617b      	str	r3, [r7, #20]
			break;
 800b1e8:	e025      	b.n	800b236 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b1ea:	693b      	ldr	r3, [r7, #16]
 800b1ec:	6a1a      	ldr	r2, [r3, #32]
 800b1ee:	683b      	ldr	r3, [r7, #0]
 800b1f0:	09db      	lsrs	r3, r3, #7
 800b1f2:	4413      	add	r3, r2
 800b1f4:	4619      	mov	r1, r3
 800b1f6:	6938      	ldr	r0, [r7, #16]
 800b1f8:	f7ff fec0 	bl	800af7c <move_window>
 800b1fc:	4603      	mov	r3, r0
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d118      	bne.n	800b234 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800b202:	693b      	ldr	r3, [r7, #16]
 800b204:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b208:	683b      	ldr	r3, [r7, #0]
 800b20a:	009b      	lsls	r3, r3, #2
 800b20c:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800b210:	4413      	add	r3, r2
 800b212:	4618      	mov	r0, r3
 800b214:	f7ff fc1a 	bl	800aa4c <ld_dword>
 800b218:	4603      	mov	r3, r0
 800b21a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800b21e:	617b      	str	r3, [r7, #20]
			break;
 800b220:	e009      	b.n	800b236 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800b222:	2301      	movs	r3, #1
 800b224:	617b      	str	r3, [r7, #20]
 800b226:	e006      	b.n	800b236 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b228:	bf00      	nop
 800b22a:	e004      	b.n	800b236 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b22c:	bf00      	nop
 800b22e:	e002      	b.n	800b236 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b230:	bf00      	nop
 800b232:	e000      	b.n	800b236 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b234:	bf00      	nop
		}
	}

	return val;
 800b236:	697b      	ldr	r3, [r7, #20]
}
 800b238:	4618      	mov	r0, r3
 800b23a:	3718      	adds	r7, #24
 800b23c:	46bd      	mov	sp, r7
 800b23e:	bd80      	pop	{r7, pc}

0800b240 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800b240:	b590      	push	{r4, r7, lr}
 800b242:	b089      	sub	sp, #36	@ 0x24
 800b244:	af00      	add	r7, sp, #0
 800b246:	60f8      	str	r0, [r7, #12]
 800b248:	60b9      	str	r1, [r7, #8]
 800b24a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800b24c:	2302      	movs	r3, #2
 800b24e:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800b250:	68bb      	ldr	r3, [r7, #8]
 800b252:	2b01      	cmp	r3, #1
 800b254:	f240 80d9 	bls.w	800b40a <put_fat+0x1ca>
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	695b      	ldr	r3, [r3, #20]
 800b25c:	68ba      	ldr	r2, [r7, #8]
 800b25e:	429a      	cmp	r2, r3
 800b260:	f080 80d3 	bcs.w	800b40a <put_fat+0x1ca>
		switch (fs->fs_type) {
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	781b      	ldrb	r3, [r3, #0]
 800b268:	2b03      	cmp	r3, #3
 800b26a:	f000 8096 	beq.w	800b39a <put_fat+0x15a>
 800b26e:	2b03      	cmp	r3, #3
 800b270:	f300 80cb 	bgt.w	800b40a <put_fat+0x1ca>
 800b274:	2b01      	cmp	r3, #1
 800b276:	d002      	beq.n	800b27e <put_fat+0x3e>
 800b278:	2b02      	cmp	r3, #2
 800b27a:	d06e      	beq.n	800b35a <put_fat+0x11a>
 800b27c:	e0c5      	b.n	800b40a <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800b27e:	68bb      	ldr	r3, [r7, #8]
 800b280:	61bb      	str	r3, [r7, #24]
 800b282:	69bb      	ldr	r3, [r7, #24]
 800b284:	085b      	lsrs	r3, r3, #1
 800b286:	69ba      	ldr	r2, [r7, #24]
 800b288:	4413      	add	r3, r2
 800b28a:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	6a1a      	ldr	r2, [r3, #32]
 800b290:	69bb      	ldr	r3, [r7, #24]
 800b292:	0a5b      	lsrs	r3, r3, #9
 800b294:	4413      	add	r3, r2
 800b296:	4619      	mov	r1, r3
 800b298:	68f8      	ldr	r0, [r7, #12]
 800b29a:	f7ff fe6f 	bl	800af7c <move_window>
 800b29e:	4603      	mov	r3, r0
 800b2a0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b2a2:	7ffb      	ldrb	r3, [r7, #31]
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	f040 80a9 	bne.w	800b3fc <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b2b0:	69bb      	ldr	r3, [r7, #24]
 800b2b2:	1c59      	adds	r1, r3, #1
 800b2b4:	61b9      	str	r1, [r7, #24]
 800b2b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b2ba:	4413      	add	r3, r2
 800b2bc:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800b2be:	68bb      	ldr	r3, [r7, #8]
 800b2c0:	f003 0301 	and.w	r3, r3, #1
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d00d      	beq.n	800b2e4 <put_fat+0xa4>
 800b2c8:	697b      	ldr	r3, [r7, #20]
 800b2ca:	781b      	ldrb	r3, [r3, #0]
 800b2cc:	b25b      	sxtb	r3, r3
 800b2ce:	f003 030f 	and.w	r3, r3, #15
 800b2d2:	b25a      	sxtb	r2, r3
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	b2db      	uxtb	r3, r3
 800b2d8:	011b      	lsls	r3, r3, #4
 800b2da:	b25b      	sxtb	r3, r3
 800b2dc:	4313      	orrs	r3, r2
 800b2de:	b25b      	sxtb	r3, r3
 800b2e0:	b2db      	uxtb	r3, r3
 800b2e2:	e001      	b.n	800b2e8 <put_fat+0xa8>
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	b2db      	uxtb	r3, r3
 800b2e8:	697a      	ldr	r2, [r7, #20]
 800b2ea:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	2201      	movs	r2, #1
 800b2f0:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	6a1a      	ldr	r2, [r3, #32]
 800b2f6:	69bb      	ldr	r3, [r7, #24]
 800b2f8:	0a5b      	lsrs	r3, r3, #9
 800b2fa:	4413      	add	r3, r2
 800b2fc:	4619      	mov	r1, r3
 800b2fe:	68f8      	ldr	r0, [r7, #12]
 800b300:	f7ff fe3c 	bl	800af7c <move_window>
 800b304:	4603      	mov	r3, r0
 800b306:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b308:	7ffb      	ldrb	r3, [r7, #31]
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d178      	bne.n	800b400 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b314:	69bb      	ldr	r3, [r7, #24]
 800b316:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b31a:	4413      	add	r3, r2
 800b31c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800b31e:	68bb      	ldr	r3, [r7, #8]
 800b320:	f003 0301 	and.w	r3, r3, #1
 800b324:	2b00      	cmp	r3, #0
 800b326:	d003      	beq.n	800b330 <put_fat+0xf0>
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	091b      	lsrs	r3, r3, #4
 800b32c:	b2db      	uxtb	r3, r3
 800b32e:	e00e      	b.n	800b34e <put_fat+0x10e>
 800b330:	697b      	ldr	r3, [r7, #20]
 800b332:	781b      	ldrb	r3, [r3, #0]
 800b334:	b25b      	sxtb	r3, r3
 800b336:	f023 030f 	bic.w	r3, r3, #15
 800b33a:	b25a      	sxtb	r2, r3
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	0a1b      	lsrs	r3, r3, #8
 800b340:	b25b      	sxtb	r3, r3
 800b342:	f003 030f 	and.w	r3, r3, #15
 800b346:	b25b      	sxtb	r3, r3
 800b348:	4313      	orrs	r3, r2
 800b34a:	b25b      	sxtb	r3, r3
 800b34c:	b2db      	uxtb	r3, r3
 800b34e:	697a      	ldr	r2, [r7, #20]
 800b350:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	2201      	movs	r2, #1
 800b356:	70da      	strb	r2, [r3, #3]
			break;
 800b358:	e057      	b.n	800b40a <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	6a1a      	ldr	r2, [r3, #32]
 800b35e:	68bb      	ldr	r3, [r7, #8]
 800b360:	0a1b      	lsrs	r3, r3, #8
 800b362:	4413      	add	r3, r2
 800b364:	4619      	mov	r1, r3
 800b366:	68f8      	ldr	r0, [r7, #12]
 800b368:	f7ff fe08 	bl	800af7c <move_window>
 800b36c:	4603      	mov	r3, r0
 800b36e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b370:	7ffb      	ldrb	r3, [r7, #31]
 800b372:	2b00      	cmp	r3, #0
 800b374:	d146      	bne.n	800b404 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b37c:	68bb      	ldr	r3, [r7, #8]
 800b37e:	005b      	lsls	r3, r3, #1
 800b380:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800b384:	4413      	add	r3, r2
 800b386:	687a      	ldr	r2, [r7, #4]
 800b388:	b292      	uxth	r2, r2
 800b38a:	4611      	mov	r1, r2
 800b38c:	4618      	mov	r0, r3
 800b38e:	f7ff fb80 	bl	800aa92 <st_word>
			fs->wflag = 1;
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	2201      	movs	r2, #1
 800b396:	70da      	strb	r2, [r3, #3]
			break;
 800b398:	e037      	b.n	800b40a <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	6a1a      	ldr	r2, [r3, #32]
 800b39e:	68bb      	ldr	r3, [r7, #8]
 800b3a0:	09db      	lsrs	r3, r3, #7
 800b3a2:	4413      	add	r3, r2
 800b3a4:	4619      	mov	r1, r3
 800b3a6:	68f8      	ldr	r0, [r7, #12]
 800b3a8:	f7ff fde8 	bl	800af7c <move_window>
 800b3ac:	4603      	mov	r3, r0
 800b3ae:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b3b0:	7ffb      	ldrb	r3, [r7, #31]
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d128      	bne.n	800b408 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b3c2:	68bb      	ldr	r3, [r7, #8]
 800b3c4:	009b      	lsls	r3, r3, #2
 800b3c6:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800b3ca:	4413      	add	r3, r2
 800b3cc:	4618      	mov	r0, r3
 800b3ce:	f7ff fb3d 	bl	800aa4c <ld_dword>
 800b3d2:	4603      	mov	r3, r0
 800b3d4:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800b3d8:	4323      	orrs	r3, r4
 800b3da:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b3e2:	68bb      	ldr	r3, [r7, #8]
 800b3e4:	009b      	lsls	r3, r3, #2
 800b3e6:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800b3ea:	4413      	add	r3, r2
 800b3ec:	6879      	ldr	r1, [r7, #4]
 800b3ee:	4618      	mov	r0, r3
 800b3f0:	f7ff fb6a 	bl	800aac8 <st_dword>
			fs->wflag = 1;
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	2201      	movs	r2, #1
 800b3f8:	70da      	strb	r2, [r3, #3]
			break;
 800b3fa:	e006      	b.n	800b40a <put_fat+0x1ca>
			if (res != FR_OK) break;
 800b3fc:	bf00      	nop
 800b3fe:	e004      	b.n	800b40a <put_fat+0x1ca>
			if (res != FR_OK) break;
 800b400:	bf00      	nop
 800b402:	e002      	b.n	800b40a <put_fat+0x1ca>
			if (res != FR_OK) break;
 800b404:	bf00      	nop
 800b406:	e000      	b.n	800b40a <put_fat+0x1ca>
			if (res != FR_OK) break;
 800b408:	bf00      	nop
		}
	}
	return res;
 800b40a:	7ffb      	ldrb	r3, [r7, #31]
}
 800b40c:	4618      	mov	r0, r3
 800b40e:	3724      	adds	r7, #36	@ 0x24
 800b410:	46bd      	mov	sp, r7
 800b412:	bd90      	pop	{r4, r7, pc}

0800b414 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800b414:	b580      	push	{r7, lr}
 800b416:	b088      	sub	sp, #32
 800b418:	af00      	add	r7, sp, #0
 800b41a:	60f8      	str	r0, [r7, #12]
 800b41c:	60b9      	str	r1, [r7, #8]
 800b41e:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800b420:	2300      	movs	r3, #0
 800b422:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800b42a:	68bb      	ldr	r3, [r7, #8]
 800b42c:	2b01      	cmp	r3, #1
 800b42e:	d904      	bls.n	800b43a <remove_chain+0x26>
 800b430:	69bb      	ldr	r3, [r7, #24]
 800b432:	695b      	ldr	r3, [r3, #20]
 800b434:	68ba      	ldr	r2, [r7, #8]
 800b436:	429a      	cmp	r2, r3
 800b438:	d301      	bcc.n	800b43e <remove_chain+0x2a>
 800b43a:	2302      	movs	r3, #2
 800b43c:	e04b      	b.n	800b4d6 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	2b00      	cmp	r3, #0
 800b442:	d00c      	beq.n	800b45e <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800b444:	f04f 32ff 	mov.w	r2, #4294967295
 800b448:	6879      	ldr	r1, [r7, #4]
 800b44a:	69b8      	ldr	r0, [r7, #24]
 800b44c:	f7ff fef8 	bl	800b240 <put_fat>
 800b450:	4603      	mov	r3, r0
 800b452:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800b454:	7ffb      	ldrb	r3, [r7, #31]
 800b456:	2b00      	cmp	r3, #0
 800b458:	d001      	beq.n	800b45e <remove_chain+0x4a>
 800b45a:	7ffb      	ldrb	r3, [r7, #31]
 800b45c:	e03b      	b.n	800b4d6 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800b45e:	68b9      	ldr	r1, [r7, #8]
 800b460:	68f8      	ldr	r0, [r7, #12]
 800b462:	f7ff fe46 	bl	800b0f2 <get_fat>
 800b466:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800b468:	697b      	ldr	r3, [r7, #20]
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d031      	beq.n	800b4d2 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800b46e:	697b      	ldr	r3, [r7, #20]
 800b470:	2b01      	cmp	r3, #1
 800b472:	d101      	bne.n	800b478 <remove_chain+0x64>
 800b474:	2302      	movs	r3, #2
 800b476:	e02e      	b.n	800b4d6 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800b478:	697b      	ldr	r3, [r7, #20]
 800b47a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b47e:	d101      	bne.n	800b484 <remove_chain+0x70>
 800b480:	2301      	movs	r3, #1
 800b482:	e028      	b.n	800b4d6 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800b484:	2200      	movs	r2, #0
 800b486:	68b9      	ldr	r1, [r7, #8]
 800b488:	69b8      	ldr	r0, [r7, #24]
 800b48a:	f7ff fed9 	bl	800b240 <put_fat>
 800b48e:	4603      	mov	r3, r0
 800b490:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800b492:	7ffb      	ldrb	r3, [r7, #31]
 800b494:	2b00      	cmp	r3, #0
 800b496:	d001      	beq.n	800b49c <remove_chain+0x88>
 800b498:	7ffb      	ldrb	r3, [r7, #31]
 800b49a:	e01c      	b.n	800b4d6 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800b49c:	69bb      	ldr	r3, [r7, #24]
 800b49e:	691a      	ldr	r2, [r3, #16]
 800b4a0:	69bb      	ldr	r3, [r7, #24]
 800b4a2:	695b      	ldr	r3, [r3, #20]
 800b4a4:	3b02      	subs	r3, #2
 800b4a6:	429a      	cmp	r2, r3
 800b4a8:	d20b      	bcs.n	800b4c2 <remove_chain+0xae>
			fs->free_clst++;
 800b4aa:	69bb      	ldr	r3, [r7, #24]
 800b4ac:	691b      	ldr	r3, [r3, #16]
 800b4ae:	1c5a      	adds	r2, r3, #1
 800b4b0:	69bb      	ldr	r3, [r7, #24]
 800b4b2:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800b4b4:	69bb      	ldr	r3, [r7, #24]
 800b4b6:	791b      	ldrb	r3, [r3, #4]
 800b4b8:	f043 0301 	orr.w	r3, r3, #1
 800b4bc:	b2da      	uxtb	r2, r3
 800b4be:	69bb      	ldr	r3, [r7, #24]
 800b4c0:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800b4c2:	697b      	ldr	r3, [r7, #20]
 800b4c4:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800b4c6:	69bb      	ldr	r3, [r7, #24]
 800b4c8:	695b      	ldr	r3, [r3, #20]
 800b4ca:	68ba      	ldr	r2, [r7, #8]
 800b4cc:	429a      	cmp	r2, r3
 800b4ce:	d3c6      	bcc.n	800b45e <remove_chain+0x4a>
 800b4d0:	e000      	b.n	800b4d4 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800b4d2:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800b4d4:	2300      	movs	r3, #0
}
 800b4d6:	4618      	mov	r0, r3
 800b4d8:	3720      	adds	r7, #32
 800b4da:	46bd      	mov	sp, r7
 800b4dc:	bd80      	pop	{r7, pc}

0800b4de <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800b4de:	b580      	push	{r7, lr}
 800b4e0:	b088      	sub	sp, #32
 800b4e2:	af00      	add	r7, sp, #0
 800b4e4:	6078      	str	r0, [r7, #4]
 800b4e6:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800b4ee:	683b      	ldr	r3, [r7, #0]
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d10d      	bne.n	800b510 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800b4f4:	693b      	ldr	r3, [r7, #16]
 800b4f6:	68db      	ldr	r3, [r3, #12]
 800b4f8:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800b4fa:	69bb      	ldr	r3, [r7, #24]
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d004      	beq.n	800b50a <create_chain+0x2c>
 800b500:	693b      	ldr	r3, [r7, #16]
 800b502:	695b      	ldr	r3, [r3, #20]
 800b504:	69ba      	ldr	r2, [r7, #24]
 800b506:	429a      	cmp	r2, r3
 800b508:	d31b      	bcc.n	800b542 <create_chain+0x64>
 800b50a:	2301      	movs	r3, #1
 800b50c:	61bb      	str	r3, [r7, #24]
 800b50e:	e018      	b.n	800b542 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800b510:	6839      	ldr	r1, [r7, #0]
 800b512:	6878      	ldr	r0, [r7, #4]
 800b514:	f7ff fded 	bl	800b0f2 <get_fat>
 800b518:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	2b01      	cmp	r3, #1
 800b51e:	d801      	bhi.n	800b524 <create_chain+0x46>
 800b520:	2301      	movs	r3, #1
 800b522:	e070      	b.n	800b606 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b52a:	d101      	bne.n	800b530 <create_chain+0x52>
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	e06a      	b.n	800b606 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800b530:	693b      	ldr	r3, [r7, #16]
 800b532:	695b      	ldr	r3, [r3, #20]
 800b534:	68fa      	ldr	r2, [r7, #12]
 800b536:	429a      	cmp	r2, r3
 800b538:	d201      	bcs.n	800b53e <create_chain+0x60>
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	e063      	b.n	800b606 <create_chain+0x128>
		scl = clst;
 800b53e:	683b      	ldr	r3, [r7, #0]
 800b540:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800b542:	69bb      	ldr	r3, [r7, #24]
 800b544:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800b546:	69fb      	ldr	r3, [r7, #28]
 800b548:	3301      	adds	r3, #1
 800b54a:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800b54c:	693b      	ldr	r3, [r7, #16]
 800b54e:	695b      	ldr	r3, [r3, #20]
 800b550:	69fa      	ldr	r2, [r7, #28]
 800b552:	429a      	cmp	r2, r3
 800b554:	d307      	bcc.n	800b566 <create_chain+0x88>
				ncl = 2;
 800b556:	2302      	movs	r3, #2
 800b558:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800b55a:	69fa      	ldr	r2, [r7, #28]
 800b55c:	69bb      	ldr	r3, [r7, #24]
 800b55e:	429a      	cmp	r2, r3
 800b560:	d901      	bls.n	800b566 <create_chain+0x88>
 800b562:	2300      	movs	r3, #0
 800b564:	e04f      	b.n	800b606 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800b566:	69f9      	ldr	r1, [r7, #28]
 800b568:	6878      	ldr	r0, [r7, #4]
 800b56a:	f7ff fdc2 	bl	800b0f2 <get_fat>
 800b56e:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	2b00      	cmp	r3, #0
 800b574:	d00e      	beq.n	800b594 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	2b01      	cmp	r3, #1
 800b57a:	d003      	beq.n	800b584 <create_chain+0xa6>
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b582:	d101      	bne.n	800b588 <create_chain+0xaa>
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	e03e      	b.n	800b606 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800b588:	69fa      	ldr	r2, [r7, #28]
 800b58a:	69bb      	ldr	r3, [r7, #24]
 800b58c:	429a      	cmp	r2, r3
 800b58e:	d1da      	bne.n	800b546 <create_chain+0x68>
 800b590:	2300      	movs	r3, #0
 800b592:	e038      	b.n	800b606 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800b594:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800b596:	f04f 32ff 	mov.w	r2, #4294967295
 800b59a:	69f9      	ldr	r1, [r7, #28]
 800b59c:	6938      	ldr	r0, [r7, #16]
 800b59e:	f7ff fe4f 	bl	800b240 <put_fat>
 800b5a2:	4603      	mov	r3, r0
 800b5a4:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800b5a6:	7dfb      	ldrb	r3, [r7, #23]
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d109      	bne.n	800b5c0 <create_chain+0xe2>
 800b5ac:	683b      	ldr	r3, [r7, #0]
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d006      	beq.n	800b5c0 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800b5b2:	69fa      	ldr	r2, [r7, #28]
 800b5b4:	6839      	ldr	r1, [r7, #0]
 800b5b6:	6938      	ldr	r0, [r7, #16]
 800b5b8:	f7ff fe42 	bl	800b240 <put_fat>
 800b5bc:	4603      	mov	r3, r0
 800b5be:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800b5c0:	7dfb      	ldrb	r3, [r7, #23]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d116      	bne.n	800b5f4 <create_chain+0x116>
		fs->last_clst = ncl;
 800b5c6:	693b      	ldr	r3, [r7, #16]
 800b5c8:	69fa      	ldr	r2, [r7, #28]
 800b5ca:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800b5cc:	693b      	ldr	r3, [r7, #16]
 800b5ce:	691a      	ldr	r2, [r3, #16]
 800b5d0:	693b      	ldr	r3, [r7, #16]
 800b5d2:	695b      	ldr	r3, [r3, #20]
 800b5d4:	3b02      	subs	r3, #2
 800b5d6:	429a      	cmp	r2, r3
 800b5d8:	d804      	bhi.n	800b5e4 <create_chain+0x106>
 800b5da:	693b      	ldr	r3, [r7, #16]
 800b5dc:	691b      	ldr	r3, [r3, #16]
 800b5de:	1e5a      	subs	r2, r3, #1
 800b5e0:	693b      	ldr	r3, [r7, #16]
 800b5e2:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800b5e4:	693b      	ldr	r3, [r7, #16]
 800b5e6:	791b      	ldrb	r3, [r3, #4]
 800b5e8:	f043 0301 	orr.w	r3, r3, #1
 800b5ec:	b2da      	uxtb	r2, r3
 800b5ee:	693b      	ldr	r3, [r7, #16]
 800b5f0:	711a      	strb	r2, [r3, #4]
 800b5f2:	e007      	b.n	800b604 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800b5f4:	7dfb      	ldrb	r3, [r7, #23]
 800b5f6:	2b01      	cmp	r3, #1
 800b5f8:	d102      	bne.n	800b600 <create_chain+0x122>
 800b5fa:	f04f 33ff 	mov.w	r3, #4294967295
 800b5fe:	e000      	b.n	800b602 <create_chain+0x124>
 800b600:	2301      	movs	r3, #1
 800b602:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800b604:	69fb      	ldr	r3, [r7, #28]
}
 800b606:	4618      	mov	r0, r3
 800b608:	3720      	adds	r7, #32
 800b60a:	46bd      	mov	sp, r7
 800b60c:	bd80      	pop	{r7, pc}

0800b60e <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800b60e:	b480      	push	{r7}
 800b610:	b087      	sub	sp, #28
 800b612:	af00      	add	r7, sp, #0
 800b614:	6078      	str	r0, [r7, #4]
 800b616:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b622:	3304      	adds	r3, #4
 800b624:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800b626:	683b      	ldr	r3, [r7, #0]
 800b628:	0a5b      	lsrs	r3, r3, #9
 800b62a:	68fa      	ldr	r2, [r7, #12]
 800b62c:	8952      	ldrh	r2, [r2, #10]
 800b62e:	fbb3 f3f2 	udiv	r3, r3, r2
 800b632:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b634:	693b      	ldr	r3, [r7, #16]
 800b636:	1d1a      	adds	r2, r3, #4
 800b638:	613a      	str	r2, [r7, #16]
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800b63e:	68bb      	ldr	r3, [r7, #8]
 800b640:	2b00      	cmp	r3, #0
 800b642:	d101      	bne.n	800b648 <clmt_clust+0x3a>
 800b644:	2300      	movs	r3, #0
 800b646:	e010      	b.n	800b66a <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800b648:	697a      	ldr	r2, [r7, #20]
 800b64a:	68bb      	ldr	r3, [r7, #8]
 800b64c:	429a      	cmp	r2, r3
 800b64e:	d307      	bcc.n	800b660 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800b650:	697a      	ldr	r2, [r7, #20]
 800b652:	68bb      	ldr	r3, [r7, #8]
 800b654:	1ad3      	subs	r3, r2, r3
 800b656:	617b      	str	r3, [r7, #20]
 800b658:	693b      	ldr	r3, [r7, #16]
 800b65a:	3304      	adds	r3, #4
 800b65c:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b65e:	e7e9      	b.n	800b634 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800b660:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800b662:	693b      	ldr	r3, [r7, #16]
 800b664:	681a      	ldr	r2, [r3, #0]
 800b666:	697b      	ldr	r3, [r7, #20]
 800b668:	4413      	add	r3, r2
}
 800b66a:	4618      	mov	r0, r3
 800b66c:	371c      	adds	r7, #28
 800b66e:	46bd      	mov	sp, r7
 800b670:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b674:	4770      	bx	lr

0800b676 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800b676:	b580      	push	{r7, lr}
 800b678:	b086      	sub	sp, #24
 800b67a:	af00      	add	r7, sp, #0
 800b67c:	6078      	str	r0, [r7, #4]
 800b67e:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800b686:	683b      	ldr	r3, [r7, #0]
 800b688:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b68c:	d204      	bcs.n	800b698 <dir_sdi+0x22>
 800b68e:	683b      	ldr	r3, [r7, #0]
 800b690:	f003 031f 	and.w	r3, r3, #31
 800b694:	2b00      	cmp	r3, #0
 800b696:	d001      	beq.n	800b69c <dir_sdi+0x26>
		return FR_INT_ERR;
 800b698:	2302      	movs	r3, #2
 800b69a:	e063      	b.n	800b764 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	683a      	ldr	r2, [r7, #0]
 800b6a0:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	689b      	ldr	r3, [r3, #8]
 800b6a6:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800b6a8:	697b      	ldr	r3, [r7, #20]
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d106      	bne.n	800b6bc <dir_sdi+0x46>
 800b6ae:	693b      	ldr	r3, [r7, #16]
 800b6b0:	781b      	ldrb	r3, [r3, #0]
 800b6b2:	2b02      	cmp	r3, #2
 800b6b4:	d902      	bls.n	800b6bc <dir_sdi+0x46>
		clst = fs->dirbase;
 800b6b6:	693b      	ldr	r3, [r7, #16]
 800b6b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6ba:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800b6bc:	697b      	ldr	r3, [r7, #20]
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d10c      	bne.n	800b6dc <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800b6c2:	683b      	ldr	r3, [r7, #0]
 800b6c4:	095b      	lsrs	r3, r3, #5
 800b6c6:	693a      	ldr	r2, [r7, #16]
 800b6c8:	8912      	ldrh	r2, [r2, #8]
 800b6ca:	4293      	cmp	r3, r2
 800b6cc:	d301      	bcc.n	800b6d2 <dir_sdi+0x5c>
 800b6ce:	2302      	movs	r3, #2
 800b6d0:	e048      	b.n	800b764 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800b6d2:	693b      	ldr	r3, [r7, #16]
 800b6d4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	61da      	str	r2, [r3, #28]
 800b6da:	e029      	b.n	800b730 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800b6dc:	693b      	ldr	r3, [r7, #16]
 800b6de:	895b      	ldrh	r3, [r3, #10]
 800b6e0:	025b      	lsls	r3, r3, #9
 800b6e2:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b6e4:	e019      	b.n	800b71a <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	6979      	ldr	r1, [r7, #20]
 800b6ea:	4618      	mov	r0, r3
 800b6ec:	f7ff fd01 	bl	800b0f2 <get_fat>
 800b6f0:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b6f2:	697b      	ldr	r3, [r7, #20]
 800b6f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6f8:	d101      	bne.n	800b6fe <dir_sdi+0x88>
 800b6fa:	2301      	movs	r3, #1
 800b6fc:	e032      	b.n	800b764 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800b6fe:	697b      	ldr	r3, [r7, #20]
 800b700:	2b01      	cmp	r3, #1
 800b702:	d904      	bls.n	800b70e <dir_sdi+0x98>
 800b704:	693b      	ldr	r3, [r7, #16]
 800b706:	695b      	ldr	r3, [r3, #20]
 800b708:	697a      	ldr	r2, [r7, #20]
 800b70a:	429a      	cmp	r2, r3
 800b70c:	d301      	bcc.n	800b712 <dir_sdi+0x9c>
 800b70e:	2302      	movs	r3, #2
 800b710:	e028      	b.n	800b764 <dir_sdi+0xee>
			ofs -= csz;
 800b712:	683a      	ldr	r2, [r7, #0]
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	1ad3      	subs	r3, r2, r3
 800b718:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b71a:	683a      	ldr	r2, [r7, #0]
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	429a      	cmp	r2, r3
 800b720:	d2e1      	bcs.n	800b6e6 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800b722:	6979      	ldr	r1, [r7, #20]
 800b724:	6938      	ldr	r0, [r7, #16]
 800b726:	f7ff fcc5 	bl	800b0b4 <clust2sect>
 800b72a:	4602      	mov	r2, r0
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	697a      	ldr	r2, [r7, #20]
 800b734:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	69db      	ldr	r3, [r3, #28]
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d101      	bne.n	800b742 <dir_sdi+0xcc>
 800b73e:	2302      	movs	r3, #2
 800b740:	e010      	b.n	800b764 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	69da      	ldr	r2, [r3, #28]
 800b746:	683b      	ldr	r3, [r7, #0]
 800b748:	0a5b      	lsrs	r3, r3, #9
 800b74a:	441a      	add	r2, r3
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800b750:	693b      	ldr	r3, [r7, #16]
 800b752:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b756:	683b      	ldr	r3, [r7, #0]
 800b758:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b75c:	441a      	add	r2, r3
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800b762:	2300      	movs	r3, #0
}
 800b764:	4618      	mov	r0, r3
 800b766:	3718      	adds	r7, #24
 800b768:	46bd      	mov	sp, r7
 800b76a:	bd80      	pop	{r7, pc}

0800b76c <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800b76c:	b580      	push	{r7, lr}
 800b76e:	b086      	sub	sp, #24
 800b770:	af00      	add	r7, sp, #0
 800b772:	6078      	str	r0, [r7, #4]
 800b774:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	695b      	ldr	r3, [r3, #20]
 800b780:	3320      	adds	r3, #32
 800b782:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	69db      	ldr	r3, [r3, #28]
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d003      	beq.n	800b794 <dir_next+0x28>
 800b78c:	68bb      	ldr	r3, [r7, #8]
 800b78e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b792:	d301      	bcc.n	800b798 <dir_next+0x2c>
 800b794:	2304      	movs	r3, #4
 800b796:	e0aa      	b.n	800b8ee <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800b798:	68bb      	ldr	r3, [r7, #8]
 800b79a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	f040 8098 	bne.w	800b8d4 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	69db      	ldr	r3, [r3, #28]
 800b7a8:	1c5a      	adds	r2, r3, #1
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	699b      	ldr	r3, [r3, #24]
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d10b      	bne.n	800b7ce <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800b7b6:	68bb      	ldr	r3, [r7, #8]
 800b7b8:	095b      	lsrs	r3, r3, #5
 800b7ba:	68fa      	ldr	r2, [r7, #12]
 800b7bc:	8912      	ldrh	r2, [r2, #8]
 800b7be:	4293      	cmp	r3, r2
 800b7c0:	f0c0 8088 	bcc.w	800b8d4 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	2200      	movs	r2, #0
 800b7c8:	61da      	str	r2, [r3, #28]
 800b7ca:	2304      	movs	r3, #4
 800b7cc:	e08f      	b.n	800b8ee <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800b7ce:	68bb      	ldr	r3, [r7, #8]
 800b7d0:	0a5b      	lsrs	r3, r3, #9
 800b7d2:	68fa      	ldr	r2, [r7, #12]
 800b7d4:	8952      	ldrh	r2, [r2, #10]
 800b7d6:	3a01      	subs	r2, #1
 800b7d8:	4013      	ands	r3, r2
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d17a      	bne.n	800b8d4 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800b7de:	687a      	ldr	r2, [r7, #4]
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	699b      	ldr	r3, [r3, #24]
 800b7e4:	4619      	mov	r1, r3
 800b7e6:	4610      	mov	r0, r2
 800b7e8:	f7ff fc83 	bl	800b0f2 <get_fat>
 800b7ec:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800b7ee:	697b      	ldr	r3, [r7, #20]
 800b7f0:	2b01      	cmp	r3, #1
 800b7f2:	d801      	bhi.n	800b7f8 <dir_next+0x8c>
 800b7f4:	2302      	movs	r3, #2
 800b7f6:	e07a      	b.n	800b8ee <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800b7f8:	697b      	ldr	r3, [r7, #20]
 800b7fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7fe:	d101      	bne.n	800b804 <dir_next+0x98>
 800b800:	2301      	movs	r3, #1
 800b802:	e074      	b.n	800b8ee <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	695b      	ldr	r3, [r3, #20]
 800b808:	697a      	ldr	r2, [r7, #20]
 800b80a:	429a      	cmp	r2, r3
 800b80c:	d358      	bcc.n	800b8c0 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800b80e:	683b      	ldr	r3, [r7, #0]
 800b810:	2b00      	cmp	r3, #0
 800b812:	d104      	bne.n	800b81e <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	2200      	movs	r2, #0
 800b818:	61da      	str	r2, [r3, #28]
 800b81a:	2304      	movs	r3, #4
 800b81c:	e067      	b.n	800b8ee <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800b81e:	687a      	ldr	r2, [r7, #4]
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	699b      	ldr	r3, [r3, #24]
 800b824:	4619      	mov	r1, r3
 800b826:	4610      	mov	r0, r2
 800b828:	f7ff fe59 	bl	800b4de <create_chain>
 800b82c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800b82e:	697b      	ldr	r3, [r7, #20]
 800b830:	2b00      	cmp	r3, #0
 800b832:	d101      	bne.n	800b838 <dir_next+0xcc>
 800b834:	2307      	movs	r3, #7
 800b836:	e05a      	b.n	800b8ee <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800b838:	697b      	ldr	r3, [r7, #20]
 800b83a:	2b01      	cmp	r3, #1
 800b83c:	d101      	bne.n	800b842 <dir_next+0xd6>
 800b83e:	2302      	movs	r3, #2
 800b840:	e055      	b.n	800b8ee <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b842:	697b      	ldr	r3, [r7, #20]
 800b844:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b848:	d101      	bne.n	800b84e <dir_next+0xe2>
 800b84a:	2301      	movs	r3, #1
 800b84c:	e04f      	b.n	800b8ee <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800b84e:	68f8      	ldr	r0, [r7, #12]
 800b850:	f7ff fb50 	bl	800aef4 <sync_window>
 800b854:	4603      	mov	r3, r0
 800b856:	2b00      	cmp	r3, #0
 800b858:	d001      	beq.n	800b85e <dir_next+0xf2>
 800b85a:	2301      	movs	r3, #1
 800b85c:	e047      	b.n	800b8ee <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	3330      	adds	r3, #48	@ 0x30
 800b862:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b866:	2100      	movs	r1, #0
 800b868:	4618      	mov	r0, r3
 800b86a:	f7ff f97a 	bl	800ab62 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800b86e:	2300      	movs	r3, #0
 800b870:	613b      	str	r3, [r7, #16]
 800b872:	6979      	ldr	r1, [r7, #20]
 800b874:	68f8      	ldr	r0, [r7, #12]
 800b876:	f7ff fc1d 	bl	800b0b4 <clust2sect>
 800b87a:	4602      	mov	r2, r0
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	62da      	str	r2, [r3, #44]	@ 0x2c
 800b880:	e012      	b.n	800b8a8 <dir_next+0x13c>
						fs->wflag = 1;
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	2201      	movs	r2, #1
 800b886:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800b888:	68f8      	ldr	r0, [r7, #12]
 800b88a:	f7ff fb33 	bl	800aef4 <sync_window>
 800b88e:	4603      	mov	r3, r0
 800b890:	2b00      	cmp	r3, #0
 800b892:	d001      	beq.n	800b898 <dir_next+0x12c>
 800b894:	2301      	movs	r3, #1
 800b896:	e02a      	b.n	800b8ee <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800b898:	693b      	ldr	r3, [r7, #16]
 800b89a:	3301      	adds	r3, #1
 800b89c:	613b      	str	r3, [r7, #16]
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8a2:	1c5a      	adds	r2, r3, #1
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	62da      	str	r2, [r3, #44]	@ 0x2c
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	895b      	ldrh	r3, [r3, #10]
 800b8ac:	461a      	mov	r2, r3
 800b8ae:	693b      	ldr	r3, [r7, #16]
 800b8b0:	4293      	cmp	r3, r2
 800b8b2:	d3e6      	bcc.n	800b882 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b8b8:	693b      	ldr	r3, [r7, #16]
 800b8ba:	1ad2      	subs	r2, r2, r3
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	697a      	ldr	r2, [r7, #20]
 800b8c4:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800b8c6:	6979      	ldr	r1, [r7, #20]
 800b8c8:	68f8      	ldr	r0, [r7, #12]
 800b8ca:	f7ff fbf3 	bl	800b0b4 <clust2sect>
 800b8ce:	4602      	mov	r2, r0
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	68ba      	ldr	r2, [r7, #8]
 800b8d8:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b8e0:	68bb      	ldr	r3, [r7, #8]
 800b8e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b8e6:	441a      	add	r2, r3
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800b8ec:	2300      	movs	r3, #0
}
 800b8ee:	4618      	mov	r0, r3
 800b8f0:	3718      	adds	r7, #24
 800b8f2:	46bd      	mov	sp, r7
 800b8f4:	bd80      	pop	{r7, pc}

0800b8f6 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800b8f6:	b580      	push	{r7, lr}
 800b8f8:	b086      	sub	sp, #24
 800b8fa:	af00      	add	r7, sp, #0
 800b8fc:	6078      	str	r0, [r7, #4]
 800b8fe:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800b906:	2100      	movs	r1, #0
 800b908:	6878      	ldr	r0, [r7, #4]
 800b90a:	f7ff feb4 	bl	800b676 <dir_sdi>
 800b90e:	4603      	mov	r3, r0
 800b910:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800b912:	7dfb      	ldrb	r3, [r7, #23]
 800b914:	2b00      	cmp	r3, #0
 800b916:	d12b      	bne.n	800b970 <dir_alloc+0x7a>
		n = 0;
 800b918:	2300      	movs	r3, #0
 800b91a:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	69db      	ldr	r3, [r3, #28]
 800b920:	4619      	mov	r1, r3
 800b922:	68f8      	ldr	r0, [r7, #12]
 800b924:	f7ff fb2a 	bl	800af7c <move_window>
 800b928:	4603      	mov	r3, r0
 800b92a:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800b92c:	7dfb      	ldrb	r3, [r7, #23]
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d11d      	bne.n	800b96e <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	6a1b      	ldr	r3, [r3, #32]
 800b936:	781b      	ldrb	r3, [r3, #0]
 800b938:	2be5      	cmp	r3, #229	@ 0xe5
 800b93a:	d004      	beq.n	800b946 <dir_alloc+0x50>
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	6a1b      	ldr	r3, [r3, #32]
 800b940:	781b      	ldrb	r3, [r3, #0]
 800b942:	2b00      	cmp	r3, #0
 800b944:	d107      	bne.n	800b956 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800b946:	693b      	ldr	r3, [r7, #16]
 800b948:	3301      	adds	r3, #1
 800b94a:	613b      	str	r3, [r7, #16]
 800b94c:	693a      	ldr	r2, [r7, #16]
 800b94e:	683b      	ldr	r3, [r7, #0]
 800b950:	429a      	cmp	r2, r3
 800b952:	d102      	bne.n	800b95a <dir_alloc+0x64>
 800b954:	e00c      	b.n	800b970 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800b956:	2300      	movs	r3, #0
 800b958:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800b95a:	2101      	movs	r1, #1
 800b95c:	6878      	ldr	r0, [r7, #4]
 800b95e:	f7ff ff05 	bl	800b76c <dir_next>
 800b962:	4603      	mov	r3, r0
 800b964:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800b966:	7dfb      	ldrb	r3, [r7, #23]
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d0d7      	beq.n	800b91c <dir_alloc+0x26>
 800b96c:	e000      	b.n	800b970 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800b96e:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800b970:	7dfb      	ldrb	r3, [r7, #23]
 800b972:	2b04      	cmp	r3, #4
 800b974:	d101      	bne.n	800b97a <dir_alloc+0x84>
 800b976:	2307      	movs	r3, #7
 800b978:	75fb      	strb	r3, [r7, #23]
	return res;
 800b97a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b97c:	4618      	mov	r0, r3
 800b97e:	3718      	adds	r7, #24
 800b980:	46bd      	mov	sp, r7
 800b982:	bd80      	pop	{r7, pc}

0800b984 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800b984:	b580      	push	{r7, lr}
 800b986:	b084      	sub	sp, #16
 800b988:	af00      	add	r7, sp, #0
 800b98a:	6078      	str	r0, [r7, #4]
 800b98c:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800b98e:	683b      	ldr	r3, [r7, #0]
 800b990:	331a      	adds	r3, #26
 800b992:	4618      	mov	r0, r3
 800b994:	f7ff f842 	bl	800aa1c <ld_word>
 800b998:	4603      	mov	r3, r0
 800b99a:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	781b      	ldrb	r3, [r3, #0]
 800b9a0:	2b03      	cmp	r3, #3
 800b9a2:	d109      	bne.n	800b9b8 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800b9a4:	683b      	ldr	r3, [r7, #0]
 800b9a6:	3314      	adds	r3, #20
 800b9a8:	4618      	mov	r0, r3
 800b9aa:	f7ff f837 	bl	800aa1c <ld_word>
 800b9ae:	4603      	mov	r3, r0
 800b9b0:	041b      	lsls	r3, r3, #16
 800b9b2:	68fa      	ldr	r2, [r7, #12]
 800b9b4:	4313      	orrs	r3, r2
 800b9b6:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800b9b8:	68fb      	ldr	r3, [r7, #12]
}
 800b9ba:	4618      	mov	r0, r3
 800b9bc:	3710      	adds	r7, #16
 800b9be:	46bd      	mov	sp, r7
 800b9c0:	bd80      	pop	{r7, pc}

0800b9c2 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800b9c2:	b580      	push	{r7, lr}
 800b9c4:	b084      	sub	sp, #16
 800b9c6:	af00      	add	r7, sp, #0
 800b9c8:	60f8      	str	r0, [r7, #12]
 800b9ca:	60b9      	str	r1, [r7, #8]
 800b9cc:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800b9ce:	68bb      	ldr	r3, [r7, #8]
 800b9d0:	331a      	adds	r3, #26
 800b9d2:	687a      	ldr	r2, [r7, #4]
 800b9d4:	b292      	uxth	r2, r2
 800b9d6:	4611      	mov	r1, r2
 800b9d8:	4618      	mov	r0, r3
 800b9da:	f7ff f85a 	bl	800aa92 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	781b      	ldrb	r3, [r3, #0]
 800b9e2:	2b03      	cmp	r3, #3
 800b9e4:	d109      	bne.n	800b9fa <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800b9e6:	68bb      	ldr	r3, [r7, #8]
 800b9e8:	f103 0214 	add.w	r2, r3, #20
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	0c1b      	lsrs	r3, r3, #16
 800b9f0:	b29b      	uxth	r3, r3
 800b9f2:	4619      	mov	r1, r3
 800b9f4:	4610      	mov	r0, r2
 800b9f6:	f7ff f84c 	bl	800aa92 <st_word>
	}
}
 800b9fa:	bf00      	nop
 800b9fc:	3710      	adds	r7, #16
 800b9fe:	46bd      	mov	sp, r7
 800ba00:	bd80      	pop	{r7, pc}

0800ba02 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800ba02:	b580      	push	{r7, lr}
 800ba04:	b086      	sub	sp, #24
 800ba06:	af00      	add	r7, sp, #0
 800ba08:	6078      	str	r0, [r7, #4]
 800ba0a:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800ba0c:	2304      	movs	r3, #4
 800ba0e:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 800ba16:	e03c      	b.n	800ba92 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	69db      	ldr	r3, [r3, #28]
 800ba1c:	4619      	mov	r1, r3
 800ba1e:	6938      	ldr	r0, [r7, #16]
 800ba20:	f7ff faac 	bl	800af7c <move_window>
 800ba24:	4603      	mov	r3, r0
 800ba26:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800ba28:	7dfb      	ldrb	r3, [r7, #23]
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d136      	bne.n	800ba9c <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	6a1b      	ldr	r3, [r3, #32]
 800ba32:	781b      	ldrb	r3, [r3, #0]
 800ba34:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 800ba36:	7bfb      	ldrb	r3, [r7, #15]
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d102      	bne.n	800ba42 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800ba3c:	2304      	movs	r3, #4
 800ba3e:	75fb      	strb	r3, [r7, #23]
 800ba40:	e031      	b.n	800baa6 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	6a1b      	ldr	r3, [r3, #32]
 800ba46:	330b      	adds	r3, #11
 800ba48:	781b      	ldrb	r3, [r3, #0]
 800ba4a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ba4e:	73bb      	strb	r3, [r7, #14]
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	7bba      	ldrb	r2, [r7, #14]
 800ba54:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 800ba56:	7bfb      	ldrb	r3, [r7, #15]
 800ba58:	2be5      	cmp	r3, #229	@ 0xe5
 800ba5a:	d011      	beq.n	800ba80 <dir_read+0x7e>
 800ba5c:	7bfb      	ldrb	r3, [r7, #15]
 800ba5e:	2b2e      	cmp	r3, #46	@ 0x2e
 800ba60:	d00e      	beq.n	800ba80 <dir_read+0x7e>
 800ba62:	7bbb      	ldrb	r3, [r7, #14]
 800ba64:	2b0f      	cmp	r3, #15
 800ba66:	d00b      	beq.n	800ba80 <dir_read+0x7e>
 800ba68:	7bbb      	ldrb	r3, [r7, #14]
 800ba6a:	f023 0320 	bic.w	r3, r3, #32
 800ba6e:	2b08      	cmp	r3, #8
 800ba70:	bf0c      	ite	eq
 800ba72:	2301      	moveq	r3, #1
 800ba74:	2300      	movne	r3, #0
 800ba76:	b2db      	uxtb	r3, r3
 800ba78:	461a      	mov	r2, r3
 800ba7a:	683b      	ldr	r3, [r7, #0]
 800ba7c:	4293      	cmp	r3, r2
 800ba7e:	d00f      	beq.n	800baa0 <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800ba80:	2100      	movs	r1, #0
 800ba82:	6878      	ldr	r0, [r7, #4]
 800ba84:	f7ff fe72 	bl	800b76c <dir_next>
 800ba88:	4603      	mov	r3, r0
 800ba8a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800ba8c:	7dfb      	ldrb	r3, [r7, #23]
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d108      	bne.n	800baa4 <dir_read+0xa2>
	while (dp->sect) {
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	69db      	ldr	r3, [r3, #28]
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d1be      	bne.n	800ba18 <dir_read+0x16>
 800ba9a:	e004      	b.n	800baa6 <dir_read+0xa4>
		if (res != FR_OK) break;
 800ba9c:	bf00      	nop
 800ba9e:	e002      	b.n	800baa6 <dir_read+0xa4>
				break;
 800baa0:	bf00      	nop
 800baa2:	e000      	b.n	800baa6 <dir_read+0xa4>
		if (res != FR_OK) break;
 800baa4:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800baa6:	7dfb      	ldrb	r3, [r7, #23]
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d002      	beq.n	800bab2 <dir_read+0xb0>
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	2200      	movs	r2, #0
 800bab0:	61da      	str	r2, [r3, #28]
	return res;
 800bab2:	7dfb      	ldrb	r3, [r7, #23]
}
 800bab4:	4618      	mov	r0, r3
 800bab6:	3718      	adds	r7, #24
 800bab8:	46bd      	mov	sp, r7
 800baba:	bd80      	pop	{r7, pc}

0800babc <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800babc:	b580      	push	{r7, lr}
 800babe:	b086      	sub	sp, #24
 800bac0:	af00      	add	r7, sp, #0
 800bac2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800baca:	2100      	movs	r1, #0
 800bacc:	6878      	ldr	r0, [r7, #4]
 800bace:	f7ff fdd2 	bl	800b676 <dir_sdi>
 800bad2:	4603      	mov	r3, r0
 800bad4:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800bad6:	7dfb      	ldrb	r3, [r7, #23]
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d001      	beq.n	800bae0 <dir_find+0x24>
 800badc:	7dfb      	ldrb	r3, [r7, #23]
 800bade:	e03e      	b.n	800bb5e <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	69db      	ldr	r3, [r3, #28]
 800bae4:	4619      	mov	r1, r3
 800bae6:	6938      	ldr	r0, [r7, #16]
 800bae8:	f7ff fa48 	bl	800af7c <move_window>
 800baec:	4603      	mov	r3, r0
 800baee:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800baf0:	7dfb      	ldrb	r3, [r7, #23]
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d12f      	bne.n	800bb56 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	6a1b      	ldr	r3, [r3, #32]
 800bafa:	781b      	ldrb	r3, [r3, #0]
 800bafc:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800bafe:	7bfb      	ldrb	r3, [r7, #15]
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d102      	bne.n	800bb0a <dir_find+0x4e>
 800bb04:	2304      	movs	r3, #4
 800bb06:	75fb      	strb	r3, [r7, #23]
 800bb08:	e028      	b.n	800bb5c <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	6a1b      	ldr	r3, [r3, #32]
 800bb0e:	330b      	adds	r3, #11
 800bb10:	781b      	ldrb	r3, [r3, #0]
 800bb12:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bb16:	b2da      	uxtb	r2, r3
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	6a1b      	ldr	r3, [r3, #32]
 800bb20:	330b      	adds	r3, #11
 800bb22:	781b      	ldrb	r3, [r3, #0]
 800bb24:	f003 0308 	and.w	r3, r3, #8
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d10a      	bne.n	800bb42 <dir_find+0x86>
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	6a18      	ldr	r0, [r3, #32]
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	3324      	adds	r3, #36	@ 0x24
 800bb34:	220b      	movs	r2, #11
 800bb36:	4619      	mov	r1, r3
 800bb38:	f7ff f82e 	bl	800ab98 <mem_cmp>
 800bb3c:	4603      	mov	r3, r0
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d00b      	beq.n	800bb5a <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800bb42:	2100      	movs	r1, #0
 800bb44:	6878      	ldr	r0, [r7, #4]
 800bb46:	f7ff fe11 	bl	800b76c <dir_next>
 800bb4a:	4603      	mov	r3, r0
 800bb4c:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800bb4e:	7dfb      	ldrb	r3, [r7, #23]
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d0c5      	beq.n	800bae0 <dir_find+0x24>
 800bb54:	e002      	b.n	800bb5c <dir_find+0xa0>
		if (res != FR_OK) break;
 800bb56:	bf00      	nop
 800bb58:	e000      	b.n	800bb5c <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800bb5a:	bf00      	nop

	return res;
 800bb5c:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb5e:	4618      	mov	r0, r3
 800bb60:	3718      	adds	r7, #24
 800bb62:	46bd      	mov	sp, r7
 800bb64:	bd80      	pop	{r7, pc}

0800bb66 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800bb66:	b580      	push	{r7, lr}
 800bb68:	b084      	sub	sp, #16
 800bb6a:	af00      	add	r7, sp, #0
 800bb6c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800bb74:	2101      	movs	r1, #1
 800bb76:	6878      	ldr	r0, [r7, #4]
 800bb78:	f7ff febd 	bl	800b8f6 <dir_alloc>
 800bb7c:	4603      	mov	r3, r0
 800bb7e:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800bb80:	7bfb      	ldrb	r3, [r7, #15]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d11c      	bne.n	800bbc0 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	69db      	ldr	r3, [r3, #28]
 800bb8a:	4619      	mov	r1, r3
 800bb8c:	68b8      	ldr	r0, [r7, #8]
 800bb8e:	f7ff f9f5 	bl	800af7c <move_window>
 800bb92:	4603      	mov	r3, r0
 800bb94:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800bb96:	7bfb      	ldrb	r3, [r7, #15]
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d111      	bne.n	800bbc0 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	6a1b      	ldr	r3, [r3, #32]
 800bba0:	2220      	movs	r2, #32
 800bba2:	2100      	movs	r1, #0
 800bba4:	4618      	mov	r0, r3
 800bba6:	f7fe ffdc 	bl	800ab62 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	6a18      	ldr	r0, [r3, #32]
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	3324      	adds	r3, #36	@ 0x24
 800bbb2:	220b      	movs	r2, #11
 800bbb4:	4619      	mov	r1, r3
 800bbb6:	f7fe ffb3 	bl	800ab20 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800bbba:	68bb      	ldr	r3, [r7, #8]
 800bbbc:	2201      	movs	r2, #1
 800bbbe:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800bbc0:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbc2:	4618      	mov	r0, r3
 800bbc4:	3710      	adds	r7, #16
 800bbc6:	46bd      	mov	sp, r7
 800bbc8:	bd80      	pop	{r7, pc}

0800bbca <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 800bbca:	b580      	push	{r7, lr}
 800bbcc:	b084      	sub	sp, #16
 800bbce:	af00      	add	r7, sp, #0
 800bbd0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	69db      	ldr	r3, [r3, #28]
 800bbdc:	4619      	mov	r1, r3
 800bbde:	68f8      	ldr	r0, [r7, #12]
 800bbe0:	f7ff f9cc 	bl	800af7c <move_window>
 800bbe4:	4603      	mov	r3, r0
 800bbe6:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 800bbe8:	7afb      	ldrb	r3, [r7, #11]
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d106      	bne.n	800bbfc <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	6a1b      	ldr	r3, [r3, #32]
 800bbf2:	22e5      	movs	r2, #229	@ 0xe5
 800bbf4:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	2201      	movs	r2, #1
 800bbfa:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 800bbfc:	7afb      	ldrb	r3, [r7, #11]
}
 800bbfe:	4618      	mov	r0, r3
 800bc00:	3710      	adds	r7, #16
 800bc02:	46bd      	mov	sp, r7
 800bc04:	bd80      	pop	{r7, pc}
	...

0800bc08 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800bc08:	b580      	push	{r7, lr}
 800bc0a:	b088      	sub	sp, #32
 800bc0c:	af00      	add	r7, sp, #0
 800bc0e:	6078      	str	r0, [r7, #4]
 800bc10:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800bc12:	683b      	ldr	r3, [r7, #0]
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	60fb      	str	r3, [r7, #12]
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	3324      	adds	r3, #36	@ 0x24
 800bc1c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800bc1e:	220b      	movs	r2, #11
 800bc20:	2120      	movs	r1, #32
 800bc22:	68b8      	ldr	r0, [r7, #8]
 800bc24:	f7fe ff9d 	bl	800ab62 <mem_set>
	si = i = 0; ni = 8;
 800bc28:	2300      	movs	r3, #0
 800bc2a:	613b      	str	r3, [r7, #16]
 800bc2c:	693b      	ldr	r3, [r7, #16]
 800bc2e:	61fb      	str	r3, [r7, #28]
 800bc30:	2308      	movs	r3, #8
 800bc32:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800bc34:	69fb      	ldr	r3, [r7, #28]
 800bc36:	1c5a      	adds	r2, r3, #1
 800bc38:	61fa      	str	r2, [r7, #28]
 800bc3a:	68fa      	ldr	r2, [r7, #12]
 800bc3c:	4413      	add	r3, r2
 800bc3e:	781b      	ldrb	r3, [r3, #0]
 800bc40:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800bc42:	7efb      	ldrb	r3, [r7, #27]
 800bc44:	2b20      	cmp	r3, #32
 800bc46:	d94e      	bls.n	800bce6 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800bc48:	7efb      	ldrb	r3, [r7, #27]
 800bc4a:	2b2f      	cmp	r3, #47	@ 0x2f
 800bc4c:	d006      	beq.n	800bc5c <create_name+0x54>
 800bc4e:	7efb      	ldrb	r3, [r7, #27]
 800bc50:	2b5c      	cmp	r3, #92	@ 0x5c
 800bc52:	d110      	bne.n	800bc76 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800bc54:	e002      	b.n	800bc5c <create_name+0x54>
 800bc56:	69fb      	ldr	r3, [r7, #28]
 800bc58:	3301      	adds	r3, #1
 800bc5a:	61fb      	str	r3, [r7, #28]
 800bc5c:	68fa      	ldr	r2, [r7, #12]
 800bc5e:	69fb      	ldr	r3, [r7, #28]
 800bc60:	4413      	add	r3, r2
 800bc62:	781b      	ldrb	r3, [r3, #0]
 800bc64:	2b2f      	cmp	r3, #47	@ 0x2f
 800bc66:	d0f6      	beq.n	800bc56 <create_name+0x4e>
 800bc68:	68fa      	ldr	r2, [r7, #12]
 800bc6a:	69fb      	ldr	r3, [r7, #28]
 800bc6c:	4413      	add	r3, r2
 800bc6e:	781b      	ldrb	r3, [r3, #0]
 800bc70:	2b5c      	cmp	r3, #92	@ 0x5c
 800bc72:	d0f0      	beq.n	800bc56 <create_name+0x4e>
			break;
 800bc74:	e038      	b.n	800bce8 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800bc76:	7efb      	ldrb	r3, [r7, #27]
 800bc78:	2b2e      	cmp	r3, #46	@ 0x2e
 800bc7a:	d003      	beq.n	800bc84 <create_name+0x7c>
 800bc7c:	693a      	ldr	r2, [r7, #16]
 800bc7e:	697b      	ldr	r3, [r7, #20]
 800bc80:	429a      	cmp	r2, r3
 800bc82:	d30c      	bcc.n	800bc9e <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800bc84:	697b      	ldr	r3, [r7, #20]
 800bc86:	2b0b      	cmp	r3, #11
 800bc88:	d002      	beq.n	800bc90 <create_name+0x88>
 800bc8a:	7efb      	ldrb	r3, [r7, #27]
 800bc8c:	2b2e      	cmp	r3, #46	@ 0x2e
 800bc8e:	d001      	beq.n	800bc94 <create_name+0x8c>
 800bc90:	2306      	movs	r3, #6
 800bc92:	e044      	b.n	800bd1e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800bc94:	2308      	movs	r3, #8
 800bc96:	613b      	str	r3, [r7, #16]
 800bc98:	230b      	movs	r3, #11
 800bc9a:	617b      	str	r3, [r7, #20]
			continue;
 800bc9c:	e022      	b.n	800bce4 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800bc9e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	da04      	bge.n	800bcb0 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800bca6:	7efb      	ldrb	r3, [r7, #27]
 800bca8:	3b80      	subs	r3, #128	@ 0x80
 800bcaa:	4a1f      	ldr	r2, [pc, #124]	@ (800bd28 <create_name+0x120>)
 800bcac:	5cd3      	ldrb	r3, [r2, r3]
 800bcae:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800bcb0:	7efb      	ldrb	r3, [r7, #27]
 800bcb2:	4619      	mov	r1, r3
 800bcb4:	481d      	ldr	r0, [pc, #116]	@ (800bd2c <create_name+0x124>)
 800bcb6:	f7fe ff96 	bl	800abe6 <chk_chr>
 800bcba:	4603      	mov	r3, r0
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d001      	beq.n	800bcc4 <create_name+0xbc>
 800bcc0:	2306      	movs	r3, #6
 800bcc2:	e02c      	b.n	800bd1e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800bcc4:	7efb      	ldrb	r3, [r7, #27]
 800bcc6:	2b60      	cmp	r3, #96	@ 0x60
 800bcc8:	d905      	bls.n	800bcd6 <create_name+0xce>
 800bcca:	7efb      	ldrb	r3, [r7, #27]
 800bccc:	2b7a      	cmp	r3, #122	@ 0x7a
 800bcce:	d802      	bhi.n	800bcd6 <create_name+0xce>
 800bcd0:	7efb      	ldrb	r3, [r7, #27]
 800bcd2:	3b20      	subs	r3, #32
 800bcd4:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800bcd6:	693b      	ldr	r3, [r7, #16]
 800bcd8:	1c5a      	adds	r2, r3, #1
 800bcda:	613a      	str	r2, [r7, #16]
 800bcdc:	68ba      	ldr	r2, [r7, #8]
 800bcde:	4413      	add	r3, r2
 800bce0:	7efa      	ldrb	r2, [r7, #27]
 800bce2:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800bce4:	e7a6      	b.n	800bc34 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800bce6:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800bce8:	68fa      	ldr	r2, [r7, #12]
 800bcea:	69fb      	ldr	r3, [r7, #28]
 800bcec:	441a      	add	r2, r3
 800bcee:	683b      	ldr	r3, [r7, #0]
 800bcf0:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800bcf2:	693b      	ldr	r3, [r7, #16]
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d101      	bne.n	800bcfc <create_name+0xf4>
 800bcf8:	2306      	movs	r3, #6
 800bcfa:	e010      	b.n	800bd1e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800bcfc:	68bb      	ldr	r3, [r7, #8]
 800bcfe:	781b      	ldrb	r3, [r3, #0]
 800bd00:	2be5      	cmp	r3, #229	@ 0xe5
 800bd02:	d102      	bne.n	800bd0a <create_name+0x102>
 800bd04:	68bb      	ldr	r3, [r7, #8]
 800bd06:	2205      	movs	r2, #5
 800bd08:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800bd0a:	7efb      	ldrb	r3, [r7, #27]
 800bd0c:	2b20      	cmp	r3, #32
 800bd0e:	d801      	bhi.n	800bd14 <create_name+0x10c>
 800bd10:	2204      	movs	r2, #4
 800bd12:	e000      	b.n	800bd16 <create_name+0x10e>
 800bd14:	2200      	movs	r2, #0
 800bd16:	68bb      	ldr	r3, [r7, #8]
 800bd18:	330b      	adds	r3, #11
 800bd1a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800bd1c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800bd1e:	4618      	mov	r0, r3
 800bd20:	3720      	adds	r7, #32
 800bd22:	46bd      	mov	sp, r7
 800bd24:	bd80      	pop	{r7, pc}
 800bd26:	bf00      	nop
 800bd28:	0800e99c 	.word	0x0800e99c
 800bd2c:	0800dbc4 	.word	0x0800dbc4

0800bd30 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800bd30:	b580      	push	{r7, lr}
 800bd32:	b086      	sub	sp, #24
 800bd34:	af00      	add	r7, sp, #0
 800bd36:	6078      	str	r0, [r7, #4]
 800bd38:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800bd3e:	693b      	ldr	r3, [r7, #16]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800bd44:	e002      	b.n	800bd4c <follow_path+0x1c>
 800bd46:	683b      	ldr	r3, [r7, #0]
 800bd48:	3301      	adds	r3, #1
 800bd4a:	603b      	str	r3, [r7, #0]
 800bd4c:	683b      	ldr	r3, [r7, #0]
 800bd4e:	781b      	ldrb	r3, [r3, #0]
 800bd50:	2b2f      	cmp	r3, #47	@ 0x2f
 800bd52:	d0f8      	beq.n	800bd46 <follow_path+0x16>
 800bd54:	683b      	ldr	r3, [r7, #0]
 800bd56:	781b      	ldrb	r3, [r3, #0]
 800bd58:	2b5c      	cmp	r3, #92	@ 0x5c
 800bd5a:	d0f4      	beq.n	800bd46 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800bd5c:	693b      	ldr	r3, [r7, #16]
 800bd5e:	2200      	movs	r2, #0
 800bd60:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800bd62:	683b      	ldr	r3, [r7, #0]
 800bd64:	781b      	ldrb	r3, [r3, #0]
 800bd66:	2b1f      	cmp	r3, #31
 800bd68:	d80a      	bhi.n	800bd80 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	2280      	movs	r2, #128	@ 0x80
 800bd6e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800bd72:	2100      	movs	r1, #0
 800bd74:	6878      	ldr	r0, [r7, #4]
 800bd76:	f7ff fc7e 	bl	800b676 <dir_sdi>
 800bd7a:	4603      	mov	r3, r0
 800bd7c:	75fb      	strb	r3, [r7, #23]
 800bd7e:	e043      	b.n	800be08 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800bd80:	463b      	mov	r3, r7
 800bd82:	4619      	mov	r1, r3
 800bd84:	6878      	ldr	r0, [r7, #4]
 800bd86:	f7ff ff3f 	bl	800bc08 <create_name>
 800bd8a:	4603      	mov	r3, r0
 800bd8c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800bd8e:	7dfb      	ldrb	r3, [r7, #23]
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d134      	bne.n	800bdfe <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800bd94:	6878      	ldr	r0, [r7, #4]
 800bd96:	f7ff fe91 	bl	800babc <dir_find>
 800bd9a:	4603      	mov	r3, r0
 800bd9c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800bda4:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800bda6:	7dfb      	ldrb	r3, [r7, #23]
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d00a      	beq.n	800bdc2 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800bdac:	7dfb      	ldrb	r3, [r7, #23]
 800bdae:	2b04      	cmp	r3, #4
 800bdb0:	d127      	bne.n	800be02 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800bdb2:	7afb      	ldrb	r3, [r7, #11]
 800bdb4:	f003 0304 	and.w	r3, r3, #4
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d122      	bne.n	800be02 <follow_path+0xd2>
 800bdbc:	2305      	movs	r3, #5
 800bdbe:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800bdc0:	e01f      	b.n	800be02 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800bdc2:	7afb      	ldrb	r3, [r7, #11]
 800bdc4:	f003 0304 	and.w	r3, r3, #4
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d11c      	bne.n	800be06 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800bdcc:	693b      	ldr	r3, [r7, #16]
 800bdce:	799b      	ldrb	r3, [r3, #6]
 800bdd0:	f003 0310 	and.w	r3, r3, #16
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d102      	bne.n	800bdde <follow_path+0xae>
				res = FR_NO_PATH; break;
 800bdd8:	2305      	movs	r3, #5
 800bdda:	75fb      	strb	r3, [r7, #23]
 800bddc:	e014      	b.n	800be08 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	695b      	ldr	r3, [r3, #20]
 800bde8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bdec:	4413      	add	r3, r2
 800bdee:	4619      	mov	r1, r3
 800bdf0:	68f8      	ldr	r0, [r7, #12]
 800bdf2:	f7ff fdc7 	bl	800b984 <ld_clust>
 800bdf6:	4602      	mov	r2, r0
 800bdf8:	693b      	ldr	r3, [r7, #16]
 800bdfa:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800bdfc:	e7c0      	b.n	800bd80 <follow_path+0x50>
			if (res != FR_OK) break;
 800bdfe:	bf00      	nop
 800be00:	e002      	b.n	800be08 <follow_path+0xd8>
				break;
 800be02:	bf00      	nop
 800be04:	e000      	b.n	800be08 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800be06:	bf00      	nop
			}
		}
	}

	return res;
 800be08:	7dfb      	ldrb	r3, [r7, #23]
}
 800be0a:	4618      	mov	r0, r3
 800be0c:	3718      	adds	r7, #24
 800be0e:	46bd      	mov	sp, r7
 800be10:	bd80      	pop	{r7, pc}

0800be12 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800be12:	b480      	push	{r7}
 800be14:	b087      	sub	sp, #28
 800be16:	af00      	add	r7, sp, #0
 800be18:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800be1a:	f04f 33ff 	mov.w	r3, #4294967295
 800be1e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	2b00      	cmp	r3, #0
 800be26:	d031      	beq.n	800be8c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	617b      	str	r3, [r7, #20]
 800be2e:	e002      	b.n	800be36 <get_ldnumber+0x24>
 800be30:	697b      	ldr	r3, [r7, #20]
 800be32:	3301      	adds	r3, #1
 800be34:	617b      	str	r3, [r7, #20]
 800be36:	697b      	ldr	r3, [r7, #20]
 800be38:	781b      	ldrb	r3, [r3, #0]
 800be3a:	2b20      	cmp	r3, #32
 800be3c:	d903      	bls.n	800be46 <get_ldnumber+0x34>
 800be3e:	697b      	ldr	r3, [r7, #20]
 800be40:	781b      	ldrb	r3, [r3, #0]
 800be42:	2b3a      	cmp	r3, #58	@ 0x3a
 800be44:	d1f4      	bne.n	800be30 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800be46:	697b      	ldr	r3, [r7, #20]
 800be48:	781b      	ldrb	r3, [r3, #0]
 800be4a:	2b3a      	cmp	r3, #58	@ 0x3a
 800be4c:	d11c      	bne.n	800be88 <get_ldnumber+0x76>
			tp = *path;
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	1c5a      	adds	r2, r3, #1
 800be58:	60fa      	str	r2, [r7, #12]
 800be5a:	781b      	ldrb	r3, [r3, #0]
 800be5c:	3b30      	subs	r3, #48	@ 0x30
 800be5e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800be60:	68bb      	ldr	r3, [r7, #8]
 800be62:	2b09      	cmp	r3, #9
 800be64:	d80e      	bhi.n	800be84 <get_ldnumber+0x72>
 800be66:	68fa      	ldr	r2, [r7, #12]
 800be68:	697b      	ldr	r3, [r7, #20]
 800be6a:	429a      	cmp	r2, r3
 800be6c:	d10a      	bne.n	800be84 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800be6e:	68bb      	ldr	r3, [r7, #8]
 800be70:	2b00      	cmp	r3, #0
 800be72:	d107      	bne.n	800be84 <get_ldnumber+0x72>
					vol = (int)i;
 800be74:	68bb      	ldr	r3, [r7, #8]
 800be76:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800be78:	697b      	ldr	r3, [r7, #20]
 800be7a:	3301      	adds	r3, #1
 800be7c:	617b      	str	r3, [r7, #20]
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	697a      	ldr	r2, [r7, #20]
 800be82:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800be84:	693b      	ldr	r3, [r7, #16]
 800be86:	e002      	b.n	800be8e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800be88:	2300      	movs	r3, #0
 800be8a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800be8c:	693b      	ldr	r3, [r7, #16]
}
 800be8e:	4618      	mov	r0, r3
 800be90:	371c      	adds	r7, #28
 800be92:	46bd      	mov	sp, r7
 800be94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be98:	4770      	bx	lr
	...

0800be9c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800be9c:	b580      	push	{r7, lr}
 800be9e:	b082      	sub	sp, #8
 800bea0:	af00      	add	r7, sp, #0
 800bea2:	6078      	str	r0, [r7, #4]
 800bea4:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	2200      	movs	r2, #0
 800beaa:	70da      	strb	r2, [r3, #3]
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	f04f 32ff 	mov.w	r2, #4294967295
 800beb2:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800beb4:	6839      	ldr	r1, [r7, #0]
 800beb6:	6878      	ldr	r0, [r7, #4]
 800beb8:	f7ff f860 	bl	800af7c <move_window>
 800bebc:	4603      	mov	r3, r0
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d001      	beq.n	800bec6 <check_fs+0x2a>
 800bec2:	2304      	movs	r3, #4
 800bec4:	e038      	b.n	800bf38 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	3330      	adds	r3, #48	@ 0x30
 800beca:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800bece:	4618      	mov	r0, r3
 800bed0:	f7fe fda4 	bl	800aa1c <ld_word>
 800bed4:	4603      	mov	r3, r0
 800bed6:	461a      	mov	r2, r3
 800bed8:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800bedc:	429a      	cmp	r2, r3
 800bede:	d001      	beq.n	800bee4 <check_fs+0x48>
 800bee0:	2303      	movs	r3, #3
 800bee2:	e029      	b.n	800bf38 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800beea:	2be9      	cmp	r3, #233	@ 0xe9
 800beec:	d009      	beq.n	800bf02 <check_fs+0x66>
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800bef4:	2beb      	cmp	r3, #235	@ 0xeb
 800bef6:	d11e      	bne.n	800bf36 <check_fs+0x9a>
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800befe:	2b90      	cmp	r3, #144	@ 0x90
 800bf00:	d119      	bne.n	800bf36 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	3330      	adds	r3, #48	@ 0x30
 800bf06:	3336      	adds	r3, #54	@ 0x36
 800bf08:	4618      	mov	r0, r3
 800bf0a:	f7fe fd9f 	bl	800aa4c <ld_dword>
 800bf0e:	4603      	mov	r3, r0
 800bf10:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800bf14:	4a0a      	ldr	r2, [pc, #40]	@ (800bf40 <check_fs+0xa4>)
 800bf16:	4293      	cmp	r3, r2
 800bf18:	d101      	bne.n	800bf1e <check_fs+0x82>
 800bf1a:	2300      	movs	r3, #0
 800bf1c:	e00c      	b.n	800bf38 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	3330      	adds	r3, #48	@ 0x30
 800bf22:	3352      	adds	r3, #82	@ 0x52
 800bf24:	4618      	mov	r0, r3
 800bf26:	f7fe fd91 	bl	800aa4c <ld_dword>
 800bf2a:	4603      	mov	r3, r0
 800bf2c:	4a05      	ldr	r2, [pc, #20]	@ (800bf44 <check_fs+0xa8>)
 800bf2e:	4293      	cmp	r3, r2
 800bf30:	d101      	bne.n	800bf36 <check_fs+0x9a>
 800bf32:	2300      	movs	r3, #0
 800bf34:	e000      	b.n	800bf38 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800bf36:	2302      	movs	r3, #2
}
 800bf38:	4618      	mov	r0, r3
 800bf3a:	3708      	adds	r7, #8
 800bf3c:	46bd      	mov	sp, r7
 800bf3e:	bd80      	pop	{r7, pc}
 800bf40:	00544146 	.word	0x00544146
 800bf44:	33544146 	.word	0x33544146

0800bf48 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800bf48:	b580      	push	{r7, lr}
 800bf4a:	b096      	sub	sp, #88	@ 0x58
 800bf4c:	af00      	add	r7, sp, #0
 800bf4e:	60f8      	str	r0, [r7, #12]
 800bf50:	60b9      	str	r1, [r7, #8]
 800bf52:	4613      	mov	r3, r2
 800bf54:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800bf56:	68bb      	ldr	r3, [r7, #8]
 800bf58:	2200      	movs	r2, #0
 800bf5a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800bf5c:	68f8      	ldr	r0, [r7, #12]
 800bf5e:	f7ff ff58 	bl	800be12 <get_ldnumber>
 800bf62:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800bf64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	da01      	bge.n	800bf6e <find_volume+0x26>
 800bf6a:	230b      	movs	r3, #11
 800bf6c:	e22d      	b.n	800c3ca <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800bf6e:	4aa1      	ldr	r2, [pc, #644]	@ (800c1f4 <find_volume+0x2ac>)
 800bf70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bf76:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800bf78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d101      	bne.n	800bf82 <find_volume+0x3a>
 800bf7e:	230c      	movs	r3, #12
 800bf80:	e223      	b.n	800c3ca <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800bf82:	68bb      	ldr	r3, [r7, #8]
 800bf84:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bf86:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800bf88:	79fb      	ldrb	r3, [r7, #7]
 800bf8a:	f023 0301 	bic.w	r3, r3, #1
 800bf8e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800bf90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf92:	781b      	ldrb	r3, [r3, #0]
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d01a      	beq.n	800bfce <find_volume+0x86>
		stat = disk_status(fs->drv);
 800bf98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf9a:	785b      	ldrb	r3, [r3, #1]
 800bf9c:	4618      	mov	r0, r3
 800bf9e:	f7fe fc9d 	bl	800a8dc <disk_status>
 800bfa2:	4603      	mov	r3, r0
 800bfa4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800bfa8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800bfac:	f003 0301 	and.w	r3, r3, #1
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d10c      	bne.n	800bfce <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800bfb4:	79fb      	ldrb	r3, [r7, #7]
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d007      	beq.n	800bfca <find_volume+0x82>
 800bfba:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800bfbe:	f003 0304 	and.w	r3, r3, #4
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d001      	beq.n	800bfca <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800bfc6:	230a      	movs	r3, #10
 800bfc8:	e1ff      	b.n	800c3ca <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800bfca:	2300      	movs	r3, #0
 800bfcc:	e1fd      	b.n	800c3ca <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800bfce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfd0:	2200      	movs	r2, #0
 800bfd2:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800bfd4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bfd6:	b2da      	uxtb	r2, r3
 800bfd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfda:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800bfdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfde:	785b      	ldrb	r3, [r3, #1]
 800bfe0:	4618      	mov	r0, r3
 800bfe2:	f7fe fc95 	bl	800a910 <disk_initialize>
 800bfe6:	4603      	mov	r3, r0
 800bfe8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800bfec:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800bff0:	f003 0301 	and.w	r3, r3, #1
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d001      	beq.n	800bffc <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800bff8:	2303      	movs	r3, #3
 800bffa:	e1e6      	b.n	800c3ca <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800bffc:	79fb      	ldrb	r3, [r7, #7]
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d007      	beq.n	800c012 <find_volume+0xca>
 800c002:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c006:	f003 0304 	and.w	r3, r3, #4
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d001      	beq.n	800c012 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800c00e:	230a      	movs	r3, #10
 800c010:	e1db      	b.n	800c3ca <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800c012:	2300      	movs	r3, #0
 800c014:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800c016:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c018:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c01a:	f7ff ff3f 	bl	800be9c <check_fs>
 800c01e:	4603      	mov	r3, r0
 800c020:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800c024:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c028:	2b02      	cmp	r3, #2
 800c02a:	d149      	bne.n	800c0c0 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c02c:	2300      	movs	r3, #0
 800c02e:	643b      	str	r3, [r7, #64]	@ 0x40
 800c030:	e01e      	b.n	800c070 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800c032:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c034:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c038:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c03a:	011b      	lsls	r3, r3, #4
 800c03c:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800c040:	4413      	add	r3, r2
 800c042:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800c044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c046:	3304      	adds	r3, #4
 800c048:	781b      	ldrb	r3, [r3, #0]
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d006      	beq.n	800c05c <find_volume+0x114>
 800c04e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c050:	3308      	adds	r3, #8
 800c052:	4618      	mov	r0, r3
 800c054:	f7fe fcfa 	bl	800aa4c <ld_dword>
 800c058:	4602      	mov	r2, r0
 800c05a:	e000      	b.n	800c05e <find_volume+0x116>
 800c05c:	2200      	movs	r2, #0
 800c05e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c060:	009b      	lsls	r3, r3, #2
 800c062:	3358      	adds	r3, #88	@ 0x58
 800c064:	443b      	add	r3, r7
 800c066:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c06a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c06c:	3301      	adds	r3, #1
 800c06e:	643b      	str	r3, [r7, #64]	@ 0x40
 800c070:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c072:	2b03      	cmp	r3, #3
 800c074:	d9dd      	bls.n	800c032 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800c076:	2300      	movs	r3, #0
 800c078:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800c07a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d002      	beq.n	800c086 <find_volume+0x13e>
 800c080:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c082:	3b01      	subs	r3, #1
 800c084:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800c086:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c088:	009b      	lsls	r3, r3, #2
 800c08a:	3358      	adds	r3, #88	@ 0x58
 800c08c:	443b      	add	r3, r7
 800c08e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800c092:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800c094:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c096:	2b00      	cmp	r3, #0
 800c098:	d005      	beq.n	800c0a6 <find_volume+0x15e>
 800c09a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c09c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c09e:	f7ff fefd 	bl	800be9c <check_fs>
 800c0a2:	4603      	mov	r3, r0
 800c0a4:	e000      	b.n	800c0a8 <find_volume+0x160>
 800c0a6:	2303      	movs	r3, #3
 800c0a8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800c0ac:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c0b0:	2b01      	cmp	r3, #1
 800c0b2:	d905      	bls.n	800c0c0 <find_volume+0x178>
 800c0b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c0b6:	3301      	adds	r3, #1
 800c0b8:	643b      	str	r3, [r7, #64]	@ 0x40
 800c0ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c0bc:	2b03      	cmp	r3, #3
 800c0be:	d9e2      	bls.n	800c086 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800c0c0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c0c4:	2b04      	cmp	r3, #4
 800c0c6:	d101      	bne.n	800c0cc <find_volume+0x184>
 800c0c8:	2301      	movs	r3, #1
 800c0ca:	e17e      	b.n	800c3ca <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800c0cc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c0d0:	2b01      	cmp	r3, #1
 800c0d2:	d901      	bls.n	800c0d8 <find_volume+0x190>
 800c0d4:	230d      	movs	r3, #13
 800c0d6:	e178      	b.n	800c3ca <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800c0d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0da:	3330      	adds	r3, #48	@ 0x30
 800c0dc:	330b      	adds	r3, #11
 800c0de:	4618      	mov	r0, r3
 800c0e0:	f7fe fc9c 	bl	800aa1c <ld_word>
 800c0e4:	4603      	mov	r3, r0
 800c0e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c0ea:	d001      	beq.n	800c0f0 <find_volume+0x1a8>
 800c0ec:	230d      	movs	r3, #13
 800c0ee:	e16c      	b.n	800c3ca <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800c0f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0f2:	3330      	adds	r3, #48	@ 0x30
 800c0f4:	3316      	adds	r3, #22
 800c0f6:	4618      	mov	r0, r3
 800c0f8:	f7fe fc90 	bl	800aa1c <ld_word>
 800c0fc:	4603      	mov	r3, r0
 800c0fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800c100:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c102:	2b00      	cmp	r3, #0
 800c104:	d106      	bne.n	800c114 <find_volume+0x1cc>
 800c106:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c108:	3330      	adds	r3, #48	@ 0x30
 800c10a:	3324      	adds	r3, #36	@ 0x24
 800c10c:	4618      	mov	r0, r3
 800c10e:	f7fe fc9d 	bl	800aa4c <ld_dword>
 800c112:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800c114:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c116:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c118:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800c11a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c11c:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800c120:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c122:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800c124:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c126:	789b      	ldrb	r3, [r3, #2]
 800c128:	2b01      	cmp	r3, #1
 800c12a:	d005      	beq.n	800c138 <find_volume+0x1f0>
 800c12c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c12e:	789b      	ldrb	r3, [r3, #2]
 800c130:	2b02      	cmp	r3, #2
 800c132:	d001      	beq.n	800c138 <find_volume+0x1f0>
 800c134:	230d      	movs	r3, #13
 800c136:	e148      	b.n	800c3ca <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800c138:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c13a:	789b      	ldrb	r3, [r3, #2]
 800c13c:	461a      	mov	r2, r3
 800c13e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c140:	fb02 f303 	mul.w	r3, r2, r3
 800c144:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800c146:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c148:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c14c:	461a      	mov	r2, r3
 800c14e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c150:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800c152:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c154:	895b      	ldrh	r3, [r3, #10]
 800c156:	2b00      	cmp	r3, #0
 800c158:	d008      	beq.n	800c16c <find_volume+0x224>
 800c15a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c15c:	895b      	ldrh	r3, [r3, #10]
 800c15e:	461a      	mov	r2, r3
 800c160:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c162:	895b      	ldrh	r3, [r3, #10]
 800c164:	3b01      	subs	r3, #1
 800c166:	4013      	ands	r3, r2
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d001      	beq.n	800c170 <find_volume+0x228>
 800c16c:	230d      	movs	r3, #13
 800c16e:	e12c      	b.n	800c3ca <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800c170:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c172:	3330      	adds	r3, #48	@ 0x30
 800c174:	3311      	adds	r3, #17
 800c176:	4618      	mov	r0, r3
 800c178:	f7fe fc50 	bl	800aa1c <ld_word>
 800c17c:	4603      	mov	r3, r0
 800c17e:	461a      	mov	r2, r3
 800c180:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c182:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800c184:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c186:	891b      	ldrh	r3, [r3, #8]
 800c188:	f003 030f 	and.w	r3, r3, #15
 800c18c:	b29b      	uxth	r3, r3
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d001      	beq.n	800c196 <find_volume+0x24e>
 800c192:	230d      	movs	r3, #13
 800c194:	e119      	b.n	800c3ca <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800c196:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c198:	3330      	adds	r3, #48	@ 0x30
 800c19a:	3313      	adds	r3, #19
 800c19c:	4618      	mov	r0, r3
 800c19e:	f7fe fc3d 	bl	800aa1c <ld_word>
 800c1a2:	4603      	mov	r3, r0
 800c1a4:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800c1a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d106      	bne.n	800c1ba <find_volume+0x272>
 800c1ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1ae:	3330      	adds	r3, #48	@ 0x30
 800c1b0:	3320      	adds	r3, #32
 800c1b2:	4618      	mov	r0, r3
 800c1b4:	f7fe fc4a 	bl	800aa4c <ld_dword>
 800c1b8:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800c1ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1bc:	3330      	adds	r3, #48	@ 0x30
 800c1be:	330e      	adds	r3, #14
 800c1c0:	4618      	mov	r0, r3
 800c1c2:	f7fe fc2b 	bl	800aa1c <ld_word>
 800c1c6:	4603      	mov	r3, r0
 800c1c8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800c1ca:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d101      	bne.n	800c1d4 <find_volume+0x28c>
 800c1d0:	230d      	movs	r3, #13
 800c1d2:	e0fa      	b.n	800c3ca <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800c1d4:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800c1d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c1d8:	4413      	add	r3, r2
 800c1da:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c1dc:	8912      	ldrh	r2, [r2, #8]
 800c1de:	0912      	lsrs	r2, r2, #4
 800c1e0:	b292      	uxth	r2, r2
 800c1e2:	4413      	add	r3, r2
 800c1e4:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800c1e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c1e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1ea:	429a      	cmp	r2, r3
 800c1ec:	d204      	bcs.n	800c1f8 <find_volume+0x2b0>
 800c1ee:	230d      	movs	r3, #13
 800c1f0:	e0eb      	b.n	800c3ca <find_volume+0x482>
 800c1f2:	bf00      	nop
 800c1f4:	200146e8 	.word	0x200146e8
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800c1f8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c1fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1fc:	1ad3      	subs	r3, r2, r3
 800c1fe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c200:	8952      	ldrh	r2, [r2, #10]
 800c202:	fbb3 f3f2 	udiv	r3, r3, r2
 800c206:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800c208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d101      	bne.n	800c212 <find_volume+0x2ca>
 800c20e:	230d      	movs	r3, #13
 800c210:	e0db      	b.n	800c3ca <find_volume+0x482>
		fmt = FS_FAT32;
 800c212:	2303      	movs	r3, #3
 800c214:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800c218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c21a:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800c21e:	4293      	cmp	r3, r2
 800c220:	d802      	bhi.n	800c228 <find_volume+0x2e0>
 800c222:	2302      	movs	r3, #2
 800c224:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800c228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c22a:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800c22e:	4293      	cmp	r3, r2
 800c230:	d802      	bhi.n	800c238 <find_volume+0x2f0>
 800c232:	2301      	movs	r3, #1
 800c234:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800c238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c23a:	1c9a      	adds	r2, r3, #2
 800c23c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c23e:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800c240:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c242:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c244:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800c246:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800c248:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c24a:	441a      	add	r2, r3
 800c24c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c24e:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800c250:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c254:	441a      	add	r2, r3
 800c256:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c258:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 800c25a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c25e:	2b03      	cmp	r3, #3
 800c260:	d11e      	bne.n	800c2a0 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800c262:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c264:	3330      	adds	r3, #48	@ 0x30
 800c266:	332a      	adds	r3, #42	@ 0x2a
 800c268:	4618      	mov	r0, r3
 800c26a:	f7fe fbd7 	bl	800aa1c <ld_word>
 800c26e:	4603      	mov	r3, r0
 800c270:	2b00      	cmp	r3, #0
 800c272:	d001      	beq.n	800c278 <find_volume+0x330>
 800c274:	230d      	movs	r3, #13
 800c276:	e0a8      	b.n	800c3ca <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800c278:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c27a:	891b      	ldrh	r3, [r3, #8]
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d001      	beq.n	800c284 <find_volume+0x33c>
 800c280:	230d      	movs	r3, #13
 800c282:	e0a2      	b.n	800c3ca <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800c284:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c286:	3330      	adds	r3, #48	@ 0x30
 800c288:	332c      	adds	r3, #44	@ 0x2c
 800c28a:	4618      	mov	r0, r3
 800c28c:	f7fe fbde 	bl	800aa4c <ld_dword>
 800c290:	4602      	mov	r2, r0
 800c292:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c294:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800c296:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c298:	695b      	ldr	r3, [r3, #20]
 800c29a:	009b      	lsls	r3, r3, #2
 800c29c:	647b      	str	r3, [r7, #68]	@ 0x44
 800c29e:	e01f      	b.n	800c2e0 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800c2a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2a2:	891b      	ldrh	r3, [r3, #8]
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d101      	bne.n	800c2ac <find_volume+0x364>
 800c2a8:	230d      	movs	r3, #13
 800c2aa:	e08e      	b.n	800c3ca <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800c2ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2ae:	6a1a      	ldr	r2, [r3, #32]
 800c2b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2b2:	441a      	add	r2, r3
 800c2b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2b6:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800c2b8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c2bc:	2b02      	cmp	r3, #2
 800c2be:	d103      	bne.n	800c2c8 <find_volume+0x380>
 800c2c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2c2:	695b      	ldr	r3, [r3, #20]
 800c2c4:	005b      	lsls	r3, r3, #1
 800c2c6:	e00a      	b.n	800c2de <find_volume+0x396>
 800c2c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2ca:	695a      	ldr	r2, [r3, #20]
 800c2cc:	4613      	mov	r3, r2
 800c2ce:	005b      	lsls	r3, r3, #1
 800c2d0:	4413      	add	r3, r2
 800c2d2:	085a      	lsrs	r2, r3, #1
 800c2d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2d6:	695b      	ldr	r3, [r3, #20]
 800c2d8:	f003 0301 	and.w	r3, r3, #1
 800c2dc:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800c2de:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800c2e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2e2:	699a      	ldr	r2, [r3, #24]
 800c2e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c2e6:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800c2ea:	0a5b      	lsrs	r3, r3, #9
 800c2ec:	429a      	cmp	r2, r3
 800c2ee:	d201      	bcs.n	800c2f4 <find_volume+0x3ac>
 800c2f0:	230d      	movs	r3, #13
 800c2f2:	e06a      	b.n	800c3ca <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800c2f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2f6:	f04f 32ff 	mov.w	r2, #4294967295
 800c2fa:	611a      	str	r2, [r3, #16]
 800c2fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2fe:	691a      	ldr	r2, [r3, #16]
 800c300:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c302:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800c304:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c306:	2280      	movs	r2, #128	@ 0x80
 800c308:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800c30a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c30e:	2b03      	cmp	r3, #3
 800c310:	d149      	bne.n	800c3a6 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800c312:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c314:	3330      	adds	r3, #48	@ 0x30
 800c316:	3330      	adds	r3, #48	@ 0x30
 800c318:	4618      	mov	r0, r3
 800c31a:	f7fe fb7f 	bl	800aa1c <ld_word>
 800c31e:	4603      	mov	r3, r0
 800c320:	2b01      	cmp	r3, #1
 800c322:	d140      	bne.n	800c3a6 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800c324:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c326:	3301      	adds	r3, #1
 800c328:	4619      	mov	r1, r3
 800c32a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c32c:	f7fe fe26 	bl	800af7c <move_window>
 800c330:	4603      	mov	r3, r0
 800c332:	2b00      	cmp	r3, #0
 800c334:	d137      	bne.n	800c3a6 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800c336:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c338:	2200      	movs	r2, #0
 800c33a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800c33c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c33e:	3330      	adds	r3, #48	@ 0x30
 800c340:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c344:	4618      	mov	r0, r3
 800c346:	f7fe fb69 	bl	800aa1c <ld_word>
 800c34a:	4603      	mov	r3, r0
 800c34c:	461a      	mov	r2, r3
 800c34e:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800c352:	429a      	cmp	r2, r3
 800c354:	d127      	bne.n	800c3a6 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800c356:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c358:	3330      	adds	r3, #48	@ 0x30
 800c35a:	4618      	mov	r0, r3
 800c35c:	f7fe fb76 	bl	800aa4c <ld_dword>
 800c360:	4603      	mov	r3, r0
 800c362:	4a1c      	ldr	r2, [pc, #112]	@ (800c3d4 <find_volume+0x48c>)
 800c364:	4293      	cmp	r3, r2
 800c366:	d11e      	bne.n	800c3a6 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800c368:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c36a:	3330      	adds	r3, #48	@ 0x30
 800c36c:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800c370:	4618      	mov	r0, r3
 800c372:	f7fe fb6b 	bl	800aa4c <ld_dword>
 800c376:	4603      	mov	r3, r0
 800c378:	4a17      	ldr	r2, [pc, #92]	@ (800c3d8 <find_volume+0x490>)
 800c37a:	4293      	cmp	r3, r2
 800c37c:	d113      	bne.n	800c3a6 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800c37e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c380:	3330      	adds	r3, #48	@ 0x30
 800c382:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800c386:	4618      	mov	r0, r3
 800c388:	f7fe fb60 	bl	800aa4c <ld_dword>
 800c38c:	4602      	mov	r2, r0
 800c38e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c390:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800c392:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c394:	3330      	adds	r3, #48	@ 0x30
 800c396:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800c39a:	4618      	mov	r0, r3
 800c39c:	f7fe fb56 	bl	800aa4c <ld_dword>
 800c3a0:	4602      	mov	r2, r0
 800c3a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3a4:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800c3a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3a8:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800c3ac:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800c3ae:	4b0b      	ldr	r3, [pc, #44]	@ (800c3dc <find_volume+0x494>)
 800c3b0:	881b      	ldrh	r3, [r3, #0]
 800c3b2:	3301      	adds	r3, #1
 800c3b4:	b29a      	uxth	r2, r3
 800c3b6:	4b09      	ldr	r3, [pc, #36]	@ (800c3dc <find_volume+0x494>)
 800c3b8:	801a      	strh	r2, [r3, #0]
 800c3ba:	4b08      	ldr	r3, [pc, #32]	@ (800c3dc <find_volume+0x494>)
 800c3bc:	881a      	ldrh	r2, [r3, #0]
 800c3be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3c0:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800c3c2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c3c4:	f7fe fd72 	bl	800aeac <clear_lock>
#endif
	return FR_OK;
 800c3c8:	2300      	movs	r3, #0
}
 800c3ca:	4618      	mov	r0, r3
 800c3cc:	3758      	adds	r7, #88	@ 0x58
 800c3ce:	46bd      	mov	sp, r7
 800c3d0:	bd80      	pop	{r7, pc}
 800c3d2:	bf00      	nop
 800c3d4:	41615252 	.word	0x41615252
 800c3d8:	61417272 	.word	0x61417272
 800c3dc:	200146ec 	.word	0x200146ec

0800c3e0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800c3e0:	b580      	push	{r7, lr}
 800c3e2:	b084      	sub	sp, #16
 800c3e4:	af00      	add	r7, sp, #0
 800c3e6:	6078      	str	r0, [r7, #4]
 800c3e8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800c3ea:	2309      	movs	r3, #9
 800c3ec:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d01c      	beq.n	800c42e <validate+0x4e>
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	d018      	beq.n	800c42e <validate+0x4e>
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	781b      	ldrb	r3, [r3, #0]
 800c402:	2b00      	cmp	r3, #0
 800c404:	d013      	beq.n	800c42e <validate+0x4e>
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	889a      	ldrh	r2, [r3, #4]
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	88db      	ldrh	r3, [r3, #6]
 800c410:	429a      	cmp	r2, r3
 800c412:	d10c      	bne.n	800c42e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	785b      	ldrb	r3, [r3, #1]
 800c41a:	4618      	mov	r0, r3
 800c41c:	f7fe fa5e 	bl	800a8dc <disk_status>
 800c420:	4603      	mov	r3, r0
 800c422:	f003 0301 	and.w	r3, r3, #1
 800c426:	2b00      	cmp	r3, #0
 800c428:	d101      	bne.n	800c42e <validate+0x4e>
			res = FR_OK;
 800c42a:	2300      	movs	r3, #0
 800c42c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800c42e:	7bfb      	ldrb	r3, [r7, #15]
 800c430:	2b00      	cmp	r3, #0
 800c432:	d102      	bne.n	800c43a <validate+0x5a>
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	e000      	b.n	800c43c <validate+0x5c>
 800c43a:	2300      	movs	r3, #0
 800c43c:	683a      	ldr	r2, [r7, #0]
 800c43e:	6013      	str	r3, [r2, #0]
	return res;
 800c440:	7bfb      	ldrb	r3, [r7, #15]
}
 800c442:	4618      	mov	r0, r3
 800c444:	3710      	adds	r7, #16
 800c446:	46bd      	mov	sp, r7
 800c448:	bd80      	pop	{r7, pc}
	...

0800c44c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800c44c:	b580      	push	{r7, lr}
 800c44e:	b088      	sub	sp, #32
 800c450:	af00      	add	r7, sp, #0
 800c452:	60f8      	str	r0, [r7, #12]
 800c454:	60b9      	str	r1, [r7, #8]
 800c456:	4613      	mov	r3, r2
 800c458:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800c45a:	68bb      	ldr	r3, [r7, #8]
 800c45c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800c45e:	f107 0310 	add.w	r3, r7, #16
 800c462:	4618      	mov	r0, r3
 800c464:	f7ff fcd5 	bl	800be12 <get_ldnumber>
 800c468:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800c46a:	69fb      	ldr	r3, [r7, #28]
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	da01      	bge.n	800c474 <f_mount+0x28>
 800c470:	230b      	movs	r3, #11
 800c472:	e02b      	b.n	800c4cc <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800c474:	4a17      	ldr	r2, [pc, #92]	@ (800c4d4 <f_mount+0x88>)
 800c476:	69fb      	ldr	r3, [r7, #28]
 800c478:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c47c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800c47e:	69bb      	ldr	r3, [r7, #24]
 800c480:	2b00      	cmp	r3, #0
 800c482:	d005      	beq.n	800c490 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800c484:	69b8      	ldr	r0, [r7, #24]
 800c486:	f7fe fd11 	bl	800aeac <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800c48a:	69bb      	ldr	r3, [r7, #24]
 800c48c:	2200      	movs	r2, #0
 800c48e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800c490:	68fb      	ldr	r3, [r7, #12]
 800c492:	2b00      	cmp	r3, #0
 800c494:	d002      	beq.n	800c49c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	2200      	movs	r2, #0
 800c49a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800c49c:	68fa      	ldr	r2, [r7, #12]
 800c49e:	490d      	ldr	r1, [pc, #52]	@ (800c4d4 <f_mount+0x88>)
 800c4a0:	69fb      	ldr	r3, [r7, #28]
 800c4a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800c4a6:	68fb      	ldr	r3, [r7, #12]
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d002      	beq.n	800c4b2 <f_mount+0x66>
 800c4ac:	79fb      	ldrb	r3, [r7, #7]
 800c4ae:	2b01      	cmp	r3, #1
 800c4b0:	d001      	beq.n	800c4b6 <f_mount+0x6a>
 800c4b2:	2300      	movs	r3, #0
 800c4b4:	e00a      	b.n	800c4cc <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800c4b6:	f107 010c 	add.w	r1, r7, #12
 800c4ba:	f107 0308 	add.w	r3, r7, #8
 800c4be:	2200      	movs	r2, #0
 800c4c0:	4618      	mov	r0, r3
 800c4c2:	f7ff fd41 	bl	800bf48 <find_volume>
 800c4c6:	4603      	mov	r3, r0
 800c4c8:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800c4ca:	7dfb      	ldrb	r3, [r7, #23]
}
 800c4cc:	4618      	mov	r0, r3
 800c4ce:	3720      	adds	r7, #32
 800c4d0:	46bd      	mov	sp, r7
 800c4d2:	bd80      	pop	{r7, pc}
 800c4d4:	200146e8 	.word	0x200146e8

0800c4d8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800c4d8:	b580      	push	{r7, lr}
 800c4da:	b098      	sub	sp, #96	@ 0x60
 800c4dc:	af00      	add	r7, sp, #0
 800c4de:	60f8      	str	r0, [r7, #12]
 800c4e0:	60b9      	str	r1, [r7, #8]
 800c4e2:	4613      	mov	r3, r2
 800c4e4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800c4e6:	68fb      	ldr	r3, [r7, #12]
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d101      	bne.n	800c4f0 <f_open+0x18>
 800c4ec:	2309      	movs	r3, #9
 800c4ee:	e1a9      	b.n	800c844 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800c4f0:	79fb      	ldrb	r3, [r7, #7]
 800c4f2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c4f6:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800c4f8:	79fa      	ldrb	r2, [r7, #7]
 800c4fa:	f107 0110 	add.w	r1, r7, #16
 800c4fe:	f107 0308 	add.w	r3, r7, #8
 800c502:	4618      	mov	r0, r3
 800c504:	f7ff fd20 	bl	800bf48 <find_volume>
 800c508:	4603      	mov	r3, r0
 800c50a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800c50e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c512:	2b00      	cmp	r3, #0
 800c514:	f040 818d 	bne.w	800c832 <f_open+0x35a>
		dj.obj.fs = fs;
 800c518:	693b      	ldr	r3, [r7, #16]
 800c51a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800c51c:	68ba      	ldr	r2, [r7, #8]
 800c51e:	f107 0314 	add.w	r3, r7, #20
 800c522:	4611      	mov	r1, r2
 800c524:	4618      	mov	r0, r3
 800c526:	f7ff fc03 	bl	800bd30 <follow_path>
 800c52a:	4603      	mov	r3, r0
 800c52c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800c530:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c534:	2b00      	cmp	r3, #0
 800c536:	d118      	bne.n	800c56a <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800c538:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800c53c:	b25b      	sxtb	r3, r3
 800c53e:	2b00      	cmp	r3, #0
 800c540:	da03      	bge.n	800c54a <f_open+0x72>
				res = FR_INVALID_NAME;
 800c542:	2306      	movs	r3, #6
 800c544:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800c548:	e00f      	b.n	800c56a <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c54a:	79fb      	ldrb	r3, [r7, #7]
 800c54c:	2b01      	cmp	r3, #1
 800c54e:	bf8c      	ite	hi
 800c550:	2301      	movhi	r3, #1
 800c552:	2300      	movls	r3, #0
 800c554:	b2db      	uxtb	r3, r3
 800c556:	461a      	mov	r2, r3
 800c558:	f107 0314 	add.w	r3, r7, #20
 800c55c:	4611      	mov	r1, r2
 800c55e:	4618      	mov	r0, r3
 800c560:	f7fe fb5c 	bl	800ac1c <chk_lock>
 800c564:	4603      	mov	r3, r0
 800c566:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800c56a:	79fb      	ldrb	r3, [r7, #7]
 800c56c:	f003 031c 	and.w	r3, r3, #28
 800c570:	2b00      	cmp	r3, #0
 800c572:	d07f      	beq.n	800c674 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800c574:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c578:	2b00      	cmp	r3, #0
 800c57a:	d017      	beq.n	800c5ac <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800c57c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c580:	2b04      	cmp	r3, #4
 800c582:	d10e      	bne.n	800c5a2 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800c584:	f7fe fba6 	bl	800acd4 <enq_lock>
 800c588:	4603      	mov	r3, r0
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d006      	beq.n	800c59c <f_open+0xc4>
 800c58e:	f107 0314 	add.w	r3, r7, #20
 800c592:	4618      	mov	r0, r3
 800c594:	f7ff fae7 	bl	800bb66 <dir_register>
 800c598:	4603      	mov	r3, r0
 800c59a:	e000      	b.n	800c59e <f_open+0xc6>
 800c59c:	2312      	movs	r3, #18
 800c59e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800c5a2:	79fb      	ldrb	r3, [r7, #7]
 800c5a4:	f043 0308 	orr.w	r3, r3, #8
 800c5a8:	71fb      	strb	r3, [r7, #7]
 800c5aa:	e010      	b.n	800c5ce <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800c5ac:	7ebb      	ldrb	r3, [r7, #26]
 800c5ae:	f003 0311 	and.w	r3, r3, #17
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d003      	beq.n	800c5be <f_open+0xe6>
					res = FR_DENIED;
 800c5b6:	2307      	movs	r3, #7
 800c5b8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800c5bc:	e007      	b.n	800c5ce <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800c5be:	79fb      	ldrb	r3, [r7, #7]
 800c5c0:	f003 0304 	and.w	r3, r3, #4
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d002      	beq.n	800c5ce <f_open+0xf6>
 800c5c8:	2308      	movs	r3, #8
 800c5ca:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800c5ce:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d168      	bne.n	800c6a8 <f_open+0x1d0>
 800c5d6:	79fb      	ldrb	r3, [r7, #7]
 800c5d8:	f003 0308 	and.w	r3, r3, #8
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d063      	beq.n	800c6a8 <f_open+0x1d0>
				dw = GET_FATTIME();
 800c5e0:	f7fe f810 	bl	800a604 <get_fattime>
 800c5e4:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800c5e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c5e8:	330e      	adds	r3, #14
 800c5ea:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c5ec:	4618      	mov	r0, r3
 800c5ee:	f7fe fa6b 	bl	800aac8 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800c5f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c5f4:	3316      	adds	r3, #22
 800c5f6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c5f8:	4618      	mov	r0, r3
 800c5fa:	f7fe fa65 	bl	800aac8 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800c5fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c600:	330b      	adds	r3, #11
 800c602:	2220      	movs	r2, #32
 800c604:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800c606:	693b      	ldr	r3, [r7, #16]
 800c608:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c60a:	4611      	mov	r1, r2
 800c60c:	4618      	mov	r0, r3
 800c60e:	f7ff f9b9 	bl	800b984 <ld_clust>
 800c612:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800c614:	693b      	ldr	r3, [r7, #16]
 800c616:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800c618:	2200      	movs	r2, #0
 800c61a:	4618      	mov	r0, r3
 800c61c:	f7ff f9d1 	bl	800b9c2 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800c620:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c622:	331c      	adds	r3, #28
 800c624:	2100      	movs	r1, #0
 800c626:	4618      	mov	r0, r3
 800c628:	f7fe fa4e 	bl	800aac8 <st_dword>
					fs->wflag = 1;
 800c62c:	693b      	ldr	r3, [r7, #16]
 800c62e:	2201      	movs	r2, #1
 800c630:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800c632:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c634:	2b00      	cmp	r3, #0
 800c636:	d037      	beq.n	800c6a8 <f_open+0x1d0>
						dw = fs->winsect;
 800c638:	693b      	ldr	r3, [r7, #16]
 800c63a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c63c:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800c63e:	f107 0314 	add.w	r3, r7, #20
 800c642:	2200      	movs	r2, #0
 800c644:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800c646:	4618      	mov	r0, r3
 800c648:	f7fe fee4 	bl	800b414 <remove_chain>
 800c64c:	4603      	mov	r3, r0
 800c64e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800c652:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c656:	2b00      	cmp	r3, #0
 800c658:	d126      	bne.n	800c6a8 <f_open+0x1d0>
							res = move_window(fs, dw);
 800c65a:	693b      	ldr	r3, [r7, #16]
 800c65c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c65e:	4618      	mov	r0, r3
 800c660:	f7fe fc8c 	bl	800af7c <move_window>
 800c664:	4603      	mov	r3, r0
 800c666:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800c66a:	693b      	ldr	r3, [r7, #16]
 800c66c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c66e:	3a01      	subs	r2, #1
 800c670:	60da      	str	r2, [r3, #12]
 800c672:	e019      	b.n	800c6a8 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800c674:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d115      	bne.n	800c6a8 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800c67c:	7ebb      	ldrb	r3, [r7, #26]
 800c67e:	f003 0310 	and.w	r3, r3, #16
 800c682:	2b00      	cmp	r3, #0
 800c684:	d003      	beq.n	800c68e <f_open+0x1b6>
					res = FR_NO_FILE;
 800c686:	2304      	movs	r3, #4
 800c688:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800c68c:	e00c      	b.n	800c6a8 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800c68e:	79fb      	ldrb	r3, [r7, #7]
 800c690:	f003 0302 	and.w	r3, r3, #2
 800c694:	2b00      	cmp	r3, #0
 800c696:	d007      	beq.n	800c6a8 <f_open+0x1d0>
 800c698:	7ebb      	ldrb	r3, [r7, #26]
 800c69a:	f003 0301 	and.w	r3, r3, #1
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d002      	beq.n	800c6a8 <f_open+0x1d0>
						res = FR_DENIED;
 800c6a2:	2307      	movs	r3, #7
 800c6a4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800c6a8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d126      	bne.n	800c6fe <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800c6b0:	79fb      	ldrb	r3, [r7, #7]
 800c6b2:	f003 0308 	and.w	r3, r3, #8
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d003      	beq.n	800c6c2 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800c6ba:	79fb      	ldrb	r3, [r7, #7]
 800c6bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c6c0:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800c6c2:	693b      	ldr	r3, [r7, #16]
 800c6c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800c6ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c6d0:	79fb      	ldrb	r3, [r7, #7]
 800c6d2:	2b01      	cmp	r3, #1
 800c6d4:	bf8c      	ite	hi
 800c6d6:	2301      	movhi	r3, #1
 800c6d8:	2300      	movls	r3, #0
 800c6da:	b2db      	uxtb	r3, r3
 800c6dc:	461a      	mov	r2, r3
 800c6de:	f107 0314 	add.w	r3, r7, #20
 800c6e2:	4611      	mov	r1, r2
 800c6e4:	4618      	mov	r0, r3
 800c6e6:	f7fe fb17 	bl	800ad18 <inc_lock>
 800c6ea:	4602      	mov	r2, r0
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	691b      	ldr	r3, [r3, #16]
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d102      	bne.n	800c6fe <f_open+0x226>
 800c6f8:	2302      	movs	r3, #2
 800c6fa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800c6fe:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c702:	2b00      	cmp	r3, #0
 800c704:	f040 8095 	bne.w	800c832 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800c708:	693b      	ldr	r3, [r7, #16]
 800c70a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c70c:	4611      	mov	r1, r2
 800c70e:	4618      	mov	r0, r3
 800c710:	f7ff f938 	bl	800b984 <ld_clust>
 800c714:	4602      	mov	r2, r0
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800c71a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c71c:	331c      	adds	r3, #28
 800c71e:	4618      	mov	r0, r3
 800c720:	f7fe f994 	bl	800aa4c <ld_dword>
 800c724:	4602      	mov	r2, r0
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	2200      	movs	r2, #0
 800c72e:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800c730:	693a      	ldr	r2, [r7, #16]
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800c736:	693b      	ldr	r3, [r7, #16]
 800c738:	88da      	ldrh	r2, [r3, #6]
 800c73a:	68fb      	ldr	r3, [r7, #12]
 800c73c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	79fa      	ldrb	r2, [r7, #7]
 800c742:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800c744:	68fb      	ldr	r3, [r7, #12]
 800c746:	2200      	movs	r2, #0
 800c748:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	2200      	movs	r2, #0
 800c74e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	2200      	movs	r2, #0
 800c754:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	3330      	adds	r3, #48	@ 0x30
 800c75a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c75e:	2100      	movs	r1, #0
 800c760:	4618      	mov	r0, r3
 800c762:	f7fe f9fe 	bl	800ab62 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800c766:	79fb      	ldrb	r3, [r7, #7]
 800c768:	f003 0320 	and.w	r3, r3, #32
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d060      	beq.n	800c832 <f_open+0x35a>
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	68db      	ldr	r3, [r3, #12]
 800c774:	2b00      	cmp	r3, #0
 800c776:	d05c      	beq.n	800c832 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	68da      	ldr	r2, [r3, #12]
 800c77c:	68fb      	ldr	r3, [r7, #12]
 800c77e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800c780:	693b      	ldr	r3, [r7, #16]
 800c782:	895b      	ldrh	r3, [r3, #10]
 800c784:	025b      	lsls	r3, r3, #9
 800c786:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800c788:	68fb      	ldr	r3, [r7, #12]
 800c78a:	689b      	ldr	r3, [r3, #8]
 800c78c:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	68db      	ldr	r3, [r3, #12]
 800c792:	657b      	str	r3, [r7, #84]	@ 0x54
 800c794:	e016      	b.n	800c7c4 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800c796:	68fb      	ldr	r3, [r7, #12]
 800c798:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800c79a:	4618      	mov	r0, r3
 800c79c:	f7fe fca9 	bl	800b0f2 <get_fat>
 800c7a0:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800c7a2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c7a4:	2b01      	cmp	r3, #1
 800c7a6:	d802      	bhi.n	800c7ae <f_open+0x2d6>
 800c7a8:	2302      	movs	r3, #2
 800c7aa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800c7ae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c7b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7b4:	d102      	bne.n	800c7bc <f_open+0x2e4>
 800c7b6:	2301      	movs	r3, #1
 800c7b8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c7bc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c7be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c7c0:	1ad3      	subs	r3, r2, r3
 800c7c2:	657b      	str	r3, [r7, #84]	@ 0x54
 800c7c4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d103      	bne.n	800c7d4 <f_open+0x2fc>
 800c7cc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c7ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c7d0:	429a      	cmp	r2, r3
 800c7d2:	d8e0      	bhi.n	800c796 <f_open+0x2be>
				}
				fp->clust = clst;
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c7d8:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800c7da:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d127      	bne.n	800c832 <f_open+0x35a>
 800c7e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c7e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	d022      	beq.n	800c832 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800c7ec:	693b      	ldr	r3, [r7, #16]
 800c7ee:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800c7f0:	4618      	mov	r0, r3
 800c7f2:	f7fe fc5f 	bl	800b0b4 <clust2sect>
 800c7f6:	6478      	str	r0, [r7, #68]	@ 0x44
 800c7f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d103      	bne.n	800c806 <f_open+0x32e>
						res = FR_INT_ERR;
 800c7fe:	2302      	movs	r3, #2
 800c800:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800c804:	e015      	b.n	800c832 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800c806:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c808:	0a5a      	lsrs	r2, r3, #9
 800c80a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c80c:	441a      	add	r2, r3
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800c812:	693b      	ldr	r3, [r7, #16]
 800c814:	7858      	ldrb	r0, [r3, #1]
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	6a1a      	ldr	r2, [r3, #32]
 800c820:	2301      	movs	r3, #1
 800c822:	f7fe f89d 	bl	800a960 <disk_read>
 800c826:	4603      	mov	r3, r0
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d002      	beq.n	800c832 <f_open+0x35a>
 800c82c:	2301      	movs	r3, #1
 800c82e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800c832:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c836:	2b00      	cmp	r3, #0
 800c838:	d002      	beq.n	800c840 <f_open+0x368>
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	2200      	movs	r2, #0
 800c83e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800c840:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800c844:	4618      	mov	r0, r3
 800c846:	3760      	adds	r7, #96	@ 0x60
 800c848:	46bd      	mov	sp, r7
 800c84a:	bd80      	pop	{r7, pc}

0800c84c <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800c84c:	b580      	push	{r7, lr}
 800c84e:	b08e      	sub	sp, #56	@ 0x38
 800c850:	af00      	add	r7, sp, #0
 800c852:	60f8      	str	r0, [r7, #12]
 800c854:	60b9      	str	r1, [r7, #8]
 800c856:	607a      	str	r2, [r7, #4]
 800c858:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800c85a:	68bb      	ldr	r3, [r7, #8]
 800c85c:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800c85e:	683b      	ldr	r3, [r7, #0]
 800c860:	2200      	movs	r2, #0
 800c862:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800c864:	68fb      	ldr	r3, [r7, #12]
 800c866:	f107 0214 	add.w	r2, r7, #20
 800c86a:	4611      	mov	r1, r2
 800c86c:	4618      	mov	r0, r3
 800c86e:	f7ff fdb7 	bl	800c3e0 <validate>
 800c872:	4603      	mov	r3, r0
 800c874:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800c878:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d107      	bne.n	800c890 <f_read+0x44>
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	7d5b      	ldrb	r3, [r3, #21]
 800c884:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800c888:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d002      	beq.n	800c896 <f_read+0x4a>
 800c890:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c894:	e115      	b.n	800cac2 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	7d1b      	ldrb	r3, [r3, #20]
 800c89a:	f003 0301 	and.w	r3, r3, #1
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	d101      	bne.n	800c8a6 <f_read+0x5a>
 800c8a2:	2307      	movs	r3, #7
 800c8a4:	e10d      	b.n	800cac2 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	68da      	ldr	r2, [r3, #12]
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	699b      	ldr	r3, [r3, #24]
 800c8ae:	1ad3      	subs	r3, r2, r3
 800c8b0:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800c8b2:	687a      	ldr	r2, [r7, #4]
 800c8b4:	6a3b      	ldr	r3, [r7, #32]
 800c8b6:	429a      	cmp	r2, r3
 800c8b8:	f240 80fe 	bls.w	800cab8 <f_read+0x26c>
 800c8bc:	6a3b      	ldr	r3, [r7, #32]
 800c8be:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800c8c0:	e0fa      	b.n	800cab8 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	699b      	ldr	r3, [r3, #24]
 800c8c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	f040 80c6 	bne.w	800ca5c <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	699b      	ldr	r3, [r3, #24]
 800c8d4:	0a5b      	lsrs	r3, r3, #9
 800c8d6:	697a      	ldr	r2, [r7, #20]
 800c8d8:	8952      	ldrh	r2, [r2, #10]
 800c8da:	3a01      	subs	r2, #1
 800c8dc:	4013      	ands	r3, r2
 800c8de:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800c8e0:	69fb      	ldr	r3, [r7, #28]
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d12f      	bne.n	800c946 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	699b      	ldr	r3, [r3, #24]
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d103      	bne.n	800c8f6 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	689b      	ldr	r3, [r3, #8]
 800c8f2:	633b      	str	r3, [r7, #48]	@ 0x30
 800c8f4:	e013      	b.n	800c91e <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d007      	beq.n	800c90e <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800c8fe:	68fb      	ldr	r3, [r7, #12]
 800c900:	699b      	ldr	r3, [r3, #24]
 800c902:	4619      	mov	r1, r3
 800c904:	68f8      	ldr	r0, [r7, #12]
 800c906:	f7fe fe82 	bl	800b60e <clmt_clust>
 800c90a:	6338      	str	r0, [r7, #48]	@ 0x30
 800c90c:	e007      	b.n	800c91e <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800c90e:	68fa      	ldr	r2, [r7, #12]
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	69db      	ldr	r3, [r3, #28]
 800c914:	4619      	mov	r1, r3
 800c916:	4610      	mov	r0, r2
 800c918:	f7fe fbeb 	bl	800b0f2 <get_fat>
 800c91c:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800c91e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c920:	2b01      	cmp	r3, #1
 800c922:	d804      	bhi.n	800c92e <f_read+0xe2>
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	2202      	movs	r2, #2
 800c928:	755a      	strb	r2, [r3, #21]
 800c92a:	2302      	movs	r3, #2
 800c92c:	e0c9      	b.n	800cac2 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c92e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c930:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c934:	d104      	bne.n	800c940 <f_read+0xf4>
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	2201      	movs	r2, #1
 800c93a:	755a      	strb	r2, [r3, #21]
 800c93c:	2301      	movs	r3, #1
 800c93e:	e0c0      	b.n	800cac2 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c944:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800c946:	697a      	ldr	r2, [r7, #20]
 800c948:	68fb      	ldr	r3, [r7, #12]
 800c94a:	69db      	ldr	r3, [r3, #28]
 800c94c:	4619      	mov	r1, r3
 800c94e:	4610      	mov	r0, r2
 800c950:	f7fe fbb0 	bl	800b0b4 <clust2sect>
 800c954:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800c956:	69bb      	ldr	r3, [r7, #24]
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d104      	bne.n	800c966 <f_read+0x11a>
 800c95c:	68fb      	ldr	r3, [r7, #12]
 800c95e:	2202      	movs	r2, #2
 800c960:	755a      	strb	r2, [r3, #21]
 800c962:	2302      	movs	r3, #2
 800c964:	e0ad      	b.n	800cac2 <f_read+0x276>
			sect += csect;
 800c966:	69ba      	ldr	r2, [r7, #24]
 800c968:	69fb      	ldr	r3, [r7, #28]
 800c96a:	4413      	add	r3, r2
 800c96c:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	0a5b      	lsrs	r3, r3, #9
 800c972:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800c974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c976:	2b00      	cmp	r3, #0
 800c978:	d039      	beq.n	800c9ee <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800c97a:	69fa      	ldr	r2, [r7, #28]
 800c97c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c97e:	4413      	add	r3, r2
 800c980:	697a      	ldr	r2, [r7, #20]
 800c982:	8952      	ldrh	r2, [r2, #10]
 800c984:	4293      	cmp	r3, r2
 800c986:	d905      	bls.n	800c994 <f_read+0x148>
					cc = fs->csize - csect;
 800c988:	697b      	ldr	r3, [r7, #20]
 800c98a:	895b      	ldrh	r3, [r3, #10]
 800c98c:	461a      	mov	r2, r3
 800c98e:	69fb      	ldr	r3, [r7, #28]
 800c990:	1ad3      	subs	r3, r2, r3
 800c992:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c994:	697b      	ldr	r3, [r7, #20]
 800c996:	7858      	ldrb	r0, [r3, #1]
 800c998:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c99a:	69ba      	ldr	r2, [r7, #24]
 800c99c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c99e:	f7fd ffdf 	bl	800a960 <disk_read>
 800c9a2:	4603      	mov	r3, r0
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d004      	beq.n	800c9b2 <f_read+0x166>
 800c9a8:	68fb      	ldr	r3, [r7, #12]
 800c9aa:	2201      	movs	r2, #1
 800c9ac:	755a      	strb	r2, [r3, #21]
 800c9ae:	2301      	movs	r3, #1
 800c9b0:	e087      	b.n	800cac2 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	7d1b      	ldrb	r3, [r3, #20]
 800c9b6:	b25b      	sxtb	r3, r3
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	da14      	bge.n	800c9e6 <f_read+0x19a>
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	6a1a      	ldr	r2, [r3, #32]
 800c9c0:	69bb      	ldr	r3, [r7, #24]
 800c9c2:	1ad3      	subs	r3, r2, r3
 800c9c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c9c6:	429a      	cmp	r2, r3
 800c9c8:	d90d      	bls.n	800c9e6 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	6a1a      	ldr	r2, [r3, #32]
 800c9ce:	69bb      	ldr	r3, [r7, #24]
 800c9d0:	1ad3      	subs	r3, r2, r3
 800c9d2:	025b      	lsls	r3, r3, #9
 800c9d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c9d6:	18d0      	adds	r0, r2, r3
 800c9d8:	68fb      	ldr	r3, [r7, #12]
 800c9da:	3330      	adds	r3, #48	@ 0x30
 800c9dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c9e0:	4619      	mov	r1, r3
 800c9e2:	f7fe f89d 	bl	800ab20 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800c9e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9e8:	025b      	lsls	r3, r3, #9
 800c9ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800c9ec:	e050      	b.n	800ca90 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800c9ee:	68fb      	ldr	r3, [r7, #12]
 800c9f0:	6a1b      	ldr	r3, [r3, #32]
 800c9f2:	69ba      	ldr	r2, [r7, #24]
 800c9f4:	429a      	cmp	r2, r3
 800c9f6:	d02e      	beq.n	800ca56 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	7d1b      	ldrb	r3, [r3, #20]
 800c9fc:	b25b      	sxtb	r3, r3
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	da18      	bge.n	800ca34 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ca02:	697b      	ldr	r3, [r7, #20]
 800ca04:	7858      	ldrb	r0, [r3, #1]
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ca0c:	68fb      	ldr	r3, [r7, #12]
 800ca0e:	6a1a      	ldr	r2, [r3, #32]
 800ca10:	2301      	movs	r3, #1
 800ca12:	f7fd ffc5 	bl	800a9a0 <disk_write>
 800ca16:	4603      	mov	r3, r0
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	d004      	beq.n	800ca26 <f_read+0x1da>
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	2201      	movs	r2, #1
 800ca20:	755a      	strb	r2, [r3, #21]
 800ca22:	2301      	movs	r3, #1
 800ca24:	e04d      	b.n	800cac2 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	7d1b      	ldrb	r3, [r3, #20]
 800ca2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ca2e:	b2da      	uxtb	r2, r3
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800ca34:	697b      	ldr	r3, [r7, #20]
 800ca36:	7858      	ldrb	r0, [r3, #1]
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ca3e:	2301      	movs	r3, #1
 800ca40:	69ba      	ldr	r2, [r7, #24]
 800ca42:	f7fd ff8d 	bl	800a960 <disk_read>
 800ca46:	4603      	mov	r3, r0
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d004      	beq.n	800ca56 <f_read+0x20a>
 800ca4c:	68fb      	ldr	r3, [r7, #12]
 800ca4e:	2201      	movs	r2, #1
 800ca50:	755a      	strb	r2, [r3, #21]
 800ca52:	2301      	movs	r3, #1
 800ca54:	e035      	b.n	800cac2 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	69ba      	ldr	r2, [r7, #24]
 800ca5a:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	699b      	ldr	r3, [r3, #24]
 800ca60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca64:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800ca68:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800ca6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	429a      	cmp	r2, r3
 800ca70:	d901      	bls.n	800ca76 <f_read+0x22a>
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800ca76:	68fb      	ldr	r3, [r7, #12]
 800ca78:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ca7c:	68fb      	ldr	r3, [r7, #12]
 800ca7e:	699b      	ldr	r3, [r3, #24]
 800ca80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca84:	4413      	add	r3, r2
 800ca86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ca88:	4619      	mov	r1, r3
 800ca8a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ca8c:	f7fe f848 	bl	800ab20 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800ca90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ca92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca94:	4413      	add	r3, r2
 800ca96:	627b      	str	r3, [r7, #36]	@ 0x24
 800ca98:	68fb      	ldr	r3, [r7, #12]
 800ca9a:	699a      	ldr	r2, [r3, #24]
 800ca9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca9e:	441a      	add	r2, r3
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	619a      	str	r2, [r3, #24]
 800caa4:	683b      	ldr	r3, [r7, #0]
 800caa6:	681a      	ldr	r2, [r3, #0]
 800caa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800caaa:	441a      	add	r2, r3
 800caac:	683b      	ldr	r3, [r7, #0]
 800caae:	601a      	str	r2, [r3, #0]
 800cab0:	687a      	ldr	r2, [r7, #4]
 800cab2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cab4:	1ad3      	subs	r3, r2, r3
 800cab6:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	2b00      	cmp	r3, #0
 800cabc:	f47f af01 	bne.w	800c8c2 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800cac0:	2300      	movs	r3, #0
}
 800cac2:	4618      	mov	r0, r3
 800cac4:	3738      	adds	r7, #56	@ 0x38
 800cac6:	46bd      	mov	sp, r7
 800cac8:	bd80      	pop	{r7, pc}

0800caca <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800caca:	b580      	push	{r7, lr}
 800cacc:	b08c      	sub	sp, #48	@ 0x30
 800cace:	af00      	add	r7, sp, #0
 800cad0:	60f8      	str	r0, [r7, #12]
 800cad2:	60b9      	str	r1, [r7, #8]
 800cad4:	607a      	str	r2, [r7, #4]
 800cad6:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800cad8:	68bb      	ldr	r3, [r7, #8]
 800cada:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800cadc:	683b      	ldr	r3, [r7, #0]
 800cade:	2200      	movs	r2, #0
 800cae0:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	f107 0210 	add.w	r2, r7, #16
 800cae8:	4611      	mov	r1, r2
 800caea:	4618      	mov	r0, r3
 800caec:	f7ff fc78 	bl	800c3e0 <validate>
 800caf0:	4603      	mov	r3, r0
 800caf2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800caf6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	d107      	bne.n	800cb0e <f_write+0x44>
 800cafe:	68fb      	ldr	r3, [r7, #12]
 800cb00:	7d5b      	ldrb	r3, [r3, #21]
 800cb02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800cb06:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	d002      	beq.n	800cb14 <f_write+0x4a>
 800cb0e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cb12:	e14b      	b.n	800cdac <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	7d1b      	ldrb	r3, [r3, #20]
 800cb18:	f003 0302 	and.w	r3, r3, #2
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	d101      	bne.n	800cb24 <f_write+0x5a>
 800cb20:	2307      	movs	r3, #7
 800cb22:	e143      	b.n	800cdac <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	699a      	ldr	r2, [r3, #24]
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	441a      	add	r2, r3
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	699b      	ldr	r3, [r3, #24]
 800cb30:	429a      	cmp	r2, r3
 800cb32:	f080 812d 	bcs.w	800cd90 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	699b      	ldr	r3, [r3, #24]
 800cb3a:	43db      	mvns	r3, r3
 800cb3c:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800cb3e:	e127      	b.n	800cd90 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	699b      	ldr	r3, [r3, #24]
 800cb44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	f040 80e3 	bne.w	800cd14 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	699b      	ldr	r3, [r3, #24]
 800cb52:	0a5b      	lsrs	r3, r3, #9
 800cb54:	693a      	ldr	r2, [r7, #16]
 800cb56:	8952      	ldrh	r2, [r2, #10]
 800cb58:	3a01      	subs	r2, #1
 800cb5a:	4013      	ands	r3, r2
 800cb5c:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800cb5e:	69bb      	ldr	r3, [r7, #24]
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d143      	bne.n	800cbec <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800cb64:	68fb      	ldr	r3, [r7, #12]
 800cb66:	699b      	ldr	r3, [r3, #24]
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d10c      	bne.n	800cb86 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	689b      	ldr	r3, [r3, #8]
 800cb70:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800cb72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	d11a      	bne.n	800cbae <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	2100      	movs	r1, #0
 800cb7c:	4618      	mov	r0, r3
 800cb7e:	f7fe fcae 	bl	800b4de <create_chain>
 800cb82:	62b8      	str	r0, [r7, #40]	@ 0x28
 800cb84:	e013      	b.n	800cbae <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d007      	beq.n	800cb9e <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	699b      	ldr	r3, [r3, #24]
 800cb92:	4619      	mov	r1, r3
 800cb94:	68f8      	ldr	r0, [r7, #12]
 800cb96:	f7fe fd3a 	bl	800b60e <clmt_clust>
 800cb9a:	62b8      	str	r0, [r7, #40]	@ 0x28
 800cb9c:	e007      	b.n	800cbae <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800cb9e:	68fa      	ldr	r2, [r7, #12]
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	69db      	ldr	r3, [r3, #28]
 800cba4:	4619      	mov	r1, r3
 800cba6:	4610      	mov	r0, r2
 800cba8:	f7fe fc99 	bl	800b4de <create_chain>
 800cbac:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800cbae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	f000 80f2 	beq.w	800cd9a <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800cbb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbb8:	2b01      	cmp	r3, #1
 800cbba:	d104      	bne.n	800cbc6 <f_write+0xfc>
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	2202      	movs	r2, #2
 800cbc0:	755a      	strb	r2, [r3, #21]
 800cbc2:	2302      	movs	r3, #2
 800cbc4:	e0f2      	b.n	800cdac <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800cbc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cbcc:	d104      	bne.n	800cbd8 <f_write+0x10e>
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	2201      	movs	r2, #1
 800cbd2:	755a      	strb	r2, [r3, #21]
 800cbd4:	2301      	movs	r3, #1
 800cbd6:	e0e9      	b.n	800cdac <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cbdc:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800cbde:	68fb      	ldr	r3, [r7, #12]
 800cbe0:	689b      	ldr	r3, [r3, #8]
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d102      	bne.n	800cbec <f_write+0x122>
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cbea:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	7d1b      	ldrb	r3, [r3, #20]
 800cbf0:	b25b      	sxtb	r3, r3
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	da18      	bge.n	800cc28 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800cbf6:	693b      	ldr	r3, [r7, #16]
 800cbf8:	7858      	ldrb	r0, [r3, #1]
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	6a1a      	ldr	r2, [r3, #32]
 800cc04:	2301      	movs	r3, #1
 800cc06:	f7fd fecb 	bl	800a9a0 <disk_write>
 800cc0a:	4603      	mov	r3, r0
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d004      	beq.n	800cc1a <f_write+0x150>
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	2201      	movs	r2, #1
 800cc14:	755a      	strb	r2, [r3, #21]
 800cc16:	2301      	movs	r3, #1
 800cc18:	e0c8      	b.n	800cdac <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800cc1a:	68fb      	ldr	r3, [r7, #12]
 800cc1c:	7d1b      	ldrb	r3, [r3, #20]
 800cc1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cc22:	b2da      	uxtb	r2, r3
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800cc28:	693a      	ldr	r2, [r7, #16]
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	69db      	ldr	r3, [r3, #28]
 800cc2e:	4619      	mov	r1, r3
 800cc30:	4610      	mov	r0, r2
 800cc32:	f7fe fa3f 	bl	800b0b4 <clust2sect>
 800cc36:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800cc38:	697b      	ldr	r3, [r7, #20]
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	d104      	bne.n	800cc48 <f_write+0x17e>
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	2202      	movs	r2, #2
 800cc42:	755a      	strb	r2, [r3, #21]
 800cc44:	2302      	movs	r3, #2
 800cc46:	e0b1      	b.n	800cdac <f_write+0x2e2>
			sect += csect;
 800cc48:	697a      	ldr	r2, [r7, #20]
 800cc4a:	69bb      	ldr	r3, [r7, #24]
 800cc4c:	4413      	add	r3, r2
 800cc4e:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	0a5b      	lsrs	r3, r3, #9
 800cc54:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800cc56:	6a3b      	ldr	r3, [r7, #32]
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d03c      	beq.n	800ccd6 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800cc5c:	69ba      	ldr	r2, [r7, #24]
 800cc5e:	6a3b      	ldr	r3, [r7, #32]
 800cc60:	4413      	add	r3, r2
 800cc62:	693a      	ldr	r2, [r7, #16]
 800cc64:	8952      	ldrh	r2, [r2, #10]
 800cc66:	4293      	cmp	r3, r2
 800cc68:	d905      	bls.n	800cc76 <f_write+0x1ac>
					cc = fs->csize - csect;
 800cc6a:	693b      	ldr	r3, [r7, #16]
 800cc6c:	895b      	ldrh	r3, [r3, #10]
 800cc6e:	461a      	mov	r2, r3
 800cc70:	69bb      	ldr	r3, [r7, #24]
 800cc72:	1ad3      	subs	r3, r2, r3
 800cc74:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800cc76:	693b      	ldr	r3, [r7, #16]
 800cc78:	7858      	ldrb	r0, [r3, #1]
 800cc7a:	6a3b      	ldr	r3, [r7, #32]
 800cc7c:	697a      	ldr	r2, [r7, #20]
 800cc7e:	69f9      	ldr	r1, [r7, #28]
 800cc80:	f7fd fe8e 	bl	800a9a0 <disk_write>
 800cc84:	4603      	mov	r3, r0
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d004      	beq.n	800cc94 <f_write+0x1ca>
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	2201      	movs	r2, #1
 800cc8e:	755a      	strb	r2, [r3, #21]
 800cc90:	2301      	movs	r3, #1
 800cc92:	e08b      	b.n	800cdac <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800cc94:	68fb      	ldr	r3, [r7, #12]
 800cc96:	6a1a      	ldr	r2, [r3, #32]
 800cc98:	697b      	ldr	r3, [r7, #20]
 800cc9a:	1ad3      	subs	r3, r2, r3
 800cc9c:	6a3a      	ldr	r2, [r7, #32]
 800cc9e:	429a      	cmp	r2, r3
 800cca0:	d915      	bls.n	800ccce <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	6a1a      	ldr	r2, [r3, #32]
 800ccac:	697b      	ldr	r3, [r7, #20]
 800ccae:	1ad3      	subs	r3, r2, r3
 800ccb0:	025b      	lsls	r3, r3, #9
 800ccb2:	69fa      	ldr	r2, [r7, #28]
 800ccb4:	4413      	add	r3, r2
 800ccb6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ccba:	4619      	mov	r1, r3
 800ccbc:	f7fd ff30 	bl	800ab20 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	7d1b      	ldrb	r3, [r3, #20]
 800ccc4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ccc8:	b2da      	uxtb	r2, r3
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800ccce:	6a3b      	ldr	r3, [r7, #32]
 800ccd0:	025b      	lsls	r3, r3, #9
 800ccd2:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800ccd4:	e03f      	b.n	800cd56 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	6a1b      	ldr	r3, [r3, #32]
 800ccda:	697a      	ldr	r2, [r7, #20]
 800ccdc:	429a      	cmp	r2, r3
 800ccde:	d016      	beq.n	800cd0e <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	699a      	ldr	r2, [r3, #24]
 800cce4:	68fb      	ldr	r3, [r7, #12]
 800cce6:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800cce8:	429a      	cmp	r2, r3
 800ccea:	d210      	bcs.n	800cd0e <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800ccec:	693b      	ldr	r3, [r7, #16]
 800ccee:	7858      	ldrb	r0, [r3, #1]
 800ccf0:	68fb      	ldr	r3, [r7, #12]
 800ccf2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ccf6:	2301      	movs	r3, #1
 800ccf8:	697a      	ldr	r2, [r7, #20]
 800ccfa:	f7fd fe31 	bl	800a960 <disk_read>
 800ccfe:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800cd00:	2b00      	cmp	r3, #0
 800cd02:	d004      	beq.n	800cd0e <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	2201      	movs	r2, #1
 800cd08:	755a      	strb	r2, [r3, #21]
 800cd0a:	2301      	movs	r3, #1
 800cd0c:	e04e      	b.n	800cdac <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	697a      	ldr	r2, [r7, #20]
 800cd12:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	699b      	ldr	r3, [r3, #24]
 800cd18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cd1c:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800cd20:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800cd22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	429a      	cmp	r2, r3
 800cd28:	d901      	bls.n	800cd2e <f_write+0x264>
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800cd2e:	68fb      	ldr	r3, [r7, #12]
 800cd30:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	699b      	ldr	r3, [r3, #24]
 800cd38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cd3c:	4413      	add	r3, r2
 800cd3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cd40:	69f9      	ldr	r1, [r7, #28]
 800cd42:	4618      	mov	r0, r3
 800cd44:	f7fd feec 	bl	800ab20 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	7d1b      	ldrb	r3, [r3, #20]
 800cd4c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cd50:	b2da      	uxtb	r2, r3
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800cd56:	69fa      	ldr	r2, [r7, #28]
 800cd58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd5a:	4413      	add	r3, r2
 800cd5c:	61fb      	str	r3, [r7, #28]
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	699a      	ldr	r2, [r3, #24]
 800cd62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd64:	441a      	add	r2, r3
 800cd66:	68fb      	ldr	r3, [r7, #12]
 800cd68:	619a      	str	r2, [r3, #24]
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	68da      	ldr	r2, [r3, #12]
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	699b      	ldr	r3, [r3, #24]
 800cd72:	429a      	cmp	r2, r3
 800cd74:	bf38      	it	cc
 800cd76:	461a      	movcc	r2, r3
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	60da      	str	r2, [r3, #12]
 800cd7c:	683b      	ldr	r3, [r7, #0]
 800cd7e:	681a      	ldr	r2, [r3, #0]
 800cd80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd82:	441a      	add	r2, r3
 800cd84:	683b      	ldr	r3, [r7, #0]
 800cd86:	601a      	str	r2, [r3, #0]
 800cd88:	687a      	ldr	r2, [r7, #4]
 800cd8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd8c:	1ad3      	subs	r3, r2, r3
 800cd8e:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	f47f aed4 	bne.w	800cb40 <f_write+0x76>
 800cd98:	e000      	b.n	800cd9c <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800cd9a:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	7d1b      	ldrb	r3, [r3, #20]
 800cda0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cda4:	b2da      	uxtb	r2, r3
 800cda6:	68fb      	ldr	r3, [r7, #12]
 800cda8:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800cdaa:	2300      	movs	r3, #0
}
 800cdac:	4618      	mov	r0, r3
 800cdae:	3730      	adds	r7, #48	@ 0x30
 800cdb0:	46bd      	mov	sp, r7
 800cdb2:	bd80      	pop	{r7, pc}

0800cdb4 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800cdb4:	b580      	push	{r7, lr}
 800cdb6:	b086      	sub	sp, #24
 800cdb8:	af00      	add	r7, sp, #0
 800cdba:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	f107 0208 	add.w	r2, r7, #8
 800cdc2:	4611      	mov	r1, r2
 800cdc4:	4618      	mov	r0, r3
 800cdc6:	f7ff fb0b 	bl	800c3e0 <validate>
 800cdca:	4603      	mov	r3, r0
 800cdcc:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800cdce:	7dfb      	ldrb	r3, [r7, #23]
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d168      	bne.n	800cea6 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	7d1b      	ldrb	r3, [r3, #20]
 800cdd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d062      	beq.n	800cea6 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	7d1b      	ldrb	r3, [r3, #20]
 800cde4:	b25b      	sxtb	r3, r3
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	da15      	bge.n	800ce16 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800cdea:	68bb      	ldr	r3, [r7, #8]
 800cdec:	7858      	ldrb	r0, [r3, #1]
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	6a1a      	ldr	r2, [r3, #32]
 800cdf8:	2301      	movs	r3, #1
 800cdfa:	f7fd fdd1 	bl	800a9a0 <disk_write>
 800cdfe:	4603      	mov	r3, r0
 800ce00:	2b00      	cmp	r3, #0
 800ce02:	d001      	beq.n	800ce08 <f_sync+0x54>
 800ce04:	2301      	movs	r3, #1
 800ce06:	e04f      	b.n	800cea8 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	7d1b      	ldrb	r3, [r3, #20]
 800ce0c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ce10:	b2da      	uxtb	r2, r3
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800ce16:	f7fd fbf5 	bl	800a604 <get_fattime>
 800ce1a:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800ce1c:	68ba      	ldr	r2, [r7, #8]
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ce22:	4619      	mov	r1, r3
 800ce24:	4610      	mov	r0, r2
 800ce26:	f7fe f8a9 	bl	800af7c <move_window>
 800ce2a:	4603      	mov	r3, r0
 800ce2c:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800ce2e:	7dfb      	ldrb	r3, [r7, #23]
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d138      	bne.n	800cea6 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce38:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	330b      	adds	r3, #11
 800ce3e:	781a      	ldrb	r2, [r3, #0]
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	330b      	adds	r3, #11
 800ce44:	f042 0220 	orr.w	r2, r2, #32
 800ce48:	b2d2      	uxtb	r2, r2
 800ce4a:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	6818      	ldr	r0, [r3, #0]
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	689b      	ldr	r3, [r3, #8]
 800ce54:	461a      	mov	r2, r3
 800ce56:	68f9      	ldr	r1, [r7, #12]
 800ce58:	f7fe fdb3 	bl	800b9c2 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800ce5c:	68fb      	ldr	r3, [r7, #12]
 800ce5e:	f103 021c 	add.w	r2, r3, #28
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	68db      	ldr	r3, [r3, #12]
 800ce66:	4619      	mov	r1, r3
 800ce68:	4610      	mov	r0, r2
 800ce6a:	f7fd fe2d 	bl	800aac8 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	3316      	adds	r3, #22
 800ce72:	6939      	ldr	r1, [r7, #16]
 800ce74:	4618      	mov	r0, r3
 800ce76:	f7fd fe27 	bl	800aac8 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	3312      	adds	r3, #18
 800ce7e:	2100      	movs	r1, #0
 800ce80:	4618      	mov	r0, r3
 800ce82:	f7fd fe06 	bl	800aa92 <st_word>
					fs->wflag = 1;
 800ce86:	68bb      	ldr	r3, [r7, #8]
 800ce88:	2201      	movs	r2, #1
 800ce8a:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800ce8c:	68bb      	ldr	r3, [r7, #8]
 800ce8e:	4618      	mov	r0, r3
 800ce90:	f7fe f8a2 	bl	800afd8 <sync_fs>
 800ce94:	4603      	mov	r3, r0
 800ce96:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	7d1b      	ldrb	r3, [r3, #20]
 800ce9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cea0:	b2da      	uxtb	r2, r3
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800cea6:	7dfb      	ldrb	r3, [r7, #23]
}
 800cea8:	4618      	mov	r0, r3
 800ceaa:	3718      	adds	r7, #24
 800ceac:	46bd      	mov	sp, r7
 800ceae:	bd80      	pop	{r7, pc}

0800ceb0 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800ceb0:	b580      	push	{r7, lr}
 800ceb2:	b084      	sub	sp, #16
 800ceb4:	af00      	add	r7, sp, #0
 800ceb6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800ceb8:	6878      	ldr	r0, [r7, #4]
 800ceba:	f7ff ff7b 	bl	800cdb4 <f_sync>
 800cebe:	4603      	mov	r3, r0
 800cec0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800cec2:	7bfb      	ldrb	r3, [r7, #15]
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d118      	bne.n	800cefa <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	f107 0208 	add.w	r2, r7, #8
 800cece:	4611      	mov	r1, r2
 800ced0:	4618      	mov	r0, r3
 800ced2:	f7ff fa85 	bl	800c3e0 <validate>
 800ced6:	4603      	mov	r3, r0
 800ced8:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800ceda:	7bfb      	ldrb	r3, [r7, #15]
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d10c      	bne.n	800cefa <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	691b      	ldr	r3, [r3, #16]
 800cee4:	4618      	mov	r0, r3
 800cee6:	f7fd ffa5 	bl	800ae34 <dec_lock>
 800ceea:	4603      	mov	r3, r0
 800ceec:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800ceee:	7bfb      	ldrb	r3, [r7, #15]
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d102      	bne.n	800cefa <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	2200      	movs	r2, #0
 800cef8:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800cefa:	7bfb      	ldrb	r3, [r7, #15]
}
 800cefc:	4618      	mov	r0, r3
 800cefe:	3710      	adds	r7, #16
 800cf00:	46bd      	mov	sp, r7
 800cf02:	bd80      	pop	{r7, pc}

0800cf04 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800cf04:	b580      	push	{r7, lr}
 800cf06:	b090      	sub	sp, #64	@ 0x40
 800cf08:	af00      	add	r7, sp, #0
 800cf0a:	6078      	str	r0, [r7, #4]
 800cf0c:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	f107 0208 	add.w	r2, r7, #8
 800cf14:	4611      	mov	r1, r2
 800cf16:	4618      	mov	r0, r3
 800cf18:	f7ff fa62 	bl	800c3e0 <validate>
 800cf1c:	4603      	mov	r3, r0
 800cf1e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800cf22:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	d103      	bne.n	800cf32 <f_lseek+0x2e>
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	7d5b      	ldrb	r3, [r3, #21]
 800cf2e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800cf32:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d002      	beq.n	800cf40 <f_lseek+0x3c>
 800cf3a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800cf3e:	e1e6      	b.n	800d30e <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	f000 80d1 	beq.w	800d0ec <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800cf4a:	683b      	ldr	r3, [r7, #0]
 800cf4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf50:	d15a      	bne.n	800d008 <f_lseek+0x104>
			tbl = fp->cltbl;
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf56:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800cf58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf5a:	1d1a      	adds	r2, r3, #4
 800cf5c:	627a      	str	r2, [r7, #36]	@ 0x24
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	617b      	str	r3, [r7, #20]
 800cf62:	2302      	movs	r3, #2
 800cf64:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	689b      	ldr	r3, [r3, #8]
 800cf6a:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 800cf6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d03a      	beq.n	800cfe8 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800cf72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf74:	613b      	str	r3, [r7, #16]
 800cf76:	2300      	movs	r3, #0
 800cf78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cf7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf7c:	3302      	adds	r3, #2
 800cf7e:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 800cf80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf82:	60fb      	str	r3, [r7, #12]
 800cf84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf86:	3301      	adds	r3, #1
 800cf88:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800cf8e:	4618      	mov	r0, r3
 800cf90:	f7fe f8af 	bl	800b0f2 <get_fat>
 800cf94:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800cf96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf98:	2b01      	cmp	r3, #1
 800cf9a:	d804      	bhi.n	800cfa6 <f_lseek+0xa2>
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	2202      	movs	r2, #2
 800cfa0:	755a      	strb	r2, [r3, #21]
 800cfa2:	2302      	movs	r3, #2
 800cfa4:	e1b3      	b.n	800d30e <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800cfa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cfac:	d104      	bne.n	800cfb8 <f_lseek+0xb4>
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	2201      	movs	r2, #1
 800cfb2:	755a      	strb	r2, [r3, #21]
 800cfb4:	2301      	movs	r3, #1
 800cfb6:	e1aa      	b.n	800d30e <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	3301      	adds	r3, #1
 800cfbc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cfbe:	429a      	cmp	r2, r3
 800cfc0:	d0de      	beq.n	800cf80 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800cfc2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cfc4:	697b      	ldr	r3, [r7, #20]
 800cfc6:	429a      	cmp	r2, r3
 800cfc8:	d809      	bhi.n	800cfde <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800cfca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfcc:	1d1a      	adds	r2, r3, #4
 800cfce:	627a      	str	r2, [r7, #36]	@ 0x24
 800cfd0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cfd2:	601a      	str	r2, [r3, #0]
 800cfd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfd6:	1d1a      	adds	r2, r3, #4
 800cfd8:	627a      	str	r2, [r7, #36]	@ 0x24
 800cfda:	693a      	ldr	r2, [r7, #16]
 800cfdc:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800cfde:	68bb      	ldr	r3, [r7, #8]
 800cfe0:	695b      	ldr	r3, [r3, #20]
 800cfe2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cfe4:	429a      	cmp	r2, r3
 800cfe6:	d3c4      	bcc.n	800cf72 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cfec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cfee:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800cff0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cff2:	697b      	ldr	r3, [r7, #20]
 800cff4:	429a      	cmp	r2, r3
 800cff6:	d803      	bhi.n	800d000 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800cff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cffa:	2200      	movs	r2, #0
 800cffc:	601a      	str	r2, [r3, #0]
 800cffe:	e184      	b.n	800d30a <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800d000:	2311      	movs	r3, #17
 800d002:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800d006:	e180      	b.n	800d30a <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	68db      	ldr	r3, [r3, #12]
 800d00c:	683a      	ldr	r2, [r7, #0]
 800d00e:	429a      	cmp	r2, r3
 800d010:	d902      	bls.n	800d018 <f_lseek+0x114>
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	68db      	ldr	r3, [r3, #12]
 800d016:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	683a      	ldr	r2, [r7, #0]
 800d01c:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800d01e:	683b      	ldr	r3, [r7, #0]
 800d020:	2b00      	cmp	r3, #0
 800d022:	f000 8172 	beq.w	800d30a <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 800d026:	683b      	ldr	r3, [r7, #0]
 800d028:	3b01      	subs	r3, #1
 800d02a:	4619      	mov	r1, r3
 800d02c:	6878      	ldr	r0, [r7, #4]
 800d02e:	f7fe faee 	bl	800b60e <clmt_clust>
 800d032:	4602      	mov	r2, r0
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800d038:	68ba      	ldr	r2, [r7, #8]
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	69db      	ldr	r3, [r3, #28]
 800d03e:	4619      	mov	r1, r3
 800d040:	4610      	mov	r0, r2
 800d042:	f7fe f837 	bl	800b0b4 <clust2sect>
 800d046:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800d048:	69bb      	ldr	r3, [r7, #24]
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d104      	bne.n	800d058 <f_lseek+0x154>
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	2202      	movs	r2, #2
 800d052:	755a      	strb	r2, [r3, #21]
 800d054:	2302      	movs	r3, #2
 800d056:	e15a      	b.n	800d30e <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800d058:	683b      	ldr	r3, [r7, #0]
 800d05a:	3b01      	subs	r3, #1
 800d05c:	0a5b      	lsrs	r3, r3, #9
 800d05e:	68ba      	ldr	r2, [r7, #8]
 800d060:	8952      	ldrh	r2, [r2, #10]
 800d062:	3a01      	subs	r2, #1
 800d064:	4013      	ands	r3, r2
 800d066:	69ba      	ldr	r2, [r7, #24]
 800d068:	4413      	add	r3, r2
 800d06a:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	699b      	ldr	r3, [r3, #24]
 800d070:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d074:	2b00      	cmp	r3, #0
 800d076:	f000 8148 	beq.w	800d30a <f_lseek+0x406>
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	6a1b      	ldr	r3, [r3, #32]
 800d07e:	69ba      	ldr	r2, [r7, #24]
 800d080:	429a      	cmp	r2, r3
 800d082:	f000 8142 	beq.w	800d30a <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	7d1b      	ldrb	r3, [r3, #20]
 800d08a:	b25b      	sxtb	r3, r3
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	da18      	bge.n	800d0c2 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d090:	68bb      	ldr	r3, [r7, #8]
 800d092:	7858      	ldrb	r0, [r3, #1]
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	6a1a      	ldr	r2, [r3, #32]
 800d09e:	2301      	movs	r3, #1
 800d0a0:	f7fd fc7e 	bl	800a9a0 <disk_write>
 800d0a4:	4603      	mov	r3, r0
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d004      	beq.n	800d0b4 <f_lseek+0x1b0>
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	2201      	movs	r2, #1
 800d0ae:	755a      	strb	r2, [r3, #21]
 800d0b0:	2301      	movs	r3, #1
 800d0b2:	e12c      	b.n	800d30e <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	7d1b      	ldrb	r3, [r3, #20]
 800d0b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d0bc:	b2da      	uxtb	r2, r3
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800d0c2:	68bb      	ldr	r3, [r7, #8]
 800d0c4:	7858      	ldrb	r0, [r3, #1]
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d0cc:	2301      	movs	r3, #1
 800d0ce:	69ba      	ldr	r2, [r7, #24]
 800d0d0:	f7fd fc46 	bl	800a960 <disk_read>
 800d0d4:	4603      	mov	r3, r0
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d004      	beq.n	800d0e4 <f_lseek+0x1e0>
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	2201      	movs	r2, #1
 800d0de:	755a      	strb	r2, [r3, #21]
 800d0e0:	2301      	movs	r3, #1
 800d0e2:	e114      	b.n	800d30e <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	69ba      	ldr	r2, [r7, #24]
 800d0e8:	621a      	str	r2, [r3, #32]
 800d0ea:	e10e      	b.n	800d30a <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	68db      	ldr	r3, [r3, #12]
 800d0f0:	683a      	ldr	r2, [r7, #0]
 800d0f2:	429a      	cmp	r2, r3
 800d0f4:	d908      	bls.n	800d108 <f_lseek+0x204>
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	7d1b      	ldrb	r3, [r3, #20]
 800d0fa:	f003 0302 	and.w	r3, r3, #2
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	d102      	bne.n	800d108 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	68db      	ldr	r3, [r3, #12]
 800d106:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	699b      	ldr	r3, [r3, #24]
 800d10c:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800d10e:	2300      	movs	r3, #0
 800d110:	637b      	str	r3, [r7, #52]	@ 0x34
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d116:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800d118:	683b      	ldr	r3, [r7, #0]
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	f000 80a7 	beq.w	800d26e <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800d120:	68bb      	ldr	r3, [r7, #8]
 800d122:	895b      	ldrh	r3, [r3, #10]
 800d124:	025b      	lsls	r3, r3, #9
 800d126:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800d128:	6a3b      	ldr	r3, [r7, #32]
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d01b      	beq.n	800d166 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800d12e:	683b      	ldr	r3, [r7, #0]
 800d130:	1e5a      	subs	r2, r3, #1
 800d132:	69fb      	ldr	r3, [r7, #28]
 800d134:	fbb2 f2f3 	udiv	r2, r2, r3
 800d138:	6a3b      	ldr	r3, [r7, #32]
 800d13a:	1e59      	subs	r1, r3, #1
 800d13c:	69fb      	ldr	r3, [r7, #28]
 800d13e:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800d142:	429a      	cmp	r2, r3
 800d144:	d30f      	bcc.n	800d166 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800d146:	6a3b      	ldr	r3, [r7, #32]
 800d148:	1e5a      	subs	r2, r3, #1
 800d14a:	69fb      	ldr	r3, [r7, #28]
 800d14c:	425b      	negs	r3, r3
 800d14e:	401a      	ands	r2, r3
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	699b      	ldr	r3, [r3, #24]
 800d158:	683a      	ldr	r2, [r7, #0]
 800d15a:	1ad3      	subs	r3, r2, r3
 800d15c:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	69db      	ldr	r3, [r3, #28]
 800d162:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d164:	e022      	b.n	800d1ac <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	689b      	ldr	r3, [r3, #8]
 800d16a:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800d16c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d16e:	2b00      	cmp	r3, #0
 800d170:	d119      	bne.n	800d1a6 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	2100      	movs	r1, #0
 800d176:	4618      	mov	r0, r3
 800d178:	f7fe f9b1 	bl	800b4de <create_chain>
 800d17c:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800d17e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d180:	2b01      	cmp	r3, #1
 800d182:	d104      	bne.n	800d18e <f_lseek+0x28a>
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	2202      	movs	r2, #2
 800d188:	755a      	strb	r2, [r3, #21]
 800d18a:	2302      	movs	r3, #2
 800d18c:	e0bf      	b.n	800d30e <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d18e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d190:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d194:	d104      	bne.n	800d1a0 <f_lseek+0x29c>
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	2201      	movs	r2, #1
 800d19a:	755a      	strb	r2, [r3, #21]
 800d19c:	2301      	movs	r3, #1
 800d19e:	e0b6      	b.n	800d30e <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d1a4:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d1aa:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800d1ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	d05d      	beq.n	800d26e <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800d1b2:	e03a      	b.n	800d22a <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800d1b4:	683a      	ldr	r2, [r7, #0]
 800d1b6:	69fb      	ldr	r3, [r7, #28]
 800d1b8:	1ad3      	subs	r3, r2, r3
 800d1ba:	603b      	str	r3, [r7, #0]
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	699a      	ldr	r2, [r3, #24]
 800d1c0:	69fb      	ldr	r3, [r7, #28]
 800d1c2:	441a      	add	r2, r3
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	7d1b      	ldrb	r3, [r3, #20]
 800d1cc:	f003 0302 	and.w	r3, r3, #2
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d00b      	beq.n	800d1ec <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800d1d8:	4618      	mov	r0, r3
 800d1da:	f7fe f980 	bl	800b4de <create_chain>
 800d1de:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800d1e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d108      	bne.n	800d1f8 <f_lseek+0x2f4>
							ofs = 0; break;
 800d1e6:	2300      	movs	r3, #0
 800d1e8:	603b      	str	r3, [r7, #0]
 800d1ea:	e022      	b.n	800d232 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800d1f0:	4618      	mov	r0, r3
 800d1f2:	f7fd ff7e 	bl	800b0f2 <get_fat>
 800d1f6:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d1f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d1fe:	d104      	bne.n	800d20a <f_lseek+0x306>
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	2201      	movs	r2, #1
 800d204:	755a      	strb	r2, [r3, #21]
 800d206:	2301      	movs	r3, #1
 800d208:	e081      	b.n	800d30e <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800d20a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d20c:	2b01      	cmp	r3, #1
 800d20e:	d904      	bls.n	800d21a <f_lseek+0x316>
 800d210:	68bb      	ldr	r3, [r7, #8]
 800d212:	695b      	ldr	r3, [r3, #20]
 800d214:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d216:	429a      	cmp	r2, r3
 800d218:	d304      	bcc.n	800d224 <f_lseek+0x320>
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	2202      	movs	r2, #2
 800d21e:	755a      	strb	r2, [r3, #21]
 800d220:	2302      	movs	r3, #2
 800d222:	e074      	b.n	800d30e <f_lseek+0x40a>
					fp->clust = clst;
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d228:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800d22a:	683a      	ldr	r2, [r7, #0]
 800d22c:	69fb      	ldr	r3, [r7, #28]
 800d22e:	429a      	cmp	r2, r3
 800d230:	d8c0      	bhi.n	800d1b4 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	699a      	ldr	r2, [r3, #24]
 800d236:	683b      	ldr	r3, [r7, #0]
 800d238:	441a      	add	r2, r3
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800d23e:	683b      	ldr	r3, [r7, #0]
 800d240:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d244:	2b00      	cmp	r3, #0
 800d246:	d012      	beq.n	800d26e <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800d248:	68bb      	ldr	r3, [r7, #8]
 800d24a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800d24c:	4618      	mov	r0, r3
 800d24e:	f7fd ff31 	bl	800b0b4 <clust2sect>
 800d252:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800d254:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d256:	2b00      	cmp	r3, #0
 800d258:	d104      	bne.n	800d264 <f_lseek+0x360>
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	2202      	movs	r2, #2
 800d25e:	755a      	strb	r2, [r3, #21]
 800d260:	2302      	movs	r3, #2
 800d262:	e054      	b.n	800d30e <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800d264:	683b      	ldr	r3, [r7, #0]
 800d266:	0a5b      	lsrs	r3, r3, #9
 800d268:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d26a:	4413      	add	r3, r2
 800d26c:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	699a      	ldr	r2, [r3, #24]
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	68db      	ldr	r3, [r3, #12]
 800d276:	429a      	cmp	r2, r3
 800d278:	d90a      	bls.n	800d290 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	699a      	ldr	r2, [r3, #24]
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	7d1b      	ldrb	r3, [r3, #20]
 800d286:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d28a:	b2da      	uxtb	r2, r3
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	699b      	ldr	r3, [r3, #24]
 800d294:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d036      	beq.n	800d30a <f_lseek+0x406>
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	6a1b      	ldr	r3, [r3, #32]
 800d2a0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d2a2:	429a      	cmp	r2, r3
 800d2a4:	d031      	beq.n	800d30a <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	7d1b      	ldrb	r3, [r3, #20]
 800d2aa:	b25b      	sxtb	r3, r3
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	da18      	bge.n	800d2e2 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d2b0:	68bb      	ldr	r3, [r7, #8]
 800d2b2:	7858      	ldrb	r0, [r3, #1]
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	6a1a      	ldr	r2, [r3, #32]
 800d2be:	2301      	movs	r3, #1
 800d2c0:	f7fd fb6e 	bl	800a9a0 <disk_write>
 800d2c4:	4603      	mov	r3, r0
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d004      	beq.n	800d2d4 <f_lseek+0x3d0>
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	2201      	movs	r2, #1
 800d2ce:	755a      	strb	r2, [r3, #21]
 800d2d0:	2301      	movs	r3, #1
 800d2d2:	e01c      	b.n	800d30e <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	7d1b      	ldrb	r3, [r3, #20]
 800d2d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d2dc:	b2da      	uxtb	r2, r3
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800d2e2:	68bb      	ldr	r3, [r7, #8]
 800d2e4:	7858      	ldrb	r0, [r3, #1]
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d2ec:	2301      	movs	r3, #1
 800d2ee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d2f0:	f7fd fb36 	bl	800a960 <disk_read>
 800d2f4:	4603      	mov	r3, r0
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	d004      	beq.n	800d304 <f_lseek+0x400>
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	2201      	movs	r2, #1
 800d2fe:	755a      	strb	r2, [r3, #21]
 800d300:	2301      	movs	r3, #1
 800d302:	e004      	b.n	800d30e <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d308:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800d30a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800d30e:	4618      	mov	r0, r3
 800d310:	3740      	adds	r7, #64	@ 0x40
 800d312:	46bd      	mov	sp, r7
 800d314:	bd80      	pop	{r7, pc}

0800d316 <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 800d316:	b580      	push	{r7, lr}
 800d318:	b09e      	sub	sp, #120	@ 0x78
 800d31a:	af00      	add	r7, sp, #0
 800d31c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 800d31e:	2300      	movs	r3, #0
 800d320:	673b      	str	r3, [r7, #112]	@ 0x70
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 800d322:	f107 010c 	add.w	r1, r7, #12
 800d326:	1d3b      	adds	r3, r7, #4
 800d328:	2202      	movs	r2, #2
 800d32a:	4618      	mov	r0, r3
 800d32c:	f7fe fe0c 	bl	800bf48 <find_volume>
 800d330:	4603      	mov	r3, r0
 800d332:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
	dj.obj.fs = fs;
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	643b      	str	r3, [r7, #64]	@ 0x40
	if (res == FR_OK) {
 800d33a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800d33e:	2b00      	cmp	r3, #0
 800d340:	f040 808e 	bne.w	800d460 <f_unlink+0x14a>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 800d344:	687a      	ldr	r2, [r7, #4]
 800d346:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800d34a:	4611      	mov	r1, r2
 800d34c:	4618      	mov	r0, r3
 800d34e:	f7fe fcef 	bl	800bd30 <follow_path>
 800d352:	4603      	mov	r3, r0
 800d354:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 800d358:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	d108      	bne.n	800d372 <f_unlink+0x5c>
 800d360:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800d364:	2102      	movs	r1, #2
 800d366:	4618      	mov	r0, r3
 800d368:	f7fd fc58 	bl	800ac1c <chk_lock>
 800d36c:	4603      	mov	r3, r0
 800d36e:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
#endif
		if (res == FR_OK) {					/* The object is accessible */
 800d372:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800d376:	2b00      	cmp	r3, #0
 800d378:	d172      	bne.n	800d460 <f_unlink+0x14a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 800d37a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800d37e:	b25b      	sxtb	r3, r3
 800d380:	2b00      	cmp	r3, #0
 800d382:	da03      	bge.n	800d38c <f_unlink+0x76>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 800d384:	2306      	movs	r3, #6
 800d386:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 800d38a:	e008      	b.n	800d39e <f_unlink+0x88>
			} else {
				if (dj.obj.attr & AM_RDO) {
 800d38c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800d390:	f003 0301 	and.w	r3, r3, #1
 800d394:	2b00      	cmp	r3, #0
 800d396:	d002      	beq.n	800d39e <f_unlink+0x88>
					res = FR_DENIED;		/* Cannot remove R/O object */
 800d398:	2307      	movs	r3, #7
 800d39a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
				}
			}
			if (res == FR_OK) {
 800d39e:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d134      	bne.n	800d410 <f_unlink+0xfa>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 800d3a6:	68fb      	ldr	r3, [r7, #12]
 800d3a8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d3aa:	4611      	mov	r1, r2
 800d3ac:	4618      	mov	r0, r3
 800d3ae:	f7fe fae9 	bl	800b984 <ld_clust>
 800d3b2:	6738      	str	r0, [r7, #112]	@ 0x70
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 800d3b4:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800d3b8:	f003 0310 	and.w	r3, r3, #16
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d027      	beq.n	800d410 <f_unlink+0xfa>
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
						res = FR_DENIED;
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 800d3c0:	68fb      	ldr	r3, [r7, #12]
 800d3c2:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 800d3c4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d3c6:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 800d3c8:	f107 0310 	add.w	r3, r7, #16
 800d3cc:	2100      	movs	r1, #0
 800d3ce:	4618      	mov	r0, r3
 800d3d0:	f7fe f951 	bl	800b676 <dir_sdi>
 800d3d4:	4603      	mov	r3, r0
 800d3d6:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
						if (res == FR_OK) {
 800d3da:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d116      	bne.n	800d410 <f_unlink+0xfa>
							res = dir_read(&sdj, 0);			/* Read an item */
 800d3e2:	f107 0310 	add.w	r3, r7, #16
 800d3e6:	2100      	movs	r1, #0
 800d3e8:	4618      	mov	r0, r3
 800d3ea:	f7fe fb0a 	bl	800ba02 <dir_read>
 800d3ee:	4603      	mov	r3, r0
 800d3f0:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 800d3f4:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800d3f8:	2b00      	cmp	r3, #0
 800d3fa:	d102      	bne.n	800d402 <f_unlink+0xec>
 800d3fc:	2307      	movs	r3, #7
 800d3fe:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 800d402:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800d406:	2b04      	cmp	r3, #4
 800d408:	d102      	bne.n	800d410 <f_unlink+0xfa>
 800d40a:	2300      	movs	r3, #0
 800d40c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
						}
					}
				}
			}
			if (res == FR_OK) {
 800d410:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800d414:	2b00      	cmp	r3, #0
 800d416:	d123      	bne.n	800d460 <f_unlink+0x14a>
				res = dir_remove(&dj);			/* Remove the directory entry */
 800d418:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800d41c:	4618      	mov	r0, r3
 800d41e:	f7fe fbd4 	bl	800bbca <dir_remove>
 800d422:	4603      	mov	r3, r0
 800d424:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 800d428:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d10c      	bne.n	800d44a <f_unlink+0x134>
 800d430:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d432:	2b00      	cmp	r3, #0
 800d434:	d009      	beq.n	800d44a <f_unlink+0x134>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 800d436:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800d43a:	2200      	movs	r2, #0
 800d43c:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800d43e:	4618      	mov	r0, r3
 800d440:	f7fd ffe8 	bl	800b414 <remove_chain>
 800d444:	4603      	mov	r3, r0
 800d446:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 800d44a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800d44e:	2b00      	cmp	r3, #0
 800d450:	d106      	bne.n	800d460 <f_unlink+0x14a>
 800d452:	68fb      	ldr	r3, [r7, #12]
 800d454:	4618      	mov	r0, r3
 800d456:	f7fd fdbf 	bl	800afd8 <sync_fs>
 800d45a:	4603      	mov	r3, r0
 800d45c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800d460:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 800d464:	4618      	mov	r0, r3
 800d466:	3778      	adds	r7, #120	@ 0x78
 800d468:	46bd      	mov	sp, r7
 800d46a:	bd80      	pop	{r7, pc}

0800d46c <f_rename>:

FRESULT f_rename (
	const TCHAR* path_old,	/* Pointer to the object name to be renamed */
	const TCHAR* path_new	/* Pointer to the new name */
)
{
 800d46c:	b590      	push	{r4, r7, lr}
 800d46e:	b0a5      	sub	sp, #148	@ 0x94
 800d470:	af00      	add	r7, sp, #0
 800d472:	6078      	str	r0, [r7, #4]
 800d474:	6039      	str	r1, [r7, #0]
	BYTE buf[_FS_EXFAT ? SZDIRE * 2 : 24], *dir;
	DWORD dw;
	DEF_NAMBUF


	get_ldnumber(&path_new);						/* Snip drive number of new name off */
 800d476:	463b      	mov	r3, r7
 800d478:	4618      	mov	r0, r3
 800d47a:	f7fe fcca 	bl	800be12 <get_ldnumber>
	res = find_volume(&path_old, &fs, FA_WRITE);	/* Get logical drive of the old object */
 800d47e:	f107 0120 	add.w	r1, r7, #32
 800d482:	1d3b      	adds	r3, r7, #4
 800d484:	2202      	movs	r2, #2
 800d486:	4618      	mov	r0, r3
 800d488:	f7fe fd5e 	bl	800bf48 <find_volume>
 800d48c:	4603      	mov	r3, r0
 800d48e:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
	if (res == FR_OK) {
 800d492:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d496:	2b00      	cmp	r3, #0
 800d498:	f040 80db 	bne.w	800d652 <f_rename+0x1e6>
		djo.obj.fs = fs;
 800d49c:	6a3b      	ldr	r3, [r7, #32]
 800d49e:	657b      	str	r3, [r7, #84]	@ 0x54
		INIT_NAMBUF(fs);
		res = follow_path(&djo, path_old);		/* Check old object */
 800d4a0:	687a      	ldr	r2, [r7, #4]
 800d4a2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800d4a6:	4611      	mov	r1, r2
 800d4a8:	4618      	mov	r0, r3
 800d4aa:	f7fe fc41 	bl	800bd30 <follow_path>
 800d4ae:	4603      	mov	r3, r0
 800d4b0:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
		if (res == FR_OK && (djo.fn[NSFLAG] & (NS_DOT | NS_NONAME))) res = FR_INVALID_NAME;	/* Check validity of name */
 800d4b4:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	d108      	bne.n	800d4ce <f_rename+0x62>
 800d4bc:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800d4c0:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800d4c4:	2b00      	cmp	r3, #0
 800d4c6:	d002      	beq.n	800d4ce <f_rename+0x62>
 800d4c8:	2306      	movs	r3, #6
 800d4ca:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
#if _FS_LOCK != 0
		if (res == FR_OK) {
 800d4ce:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d108      	bne.n	800d4e8 <f_rename+0x7c>
			res = chk_lock(&djo, 2);
 800d4d6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800d4da:	2102      	movs	r1, #2
 800d4dc:	4618      	mov	r0, r3
 800d4de:	f7fd fb9d 	bl	800ac1c <chk_lock>
 800d4e2:	4603      	mov	r3, r0
 800d4e4:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
		}
#endif
		if (res == FR_OK) {						/* Object to be renamed is found */
 800d4e8:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	f040 80b0 	bne.w	800d652 <f_rename+0x1e6>
					}
				}
			} else
#endif
			{	/* At FAT12/FAT16/FAT32 */
				mem_cpy(buf, djo.dir + DIR_Attr, 21);	/* Save information about the object except name */
 800d4f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d4f4:	f103 010b 	add.w	r1, r3, #11
 800d4f8:	f107 0308 	add.w	r3, r7, #8
 800d4fc:	2215      	movs	r2, #21
 800d4fe:	4618      	mov	r0, r3
 800d500:	f7fd fb0e 	bl	800ab20 <mem_cpy>
				mem_cpy(&djn, &djo, sizeof (DIR));		/* Duplicate the directory object */
 800d504:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 800d508:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d50c:	2230      	movs	r2, #48	@ 0x30
 800d50e:	4618      	mov	r0, r3
 800d510:	f7fd fb06 	bl	800ab20 <mem_cpy>
				res = follow_path(&djn, path_new);		/* Make sure if new object name is not in use */
 800d514:	683a      	ldr	r2, [r7, #0]
 800d516:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d51a:	4611      	mov	r1, r2
 800d51c:	4618      	mov	r0, r3
 800d51e:	f7fe fc07 	bl	800bd30 <follow_path>
 800d522:	4603      	mov	r3, r0
 800d524:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
				if (res == FR_OK) {						/* Is new name already in use by any other object? */
 800d528:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d10c      	bne.n	800d54a <f_rename+0xde>
					res = (djn.obj.sclust == djo.obj.sclust && djn.dptr == djo.dptr) ? FR_NO_FILE : FR_EXIST;
 800d530:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d532:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d534:	429a      	cmp	r2, r3
 800d536:	d105      	bne.n	800d544 <f_rename+0xd8>
 800d538:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d53a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d53c:	429a      	cmp	r2, r3
 800d53e:	d101      	bne.n	800d544 <f_rename+0xd8>
 800d540:	2304      	movs	r3, #4
 800d542:	e000      	b.n	800d546 <f_rename+0xda>
 800d544:	2308      	movs	r3, #8
 800d546:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
				}
				if (res == FR_NO_FILE) { 				/* It is a valid path and no name collision */
 800d54a:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d54e:	2b04      	cmp	r3, #4
 800d550:	d168      	bne.n	800d624 <f_rename+0x1b8>
					res = dir_register(&djn);			/* Register the new entry */
 800d552:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d556:	4618      	mov	r0, r3
 800d558:	f7fe fb05 	bl	800bb66 <dir_register>
 800d55c:	4603      	mov	r3, r0
 800d55e:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
					if (res == FR_OK) {
 800d562:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d566:	2b00      	cmp	r3, #0
 800d568:	d15c      	bne.n	800d624 <f_rename+0x1b8>
						dir = djn.dir;					/* Copy information about object except name */
 800d56a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d56c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
						mem_cpy(dir + 13, buf + 2, 19);
 800d570:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d574:	f103 000d 	add.w	r0, r3, #13
 800d578:	f107 0308 	add.w	r3, r7, #8
 800d57c:	3302      	adds	r3, #2
 800d57e:	2213      	movs	r2, #19
 800d580:	4619      	mov	r1, r3
 800d582:	f7fd facd 	bl	800ab20 <mem_cpy>
						dir[DIR_Attr] = buf[0] | AM_ARC;
 800d586:	7a3a      	ldrb	r2, [r7, #8]
 800d588:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d58c:	330b      	adds	r3, #11
 800d58e:	f042 0220 	orr.w	r2, r2, #32
 800d592:	b2d2      	uxtb	r2, r2
 800d594:	701a      	strb	r2, [r3, #0]
						fs->wflag = 1;
 800d596:	6a3b      	ldr	r3, [r7, #32]
 800d598:	2201      	movs	r2, #1
 800d59a:	70da      	strb	r2, [r3, #3]
						if ((dir[DIR_Attr] & AM_DIR) && djo.obj.sclust != djn.obj.sclust) {	/* Update .. entry in the sub-directory if needed */
 800d59c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d5a0:	330b      	adds	r3, #11
 800d5a2:	781b      	ldrb	r3, [r3, #0]
 800d5a4:	f003 0310 	and.w	r3, r3, #16
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	d03b      	beq.n	800d624 <f_rename+0x1b8>
 800d5ac:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800d5ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5b0:	429a      	cmp	r2, r3
 800d5b2:	d037      	beq.n	800d624 <f_rename+0x1b8>
							dw = clust2sect(fs, ld_clust(fs, dir));
 800d5b4:	6a3c      	ldr	r4, [r7, #32]
 800d5b6:	6a3b      	ldr	r3, [r7, #32]
 800d5b8:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800d5bc:	4618      	mov	r0, r3
 800d5be:	f7fe f9e1 	bl	800b984 <ld_clust>
 800d5c2:	4603      	mov	r3, r0
 800d5c4:	4619      	mov	r1, r3
 800d5c6:	4620      	mov	r0, r4
 800d5c8:	f7fd fd74 	bl	800b0b4 <clust2sect>
 800d5cc:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
							if (!dw) {
 800d5d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d103      	bne.n	800d5e0 <f_rename+0x174>
								res = FR_INT_ERR;
 800d5d8:	2302      	movs	r3, #2
 800d5da:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 800d5de:	e021      	b.n	800d624 <f_rename+0x1b8>
							} else {
/* Start of critical section where an interruption can cause a cross-link */
								res = move_window(fs, dw);
 800d5e0:	6a3b      	ldr	r3, [r7, #32]
 800d5e2:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 800d5e6:	4618      	mov	r0, r3
 800d5e8:	f7fd fcc8 	bl	800af7c <move_window>
 800d5ec:	4603      	mov	r3, r0
 800d5ee:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
								dir = fs->win + SZDIRE * 1;	/* Ptr to .. entry */
 800d5f2:	6a3b      	ldr	r3, [r7, #32]
 800d5f4:	3330      	adds	r3, #48	@ 0x30
 800d5f6:	3320      	adds	r3, #32
 800d5f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
								if (res == FR_OK && dir[1] == '.') {
 800d5fc:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d600:	2b00      	cmp	r3, #0
 800d602:	d10f      	bne.n	800d624 <f_rename+0x1b8>
 800d604:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d608:	3301      	adds	r3, #1
 800d60a:	781b      	ldrb	r3, [r3, #0]
 800d60c:	2b2e      	cmp	r3, #46	@ 0x2e
 800d60e:	d109      	bne.n	800d624 <f_rename+0x1b8>
									st_clust(fs, dir, djn.obj.sclust);
 800d610:	6a3b      	ldr	r3, [r7, #32]
 800d612:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d614:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800d618:	4618      	mov	r0, r3
 800d61a:	f7fe f9d2 	bl	800b9c2 <st_clust>
									fs->wflag = 1;
 800d61e:	6a3b      	ldr	r3, [r7, #32]
 800d620:	2201      	movs	r2, #1
 800d622:	70da      	strb	r2, [r3, #3]
							}
						}
					}
				}
			}
			if (res == FR_OK) {
 800d624:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d628:	2b00      	cmp	r3, #0
 800d62a:	d112      	bne.n	800d652 <f_rename+0x1e6>
				res = dir_remove(&djo);		/* Remove old entry */
 800d62c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800d630:	4618      	mov	r0, r3
 800d632:	f7fe faca 	bl	800bbca <dir_remove>
 800d636:	4603      	mov	r3, r0
 800d638:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
				if (res == FR_OK) {
 800d63c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d640:	2b00      	cmp	r3, #0
 800d642:	d106      	bne.n	800d652 <f_rename+0x1e6>
					res = sync_fs(fs);
 800d644:	6a3b      	ldr	r3, [r7, #32]
 800d646:	4618      	mov	r0, r3
 800d648:	f7fd fcc6 	bl	800afd8 <sync_fs>
 800d64c:	4603      	mov	r3, r0
 800d64e:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
/* End of the critical section */
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800d652:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 800d656:	4618      	mov	r0, r3
 800d658:	3794      	adds	r7, #148	@ 0x94
 800d65a:	46bd      	mov	sp, r7
 800d65c:	bd90      	pop	{r4, r7, pc}
	...

0800d660 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d660:	b480      	push	{r7}
 800d662:	b087      	sub	sp, #28
 800d664:	af00      	add	r7, sp, #0
 800d666:	60f8      	str	r0, [r7, #12]
 800d668:	60b9      	str	r1, [r7, #8]
 800d66a:	4613      	mov	r3, r2
 800d66c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d66e:	2301      	movs	r3, #1
 800d670:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d672:	2300      	movs	r3, #0
 800d674:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800d676:	4b1f      	ldr	r3, [pc, #124]	@ (800d6f4 <FATFS_LinkDriverEx+0x94>)
 800d678:	7a5b      	ldrb	r3, [r3, #9]
 800d67a:	b2db      	uxtb	r3, r3
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d131      	bne.n	800d6e4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d680:	4b1c      	ldr	r3, [pc, #112]	@ (800d6f4 <FATFS_LinkDriverEx+0x94>)
 800d682:	7a5b      	ldrb	r3, [r3, #9]
 800d684:	b2db      	uxtb	r3, r3
 800d686:	461a      	mov	r2, r3
 800d688:	4b1a      	ldr	r3, [pc, #104]	@ (800d6f4 <FATFS_LinkDriverEx+0x94>)
 800d68a:	2100      	movs	r1, #0
 800d68c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800d68e:	4b19      	ldr	r3, [pc, #100]	@ (800d6f4 <FATFS_LinkDriverEx+0x94>)
 800d690:	7a5b      	ldrb	r3, [r3, #9]
 800d692:	b2db      	uxtb	r3, r3
 800d694:	4a17      	ldr	r2, [pc, #92]	@ (800d6f4 <FATFS_LinkDriverEx+0x94>)
 800d696:	009b      	lsls	r3, r3, #2
 800d698:	4413      	add	r3, r2
 800d69a:	68fa      	ldr	r2, [r7, #12]
 800d69c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800d69e:	4b15      	ldr	r3, [pc, #84]	@ (800d6f4 <FATFS_LinkDriverEx+0x94>)
 800d6a0:	7a5b      	ldrb	r3, [r3, #9]
 800d6a2:	b2db      	uxtb	r3, r3
 800d6a4:	461a      	mov	r2, r3
 800d6a6:	4b13      	ldr	r3, [pc, #76]	@ (800d6f4 <FATFS_LinkDriverEx+0x94>)
 800d6a8:	4413      	add	r3, r2
 800d6aa:	79fa      	ldrb	r2, [r7, #7]
 800d6ac:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d6ae:	4b11      	ldr	r3, [pc, #68]	@ (800d6f4 <FATFS_LinkDriverEx+0x94>)
 800d6b0:	7a5b      	ldrb	r3, [r3, #9]
 800d6b2:	b2db      	uxtb	r3, r3
 800d6b4:	1c5a      	adds	r2, r3, #1
 800d6b6:	b2d1      	uxtb	r1, r2
 800d6b8:	4a0e      	ldr	r2, [pc, #56]	@ (800d6f4 <FATFS_LinkDriverEx+0x94>)
 800d6ba:	7251      	strb	r1, [r2, #9]
 800d6bc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d6be:	7dbb      	ldrb	r3, [r7, #22]
 800d6c0:	3330      	adds	r3, #48	@ 0x30
 800d6c2:	b2da      	uxtb	r2, r3
 800d6c4:	68bb      	ldr	r3, [r7, #8]
 800d6c6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d6c8:	68bb      	ldr	r3, [r7, #8]
 800d6ca:	3301      	adds	r3, #1
 800d6cc:	223a      	movs	r2, #58	@ 0x3a
 800d6ce:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d6d0:	68bb      	ldr	r3, [r7, #8]
 800d6d2:	3302      	adds	r3, #2
 800d6d4:	222f      	movs	r2, #47	@ 0x2f
 800d6d6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d6d8:	68bb      	ldr	r3, [r7, #8]
 800d6da:	3303      	adds	r3, #3
 800d6dc:	2200      	movs	r2, #0
 800d6de:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d6e0:	2300      	movs	r3, #0
 800d6e2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800d6e4:	7dfb      	ldrb	r3, [r7, #23]
}
 800d6e6:	4618      	mov	r0, r3
 800d6e8:	371c      	adds	r7, #28
 800d6ea:	46bd      	mov	sp, r7
 800d6ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6f0:	4770      	bx	lr
 800d6f2:	bf00      	nop
 800d6f4:	20014710 	.word	0x20014710

0800d6f8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800d6f8:	b580      	push	{r7, lr}
 800d6fa:	b082      	sub	sp, #8
 800d6fc:	af00      	add	r7, sp, #0
 800d6fe:	6078      	str	r0, [r7, #4]
 800d700:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d702:	2200      	movs	r2, #0
 800d704:	6839      	ldr	r1, [r7, #0]
 800d706:	6878      	ldr	r0, [r7, #4]
 800d708:	f7ff ffaa 	bl	800d660 <FATFS_LinkDriverEx>
 800d70c:	4603      	mov	r3, r0
}
 800d70e:	4618      	mov	r0, r3
 800d710:	3708      	adds	r7, #8
 800d712:	46bd      	mov	sp, r7
 800d714:	bd80      	pop	{r7, pc}
	...

0800d718 <malloc>:
 800d718:	4b02      	ldr	r3, [pc, #8]	@ (800d724 <malloc+0xc>)
 800d71a:	4601      	mov	r1, r0
 800d71c:	6818      	ldr	r0, [r3, #0]
 800d71e:	f000 b82d 	b.w	800d77c <_malloc_r>
 800d722:	bf00      	nop
 800d724:	20000018 	.word	0x20000018

0800d728 <free>:
 800d728:	4b02      	ldr	r3, [pc, #8]	@ (800d734 <free+0xc>)
 800d72a:	4601      	mov	r1, r0
 800d72c:	6818      	ldr	r0, [r3, #0]
 800d72e:	f000 b967 	b.w	800da00 <_free_r>
 800d732:	bf00      	nop
 800d734:	20000018 	.word	0x20000018

0800d738 <sbrk_aligned>:
 800d738:	b570      	push	{r4, r5, r6, lr}
 800d73a:	4e0f      	ldr	r6, [pc, #60]	@ (800d778 <sbrk_aligned+0x40>)
 800d73c:	460c      	mov	r4, r1
 800d73e:	6831      	ldr	r1, [r6, #0]
 800d740:	4605      	mov	r5, r0
 800d742:	b911      	cbnz	r1, 800d74a <sbrk_aligned+0x12>
 800d744:	f000 f90a 	bl	800d95c <_sbrk_r>
 800d748:	6030      	str	r0, [r6, #0]
 800d74a:	4621      	mov	r1, r4
 800d74c:	4628      	mov	r0, r5
 800d74e:	f000 f905 	bl	800d95c <_sbrk_r>
 800d752:	1c43      	adds	r3, r0, #1
 800d754:	d103      	bne.n	800d75e <sbrk_aligned+0x26>
 800d756:	f04f 34ff 	mov.w	r4, #4294967295
 800d75a:	4620      	mov	r0, r4
 800d75c:	bd70      	pop	{r4, r5, r6, pc}
 800d75e:	1cc4      	adds	r4, r0, #3
 800d760:	f024 0403 	bic.w	r4, r4, #3
 800d764:	42a0      	cmp	r0, r4
 800d766:	d0f8      	beq.n	800d75a <sbrk_aligned+0x22>
 800d768:	1a21      	subs	r1, r4, r0
 800d76a:	4628      	mov	r0, r5
 800d76c:	f000 f8f6 	bl	800d95c <_sbrk_r>
 800d770:	3001      	adds	r0, #1
 800d772:	d1f2      	bne.n	800d75a <sbrk_aligned+0x22>
 800d774:	e7ef      	b.n	800d756 <sbrk_aligned+0x1e>
 800d776:	bf00      	nop
 800d778:	2001471c 	.word	0x2001471c

0800d77c <_malloc_r>:
 800d77c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d780:	1ccd      	adds	r5, r1, #3
 800d782:	f025 0503 	bic.w	r5, r5, #3
 800d786:	3508      	adds	r5, #8
 800d788:	2d0c      	cmp	r5, #12
 800d78a:	bf38      	it	cc
 800d78c:	250c      	movcc	r5, #12
 800d78e:	2d00      	cmp	r5, #0
 800d790:	4606      	mov	r6, r0
 800d792:	db01      	blt.n	800d798 <_malloc_r+0x1c>
 800d794:	42a9      	cmp	r1, r5
 800d796:	d904      	bls.n	800d7a2 <_malloc_r+0x26>
 800d798:	230c      	movs	r3, #12
 800d79a:	6033      	str	r3, [r6, #0]
 800d79c:	2000      	movs	r0, #0
 800d79e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d7a2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d878 <_malloc_r+0xfc>
 800d7a6:	f000 f869 	bl	800d87c <__malloc_lock>
 800d7aa:	f8d8 3000 	ldr.w	r3, [r8]
 800d7ae:	461c      	mov	r4, r3
 800d7b0:	bb44      	cbnz	r4, 800d804 <_malloc_r+0x88>
 800d7b2:	4629      	mov	r1, r5
 800d7b4:	4630      	mov	r0, r6
 800d7b6:	f7ff ffbf 	bl	800d738 <sbrk_aligned>
 800d7ba:	1c43      	adds	r3, r0, #1
 800d7bc:	4604      	mov	r4, r0
 800d7be:	d158      	bne.n	800d872 <_malloc_r+0xf6>
 800d7c0:	f8d8 4000 	ldr.w	r4, [r8]
 800d7c4:	4627      	mov	r7, r4
 800d7c6:	2f00      	cmp	r7, #0
 800d7c8:	d143      	bne.n	800d852 <_malloc_r+0xd6>
 800d7ca:	2c00      	cmp	r4, #0
 800d7cc:	d04b      	beq.n	800d866 <_malloc_r+0xea>
 800d7ce:	6823      	ldr	r3, [r4, #0]
 800d7d0:	4639      	mov	r1, r7
 800d7d2:	4630      	mov	r0, r6
 800d7d4:	eb04 0903 	add.w	r9, r4, r3
 800d7d8:	f000 f8c0 	bl	800d95c <_sbrk_r>
 800d7dc:	4581      	cmp	r9, r0
 800d7de:	d142      	bne.n	800d866 <_malloc_r+0xea>
 800d7e0:	6821      	ldr	r1, [r4, #0]
 800d7e2:	1a6d      	subs	r5, r5, r1
 800d7e4:	4629      	mov	r1, r5
 800d7e6:	4630      	mov	r0, r6
 800d7e8:	f7ff ffa6 	bl	800d738 <sbrk_aligned>
 800d7ec:	3001      	adds	r0, #1
 800d7ee:	d03a      	beq.n	800d866 <_malloc_r+0xea>
 800d7f0:	6823      	ldr	r3, [r4, #0]
 800d7f2:	442b      	add	r3, r5
 800d7f4:	6023      	str	r3, [r4, #0]
 800d7f6:	f8d8 3000 	ldr.w	r3, [r8]
 800d7fa:	685a      	ldr	r2, [r3, #4]
 800d7fc:	bb62      	cbnz	r2, 800d858 <_malloc_r+0xdc>
 800d7fe:	f8c8 7000 	str.w	r7, [r8]
 800d802:	e00f      	b.n	800d824 <_malloc_r+0xa8>
 800d804:	6822      	ldr	r2, [r4, #0]
 800d806:	1b52      	subs	r2, r2, r5
 800d808:	d420      	bmi.n	800d84c <_malloc_r+0xd0>
 800d80a:	2a0b      	cmp	r2, #11
 800d80c:	d917      	bls.n	800d83e <_malloc_r+0xc2>
 800d80e:	1961      	adds	r1, r4, r5
 800d810:	42a3      	cmp	r3, r4
 800d812:	6025      	str	r5, [r4, #0]
 800d814:	bf18      	it	ne
 800d816:	6059      	strne	r1, [r3, #4]
 800d818:	6863      	ldr	r3, [r4, #4]
 800d81a:	bf08      	it	eq
 800d81c:	f8c8 1000 	streq.w	r1, [r8]
 800d820:	5162      	str	r2, [r4, r5]
 800d822:	604b      	str	r3, [r1, #4]
 800d824:	4630      	mov	r0, r6
 800d826:	f000 f82f 	bl	800d888 <__malloc_unlock>
 800d82a:	f104 000b 	add.w	r0, r4, #11
 800d82e:	1d23      	adds	r3, r4, #4
 800d830:	f020 0007 	bic.w	r0, r0, #7
 800d834:	1ac2      	subs	r2, r0, r3
 800d836:	bf1c      	itt	ne
 800d838:	1a1b      	subne	r3, r3, r0
 800d83a:	50a3      	strne	r3, [r4, r2]
 800d83c:	e7af      	b.n	800d79e <_malloc_r+0x22>
 800d83e:	6862      	ldr	r2, [r4, #4]
 800d840:	42a3      	cmp	r3, r4
 800d842:	bf0c      	ite	eq
 800d844:	f8c8 2000 	streq.w	r2, [r8]
 800d848:	605a      	strne	r2, [r3, #4]
 800d84a:	e7eb      	b.n	800d824 <_malloc_r+0xa8>
 800d84c:	4623      	mov	r3, r4
 800d84e:	6864      	ldr	r4, [r4, #4]
 800d850:	e7ae      	b.n	800d7b0 <_malloc_r+0x34>
 800d852:	463c      	mov	r4, r7
 800d854:	687f      	ldr	r7, [r7, #4]
 800d856:	e7b6      	b.n	800d7c6 <_malloc_r+0x4a>
 800d858:	461a      	mov	r2, r3
 800d85a:	685b      	ldr	r3, [r3, #4]
 800d85c:	42a3      	cmp	r3, r4
 800d85e:	d1fb      	bne.n	800d858 <_malloc_r+0xdc>
 800d860:	2300      	movs	r3, #0
 800d862:	6053      	str	r3, [r2, #4]
 800d864:	e7de      	b.n	800d824 <_malloc_r+0xa8>
 800d866:	230c      	movs	r3, #12
 800d868:	6033      	str	r3, [r6, #0]
 800d86a:	4630      	mov	r0, r6
 800d86c:	f000 f80c 	bl	800d888 <__malloc_unlock>
 800d870:	e794      	b.n	800d79c <_malloc_r+0x20>
 800d872:	6005      	str	r5, [r0, #0]
 800d874:	e7d6      	b.n	800d824 <_malloc_r+0xa8>
 800d876:	bf00      	nop
 800d878:	20014720 	.word	0x20014720

0800d87c <__malloc_lock>:
 800d87c:	4801      	ldr	r0, [pc, #4]	@ (800d884 <__malloc_lock+0x8>)
 800d87e:	f000 b8a7 	b.w	800d9d0 <__retarget_lock_acquire_recursive>
 800d882:	bf00      	nop
 800d884:	20014860 	.word	0x20014860

0800d888 <__malloc_unlock>:
 800d888:	4801      	ldr	r0, [pc, #4]	@ (800d890 <__malloc_unlock+0x8>)
 800d88a:	f000 b8a2 	b.w	800d9d2 <__retarget_lock_release_recursive>
 800d88e:	bf00      	nop
 800d890:	20014860 	.word	0x20014860

0800d894 <realloc>:
 800d894:	4b02      	ldr	r3, [pc, #8]	@ (800d8a0 <realloc+0xc>)
 800d896:	460a      	mov	r2, r1
 800d898:	4601      	mov	r1, r0
 800d89a:	6818      	ldr	r0, [r3, #0]
 800d89c:	f000 b802 	b.w	800d8a4 <_realloc_r>
 800d8a0:	20000018 	.word	0x20000018

0800d8a4 <_realloc_r>:
 800d8a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d8a8:	4680      	mov	r8, r0
 800d8aa:	4615      	mov	r5, r2
 800d8ac:	460c      	mov	r4, r1
 800d8ae:	b921      	cbnz	r1, 800d8ba <_realloc_r+0x16>
 800d8b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d8b4:	4611      	mov	r1, r2
 800d8b6:	f7ff bf61 	b.w	800d77c <_malloc_r>
 800d8ba:	b92a      	cbnz	r2, 800d8c8 <_realloc_r+0x24>
 800d8bc:	f000 f8a0 	bl	800da00 <_free_r>
 800d8c0:	2400      	movs	r4, #0
 800d8c2:	4620      	mov	r0, r4
 800d8c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d8c8:	f000 f8e4 	bl	800da94 <_malloc_usable_size_r>
 800d8cc:	4285      	cmp	r5, r0
 800d8ce:	4606      	mov	r6, r0
 800d8d0:	d802      	bhi.n	800d8d8 <_realloc_r+0x34>
 800d8d2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800d8d6:	d8f4      	bhi.n	800d8c2 <_realloc_r+0x1e>
 800d8d8:	4629      	mov	r1, r5
 800d8da:	4640      	mov	r0, r8
 800d8dc:	f7ff ff4e 	bl	800d77c <_malloc_r>
 800d8e0:	4607      	mov	r7, r0
 800d8e2:	2800      	cmp	r0, #0
 800d8e4:	d0ec      	beq.n	800d8c0 <_realloc_r+0x1c>
 800d8e6:	42b5      	cmp	r5, r6
 800d8e8:	462a      	mov	r2, r5
 800d8ea:	4621      	mov	r1, r4
 800d8ec:	bf28      	it	cs
 800d8ee:	4632      	movcs	r2, r6
 800d8f0:	f000 f878 	bl	800d9e4 <memcpy>
 800d8f4:	4621      	mov	r1, r4
 800d8f6:	4640      	mov	r0, r8
 800d8f8:	f000 f882 	bl	800da00 <_free_r>
 800d8fc:	463c      	mov	r4, r7
 800d8fe:	e7e0      	b.n	800d8c2 <_realloc_r+0x1e>

0800d900 <memset>:
 800d900:	4402      	add	r2, r0
 800d902:	4603      	mov	r3, r0
 800d904:	4293      	cmp	r3, r2
 800d906:	d100      	bne.n	800d90a <memset+0xa>
 800d908:	4770      	bx	lr
 800d90a:	f803 1b01 	strb.w	r1, [r3], #1
 800d90e:	e7f9      	b.n	800d904 <memset+0x4>

0800d910 <strcat>:
 800d910:	b510      	push	{r4, lr}
 800d912:	4602      	mov	r2, r0
 800d914:	7814      	ldrb	r4, [r2, #0]
 800d916:	4613      	mov	r3, r2
 800d918:	3201      	adds	r2, #1
 800d91a:	2c00      	cmp	r4, #0
 800d91c:	d1fa      	bne.n	800d914 <strcat+0x4>
 800d91e:	3b01      	subs	r3, #1
 800d920:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d924:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d928:	2a00      	cmp	r2, #0
 800d92a:	d1f9      	bne.n	800d920 <strcat+0x10>
 800d92c:	bd10      	pop	{r4, pc}

0800d92e <strrchr>:
 800d92e:	b538      	push	{r3, r4, r5, lr}
 800d930:	f011 04ff 	ands.w	r4, r1, #255	@ 0xff
 800d934:	4603      	mov	r3, r0
 800d936:	d10e      	bne.n	800d956 <strrchr+0x28>
 800d938:	4621      	mov	r1, r4
 800d93a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d93e:	f000 b8b1 	b.w	800daa4 <strchr>
 800d942:	1c43      	adds	r3, r0, #1
 800d944:	4605      	mov	r5, r0
 800d946:	4621      	mov	r1, r4
 800d948:	4618      	mov	r0, r3
 800d94a:	f000 f8ab 	bl	800daa4 <strchr>
 800d94e:	2800      	cmp	r0, #0
 800d950:	d1f7      	bne.n	800d942 <strrchr+0x14>
 800d952:	4628      	mov	r0, r5
 800d954:	bd38      	pop	{r3, r4, r5, pc}
 800d956:	2500      	movs	r5, #0
 800d958:	e7f5      	b.n	800d946 <strrchr+0x18>
	...

0800d95c <_sbrk_r>:
 800d95c:	b538      	push	{r3, r4, r5, lr}
 800d95e:	4d06      	ldr	r5, [pc, #24]	@ (800d978 <_sbrk_r+0x1c>)
 800d960:	2300      	movs	r3, #0
 800d962:	4604      	mov	r4, r0
 800d964:	4608      	mov	r0, r1
 800d966:	602b      	str	r3, [r5, #0]
 800d968:	f7f6 faf6 	bl	8003f58 <_sbrk>
 800d96c:	1c43      	adds	r3, r0, #1
 800d96e:	d102      	bne.n	800d976 <_sbrk_r+0x1a>
 800d970:	682b      	ldr	r3, [r5, #0]
 800d972:	b103      	cbz	r3, 800d976 <_sbrk_r+0x1a>
 800d974:	6023      	str	r3, [r4, #0]
 800d976:	bd38      	pop	{r3, r4, r5, pc}
 800d978:	2001485c 	.word	0x2001485c

0800d97c <__errno>:
 800d97c:	4b01      	ldr	r3, [pc, #4]	@ (800d984 <__errno+0x8>)
 800d97e:	6818      	ldr	r0, [r3, #0]
 800d980:	4770      	bx	lr
 800d982:	bf00      	nop
 800d984:	20000018 	.word	0x20000018

0800d988 <__libc_init_array>:
 800d988:	b570      	push	{r4, r5, r6, lr}
 800d98a:	4d0d      	ldr	r5, [pc, #52]	@ (800d9c0 <__libc_init_array+0x38>)
 800d98c:	4c0d      	ldr	r4, [pc, #52]	@ (800d9c4 <__libc_init_array+0x3c>)
 800d98e:	1b64      	subs	r4, r4, r5
 800d990:	10a4      	asrs	r4, r4, #2
 800d992:	2600      	movs	r6, #0
 800d994:	42a6      	cmp	r6, r4
 800d996:	d109      	bne.n	800d9ac <__libc_init_array+0x24>
 800d998:	4d0b      	ldr	r5, [pc, #44]	@ (800d9c8 <__libc_init_array+0x40>)
 800d99a:	4c0c      	ldr	r4, [pc, #48]	@ (800d9cc <__libc_init_array+0x44>)
 800d99c:	f000 f890 	bl	800dac0 <_init>
 800d9a0:	1b64      	subs	r4, r4, r5
 800d9a2:	10a4      	asrs	r4, r4, #2
 800d9a4:	2600      	movs	r6, #0
 800d9a6:	42a6      	cmp	r6, r4
 800d9a8:	d105      	bne.n	800d9b6 <__libc_init_array+0x2e>
 800d9aa:	bd70      	pop	{r4, r5, r6, pc}
 800d9ac:	f855 3b04 	ldr.w	r3, [r5], #4
 800d9b0:	4798      	blx	r3
 800d9b2:	3601      	adds	r6, #1
 800d9b4:	e7ee      	b.n	800d994 <__libc_init_array+0xc>
 800d9b6:	f855 3b04 	ldr.w	r3, [r5], #4
 800d9ba:	4798      	blx	r3
 800d9bc:	3601      	adds	r6, #1
 800d9be:	e7f2      	b.n	800d9a6 <__libc_init_array+0x1e>
 800d9c0:	0800ea24 	.word	0x0800ea24
 800d9c4:	0800ea24 	.word	0x0800ea24
 800d9c8:	0800ea24 	.word	0x0800ea24
 800d9cc:	0800ea28 	.word	0x0800ea28

0800d9d0 <__retarget_lock_acquire_recursive>:
 800d9d0:	4770      	bx	lr

0800d9d2 <__retarget_lock_release_recursive>:
 800d9d2:	4770      	bx	lr

0800d9d4 <strcpy>:
 800d9d4:	4603      	mov	r3, r0
 800d9d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d9da:	f803 2b01 	strb.w	r2, [r3], #1
 800d9de:	2a00      	cmp	r2, #0
 800d9e0:	d1f9      	bne.n	800d9d6 <strcpy+0x2>
 800d9e2:	4770      	bx	lr

0800d9e4 <memcpy>:
 800d9e4:	440a      	add	r2, r1
 800d9e6:	4291      	cmp	r1, r2
 800d9e8:	f100 33ff 	add.w	r3, r0, #4294967295
 800d9ec:	d100      	bne.n	800d9f0 <memcpy+0xc>
 800d9ee:	4770      	bx	lr
 800d9f0:	b510      	push	{r4, lr}
 800d9f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d9f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d9fa:	4291      	cmp	r1, r2
 800d9fc:	d1f9      	bne.n	800d9f2 <memcpy+0xe>
 800d9fe:	bd10      	pop	{r4, pc}

0800da00 <_free_r>:
 800da00:	b538      	push	{r3, r4, r5, lr}
 800da02:	4605      	mov	r5, r0
 800da04:	2900      	cmp	r1, #0
 800da06:	d041      	beq.n	800da8c <_free_r+0x8c>
 800da08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800da0c:	1f0c      	subs	r4, r1, #4
 800da0e:	2b00      	cmp	r3, #0
 800da10:	bfb8      	it	lt
 800da12:	18e4      	addlt	r4, r4, r3
 800da14:	f7ff ff32 	bl	800d87c <__malloc_lock>
 800da18:	4a1d      	ldr	r2, [pc, #116]	@ (800da90 <_free_r+0x90>)
 800da1a:	6813      	ldr	r3, [r2, #0]
 800da1c:	b933      	cbnz	r3, 800da2c <_free_r+0x2c>
 800da1e:	6063      	str	r3, [r4, #4]
 800da20:	6014      	str	r4, [r2, #0]
 800da22:	4628      	mov	r0, r5
 800da24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800da28:	f7ff bf2e 	b.w	800d888 <__malloc_unlock>
 800da2c:	42a3      	cmp	r3, r4
 800da2e:	d908      	bls.n	800da42 <_free_r+0x42>
 800da30:	6820      	ldr	r0, [r4, #0]
 800da32:	1821      	adds	r1, r4, r0
 800da34:	428b      	cmp	r3, r1
 800da36:	bf01      	itttt	eq
 800da38:	6819      	ldreq	r1, [r3, #0]
 800da3a:	685b      	ldreq	r3, [r3, #4]
 800da3c:	1809      	addeq	r1, r1, r0
 800da3e:	6021      	streq	r1, [r4, #0]
 800da40:	e7ed      	b.n	800da1e <_free_r+0x1e>
 800da42:	461a      	mov	r2, r3
 800da44:	685b      	ldr	r3, [r3, #4]
 800da46:	b10b      	cbz	r3, 800da4c <_free_r+0x4c>
 800da48:	42a3      	cmp	r3, r4
 800da4a:	d9fa      	bls.n	800da42 <_free_r+0x42>
 800da4c:	6811      	ldr	r1, [r2, #0]
 800da4e:	1850      	adds	r0, r2, r1
 800da50:	42a0      	cmp	r0, r4
 800da52:	d10b      	bne.n	800da6c <_free_r+0x6c>
 800da54:	6820      	ldr	r0, [r4, #0]
 800da56:	4401      	add	r1, r0
 800da58:	1850      	adds	r0, r2, r1
 800da5a:	4283      	cmp	r3, r0
 800da5c:	6011      	str	r1, [r2, #0]
 800da5e:	d1e0      	bne.n	800da22 <_free_r+0x22>
 800da60:	6818      	ldr	r0, [r3, #0]
 800da62:	685b      	ldr	r3, [r3, #4]
 800da64:	6053      	str	r3, [r2, #4]
 800da66:	4408      	add	r0, r1
 800da68:	6010      	str	r0, [r2, #0]
 800da6a:	e7da      	b.n	800da22 <_free_r+0x22>
 800da6c:	d902      	bls.n	800da74 <_free_r+0x74>
 800da6e:	230c      	movs	r3, #12
 800da70:	602b      	str	r3, [r5, #0]
 800da72:	e7d6      	b.n	800da22 <_free_r+0x22>
 800da74:	6820      	ldr	r0, [r4, #0]
 800da76:	1821      	adds	r1, r4, r0
 800da78:	428b      	cmp	r3, r1
 800da7a:	bf04      	itt	eq
 800da7c:	6819      	ldreq	r1, [r3, #0]
 800da7e:	685b      	ldreq	r3, [r3, #4]
 800da80:	6063      	str	r3, [r4, #4]
 800da82:	bf04      	itt	eq
 800da84:	1809      	addeq	r1, r1, r0
 800da86:	6021      	streq	r1, [r4, #0]
 800da88:	6054      	str	r4, [r2, #4]
 800da8a:	e7ca      	b.n	800da22 <_free_r+0x22>
 800da8c:	bd38      	pop	{r3, r4, r5, pc}
 800da8e:	bf00      	nop
 800da90:	20014720 	.word	0x20014720

0800da94 <_malloc_usable_size_r>:
 800da94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800da98:	1f18      	subs	r0, r3, #4
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	bfbc      	itt	lt
 800da9e:	580b      	ldrlt	r3, [r1, r0]
 800daa0:	18c0      	addlt	r0, r0, r3
 800daa2:	4770      	bx	lr

0800daa4 <strchr>:
 800daa4:	b2c9      	uxtb	r1, r1
 800daa6:	4603      	mov	r3, r0
 800daa8:	4618      	mov	r0, r3
 800daaa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800daae:	b112      	cbz	r2, 800dab6 <strchr+0x12>
 800dab0:	428a      	cmp	r2, r1
 800dab2:	d1f9      	bne.n	800daa8 <strchr+0x4>
 800dab4:	4770      	bx	lr
 800dab6:	2900      	cmp	r1, #0
 800dab8:	bf18      	it	ne
 800daba:	2000      	movne	r0, #0
 800dabc:	4770      	bx	lr
	...

0800dac0 <_init>:
 800dac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dac2:	bf00      	nop
 800dac4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dac6:	bc08      	pop	{r3}
 800dac8:	469e      	mov	lr, r3
 800daca:	4770      	bx	lr

0800dacc <_fini>:
 800dacc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dace:	bf00      	nop
 800dad0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dad2:	bc08      	pop	{r3}
 800dad4:	469e      	mov	lr, r3
 800dad6:	4770      	bx	lr
