ncverilog: 06.20-s004: (c) Copyright 1995-2008 Cadence Design Systems, Inc.
TOOL:	ncverilog	06.20-s004: Started on May 07, 2016 at 08:55:10 JST
ncverilog
	-s
	+gui
	+accesser+r
	id_stage.v
	control.v
	branch.v
	rf32x32.v
	DW_ram_2r_w_s_dff.v
file: id_stage.v
file: control.v
file: branch.v
file: rf32x32.v
file: DW_ram_2r_w_s_dff.v
ncelab: *F,ILACC: illegal ACCESS specification (er+r).
ncverilog: *E,ELBERR: Error during elaboration (status 2), exiting.
TOOL:	ncverilog	06.20-s004: Exiting on May 07, 2016 at 08:55:10 JST  (total: 00:00:00)
