// Seed: 1981271537
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(id_2 or id_1) #1;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    output wand id_2,
    input supply0 id_3,
    input wor id_4,
    output wand id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
  assign modCall_1.id_2 = 0;
  id_8(
      .id_0(1), .id_1(1), .id_2(1'h0)
  );
endmodule
