set ::env(PROJECT_NAME) clma
set ::env(DESIGN_TOP) clma
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/Gate_Level_Netlist/clma/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/Gate_Level_Netlist/clma/rtl/clma.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) Gate_Level_Netlist
