Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon May  5 13:06:56 2025
| Host         : DESKTOP-1O5TV0G running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/spiking_binam_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
|                                Instance                                |                                                  Module                                                 | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
| bd_0_wrapper                                                           |                                                                                                   (top) |        500 |        388 |     112 |    0 | 534 |      0 |      4 |    0 |          0 |
|   bd_0_i                                                               |                                                                                                    bd_0 |        500 |        388 |     112 |    0 | 534 |      0 |      4 |    0 |          0 |
|     hls_inst                                                           |                                                                                         bd_0_hls_inst_0 |        500 |        388 |     112 |    0 | 534 |      0 |      4 |    0 |          0 |
|       (hls_inst)                                                       |                                                                                         bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |          0 |
|       inst                                                             |                                                                           bd_0_hls_inst_0_spiking_binam |        500 |        388 |     112 |    0 | 534 |      0 |      4 |    0 |          0 |
|         (inst)                                                         |                                                                           bd_0_hls_inst_0_spiking_binam |         55 |         55 |       0 |    0 | 107 |      0 |      0 |    0 |          0 |
|         CTRL_s_axi_U                                                   |                                                                bd_0_hls_inst_0_spiking_binam_CTRL_s_axi |         50 |         50 |       0 |    0 |  86 |      0 |      0 |    0 |          0 |
|         grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168              |                                    bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_34_2 |         23 |         23 |       0 |    0 |   8 |      0 |      0 |    0 |          0 |
|           (grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168)          |                                    bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_34_2 |          0 |          0 |       0 |    0 |   6 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                     |                                 bd_0_hls_inst_0_spiking_binam_flow_control_loop_pipe_sequential_init_17 |         23 |         23 |       0 |    0 |   2 |      0 |      0 |    0 |          0 |
|         grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204              |                                    bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_52_4 |         46 |         46 |       0 |    0 |  79 |      0 |      4 |    0 |          0 |
|           (grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204)          |                                    bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_52_4 |         30 |         30 |       0 |    0 |  77 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                     |                                 bd_0_hls_inst_0_spiking_binam_flow_control_loop_pipe_sequential_init_16 |         16 |         16 |       0 |    0 |   2 |      0 |      0 |    0 |          0 |
|           p_ZL14storage_matrix_0_U                                     | bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_52_4_p_ZL14storage_matrix_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |   0 |      0 |      1 |    0 |          0 |
|           p_ZL14storage_matrix_1_U                                     | bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_52_4_p_ZL14storage_matrix_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |   0 |      0 |      1 |    0 |          0 |
|           p_ZL14storage_matrix_2_U                                     | bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_52_4_p_ZL14storage_matrix_2_ROM_AUTO_1R |          0 |          0 |       0 |    0 |   0 |      0 |      1 |    0 |          0 |
|           p_ZL14storage_matrix_3_U                                     | bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_52_4_p_ZL14storage_matrix_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |   0 |      0 |      1 |    0 |          0 |
|         grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249              |                                    bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_67_6 |         40 |         40 |       0 |    0 |  20 |      0 |      0 |    0 |          0 |
|           (grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249)          |                                    bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_67_6 |         17 |         17 |       0 |    0 |  18 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                     |                                 bd_0_hls_inst_0_spiking_binam_flow_control_loop_pipe_sequential_init_15 |         23 |         23 |       0 |    0 |   2 |      0 |      0 |    0 |          0 |
|         grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269              |                                    bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_76_7 |         69 |         69 |       0 |    0 |  36 |      0 |      0 |    0 |          0 |
|           (grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269)          |                                    bd_0_hls_inst_0_spiking_binam_spiking_binam_Pipeline_VITIS_LOOP_76_7 |         43 |         43 |       0 |    0 |  34 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                     |                                    bd_0_hls_inst_0_spiking_binam_flow_control_loop_pipe_sequential_init |         26 |         26 |       0 |    0 |   2 |      0 |      0 |    0 |          0 |
|         mul_6ns_5ns_7_1_1_U69                                          |                                                         bd_0_hls_inst_0_spiking_binam_mul_6ns_5ns_7_1_1 |          5 |          5 |       0 |    0 |   0 |      0 |      0 |    0 |          0 |
|         regslice_both_in_spikes_U                                      |                                                             bd_0_hls_inst_0_spiking_binam_regslice_both |         19 |         19 |       0 |    0 |  52 |      0 |      0 |    0 |          0 |
|         regslice_both_out_spikes_U                                     |                                                           bd_0_hls_inst_0_spiking_binam_regslice_both_0 |         18 |         18 |       0 |    0 |  42 |      0 |      0 |    0 |          0 |
|         spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_U |   bd_0_hls_inst_0_spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W |          8 |          2 |       6 |    0 |   6 |      0 |      0 |    0 |          0 |
|         spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_U | bd_0_hls_inst_0_spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W_1 |          7 |          1 |       6 |    0 |   6 |      0 |      0 |    0 |          0 |
|         spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_U | bd_0_hls_inst_0_spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W_2 |          7 |          1 |       6 |    0 |   6 |      0 |      0 |    0 |          0 |
|         spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_U | bd_0_hls_inst_0_spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W_3 |          7 |          1 |       6 |    0 |   6 |      0 |      0 |    0 |          0 |
|         spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_U | bd_0_hls_inst_0_spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W_4 |          9 |          3 |       6 |    0 |   6 |      0 |      0 |    0 |          0 |
|         spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_U  | bd_0_hls_inst_0_spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W_5 |          7 |          1 |       6 |    0 |   6 |      0 |      0 |    0 |          0 |
|         spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_U  | bd_0_hls_inst_0_spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W_6 |          8 |          2 |       6 |    0 |   6 |      0 |      0 |    0 |          0 |
|         spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_U    | bd_0_hls_inst_0_spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_RAM_AUTO_1R1W_7 |          7 |          1 |       6 |    0 |   6 |      0 |      0 |    0 |          0 |
|         spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_U          |           bd_0_hls_inst_0_spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W |         14 |          6 |       8 |    0 |   7 |      0 |      0 |    0 |          0 |
|         spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_U          |         bd_0_hls_inst_0_spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W_8 |         14 |          6 |       8 |    0 |   7 |      0 |      0 |    0 |          0 |
|         spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_U          |         bd_0_hls_inst_0_spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W_9 |         14 |          6 |       8 |    0 |   7 |      0 |      0 |    0 |          0 |
|         spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_U          |        bd_0_hls_inst_0_spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W_10 |         14 |          6 |       8 |    0 |   7 |      0 |      0 |    0 |          0 |
|         spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_U          |        bd_0_hls_inst_0_spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W_11 |         14 |          6 |       8 |    0 |   7 |      0 |      0 |    0 |          0 |
|         spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_U          |        bd_0_hls_inst_0_spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W_12 |         14 |          6 |       8 |    0 |   7 |      0 |      0 |    0 |          0 |
|         spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_U          |        bd_0_hls_inst_0_spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W_13 |         16 |          8 |       8 |    0 |   7 |      0 |      0 |    0 |          0 |
|         spiking_binam_stream_Spike_0_int_stream_Spike_0_v_U            |        bd_0_hls_inst_0_spiking_binam_spiking_binam_stream_Spike_0_int_stream_Spike_0_v_RAM_AUTO_1R1W_14 |         15 |          7 |       8 |    0 |   7 |      0 |      0 |    0 |          0 |
+------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+


