Analysis & Synthesis report for DE0_NANO_SOC_ADC
Wed Nov 11 15:59:02 2020
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component
 19. Source assignments for DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated
 20. Source assignments for DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p
 21. Source assignments for DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p
 22. Source assignments for DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram
 23. Source assignments for DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 24. Source assignments for DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12
 25. Source assignments for DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 26. Source assignments for DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15
 27. Source assignments for DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 28. Source assignments for DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 29. Source assignments for DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_u8o1:auto_generated
 30. Source assignments for DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux
 31. Source assignments for DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 32. Source assignments for DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux
 33. Source assignments for DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 34. Source assignments for DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_002
 35. Source assignments for DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 36. Source assignments for DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_003:rsp_demux_004
 37. Source assignments for DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_005
 38. Source assignments for DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_006
 39. Source assignments for DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 40. Source assignments for DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 41. Source assignments for DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 42. Source assignments for DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 43. Source assignments for DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller
 44. Source assignments for DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 45. Source assignments for DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 46. Source assignments for DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001
 47. Source assignments for DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 48. Source assignments for DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 49. Source assignments for DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 50. Source assignments for DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 51. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component
 52. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo
 53. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo
 54. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2
 55. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram
 56. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i
 57. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|Telemetre_us:telemetre_us_inst
 58. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator
 59. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator
 60. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 61. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:telemetre_us_inst_avalon_slave_0_translator
 62. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator
 63. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator
 64. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator
 65. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator
 66. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator
 67. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent
 68. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent
 69. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 70. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 71. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 72. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:telemetre_us_inst_avalon_slave_0_agent
 73. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:telemetre_us_inst_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 74. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo
 75. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rdata_fifo
 76. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent
 77. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 78. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo
 79. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent
 80. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor
 81. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo
 82. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent
 83. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 84. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo
 85. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent
 86. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 87. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo
 88. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_ltc2308_slave_agent
 89. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_ltc2308_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 90. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo
 91. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router:router|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode
 92. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001:router_001|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode
 93. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002:router_002|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
 94. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002:router_003|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
 95. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002:router_004|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
 96. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005:router_005|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005_default_decode:the_default_decode
 97. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005:router_006|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005_default_decode:the_default_decode
 98. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002:router_007|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
 99. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002:router_008|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
100. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter
101. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter
102. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
103. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
104. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb
105. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
106. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
107. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
108. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
109. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
110. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
111. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
112. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
113. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
114. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
115. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
116. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
117. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
118. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
119. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
120. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
121. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
122. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
123. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
124. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
125. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller
126. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller
127. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
128. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
129. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001
130. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001
131. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
132. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
133. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_002:rst_controller_002
134. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002
135. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
136. Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
137. dcfifo Parameter Settings by Entity Instance
138. scfifo Parameter Settings by Entity Instance
139. altsyncram Parameter Settings by Entity Instance
140. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
141. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002"
142. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_002:rst_controller_002"
143. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
144. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001"
145. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001"
146. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
147. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller"
148. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller"
149. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
150. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
151. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
152. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
153. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
154. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005:router_005|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005_default_decode:the_default_decode"
155. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002:router_002|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode"
156. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001:router_001|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode"
157. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router:router|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode"
158. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo"
159. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_ltc2308_slave_agent"
160. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo"
161. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent"
162. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo"
163. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent"
164. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo"
165. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent"
166. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo"
167. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent"
168. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rdata_fifo"
169. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo"
170. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:telemetre_us_inst_avalon_slave_0_agent"
171. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
172. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
173. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent"
174. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent"
175. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator"
176. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator"
177. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator"
178. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator"
179. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
180. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:telemetre_us_inst_avalon_slave_0_translator"
181. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
182. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator"
183. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator"
184. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i"
185. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2"
186. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys"
187. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart"
188. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst"
189. Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0"
190. Post-Synthesis Netlist Statistics for Top Partition
191. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
192. Elapsed Time Per Partition
193. Analysis & Synthesis Messages
194. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Nov 11 15:59:01 2020       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; DE0_NANO_SOC_ADC                            ;
; Top-level Entity Name           ; DE0_nano_SoC_ADC                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2639                                        ;
; Total pins                      ; 93                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,368,512                                   ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6       ;                    ;
; Top-level entity name                                                           ; DE0_nano_SoC_ADC   ; DE0_NANO_SOC_ADC   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; File Name with User-Entered Path                                                                                ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                  ; Library           ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd                                                               ; yes             ; User VHDL File                               ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd                                                               ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller.vhd                                                ; yes             ; User VHDL File                               ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller.vhd                                                ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller_001.vhd                                            ; yes             ; User VHDL File                               ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller_001.vhd                                            ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller_002.vhd                                            ; yes             ; User VHDL File                               ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller_002.vhd                                            ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/altera_reset_controller.v                                                ; yes             ; User Verilog HDL File                        ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_reset_controller.v                                                ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/altera_reset_synchronizer.v                                              ; yes             ; User Verilog HDL File                        ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_reset_synchronizer.v                                              ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_irq_mapper.sv                                          ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v                                    ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter.v                  ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                               ; yes             ; User SystemVerilog HDL File                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                               ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v                                         ; yes             ; User SystemVerilog HDL File                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v                                         ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v                                          ; yes             ; User SystemVerilog HDL File                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v                                          ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001.sv                       ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv                                              ; yes             ; User SystemVerilog HDL File                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv                                              ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux.sv                           ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_003.sv                     ; yes             ; User SystemVerilog HDL File                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_003.sv                     ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_001.sv                     ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux.sv                         ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003.sv                       ; yes             ; User SystemVerilog HDL File                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003.sv                       ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux.sv                           ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001.sv                     ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux.sv                         ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv                                         ; yes             ; User SystemVerilog HDL File                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv                                         ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v                                                  ; yes             ; User SystemVerilog HDL File                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v                                                  ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005.sv                        ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002.sv                        ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001.sv                        ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router.sv                            ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv                                             ; yes             ; User SystemVerilog HDL File                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv                                             ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                      ; yes             ; User SystemVerilog HDL File                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                      ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv                                            ; yes             ; User SystemVerilog HDL File                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv                                            ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv                                        ; yes             ; User SystemVerilog HDL File                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv                                        ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv                                       ; yes             ; User SystemVerilog HDL File                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv                                       ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/Telemetre_us.vhd                                                         ; yes             ; User VHDL File                               ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/Telemetre_us.vhd                                                         ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_sysid_qsys.v                                           ; yes             ; User Verilog HDL File                        ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_sysid_qsys.v                                           ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_sw.v                                                   ; yes             ; User Verilog HDL File                        ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_sw.v                                                   ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_pll_sys.v                                              ; yes             ; User Verilog HDL File                        ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_pll_sys.v                                              ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_onchip_memory2.hex                                     ; yes             ; User Hexadecimal (Intel-Format) File         ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_onchip_memory2.hex                                     ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_onchip_memory2.v                                       ; yes             ; User Verilog HDL File                        ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_onchip_memory2.v                                       ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v                                           ; yes             ; Encrypted User Verilog HDL File              ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v                                           ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_bht_ram.mif                                 ; yes             ; User Memory Initialization File              ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_bht_ram.mif                                 ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag_ram.mif                              ; yes             ; User Memory Initialization File              ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag_ram.mif                              ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag_ram.mif                              ; yes             ; User Memory Initialization File              ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag_ram.mif                              ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk.v                  ; yes             ; User Verilog HDL File                        ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk.v                  ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck.v                     ; yes             ; User Verilog HDL File                        ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck.v                     ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper.v                 ; yes             ; User Verilog HDL File                        ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper.v                 ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell.v                                 ; yes             ; User Verilog HDL File                        ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell.v                                 ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_ociram_default_contents.mif                 ; yes             ; User Memory Initialization File              ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_ociram_default_contents.mif                 ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_oci_test_bench.v                            ; yes             ; User Verilog HDL File                        ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_oci_test_bench.v                            ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_rf_ram_a.mif                                ; yes             ; User Memory Initialization File              ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_rf_ram_a.mif                                ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_rf_ram_b.mif                                ; yes             ; User Memory Initialization File              ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_rf_ram_b.mif                                ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_test_bench.v                                ; yes             ; User Verilog HDL File                        ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_test_bench.v                                ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v                                            ; yes             ; User Verilog HDL File                        ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v                                            ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v                                                       ; yes             ; User Verilog HDL File                        ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v                                                       ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308.v                                                            ; yes             ; User Verilog HDL File                        ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308.v                                                            ; DE0_NANO_SOC_QSYS ;
; DE0_NANO_SOC_QSYS/synthesis/submodules/adc_data_fifo.v                                                          ; yes             ; User Wizard-Generated File                   ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_data_fifo.v                                                          ; DE0_NANO_SOC_QSYS ;
; DE0_nano_SoC_ADC.vhd                                                                                            ; yes             ; User VHDL File                               ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd                                                                                            ;                   ;
; dcfifo.tdf                                                                                                      ; yes             ; Megafunction                                 ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                            ;                   ;
; lpm_counter.inc                                                                                                 ; yes             ; Megafunction                                 ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                       ;                   ;
; lpm_add_sub.inc                                                                                                 ; yes             ; Megafunction                                 ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                       ;                   ;
; altdpram.inc                                                                                                    ; yes             ; Megafunction                                 ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altdpram.inc                                                                                                          ;                   ;
; a_graycounter.inc                                                                                               ; yes             ; Megafunction                                 ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/a_graycounter.inc                                                                                                     ;                   ;
; a_fefifo.inc                                                                                                    ; yes             ; Megafunction                                 ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/a_fefifo.inc                                                                                                          ;                   ;
; a_gray2bin.inc                                                                                                  ; yes             ; Megafunction                                 ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                                        ;                   ;
; dffpipe.inc                                                                                                     ; yes             ; Megafunction                                 ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/dffpipe.inc                                                                                                           ;                   ;
; alt_sync_fifo.inc                                                                                               ; yes             ; Megafunction                                 ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                                     ;                   ;
; lpm_compare.inc                                                                                                 ; yes             ; Megafunction                                 ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                       ;                   ;
; altsyncram_fifo.inc                                                                                             ; yes             ; Megafunction                                 ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                                   ;                   ;
; aglobal170.inc                                                                                                  ; yes             ; Megafunction                                 ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/aglobal170.inc                                                                                                        ;                   ;
; db/dcfifo_s7q1.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/dcfifo_s7q1.tdf                                                                                              ;                   ;
; db/a_graycounter_pv6.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/a_graycounter_pv6.tdf                                                                                        ;                   ;
; db/a_graycounter_ldc.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/a_graycounter_ldc.tdf                                                                                        ;                   ;
; db/altsyncram_91b1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_91b1.tdf                                                                                          ;                   ;
; db/alt_synch_pipe_apl.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/alt_synch_pipe_apl.tdf                                                                                       ;                   ;
; db/dffpipe_re9.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/dffpipe_re9.tdf                                                                                              ;                   ;
; db/alt_synch_pipe_bpl.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/alt_synch_pipe_bpl.tdf                                                                                       ;                   ;
; db/dffpipe_se9.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/dffpipe_se9.tdf                                                                                              ;                   ;
; db/cmpr_b06.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/cmpr_b06.tdf                                                                                                 ;                   ;
; scfifo.tdf                                                                                                      ; yes             ; Megafunction                                 ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/scfifo.tdf                                                                                                            ;                   ;
; a_regfifo.inc                                                                                                   ; yes             ; Megafunction                                 ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                         ;                   ;
; a_dpfifo.inc                                                                                                    ; yes             ; Megafunction                                 ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                          ;                   ;
; a_i2fifo.inc                                                                                                    ; yes             ; Megafunction                                 ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                          ;                   ;
; a_fffifo.inc                                                                                                    ; yes             ; Megafunction                                 ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                          ;                   ;
; a_f2fifo.inc                                                                                                    ; yes             ; Megafunction                                 ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                          ;                   ;
; db/scfifo_3291.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/scfifo_3291.tdf                                                                                              ;                   ;
; db/a_dpfifo_5771.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/a_dpfifo_5771.tdf                                                                                            ;                   ;
; db/a_fefifo_7cf.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/a_fefifo_7cf.tdf                                                                                             ;                   ;
; db/cntr_vg7.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/cntr_vg7.tdf                                                                                                 ;                   ;
; db/altsyncram_7pu1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_7pu1.tdf                                                                                          ;                   ;
; db/cntr_jgb.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/cntr_jgb.tdf                                                                                                 ;                   ;
; alt_jtag_atlantic.v                                                                                             ; yes             ; Encrypted Megafunction                       ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                   ;                   ;
; altera_sld_agent_endpoint.vhd                                                                                   ; yes             ; Megafunction                                 ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                                                         ;                   ;
; altera_fabric_endpoint.vhd                                                                                      ; yes             ; Megafunction                                 ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                                            ;                   ;
; altsyncram.tdf                                                                                                  ; yes             ; Megafunction                                 ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                        ;                   ;
; stratix_ram_block.inc                                                                                           ; yes             ; Megafunction                                 ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                 ;                   ;
; lpm_mux.inc                                                                                                     ; yes             ; Megafunction                                 ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                           ;                   ;
; lpm_decode.inc                                                                                                  ; yes             ; Megafunction                                 ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                        ;                   ;
; a_rdenreg.inc                                                                                                   ; yes             ; Megafunction                                 ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                         ;                   ;
; altrom.inc                                                                                                      ; yes             ; Megafunction                                 ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altrom.inc                                                                                                            ;                   ;
; altram.inc                                                                                                      ; yes             ; Megafunction                                 ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altram.inc                                                                                                            ;                   ;
; db/altsyncram_spj1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_spj1.tdf                                                                                          ;                   ;
; db/altsyncram_gso1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_gso1.tdf                                                                                          ;                   ;
; db/altsyncram_3go1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_3go1.tdf                                                                                          ;                   ;
; db/altsyncram_3un1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_3un1.tdf                                                                                          ;                   ;
; db/altsyncram_4un1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_4un1.tdf                                                                                          ;                   ;
; db/altsyncram_j4o1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_j4o1.tdf                                                                                          ;                   ;
; db/altsyncram_40j1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_40j1.tdf                                                                                          ;                   ;
; db/altsyncram_baj1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_baj1.tdf                                                                                          ;                   ;
; altera_mult_add.tdf                                                                                             ; yes             ; Megafunction                                 ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                                                   ;                   ;
; db/altera_mult_add_ujt2.v                                                                                       ; yes             ; Auto-Generated Megafunction                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altera_mult_add_ujt2.v                                                                                       ;                   ;
; altera_mult_add_rtl.v                                                                                           ; yes             ; Megafunction                                 ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                                                 ;                   ;
; db/altera_mult_add_0kt2.v                                                                                       ; yes             ; Auto-Generated Megafunction                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altera_mult_add_0kt2.v                                                                                       ;                   ;
; altera_std_synchronizer.v                                                                                       ; yes             ; Megafunction                                 ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                             ;                   ;
; db/altsyncram_d8g1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_d8g1.tdf                                                                                          ;                   ;
; sld_virtual_jtag_basic.v                                                                                        ; yes             ; Megafunction                                 ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                              ;                   ;
; sld_jtag_endpoint_adapter.vhd                                                                                   ; yes             ; Encrypted Megafunction                       ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                         ;                   ;
; sld_jtag_endpoint_adapter_impl.sv                                                                               ; yes             ; Encrypted Megafunction                       ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                     ;                   ;
; db/altsyncram_u8o1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_u8o1.tdf                                                                                          ;                   ;
; db/decode_ala.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/decode_ala.tdf                                                                                               ;                   ;
; db/mux_7hb.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/mux_7hb.tdf                                                                                                  ;                   ;
; altera_pll.v                                                                                                    ; yes             ; Megafunction                                 ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_pll.v                                                                                                          ;                   ;
; pzdyqx.vhd                                                                                                      ; yes             ; Encrypted Megafunction                       ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                                            ;                   ;
; sld_hub.vhd                                                                                                     ; yes             ; Encrypted Megafunction                       ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                           ; altera_sld        ;
; db/ip/sld2332dc68/alt_sld_fab.v                                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/ip/sld2332dc68/alt_sld_fab.v                                                                                 ; alt_sld_fab       ;
; db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab.v                                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab.v                                                          ; alt_sld_fab       ;
; db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                   ; alt_sld_fab       ;
; db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                ; alt_sld_fab       ;
; db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                              ; yes             ; Encrypted Auto-Found VHDL File               ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                              ; alt_sld_fab       ;
; db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                ; alt_sld_fab       ;
; sld_jtag_hub.vhd                                                                                                ; yes             ; Encrypted Megafunction                       ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                      ;                   ;
; sld_rom_sr.vhd                                                                                                  ; yes             ; Encrypted Megafunction                       ; d:/mypc/quartus/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                        ;                   ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                 ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                         ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1748                                                                                          ;
;                                             ;                                                                                               ;
; Combinational ALUT usage for logic          ; 2566                                                                                          ;
;     -- 7 input functions                    ; 20                                                                                            ;
;     -- 6 input functions                    ; 511                                                                                           ;
;     -- 5 input functions                    ; 572                                                                                           ;
;     -- 4 input functions                    ; 414                                                                                           ;
;     -- <=3 input functions                  ; 1049                                                                                          ;
;                                             ;                                                                                               ;
; Dedicated logic registers                   ; 2639                                                                                          ;
;                                             ;                                                                                               ;
; I/O pins                                    ; 93                                                                                            ;
; Total MLAB memory bits                      ; 0                                                                                             ;
; Total block memory bits                     ; 1368512                                                                                       ;
;                                             ;                                                                                               ;
; Total DSP Blocks                            ; 2                                                                                             ;
;                                             ;                                                                                               ;
; Total PLLs                                  ; 2                                                                                             ;
;     -- PLLs                                 ; 2                                                                                             ;
;                                             ;                                                                                               ;
; Maximum fan-out node                        ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 2386                                                                                          ;
; Total fan-out                               ; 27914                                                                                         ;
; Average fan-out                             ; 4.74                                                                                          ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Entity Name                                            ; Library Name      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------------+
; |DE0_nano_SoC_ADC                                                                                                                       ; 2566 (1)            ; 2639 (0)                  ; 1368512           ; 2          ; 93   ; 0            ; |DE0_nano_SoC_ADC                                                                                                                                                                                                                                                                                                                                                                                                                                       ; DE0_nano_SoC_ADC                                       ; work              ;
;    |DE0_NANO_SOC_QSYS:u0|                                                                                                               ; 2337 (0)            ; 2476 (0)                  ; 1368512           ; 2          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0                                                                                                                                                                                                                                                                                                                                                                                                                  ; DE0_NANO_SOC_QSYS                                      ; de0_nano_soc_qsys ;
;       |DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|                                                                                           ; 113 (32)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                            ; DE0_NANO_SOC_QSYS_jtag_uart                            ; DE0_NANO_SOC_QSYS ;
;          |DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r|                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                              ; DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r                   ; DE0_NANO_SOC_QSYS ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                 ; scfifo                                                 ; work              ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                      ; scfifo_3291                                            ; work              ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                 ; a_dpfifo_5771                                          ; work              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                         ; a_fefifo_7cf                                           ; work              ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                    ; cntr_vg7                                               ; work              ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                         ; altsyncram_7pu1                                        ; work              ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                           ; cntr_jgb                                               ; work              ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                 ; cntr_jgb                                               ; work              ;
;          |DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w|                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                              ; DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w                   ; DE0_NANO_SOC_QSYS ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                 ; scfifo                                                 ; work              ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                      ; scfifo_3291                                            ; work              ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                 ; a_dpfifo_5771                                          ; work              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                         ; a_fefifo_7cf                                           ; work              ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                    ; cntr_vg7                                               ; work              ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                         ; altsyncram_7pu1                                        ; work              ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                           ; cntr_jgb                                               ; work              ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                 ; cntr_jgb                                               ; work              ;
;          |alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|                                                              ; 33 (33)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                            ; alt_jtag_atlantic                                      ; work              ;
;       |DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|                                                                           ; 410 (0)             ; 339 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                            ; DE0_NANO_SOC_QSYS_mm_interconnect_0                    ; DE0_NANO_SOC_QSYS ;
;          |DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux|                                                                      ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                    ; DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux          ; DE0_NANO_SOC_QSYS ;
;          |DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                              ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                            ; DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001      ; DE0_NANO_SOC_QSYS ;
;          |DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                  ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                                                                ; DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003        ; DE0_NANO_SOC_QSYS ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                   ; altera_merlin_arbitrator                               ; DE0_NANO_SOC_QSYS ;
;          |DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_004|                                                                  ; 59 (55)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                                                                                                                                                                ; DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003        ; DE0_NANO_SOC_QSYS ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                   ; altera_merlin_arbitrator                               ; DE0_NANO_SOC_QSYS ;
;          |DE0_NANO_SOC_QSYS_mm_interconnect_0_router:router|                                                                            ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                          ; DE0_NANO_SOC_QSYS_mm_interconnect_0_router             ; DE0_NANO_SOC_QSYS ;
;          |DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001:router_001|                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                  ; DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001         ; DE0_NANO_SOC_QSYS ;
;          |DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                                                                            ; DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_003      ; DE0_NANO_SOC_QSYS ;
;          |DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_003:rsp_demux_004|                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_003:rsp_demux_004                                                                                                                                                                                                                                                                                            ; DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_003      ; DE0_NANO_SOC_QSYS ;
;          |DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|                                                                          ; 74 (74)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                        ; DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux            ; DE0_NANO_SOC_QSYS ;
;          |DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                  ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                ; DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001        ; DE0_NANO_SOC_QSYS ;
;          |altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|                                                                       ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                  ; DE0_NANO_SOC_QSYS ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                  ; DE0_NANO_SOC_QSYS ;
;          |altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|                                                            ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                  ; DE0_NANO_SOC_QSYS ;
;          |altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|                                                                       ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                  ; DE0_NANO_SOC_QSYS ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                                                                   ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                  ; DE0_NANO_SOC_QSYS ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                  ; DE0_NANO_SOC_QSYS ;
;          |altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rdata_fifo|                                                      ; 37 (37)             ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                  ; DE0_NANO_SOC_QSYS ;
;          |altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|                                                        ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                  ; DE0_NANO_SOC_QSYS ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 4 (0)               ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                       ; altera_avalon_st_handshake_clock_crosser               ; DE0_NANO_SOC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 72 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                              ; altera_avalon_st_clock_crosser                         ; DE0_NANO_SOC_QSYS ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                         ; altera_std_synchronizer_nocut                          ; DE0_NANO_SOC_QSYS ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                         ; altera_std_synchronizer_nocut                          ; DE0_NANO_SOC_QSYS ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4 (0)               ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_handshake_clock_crosser               ; DE0_NANO_SOC_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 14 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                  ; altera_avalon_st_clock_crosser                         ; DE0_NANO_SOC_QSYS ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                          ; DE0_NANO_SOC_QSYS ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                          ; DE0_NANO_SOC_QSYS ;
;          |altera_merlin_master_agent:nios2_qsys_data_master_agent|                                                                      ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent                                                                                                                                                                                                                                                                                                    ; altera_merlin_master_agent                             ; DE0_NANO_SOC_QSYS ;
;          |altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                              ; DE0_NANO_SOC_QSYS ;
;          |altera_merlin_slave_agent:onchip_memory2_s1_agent|                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                              ; DE0_NANO_SOC_QSYS ;
;          |altera_merlin_slave_agent:sw_s1_agent|                                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                              ; DE0_NANO_SOC_QSYS ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                              ; DE0_NANO_SOC_QSYS ;
;          |altera_merlin_slave_translator:adc_ltc2308_slave_translator|                                                                  ; 5 (5)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                         ; DE0_NANO_SOC_QSYS ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 2 (2)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                         ; DE0_NANO_SOC_QSYS ;
;          |altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                         ; DE0_NANO_SOC_QSYS ;
;          |altera_merlin_slave_translator:onchip_memory2_s1_translator|                                                                  ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                         ; DE0_NANO_SOC_QSYS ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                                                              ; 6 (6)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                         ; DE0_NANO_SOC_QSYS ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                         ; DE0_NANO_SOC_QSYS ;
;          |altera_merlin_slave_translator:telemetre_us_inst_avalon_slave_0_translator|                                                   ; 5 (5)               ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:telemetre_us_inst_avalon_slave_0_translator                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                         ; DE0_NANO_SOC_QSYS ;
;          |altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter|                                                                 ; 16 (16)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter                                                                                                                                                                                                                                                                                               ; altera_merlin_traffic_limiter                          ; DE0_NANO_SOC_QSYS ;
;          |altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|                                                          ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter                                                                                                                                                                                                                                                                                        ; altera_merlin_traffic_limiter                          ; DE0_NANO_SOC_QSYS ;
;       |DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|                                                                                         ; 1410 (1228)         ; 1625 (1307)               ; 62912             ; 2          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys                                                                                                                                                                                                                                                                                                                                                                          ; DE0_NANO_SOC_QSYS_nios2_qsys                           ; DE0_NANO_SOC_QSYS ;
;          |DE0_NANO_SOC_QSYS_nios2_qsys_bht_module:DE0_NANO_SOC_QSYS_nios2_qsys_bht|                                                     ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_bht_module:DE0_NANO_SOC_QSYS_nios2_qsys_bht                                                                                                                                                                                                                                                                                                 ; DE0_NANO_SOC_QSYS_nios2_qsys_bht_module                ; DE0_NANO_SOC_QSYS ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_bht_module:DE0_NANO_SOC_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                       ; altsyncram                                             ; work              ;
;                |altsyncram_3go1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_bht_module:DE0_NANO_SOC_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_3go1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_3go1                                        ; work              ;
;          |DE0_NANO_SOC_QSYS_nios2_qsys_dc_data_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_data|                                             ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_dc_data_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_data                                                                                                                                                                                                                                                                                         ; DE0_NANO_SOC_QSYS_nios2_qsys_dc_data_module            ; DE0_NANO_SOC_QSYS ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_dc_data_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                               ; altsyncram                                             ; work              ;
;                |altsyncram_40j1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_dc_data_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_40j1:auto_generated                                                                                                                                                                                                                                ; altsyncram_40j1                                        ; work              ;
;          |DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag|                                               ; 0 (0)               ; 0 (0)                     ; 704               ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag                                                                                                                                                                                                                                                                                           ; DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag_module             ; DE0_NANO_SOC_QSYS ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 704               ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                 ; altsyncram                                             ; work              ;
;                |altsyncram_j4o1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 704               ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_j4o1:auto_generated                                                                                                                                                                                                                                  ; altsyncram_j4o1                                        ; work              ;
;          |DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim|                                         ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim                                                                                                                                                                                                                                                                                     ; DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim_module          ; DE0_NANO_SOC_QSYS ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                                           ; altsyncram                                             ; work              ;
;                |altsyncram_baj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                                                            ; altsyncram_baj1                                        ; work              ;
;          |DE0_NANO_SOC_QSYS_nios2_qsys_ic_data_module:DE0_NANO_SOC_QSYS_nios2_qsys_ic_data|                                             ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_ic_data_module:DE0_NANO_SOC_QSYS_nios2_qsys_ic_data                                                                                                                                                                                                                                                                                         ; DE0_NANO_SOC_QSYS_nios2_qsys_ic_data_module            ; DE0_NANO_SOC_QSYS ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_ic_data_module:DE0_NANO_SOC_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                               ; altsyncram                                             ; work              ;
;                |altsyncram_spj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_ic_data_module:DE0_NANO_SOC_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                                                                ; altsyncram_spj1                                        ; work              ;
;          |DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag|                                               ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag                                                                                                                                                                                                                                                                                           ; DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag_module             ; DE0_NANO_SOC_QSYS ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                 ; altsyncram                                             ; work              ;
;                |altsyncram_gso1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_gso1:auto_generated                                                                                                                                                                                                                                  ; altsyncram_gso1                                        ; work              ;
;          |DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|                                            ; 16 (16)             ; 48 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell                                                                                                                                                                                                                                                                                        ; DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell                 ; DE0_NANO_SOC_QSYS ;
;             |altera_mult_add:the_altmult_add_part_1|                                                                                    ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                                                                                 ; altera_mult_add                                        ; work              ;
;                |altera_mult_add_ujt2:auto_generated|                                                                                    ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated                                                                                                                                                                                                             ; altera_mult_add_ujt2                                   ; work              ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                    ; altera_mult_add_rtl                                    ; work              ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                           ; ama_multiplier_function                                ; work              ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                         ; ama_register_function                                  ; work              ;
;             |altera_mult_add:the_altmult_add_part_2|                                                                                    ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                                                                                 ; altera_mult_add                                        ; work              ;
;                |altera_mult_add_0kt2:auto_generated|                                                                                    ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated                                                                                                                                                                                                             ; altera_mult_add_0kt2                                   ; work              ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                    ; altera_mult_add_rtl                                    ; work              ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                           ; ama_multiplier_function                                ; work              ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                         ; ama_register_function                                  ; work              ;
;          |DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|                                            ; 166 (8)             ; 270 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci                                                                                                                                                                                                                                                                                        ; DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci                 ; DE0_NANO_SOC_QSYS ;
;             |DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|         ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper                                                                                                                                                                      ; DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper ; DE0_NANO_SOC_QSYS ;
;                |DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk|        ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk                                                      ; DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk  ; DE0_NANO_SOC_QSYS ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                ; work              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                ; work              ;
;                |DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck|              ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck                                                            ; DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck     ; DE0_NANO_SOC_QSYS ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                ; work              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                ; work              ;
;                |sld_virtual_jtag_basic:DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_phy|                                              ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_phy                                                                                            ; sld_virtual_jtag_basic                                 ; work              ;
;             |DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|                           ; 9 (9)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg                                                                                                                                                                                        ; DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg          ; DE0_NANO_SOC_QSYS ;
;             |DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_break:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_break|                             ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_break:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_break                                                                                                                                                                                          ; DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_break           ; DE0_NANO_SOC_QSYS ;
;             |DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug|                             ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug                                                                                                                                                                                          ; DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug           ; DE0_NANO_SOC_QSYS ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                      ; altera_std_synchronizer                                ; work              ;
;             |DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem|                                   ; 78 (78)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem                                                                                                                                                                                                ; DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem              ; DE0_NANO_SOC_QSYS ;
;                |DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram|                           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem|DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram                                                                                                   ; DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram_module      ; DE0_NANO_SOC_QSYS ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem|DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; altsyncram                                             ; work              ;
;                      |altsyncram_d8g1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem|DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_d8g1:auto_generated                                          ; altsyncram_d8g1                                        ; work              ;
;          |DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a|                             ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a                                                                                                                                                                                                                                                                         ; DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a_module    ; DE0_NANO_SOC_QSYS ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; altsyncram                                             ; work              ;
;                |altsyncram_3un1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_3un1:auto_generated                                                                                                                                                                                                                ; altsyncram_3un1                                        ; work              ;
;          |DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b|                             ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b                                                                                                                                                                                                                                                                         ; DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b_module    ; DE0_NANO_SOC_QSYS ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; altsyncram                                             ; work              ;
;                |altsyncram_4un1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_4un1:auto_generated                                                                                                                                                                                                                ; altsyncram_4un1                                        ; work              ;
;       |DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2|                                                                                 ; 72 (2)              ; 3 (0)                     ; 1280000           ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2                                                                                                                                                                                                                                                                                                                                                                  ; DE0_NANO_SOC_QSYS_onchip_memory2                       ; DE0_NANO_SOC_QSYS ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 70 (0)              ; 3 (0)                     ; 1280000           ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                             ; work              ;
;             |altsyncram_u8o1:auto_generated|                                                                                            ; 70 (0)              ; 3 (3)                     ; 1280000           ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_u8o1:auto_generated                                                                                                                                                                                                                                                                                                         ; altsyncram_u8o1                                        ; work              ;
;                |decode_ala:decode3|                                                                                                     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_u8o1:auto_generated|decode_ala:decode3                                                                                                                                                                                                                                                                                      ; decode_ala                                             ; work              ;
;                |mux_7hb:mux2|                                                                                                           ; 65 (65)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_u8o1:auto_generated|mux_7hb:mux2                                                                                                                                                                                                                                                                                            ; mux_7hb                                                ; work              ;
;       |DE0_NANO_SOC_QSYS_pll_sys:pll_sys|                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_pll_sys:pll_sys                                                                                                                                                                                                                                                                                                                                                                                ; DE0_NANO_SOC_QSYS_pll_sys                              ; DE0_NANO_SOC_QSYS ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                        ; altera_pll                                             ; work              ;
;       |DE0_NANO_SOC_QSYS_sw:sw|                                                                                                         ; 10 (10)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sw:sw                                                                                                                                                                                                                                                                                                                                                                                          ; DE0_NANO_SOC_QSYS_sw                                   ; DE0_NANO_SOC_QSYS ;
;       |Telemetre_us:telemetre_us_inst|                                                                                                  ; 153 (153)           ; 138 (138)                 ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|Telemetre_us:telemetre_us_inst                                                                                                                                                                                                                                                                                                                                                                                   ; Telemetre_us                                           ; de0_nano_soc_qsys ;
;       |adc_ltc2308_fifo:adc_ltc2308|                                                                                                    ; 156 (40)            ; 203 (47)                  ; 24576             ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308                                                                                                                                                                                                                                                                                                                                                                                     ; adc_ltc2308_fifo                                       ; DE0_NANO_SOC_QSYS ;
;          |adc_data_fifo:adc_data_fifo_inst|                                                                                             ; 55 (0)              ; 114 (0)                   ; 24576             ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst                                                                                                                                                                                                                                                                                                                                                    ; adc_data_fifo                                          ; DE0_NANO_SOC_QSYS ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 55 (0)              ; 114 (0)                   ; 24576             ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                            ; dcfifo                                                 ; work              ;
;                |dcfifo_s7q1:auto_generated|                                                                                             ; 55 (6)              ; 114 (36)                  ; 24576             ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated                                                                                                                                                                                                                                                                                                 ; dcfifo_s7q1                                            ; work              ;
;                   |a_graycounter_ldc:wrptr_g1p|                                                                                         ; 19 (19)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p                                                                                                                                                                                                                                                                     ; a_graycounter_ldc                                      ; work              ;
;                   |a_graycounter_pv6:rdptr_g1p|                                                                                         ; 20 (20)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p                                                                                                                                                                                                                                                                     ; a_graycounter_pv6                                      ; work              ;
;                   |alt_synch_pipe_apl:rs_dgwp|                                                                                          ; 0 (0)               ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                                                                                                                                                                                                                      ; alt_synch_pipe_apl                                     ; work              ;
;                      |dffpipe_re9:dffpipe12|                                                                                            ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12                                                                                                                                                                                                                                                ; dffpipe_re9                                            ; work              ;
;                   |alt_synch_pipe_bpl:ws_dgrp|                                                                                          ; 0 (0)               ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                                                                                                                                                                                                                      ; alt_synch_pipe_bpl                                     ; work              ;
;                      |dffpipe_se9:dffpipe15|                                                                                            ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15                                                                                                                                                                                                                                                ; dffpipe_se9                                            ; work              ;
;                   |altsyncram_91b1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram                                                                                                                                                                                                                                                                        ; altsyncram_91b1                                        ; work              ;
;                   |cmpr_b06:rdempty_eq_comp|                                                                                            ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|cmpr_b06:rdempty_eq_comp                                                                                                                                                                                                                                                                        ; cmpr_b06                                               ; work              ;
;                   |cmpr_b06:wrfull_eq_comp|                                                                                             ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|cmpr_b06:wrfull_eq_comp                                                                                                                                                                                                                                                                         ; cmpr_b06                                               ; work              ;
;          |adc_ltc2308:adc_ltc2308_inst|                                                                                                 ; 61 (61)             ; 42 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst                                                                                                                                                                                                                                                                                                                                                        ; adc_ltc2308                                            ; DE0_NANO_SOC_QSYS ;
;       |de0_nano_soc_qsys_rst_controller:rst_controller|                                                                                 ; 6 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                  ; de0_nano_soc_qsys_rst_controller                       ; de0_nano_soc_qsys ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                           ; altera_reset_controller                                ; DE0_NANO_SOC_QSYS ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                            ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                            ; altera_reset_synchronizer                              ; DE0_NANO_SOC_QSYS ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                              ; DE0_NANO_SOC_QSYS ;
;       |de0_nano_soc_qsys_rst_controller_001:rst_controller_001|                                                                         ; 6 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001                                                                                                                                                                                                                                                                                                                                                          ; de0_nano_soc_qsys_rst_controller_001                   ; de0_nano_soc_qsys ;
;          |altera_reset_controller:rst_controller_001|                                                                                   ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                               ; altera_reset_controller                                ; DE0_NANO_SOC_QSYS ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                            ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                              ; DE0_NANO_SOC_QSYS ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                              ; DE0_NANO_SOC_QSYS ;
;       |de0_nano_soc_qsys_rst_controller_002:rst_controller_002|                                                                         ; 1 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_002:rst_controller_002                                                                                                                                                                                                                                                                                                                                                          ; de0_nano_soc_qsys_rst_controller_002                   ; de0_nano_soc_qsys ;
;          |altera_reset_controller:rst_controller_002|                                                                                   ; 1 (1)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                               ; altera_reset_controller                                ; DE0_NANO_SOC_QSYS ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                              ; DE0_NANO_SOC_QSYS ;
;    |pzdyqx:nabboc|                                                                                                                      ; 94 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                         ; pzdyqx                                                 ; work              ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 94 (12)             ; 72 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                            ; pzdyqx_impl                                            ; work              ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 49 (24)             ; 28 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                                              ; GHVD5181                                               ; work              ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 25 (25)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                                            ; LQYT7093                                               ; work              ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 1 (1)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                                          ; KIFI3548                                               ; work              ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                                          ; LQYT7093                                               ; work              ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                                          ; PUDL0439                                               ; work              ;
;    |sld_hub:auto_hub|                                                                                                                   ; 134 (1)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_hub                                                ; altera_sld        ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 133 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                      ; alt_sld_fab_with_jtag_input                            ; altera_sld        ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 133 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                   ; alt_sld_fab                                            ; alt_sld_fab       ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 133 (1)             ; 91 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                               ; alt_sld_fab_alt_sld_fab                                ; alt_sld_fab       ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 132 (0)             ; 84 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                   ; alt_sld_fab_alt_sld_fab_sldfabric                      ; alt_sld_fab       ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 132 (94)            ; 84 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                      ; sld_jtag_hub                                           ; work              ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                              ; sld_rom_sr                                             ; work              ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_nano_SoC_ADC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                            ; sld_shadow_jsm                                         ; altera_sld        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------------------+
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                                     ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                                     ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_bht_module:DE0_NANO_SOC_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_3go1:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; DE0_NANO_SOC_QSYS_nios2_qsys_bht_ram.mif                 ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_dc_data_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_40j1:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                                                     ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_j4o1:auto_generated|ALTSYNCRAM                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 11           ; 64           ; 11           ; 704     ; DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag_ram.mif              ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                                                     ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_ic_data_module:DE0_NANO_SOC_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                                                     ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_gso1:auto_generated|ALTSYNCRAM                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048    ; DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag_ram.mif              ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem|DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_d8g1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; DE0_NANO_SOC_QSYS_nios2_qsys_ociram_default_contents.mif ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_3un1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; DE0_NANO_SOC_QSYS_nios2_qsys_rf_ram_a.mif                ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_4un1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; DE0_NANO_SOC_QSYS_nios2_qsys_rf_ram_b.mif                ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_u8o1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                ; AUTO ; Single Port      ; 40000        ; 32           ; --           ; --           ; 1280000 ; DE0_NANO_SOC_QSYS_onchip_memory2.hex                     ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 2048         ; 12           ; 2048         ; 12           ; 24576   ; None                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 2           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------+---------+--------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                                                                          ; IP Include File        ;
+--------+------------------------------------------+---------+--------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE0_nano_SoC_ADC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                    ;                        ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE0_nano_SoC_ADC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                ;                        ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE0_nano_SoC_ADC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                      ;                        ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE0_nano_SoC_ADC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                    ;                        ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE0_nano_SoC_ADC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                      ;                        ;
; N/A    ; Qsys                                     ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0                                                                                                                                                                                                                                                                                                                                                   ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_irq_mapper                        ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                                           ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                             ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_mm_interconnect                   ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                             ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_ltc2308_slave_agent                                                                                                                                                                                                                                           ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo                                                                                                                                                                                                                                      ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator                                                                                                                                                                                                                                 ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                     ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; error_adapter                            ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                               ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                 ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; error_adapter                            ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                           ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                 ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; error_adapter                            ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                           ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                 ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; error_adapter                            ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                           ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                                 ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; error_adapter                            ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                           ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                                 ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; error_adapter                            ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                           ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                                                 ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; error_adapter                            ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                           ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                     ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                             ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                         ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                     ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                     ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                 ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                                                                                                 ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                     ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                     ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                            ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                        ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                                 ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                            ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                       ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_master_agent               ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent                                                                                                                                                                                                                                     ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter                                                                                                                                                                                                                                ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_master_translator          ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator                                                                                                                                                                                                                           ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_master_agent               ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent                                                                                                                                                                                                                              ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter                                                                                                                                                                                                                         ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_master_translator          ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator                                                                                                                                                                                                                    ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent                                                                                                                                                                                                                                ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                                                           ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator                                                                                                                                                                                                                      ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent                                                                                                                                                                                                                                           ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo                                                                                                                                                                                                                                      ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator                                                                                                                                                                                                                                 ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router:router                                                                                                                                                                                                                                           ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                   ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                   ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                                                   ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002:router_004                                                                                                                                                                                                                                   ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005:router_005                                                                                                                                                                                                                                   ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005:router_006                                                                                                                                                                                                                                   ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002:router_007                                                                                                                                                                                                                                   ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002:router_008                                                                                                                                                                                                                                   ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                     ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                             ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                 ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                             ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_003:rsp_demux_004                                                                                                                                                                                                                             ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                 ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                 ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                         ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                 ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                                                                       ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                  ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                             ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                    ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                               ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                          ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:telemetre_us_inst_avalon_slave_0_agent                                                                                                                                                                                                                            ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                     ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                       ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:telemetre_us_inst_avalon_slave_0_translator                                                                                                                                                                                                                  ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys                                                                                                                                                                                                                                                                                                           ;                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_bht_module:DE0_NANO_SOC_QSYS_nios2_qsys_bht                                                                                                                                                                                                                                  ;                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_dc_data_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_data                                                                                                                                                                                                                          ;                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag                                                                                                                                                                                                                            ;                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim                                                                                                                                                                                                                      ;                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_ic_data_module:DE0_NANO_SOC_QSYS_nios2_qsys_ic_data                                                                                                                                                                                                                          ;                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag                                                                                                                                                                                                                            ;                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a                                                                                                                                                                                                          ;                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b                                                                                                                                                                                                          ;                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci                                                                                                                                                                                                                         ;                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg                                                                                                                         ;                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_break:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_break                                                                                                                           ;                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dbrk                                                                                                                             ;                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug                                                                                                                           ;                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dtrace                                                                                                                         ;                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dtrace|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_td_mode:DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode                  ;                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo                                                                                                                             ;                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt ;                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc                 ;                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc             ;                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_im:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_im                                                                                                                                 ;                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_itrace:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_itrace                                                                                                                         ;                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_pib:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_pib                                                                                                                               ;                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk                                                                                                                             ;                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem                                                                                                                                 ;                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem|DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram                                    ;                        ;
; Altera ; altera_avalon_onchip_memory2             ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2                                                                                                                                                                                                                                                                                                   ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_pll                               ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_pll_sys:pll_sys                                                                                                                                                                                                                                                                                                                 ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_reset_controller                  ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                            ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_reset_controller                  ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_reset_controller                  ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_avalon_pio                        ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sw:sw                                                                                                                                                                                                                                                                                                                           ; DE0_NANO_SOC_QSYS.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 17.0    ; N/A          ; N/A           ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sysid_qsys:sysid_qsys                                                                                                                                                                                                                                                                                                           ; DE0_NANO_SOC_QSYS.qsys ;
+--------+------------------------------------------+---------+--------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                                     ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                                     ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                     ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                     ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                     ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[8]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[9]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[6]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[4]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[5]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[2]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[3]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[0]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[1]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[10]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[11]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[8]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[9]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[6]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[7]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[4]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[5]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[2]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[3]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[0]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[1]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[9]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Total number of protected registers is 111                                                                                                                                                                                                                                                                                                                                                                                                    ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56,62,63,77..79]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56,62,63,77..79]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator|av_chipselect_pre                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator|av_chipselect_pre                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[4,5,11,12,15,17,19,20,22,29,31]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:telemetre_us_inst_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sw:sw|readdata[4..31]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|config_cmd[1,5]                                                                                                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|config_cmd[0]                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[2..31]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[2..31]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_iw_corrupt                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_im:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_im|trc_im_addr[0..6]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_im:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_im|trc_wrap                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dbrk|dbrk_goto1                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dbrk|dbrk_goto0                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk|xbrk_break                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk|E_xbrk_goto0                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk|E_xbrk_goto1                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk|M_xbrk_goto0                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|last_dest_id[2]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[7]                                                                                                                         ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[8]                                                                                                                         ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[8]                                                                                                                         ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[9]                                                                                                                         ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[9]                                                                                                                         ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[10]                                                                                                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[10]                                                                                                                        ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[11]                                                                                                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[11]                                                                                                                        ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[12]                                                                                                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[12]                                                                                                                        ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[13]                                                                                                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[13]                                                                                                                        ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[14]                                                                                                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[14]                                                                                                                        ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[15]                                                                                                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[15]                                                                                                                        ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[16]                                                                                                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[16]                                                                                                                        ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[17]                                                                                                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[17]                                                                                                                        ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[18]                                                                                                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[18]                                                                                                                        ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[19]                                                                                                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[19]                                                                                                                        ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[2]                                                                                                                         ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[2]                                                                                                                         ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[21]                                                                                                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[21]                                                                                                                        ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[22]                                                                                                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[22]                                                                                                                        ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[23]                                                                                                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[23]                                                                                                                        ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[24]                                                                                                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[24]                                                                                                                        ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[25]                                                                                                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[25]                                                                                                                        ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[26]                                                                                                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[26]                                                                                                                        ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[27]                                                                                                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[27]                                                                                                                        ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[28]                                                                                                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[28]                                                                                                                        ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[29]                                                                                                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[29]                                                                                                                        ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[30]                                                                                                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[30]                                                                                                                        ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[31]                                                                                                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[31]                                                                                                                        ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[3]                                                                                                                         ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[3]                                                                                                                         ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[4]                                                                                                                         ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[4]                                                                                                                         ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[5]                                                                                                                         ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[5]                                                                                                                         ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[6]                                                                                                                         ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[6]                                                                                                                         ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[20]                                                                                                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|last_channel[1]                                                                                                                                                                                                                        ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                                                                        ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                          ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                          ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                          ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                          ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                          ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                          ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                      ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                                      ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                      ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                      ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                      ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                      ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                          ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                          ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                          ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                          ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                          ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                          ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                          ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                          ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                          ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                          ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                               ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                               ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                               ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                               ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                               ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                               ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                               ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                               ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                               ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                               ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                   ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                   ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                   ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                   ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                   ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                   ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                           ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                           ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                           ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                           ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[0..3,6..10,13,14,16,18,21,23..28]                                                                                                                                                                                       ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                     ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|slave_readdata[13..15]                                                                                                                                                                                                                                                                                                              ; Merged with DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|slave_readdata[12]                                                                                                                                                                                                                                                                                                                  ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator|av_readdata_pre[12..14]                                                                                                                                                                                                                        ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator|av_readdata_pre[15]                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                            ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                   ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                                                          ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                   ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                     ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                           ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                     ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                 ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                              ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                               ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                               ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                               ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                               ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                               ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                               ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                               ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                               ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                          ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                          ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                          ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                          ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                          ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                          ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                          ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                          ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                   ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                   ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                   ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                   ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                   ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                   ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                               ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                               ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                          ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                          ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                                      ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                      ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                      ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                      ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                      ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                      ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                          ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                          ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                          ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                          ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                          ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                          ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|D_ctrl_b_not_src                                                                                                                                                                                                                                                                                                         ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|D_ctrl_b_is_dst                                                                                                                                                                                                                                                                                                          ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|D_ctrl_jmp_direct                                                                                                                                                                                                                                                                                                        ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|D_ctrl_a_not_src                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                           ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                           ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                           ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                           ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_ltc2308_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                           ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_ltc2308_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                           ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                       ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                           ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                           ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                    ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                    ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:telemetre_us_inst_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                            ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:telemetre_us_inst_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                 ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                 ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|slave_readdata[12]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_break:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_break|trigger_state                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_ltc2308_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_ltc2308_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:telemetre_us_inst_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:telemetre_us_inst_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator|av_readdata_pre[15]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dbrk|dbrk_break                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_break:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_break|trigbrktype                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize.011 ; Merged with DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize.001 ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                            ;
; Total Number of Removed Registers = 404                                                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                       ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                                                                                                                                             ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                           ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                             ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                           ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator|av_chipselect_pre                                                                                                                                                                                                                            ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|slave_readdata[12],                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator|av_readdata_pre[15]                                                                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                         ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dbrk|dbrk_break,                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_break:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_break|trigbrktype                                                                                                                              ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk|xbrk_break                                                                                                                               ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk|M_xbrk_goto0,                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                               ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                        ; Lost Fanouts              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[1][79],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_ltc2308_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                      ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                    ; Lost Fanouts              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][79],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                  ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                        ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                      ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                 ; Lost Fanouts              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][79],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                               ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                         ; Lost Fanouts              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[1][79],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:telemetre_us_inst_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                              ; Lost Fanouts              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][79],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                     ;                           ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                             ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                           ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sw:sw|readdata[26]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sw:sw|readdata[25]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sw:sw|readdata[24]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sw:sw|readdata[23]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sw:sw|readdata[22]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sw:sw|readdata[21]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sw:sw|readdata[20]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sw:sw|readdata[19]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sw:sw|readdata[18]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sw:sw|readdata[17]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sw:sw|readdata[16]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sw:sw|readdata[15]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sw:sw|readdata[14]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sw:sw|readdata[13]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sw:sw|readdata[12]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sw:sw|readdata[11]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sw:sw|readdata[10]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sw:sw|readdata[9]                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sw:sw|readdata[8]                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sw:sw|readdata[7]                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sw:sw|readdata[6]                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sw:sw|readdata[5]                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sw:sw|readdata[4]                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[31]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[31]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[30]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[30]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[29]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[29]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[28]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[28]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[27]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[27]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[26]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[26]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[25]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[25]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[24]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[24]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[23]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[23]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[22]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[22]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[21]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[21]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[20]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[20]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[19]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[19]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[18]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[18]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[17]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[17]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[16]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[16]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[15]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[15]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[14]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[14]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[13]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[13]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[12]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[12]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[11]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[11]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[10]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[9]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[9]                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[8]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[8]                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[7]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[7]                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[6]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[6]                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[5]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[5]                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[4]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[4]                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[3]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[3]                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[2]                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[2]                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dbrk|dbrk_goto1                                                                                                                               ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_break:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_break|trigger_state                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                                                                                                             ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                             ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                                             ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                        ; Lost Fanouts              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                          ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                        ; Lost Fanouts              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                          ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                             ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                    ; Lost Fanouts              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                      ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sw:sw|readdata[31]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sw:sw|readdata[30]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                 ; Lost Fanouts              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                   ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                 ; Lost Fanouts              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                   ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sw:sw|readdata[29]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                         ; Lost Fanouts              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                           ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                         ; Lost Fanouts              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                           ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sw:sw|readdata[28]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                              ; Lost Fanouts              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                              ; Lost Fanouts              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                        ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                    ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                    ; Lost Fanouts              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                      ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sw:sw|readdata[27]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                 ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                              ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                              ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                 ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                                    ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                        ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                             ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                                        ; Stuck at GND              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                        ; Stuck at VCC              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                        ; Stuck at VCC              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize.101 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2639  ;
; Number of registers using Synchronous Clear  ; 433   ;
; Number of registers using Synchronous Load   ; 410   ;
; Number of registers using Asynchronous Clear ; 2132  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1616  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; 227     ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                       ; 1       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                             ; 11      ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent|hold_waitrequest                                                                                                                                                                             ; 25      ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                       ; 1       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                ; 3       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                     ; 7       ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|config_first                                                                                                                                                                                                                                                                  ; 3       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                 ; 12      ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                       ; 8       ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                 ; 1       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                 ; 3       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                         ; 2       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                         ; 2       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_pipe_flush                                                                                                                                                                                                                                                       ; 32      ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                     ; 1       ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                              ; 1       ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                              ; 4       ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                 ; 2       ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                     ; 2       ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                  ; 1       ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                  ; 4       ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                              ; 1       ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                 ; 1       ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                     ; 1       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:telemetre_us_inst_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                ; 1       ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                  ; 1       ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                              ; 1       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_pipe_flush_waddr[16]                                                                                                                                                                                                                                             ; 1       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|ic_tag_clr_valid_bits                                                                                                                                                                                                                                              ; 1       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[0]                                                                   ; 2       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[1]                                                                   ; 2       ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                  ; 1       ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                  ; 1       ;
; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|clr_break_line                                                                                                                                                                                                                                                     ; 4       ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; 1       ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                   ; 1       ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                       ; 1       ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                   ; 1       ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0                                                                                                                                                    ; 8       ;
; DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                       ; 1       ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0                                                                                                                                                    ; 9       ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|write_pos[3]                                                                                                                                                                                                                                     ; 4       ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|write_pos[1]                                                                                                                                                                                                                                     ; 15      ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|write_pos[0]                                                                                                                                                                                                                                     ; 16      ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6                                                                                                                                                       ; 5       ;
; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|parity9                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 49                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|Telemetre_us:telemetre_us_inst|duree_counter[31]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|d_byteenable[1]~reg0                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[0]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|readdata[2]                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|A_slow_inst_result[6]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|A_slow_inst_result[12]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|D_iw[18]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|D_iw[17]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|A_inst_result[1]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|A_inst_result[31]                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_rot_mask[6]                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:telemetre_us_inst_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_st_data[27]                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|slave_readdata[10]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|sdi_index[0]                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|Telemetre_us:telemetre_us_inst|trig_counter[18]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_src2[14]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                            ;
; 4:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem|MonDReg[22]                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem|MonDReg[9]                                                                                                                                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem|MonAReg[3]                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_break:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_break|break_readreg[15]                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|d_writedata[7]~reg0                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|ic_tag_wraddress[6]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|ic_tag_wraddress[4]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|readdata[1]                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck|sr[14] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|d_address_offset_field[1]                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_src2[30]                                                                                                                                                                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_mem_byte_en[3]                                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 17 bits   ; 68 LEs        ; 34 LEs               ; 34 LEs                 ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_pipe_flush_waddr[8]                                                                                                                                                                                                                                                                                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_src1[24]                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|F_pc[16]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|F_iw[11]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|F_iw[14]                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|M_rot[29]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|dc_data_rd_port_addr[2]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|dc_data_wr_port_addr[0]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_rot_step1[9]                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router:router|src_channel[5]                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|E_logic_result[24]                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|D_dst_regnum[0]                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|dc_data_wr_port_data[1]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|dc_data_wr_port_data[20]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|dc_data_wr_port_data[9]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|dc_data_wr_port_data[24]                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_u8o1:auto_generated|mux_7hb:mux2|l3_w1_n0_mux_dataout                                                                                                                                                                                                                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|A_wr_data_unfiltered[18]                                                                                                                                                                                                                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|D_src2_reg[18]                                                                                                                                                                                                                                                                                                       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|A_wr_data_unfiltered[6]                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|A_wr_data_unfiltered[8]                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|F_ic_tag_rd_addr_nxt[6]                                                                                                                                                                                                                                                                                              ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |DE0_nano_SoC_ADC|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                    ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                     ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                               ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                       ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                  ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                       ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                  ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                         ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                         ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_u8o1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                       ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                    ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                       ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                    ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                           ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                        ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_003:rsp_demux_004 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                           ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                        ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                           ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                        ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                            ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                            ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                  ;
; LPM_WIDTH               ; 12          ; Signed Integer                                                                                                  ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                                                                  ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                                                                  ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                         ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                         ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                         ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                         ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                         ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                         ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                  ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                         ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_s7q1 ; Untyped                                                                                                         ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                       ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                                    ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                       ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                                    ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2 ;
+----------------+--------------------------------------+-----------------------------------------------------------+
; Parameter Name ; Value                                ; Type                                                      ;
+----------------+--------------------------------------+-----------------------------------------------------------+
; INIT_FILE      ; DE0_NANO_SOC_QSYS_onchip_memory2.hex ; String                                                    ;
+----------------+--------------------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                            ;
+------------------------------------+--------------------------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT                          ; Untyped                                                         ;
; WIDTH_A                            ; 32                                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 16                                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 40000                                ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 4                                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                                    ; Signed Integer                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                         ;
; INIT_FILE                          ; DE0_NANO_SOC_QSYS_onchip_memory2.hex ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 40000                                ; Signed Integer                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_u8o1                      ; Untyped                                                         ;
+------------------------------------+--------------------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                        ;
+--------------------------------------+------------------------+-------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                      ;
; fractional_vco_multiplier            ; false                  ; String                                                      ;
; pll_type                             ; General                ; String                                                      ;
; pll_subtype                          ; General                ; String                                                      ;
; number_of_clocks                     ; 3                      ; Signed Integer                                              ;
; operation_mode                       ; normal                 ; String                                                      ;
; deserialization_factor               ; 4                      ; Signed Integer                                              ;
; data_rate                            ; 0                      ; Signed Integer                                              ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                              ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                                      ;
; phase_shift0                         ; 0 ps                   ; String                                                      ;
; duty_cycle0                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency1              ; 40.000000 MHz          ; String                                                      ;
; phase_shift1                         ; 0 ps                   ; String                                                      ;
; duty_cycle1                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency2              ; 200.000000 MHz         ; String                                                      ;
; phase_shift2                         ; 0 ps                   ; String                                                      ;
; duty_cycle2                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                      ;
; phase_shift3                         ; 0 ps                   ; String                                                      ;
; duty_cycle3                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                      ;
; phase_shift4                         ; 0 ps                   ; String                                                      ;
; duty_cycle4                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                      ;
; phase_shift5                         ; 0 ps                   ; String                                                      ;
; duty_cycle5                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                      ;
; phase_shift6                         ; 0 ps                   ; String                                                      ;
; duty_cycle6                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                      ;
; phase_shift7                         ; 0 ps                   ; String                                                      ;
; duty_cycle7                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                      ;
; phase_shift8                         ; 0 ps                   ; String                                                      ;
; duty_cycle8                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                      ;
; phase_shift9                         ; 0 ps                   ; String                                                      ;
; duty_cycle9                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                      ;
; phase_shift10                        ; 0 ps                   ; String                                                      ;
; duty_cycle10                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                      ;
; phase_shift11                        ; 0 ps                   ; String                                                      ;
; duty_cycle11                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                      ;
; phase_shift12                        ; 0 ps                   ; String                                                      ;
; duty_cycle12                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                      ;
; phase_shift13                        ; 0 ps                   ; String                                                      ;
; duty_cycle13                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                      ;
; phase_shift14                        ; 0 ps                   ; String                                                      ;
; duty_cycle14                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                      ;
; phase_shift15                        ; 0 ps                   ; String                                                      ;
; duty_cycle15                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                      ;
; phase_shift16                        ; 0 ps                   ; String                                                      ;
; duty_cycle16                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                      ;
; phase_shift17                        ; 0 ps                   ; String                                                      ;
; duty_cycle17                         ; 50                     ; Signed Integer                                              ;
; clock_name_0                         ;                        ; String                                                      ;
; clock_name_1                         ;                        ; String                                                      ;
; clock_name_2                         ;                        ; String                                                      ;
; clock_name_3                         ;                        ; String                                                      ;
; clock_name_4                         ;                        ; String                                                      ;
; clock_name_5                         ;                        ; String                                                      ;
; clock_name_6                         ;                        ; String                                                      ;
; clock_name_7                         ;                        ; String                                                      ;
; clock_name_8                         ;                        ; String                                                      ;
; clock_name_global_0                  ; false                  ; String                                                      ;
; clock_name_global_1                  ; false                  ; String                                                      ;
; clock_name_global_2                  ; false                  ; String                                                      ;
; clock_name_global_3                  ; false                  ; String                                                      ;
; clock_name_global_4                  ; false                  ; String                                                      ;
; clock_name_global_5                  ; false                  ; String                                                      ;
; clock_name_global_6                  ; false                  ; String                                                      ;
; clock_name_global_7                  ; false                  ; String                                                      ;
; clock_name_global_8                  ; false                  ; String                                                      ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                              ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                              ;
; m_cnt_bypass_en                      ; false                  ; String                                                      ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                      ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                              ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                              ;
; n_cnt_bypass_en                      ; false                  ; String                                                      ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                      ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en0                     ; false                  ; String                                                      ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                      ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en1                     ; false                  ; String                                                      ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                      ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en2                     ; false                  ; String                                                      ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                      ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en3                     ; false                  ; String                                                      ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                      ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en4                     ; false                  ; String                                                      ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                      ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en5                     ; false                  ; String                                                      ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                      ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en6                     ; false                  ; String                                                      ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                      ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en7                     ; false                  ; String                                                      ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                      ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en8                     ; false                  ; String                                                      ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                      ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en9                     ; false                  ; String                                                      ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                      ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en10                    ; false                  ; String                                                      ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                      ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en11                    ; false                  ; String                                                      ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                      ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en12                    ; false                  ; String                                                      ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                      ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en13                    ; false                  ; String                                                      ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                      ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en14                    ; false                  ; String                                                      ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                      ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en15                    ; false                  ; String                                                      ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                      ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en16                    ; false                  ; String                                                      ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                      ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en17                    ; false                  ; String                                                      ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                      ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                              ;
; pll_vco_div                          ; 1                      ; Signed Integer                                              ;
; pll_slf_rst                          ; false                  ; String                                                      ;
; pll_bw_sel                           ; low                    ; String                                                      ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                      ;
; pll_cp_current                       ; 0                      ; Signed Integer                                              ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                              ;
; pll_fractional_division              ; 1                      ; Signed Integer                                              ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                              ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                      ;
; mimic_fbclk_type                     ; gclk                   ; String                                                      ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                      ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                      ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                      ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                              ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                      ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                      ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                      ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                      ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                      ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                      ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                              ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                      ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                      ;
+--------------------------------------+------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|Telemetre_us:telemetre_us_inst ;
+----------------+---------+-----------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                  ;
+----------------+---------+-----------------------------------------------------------------------+
; period1        ; 600     ; Signed Integer                                                        ;
; period2        ; 3000000 ; Signed Integer                                                        ;
+----------------+---------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                      ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                      ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                      ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                       ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                             ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                             ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                             ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                             ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                       ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:telemetre_us_inst_avalon_slave_0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                            ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                    ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                        ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                             ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                             ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                                              ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                              ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                                              ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                                              ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                                              ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                                              ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                              ;
; ID                        ; 0     ; Signed Integer                                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                              ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                              ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                                                     ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                                     ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                                                     ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                                                     ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                                                     ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                                                     ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                                     ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                     ;
; ID                        ; 1     ; Signed Integer                                                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                  ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                  ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                             ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:telemetre_us_inst_avalon_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                                       ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                                       ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                       ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                       ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:telemetre_us_inst_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                  ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                    ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                    ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                               ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                               ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                          ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                                   ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                   ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                   ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                              ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                        ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                        ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_ltc2308_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                        ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                        ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_ltc2308_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router:router|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001:router_001|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002:router_002|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002:router_003|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002:router_004|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005:router_005|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005:router_006|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002:router_007|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002:router_008|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                   ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                   ;
; MAX_OUTSTANDING_RESPONSES ; 5     ; Signed Integer                                                                                                                                   ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                   ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                   ;
; VALID_WIDTH               ; 7     ; Signed Integer                                                                                                                                   ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                   ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                   ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                   ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                          ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                                          ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                          ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                          ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                          ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                                          ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                          ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                                          ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                          ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                          ;
; VALID_WIDTH               ; 7     ; Signed Integer                                                                                                                                          ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                          ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                          ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                          ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                              ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                              ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                                                                                                 ;
; SCHEME         ; no-arb ; String                                                                                                                                                                         ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                   ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 7     ; Signed Integer                                                                                                                             ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                             ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                             ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                             ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 7     ; Signed Integer                                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                  ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                       ;
+---------------------------+----------+----------------------------------------------------------------------------+
; num_reset_inputs          ; 1        ; Signed Integer                                                             ;
; output_reset_sync_edges   ; deassert ; String                                                                     ;
; sync_depth                ; 2        ; Signed Integer                                                             ;
; reset_request_present     ; 1        ; Signed Integer                                                             ;
; reset_req_wait_time       ; 1        ; Signed Integer                                                             ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                                             ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                                             ;
; use_reset_request_in0     ; 0        ; Signed Integer                                                             ;
; use_reset_request_in1     ; 0        ; Signed Integer                                                             ;
; use_reset_request_in2     ; 0        ; Signed Integer                                                             ;
; use_reset_request_in3     ; 0        ; Signed Integer                                                             ;
; use_reset_request_in4     ; 0        ; Signed Integer                                                             ;
; use_reset_request_in5     ; 0        ; Signed Integer                                                             ;
; use_reset_request_in6     ; 0        ; Signed Integer                                                             ;
; use_reset_request_in7     ; 0        ; Signed Integer                                                             ;
; use_reset_request_in8     ; 0        ; Signed Integer                                                             ;
; use_reset_request_in9     ; 0        ; Signed Integer                                                             ;
; use_reset_request_in10    ; 0        ; Signed Integer                                                             ;
; use_reset_request_in11    ; 0        ; Signed Integer                                                             ;
; use_reset_request_in12    ; 0        ; Signed Integer                                                             ;
; use_reset_request_in13    ; 0        ; Signed Integer                                                             ;
; use_reset_request_in14    ; 0        ; Signed Integer                                                             ;
; use_reset_request_in15    ; 0        ; Signed Integer                                                             ;
; adapt_reset_request       ; 0        ; Signed Integer                                                             ;
+---------------------------+----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                              ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                    ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                    ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                               ;
+---------------------------+----------+------------------------------------------------------------------------------------+
; num_reset_inputs          ; 2        ; Signed Integer                                                                     ;
; output_reset_sync_edges   ; deassert ; String                                                                             ;
; sync_depth                ; 2        ; Signed Integer                                                                     ;
; reset_request_present     ; 1        ; Signed Integer                                                                     ;
; reset_req_wait_time       ; 1        ; Signed Integer                                                                     ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                                                     ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                                                     ;
; use_reset_request_in0     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in1     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in2     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in3     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in4     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in5     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in6     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in7     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in8     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in9     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in10    ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in11    ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in12    ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in13    ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in14    ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in15    ; 0        ; Signed Integer                                                                     ;
; adapt_reset_request       ; 0        ; Signed Integer                                                                     ;
+---------------------------+----------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                          ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                                ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                                                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                                ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_002:rst_controller_002 ;
+---------------------------+----------+------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                               ;
+---------------------------+----------+------------------------------------------------------------------------------------+
; num_reset_inputs          ; 2        ; Signed Integer                                                                     ;
; output_reset_sync_edges   ; deassert ; String                                                                             ;
; sync_depth                ; 2        ; Signed Integer                                                                     ;
; reset_request_present     ; 0        ; Signed Integer                                                                     ;
; reset_req_wait_time       ; 1        ; Signed Integer                                                                     ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                                                     ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                                                     ;
; use_reset_request_in0     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in1     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in2     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in3     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in4     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in5     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in6     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in7     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in8     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in9     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in10    ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in11    ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in12    ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in13    ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in14    ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in15    ; 0        ; Signed Integer                                                                     ;
; adapt_reset_request       ; 0        ; Signed Integer                                                                     ;
+---------------------------+----------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                          ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                                ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                                ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                            ;
+----------------------------+------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                      ;
+----------------------------+------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                          ;
; Entity Instance            ; DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                 ;
;     -- LPM_WIDTH           ; 12                                                                                                         ;
;     -- LPM_NUMWORDS        ; 2048                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                         ;
+----------------------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                       ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                     ;
; Entity Instance            ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                    ;
; Entity Instance            ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                    ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                           ;
+-------------------------------------------+------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                              ;
; Entity Instance                           ; DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                             ;
;     -- NUMWORDS_A                         ; 40000                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
+-------------------------------------------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                        ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_002:rst_controller_002"                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                         ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                                                                    ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                                                                    ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                                                                    ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                                                                    ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                                                                    ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                                                                    ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                                                                    ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                                                                    ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                                                                    ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                                                                    ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                                                                    ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                                                                    ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                                                                    ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                                                                    ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                                                                    ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                                                                    ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                                                                    ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                                                                    ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                                                                    ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                                                                    ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                                                                    ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                                                                    ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                                                                    ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                                                                    ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                                                                    ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                                                                    ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                                                                    ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                                                                    ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                                                                    ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                                                                    ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001" ;
+----------------+-------+----------+----------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                              ;
+----------------+-------+----------+----------------------------------------------------------------------+
; reset_in10     ; Input ; Info     ; Stuck at GND                                                         ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                         ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                         ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                         ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                         ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                         ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                         ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                         ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                         ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                         ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                         ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                         ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                         ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                         ;
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                         ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                         ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                         ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                         ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                         ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                         ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                         ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                         ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                         ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                         ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                         ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                         ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                         ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                         ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                         ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                         ;
+----------------+-------+----------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                             ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                      ;
+----------------+-------+----------+--------------------------------------------------------------+
; reset_in1      ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                 ;
+----------------+-------+----------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                     ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                    ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                    ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[13..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                           ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                           ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                    ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                          ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                     ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005:router_005|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002:router_002|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001:router_001|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                   ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router:router|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_ltc2308_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_ltc2308_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                       ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                  ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                       ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                  ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                              ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:telemetre_us_inst_avalon_slave_0_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                 ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                            ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                   ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                            ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:telemetre_us_inst_avalon_slave_0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; av_address             ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                       ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                       ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i"                                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2" ;
+--------+-------+----------+----------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                              ;
+--------+-------+----------+----------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                         ;
+--------+-------+----------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys"                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; no_ci_readra ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart"                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst"    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_SOC_QSYS:u0"                                                                                ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; pll_sys_locked_export ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pll_sys_outclk2_clk   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2476                        ;
;     CLR               ; 616                         ;
;     CLR SCLR          ; 69                          ;
;     CLR SLD           ; 113                         ;
;     ENA               ; 115                         ;
;     ENA CLR           ; 940                         ;
;     ENA CLR SCLR      ; 119                         ;
;     ENA CLR SCLR SLD  ; 95                          ;
;     ENA CLR SLD       ; 128                         ;
;     ENA SCLR          ; 104                         ;
;     ENA SCLR SLD      ; 21                          ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 30                          ;
;     plain             ; 117                         ;
; arriav_io_obuf        ; 72                          ;
; arriav_lcell_comb     ; 2338                        ;
;     arith             ; 301                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 188                         ;
;         2 data inputs ; 79                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 1                           ;
;     extend            ; 17                          ;
;         7 data inputs ; 17                          ;
;     normal            ; 2020                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 247                         ;
;         3 data inputs ; 363                         ;
;         4 data inputs ; 380                         ;
;         5 data inputs ; 532                         ;
;         6 data inputs ; 469                         ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 148                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 409                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.40                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 72                                    ;
;     CLR               ; 4                                     ;
;     ENA CLR           ; 11                                    ;
;     ENA SLD           ; 12                                    ;
;     SCLR              ; 18                                    ;
;     plain             ; 27                                    ;
; arriav_lcell_comb     ; 94                                    ;
;     extend            ; 3                                     ;
;         7 data inputs ; 3                                     ;
;     normal            ; 91                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 14                                    ;
;         3 data inputs ; 7                                     ;
;         4 data inputs ; 18                                    ;
;         5 data inputs ; 15                                    ;
;         6 data inputs ; 13                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.78                                  ;
+-----------------------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Wed Nov 11 15:58:08 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_SOC_ADC -c DE0_NANO_SOC_ADC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/de0_nano_soc_qsys.vhd
    Info (12022): Found design unit 1: DE0_NANO_SOC_QSYS-rtl File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd Line: 26
    Info (12023): Found entity 1: DE0_NANO_SOC_QSYS File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/de0_nano_soc_qsys_rst_controller.vhd
    Info (12022): Found design unit 1: de0_nano_soc_qsys_rst_controller-rtl File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller.vhd Line: 75
    Info (12023): Found entity 1: de0_nano_soc_qsys_rst_controller File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/de0_nano_soc_qsys_rst_controller_001.vhd
    Info (12022): Found design unit 1: de0_nano_soc_qsys_rst_controller_001-rtl File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller_001.vhd Line: 75
    Info (12023): Found entity 1: de0_nano_soc_qsys_rst_controller_001 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller_001.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/de0_nano_soc_qsys_rst_controller_002.vhd
    Info (12022): Found design unit 1: de0_nano_soc_qsys_rst_controller_002-rtl File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller_002.vhd Line: 75
    Info (12023): Found entity 1: de0_nano_soc_qsys_rst_controller_002 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller_002.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_irq_mapper.sv
    Info (12023): Found entity 1: DE0_NANO_SOC_QSYS_irq_mapper File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file de0_nano_soc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_003 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_001 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file de0_nano_soc_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005_default_decode File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002_default_decode File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001_default_decode File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_router_default_decode File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: DE0_NANO_SOC_QSYS_mm_interconnect_0_router File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/telemetre_us.vhd
    Info (12022): Found design unit 1: Telemetre_us-one File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/Telemetre_us.vhd Line: 21
    Info (12023): Found entity 1: Telemetre_us File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/Telemetre_us.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_sysid_qsys.v
    Info (12023): Found entity 1: DE0_NANO_SOC_QSYS_sysid_qsys File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_sysid_qsys.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_sw.v
    Info (12023): Found entity 1: DE0_NANO_SOC_QSYS_sw File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_sw.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_pll_sys.v
    Info (12023): Found entity 1: DE0_NANO_SOC_QSYS_pll_sys File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_pll_sys.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_onchip_memory2.v
    Info (12023): Found entity 1: DE0_NANO_SOC_QSYS_onchip_memory2 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_onchip_memory2.v Line: 21
Info (12021): Found 27 design units, including 27 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_nios2_qsys.v
    Info (12023): Found entity 1: DE0_NANO_SOC_QSYS_nios2_qsys_ic_data_module File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 21
    Info (12023): Found entity 2: DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag_module File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 89
    Info (12023): Found entity 3: DE0_NANO_SOC_QSYS_nios2_qsys_bht_module File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 158
    Info (12023): Found entity 4: DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a_module File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 227
    Info (12023): Found entity 5: DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b_module File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 293
    Info (12023): Found entity 6: DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag_module File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 359
    Info (12023): Found entity 7: DE0_NANO_SOC_QSYS_nios2_qsys_dc_data_module File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 425
    Info (12023): Found entity 8: DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim_module File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 490
    Info (12023): Found entity 9: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 558
    Info (12023): Found entity 10: DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram_module File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 700
    Info (12023): Found entity 11: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 764
    Info (12023): Found entity 12: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 948
    Info (12023): Found entity 13: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_break File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 1041
    Info (12023): Found entity 14: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 1336
    Info (12023): Found entity 15: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dbrk File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 1597
    Info (12023): Found entity 16: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_itrace File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 1786
    Info (12023): Found entity 17: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_td_mode File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 2170
    Info (12023): Found entity 18: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dtrace File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 2238
    Info (12023): Found entity 19: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 2333
    Info (12023): Found entity 20: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 2405
    Info (12023): Found entity 21: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 2448
    Info (12023): Found entity 22: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 2495
    Info (12023): Found entity 23: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_pib File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 2997
    Info (12023): Found entity 24: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_im File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 3066
    Info (12023): Found entity 25: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_performance_monitors File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 3183
    Info (12023): Found entity 26: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 3200
    Info (12023): Found entity 27: DE0_NANO_SOC_QSYS_nios2_qsys File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 3776
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_nios2_qsys_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_nios2_qsys_jtag_debug_module_tck.v
    Info (12023): Found entity 1: DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_nios2_qsys_mult_cell.v
    Info (12023): Found entity 1: DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_nios2_qsys_oci_test_bench.v
    Info (12023): Found entity 1: DE0_NANO_SOC_QSYS_nios2_qsys_oci_test_bench File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_oci_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_nios2_qsys_test_bench.v
    Info (12023): Found entity 1: DE0_NANO_SOC_QSYS_nios2_qsys_test_bench File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_test_bench.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file de0_nano_soc_qsys/synthesis/submodules/de0_nano_soc_qsys_jtag_uart.v
    Info (12023): Found entity 1: DE0_NANO_SOC_QSYS_jtag_uart_sim_scfifo_w File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v Line: 21
    Info (12023): Found entity 2: DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v Line: 78
    Info (12023): Found entity 3: DE0_NANO_SOC_QSYS_jtag_uart_sim_scfifo_r File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v Line: 164
    Info (12023): Found entity 4: DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v Line: 243
    Info (12023): Found entity 5: DE0_NANO_SOC_QSYS_jtag_uart File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/adc_ltc2308_fifo.v
    Info (12023): Found entity 1: adc_ltc2308_fifo File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/adc_ltc2308.v
    Info (12023): Found entity 1: adc_ltc2308 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_qsys/synthesis/submodules/adc_data_fifo.v
    Info (12023): Found entity 1: adc_data_fifo File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_data_fifo.v Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file de0_nano_soc_adc.vhd
    Info (12022): Found design unit 1: DE0_nano_SoC_ADC-rtl File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 52
    Info (12023): Found entity 1: DE0_nano_SoC_ADC File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 18
Warning (10037): Verilog HDL or VHDL warning at DE0_NANO_SOC_QSYS_nios2_qsys.v(2138): conditional expression evaluates to a constant File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 2138
Warning (10037): Verilog HDL or VHDL warning at DE0_NANO_SOC_QSYS_nios2_qsys.v(2140): conditional expression evaluates to a constant File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 2140
Warning (10037): Verilog HDL or VHDL warning at DE0_NANO_SOC_QSYS_nios2_qsys.v(2298): conditional expression evaluates to a constant File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 2298
Warning (10037): Verilog HDL or VHDL warning at DE0_NANO_SOC_QSYS_nios2_qsys.v(3128): conditional expression evaluates to a constant File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 3128
Info (12127): Elaborating entity "DE0_nano_SoC_ADC" for the top level hierarchy
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS" for hierarchy "DE0_NANO_SOC_QSYS:u0" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 71
Info (12128): Elaborating entity "adc_ltc2308_fifo" for hierarchy "DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd Line: 506
Warning (10230): Verilog HDL assignment warning at adc_ltc2308_fifo.v(62): truncated value with size 16 to match size of target (12) File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v Line: 62
Warning (10230): Verilog HDL assignment warning at adc_ltc2308_fifo.v(146): truncated value with size 32 to match size of target (12) File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v Line: 146
Info (12128): Elaborating entity "adc_ltc2308" for hierarchy "DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v Line: 190
Warning (10230): Verilog HDL assignment warning at adc_ltc2308.v(84): truncated value with size 32 to match size of target (16) File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308.v Line: 84
Warning (10230): Verilog HDL assignment warning at adc_ltc2308.v(123): truncated value with size 32 to match size of target (4) File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308.v Line: 123
Warning (10230): Verilog HDL assignment warning at adc_ltc2308.v(128): truncated value with size 32 to match size of target (4) File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308.v Line: 128
Warning (10230): Verilog HDL assignment warning at adc_ltc2308.v(188): truncated value with size 32 to match size of target (3) File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308.v Line: 188
Warning (10230): Verilog HDL assignment warning at adc_ltc2308.v(193): truncated value with size 32 to match size of target (3) File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308.v Line: 193
Info (12128): Elaborating entity "adc_data_fifo" for hierarchy "DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v Line: 212
Info (12128): Elaborating entity "dcfifo" for hierarchy "DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_data_fifo.v Line: 87
Info (12130): Elaborated megafunction instantiation "DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_data_fifo.v Line: 87
Info (12133): Instantiated megafunction "DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component" with the following parameter: File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/adc_data_fifo.v Line: 87
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_s7q1.tdf
    Info (12023): Found entity 1: dcfifo_s7q1 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/dcfifo_s7q1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_s7q1" for hierarchy "DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf
    Info (12023): Found entity 1: a_graycounter_pv6 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/a_graycounter_pv6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_pv6" for hierarchy "DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/dcfifo_s7q1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf
    Info (12023): Found entity 1: a_graycounter_ldc File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/a_graycounter_ldc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_ldc" for hierarchy "DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/dcfifo_s7q1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_91b1.tdf
    Info (12023): Found entity 1: altsyncram_91b1 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_91b1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_91b1" for hierarchy "DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/dcfifo_s7q1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/alt_synch_pipe_apl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/dcfifo_s7q1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/alt_synch_pipe_apl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/alt_synch_pipe_bpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/dcfifo_s7q1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/dffpipe_se9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/alt_synch_pipe_bpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b06.tdf
    Info (12023): Found entity 1: cmpr_b06 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/cmpr_b06.tdf Line: 23
Info (12128): Elaborating entity "cmpr_b06" for hierarchy "DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|cmpr_b06:rdempty_eq_comp" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/dcfifo_s7q1.tdf Line: 61
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_jtag_uart" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd Line: 523
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/scfifo_3291.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/a_dpfifo_5771.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/scfifo_3291.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_7pu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/a_dpfifo_5771.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/cntr_jgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/a_dpfifo_5771.tdf Line: 45
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic" with the following parameter: File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12131): Elaborated megafunction instantiation "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_SOC_QSYS_jtag_uart_alt_jtag_atlantic" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_nios2_qsys" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd Line: 537
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_nios2_qsys_test_bench" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_test_bench:the_DE0_NANO_SOC_QSYS_nios2_qsys_test_bench" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 6135
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_nios2_qsys_ic_data_module" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_ic_data_module:DE0_NANO_SOC_QSYS_nios2_qsys_ic_data" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 7160
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_ic_data_module:DE0_NANO_SOC_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_spj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_ic_data_module:DE0_NANO_SOC_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag_module" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 7226
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gso1.tdf
    Info (12023): Found entity 1: altsyncram_gso1 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_gso1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_gso1" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_gso1:auto_generated" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_nios2_qsys_bht_module" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_bht_module:DE0_NANO_SOC_QSYS_nios2_qsys_bht" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 7430
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_bht_module:DE0_NANO_SOC_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3go1.tdf
    Info (12023): Found entity 1: altsyncram_3go1 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_3go1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3go1" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_bht_module:DE0_NANO_SOC_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_3go1:auto_generated" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a_module" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 7605
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a|altsyncram:the_altsyncram" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3un1.tdf
    Info (12023): Found entity 1: altsyncram_3un1 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_3un1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3un1" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_3un1:auto_generated" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b_module" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 7626
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b|altsyncram:the_altsyncram" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 330
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4un1.tdf
    Info (12023): Found entity 1: altsyncram_4un1 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_4un1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4un1" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_4un1:auto_generated" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag_module" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 7945
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j4o1.tdf
    Info (12023): Found entity 1: altsyncram_j4o1 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_j4o1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_j4o1" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_j4o1:auto_generated" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_nios2_qsys_dc_data_module" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_dc_data_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_data" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 8002
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_dc_data_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 462
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40j1.tdf
    Info (12023): Found entity 1: altsyncram_40j1 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_40j1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_40j1" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_dc_data_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_40j1:auto_generated" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim_module" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 8132
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 530
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_baj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 9839
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_ujt2.v
    Info (12023): Found entity 1: altera_mult_add_ujt2 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altera_mult_add_ujt2.v Line: 29
Info (12128): Elaborating entity "altera_mult_add_ujt2" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 455
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altera_mult_add_ujt2.v Line: 114
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_0kt2.v
    Info (12023): Found entity 1: altera_mult_add_0kt2 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altera_mult_add_0kt2.v Line: 29
Info (12128): Elaborating entity "altera_mult_add_0kt2" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 455
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altera_mult_add_0kt2.v Line: 114
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 10128
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 3423
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 625
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 3443
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram_module" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem|DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 915
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem|DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 740
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d8g1.tdf
    Info (12023): Found entity 1: altsyncram_d8g1 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_d8g1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_d8g1" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem|DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_d8g1:auto_generated" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 3462
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_break" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_break:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_break" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 3493
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 3516
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dbrk" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dbrk" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 3543
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_itrace" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_itrace:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_itrace" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 3584
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dtrace" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dtrace" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 3599
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_td_mode" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dtrace|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_td_mode:DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 2287
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 3618
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 2622
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 2631
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 2640
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_nios2_qsys_oci_test_bench" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo|DE0_NANO_SOC_QSYS_nios2_qsys_oci_test_bench:the_DE0_NANO_SOC_QSYS_nios2_qsys_oci_test_bench" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 2648
Warning (12158): Entity "DE0_NANO_SOC_QSYS_nios2_qsys_oci_test_bench" contains only dangling pins File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 2648
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_pib" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_pib:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_pib" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 3628
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_im" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_im:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_im" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 3649
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 3754
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper.v Line: 166
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper.v Line: 189
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_phy" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper.v Line: 219
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci|DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_onchip_memory2" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd Line: 569
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_onchip_memory2.v Line: 69
Info (12130): Elaborated megafunction instantiation "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_onchip_memory2.v Line: 69
Info (12133): Instantiated megafunction "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" with the following parameter: File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_onchip_memory2.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "DE0_NANO_SOC_QSYS_onchip_memory2.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "40000"
    Info (12134): Parameter "numwords_a" = "40000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u8o1.tdf
    Info (12023): Found entity 1: altsyncram_u8o1 File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_u8o1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_u8o1" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_u8o1:auto_generated" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_ala.tdf
    Info (12023): Found entity 1: decode_ala File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/decode_ala.tdf Line: 23
Info (12128): Elaborating entity "decode_ala" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_u8o1:auto_generated|decode_ala:decode3" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_u8o1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf
    Info (12023): Found entity 1: mux_7hb File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/mux_7hb.tdf Line: 23
Info (12128): Elaborating entity "mux_7hb" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_u8o1:auto_generated|mux_7hb:mux2" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/altsyncram_u8o1.tdf Line: 45
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_pll_sys" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_pll_sys:pll_sys" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd Line: 584
Info (12128): Elaborating entity "altera_pll" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_pll_sys.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_pll_sys.v Line: 91
Info (12133): Instantiated megafunction "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i" with the following parameter: File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_pll_sys.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "40.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "200.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_sw" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sw:sw" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd Line: 594
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_sysid_qsys" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_sysid_qsys:sysid_qsys" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd Line: 607
Info (12128): Elaborating entity "Telemetre_us" for hierarchy "DE0_NANO_SOC_QSYS:u0|Telemetre_us:telemetre_us_inst" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd Line: 615
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_mm_interconnect_0" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd Line: 631
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v Line: 646
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v Line: 706
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v Line: 770
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:telemetre_us_inst_avalon_slave_0_translator" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v Line: 834
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v Line: 962
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v Line: 1026
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v Line: 1090
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_ltc2308_slave_translator" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v Line: 1154
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v Line: 1235
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v Line: 1316
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v Line: 1400
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v Line: 1441
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:telemetre_us_inst_avalon_slave_0_agent_rdata_fifo" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v Line: 1607
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_mm_interconnect_0_router" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router:router" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v Line: 2248
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_mm_interconnect_0_router_default_decode" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router:router|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router.sv Line: 190
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001:router_001" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v Line: 2264
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001_default_decode" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001:router_001|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002:router_002" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v Line: 2280
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002_default_decode" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002:router_002|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005:router_005" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v Line: 2328
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005_default_decode" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005:router_005|DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005_default_decode:the_default_decode" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_router_005.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v Line: 2426
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v Line: 2476
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v Line: 2529
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v Line: 2552
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v Line: 2569
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v Line: 2626
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v Line: 2700
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_001" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v Line: 2717
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_003" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v Line: 2757
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v Line: 2867
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux.sv Line: 390
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v Line: 2890
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v Line: 2924
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0.v Line: 2987
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "DE0_NANO_SOC_QSYS_irq_mapper" for hierarchy "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_irq_mapper:irq_mapper" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd Line: 692
Info (12128): Elaborating entity "de0_nano_soc_qsys_rst_controller" for hierarchy "DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd Line: 701
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller.vhd Line: 144
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "de0_nano_soc_qsys_rst_controller_001" for hierarchy "DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd Line: 766
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller_001.vhd Line: 144
Info (12128): Elaborating entity "de0_nano_soc_qsys_rst_controller_002" for hierarchy "DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_002:rst_controller_002" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/DE0_NANO_SOC_QSYS.vhd Line: 831
Warning (10541): VHDL Signal Declaration warning at de0_nano_soc_qsys_rst_controller_002.vhd(55): used implicit default value for signal "reset_req" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller_002.vhd Line: 55
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE0_NANO_SOC_QSYS:u0|de0_nano_soc_qsys_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/de0_nano_soc_qsys_rst_controller_002.vhd Line: 144
Warning (12020): Port "jdo" on the entity instantiation of "the_DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.v Line: 3584
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.11.11.15:58:38 Progress: Loading sld2332dc68/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2332dc68/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/ip/sld2332dc68/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/db/ip/sld2332dc68/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "DE0_NANO_SOC_QSYS:u0|DE0_NANO_SOC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[2]" File: d:/mypc/quartus/quartus/quartus/libraries/megafunctions/altera_pll.v Line: 749
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[0]" and its non-tri-state driver. File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 47
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[0]~synth" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 44
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register DE0_NANO_SOC_QSYS:u0|Telemetre_us:telemetre_us_inst|output_LEDR[0] will power up to Low File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/Telemetre_us.vhd Line: 67
    Critical Warning (18010): Register DE0_NANO_SOC_QSYS:u0|Telemetre_us:telemetre_us_inst|output_LEDR[1] will power up to Low File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/Telemetre_us.vhd Line: 67
    Critical Warning (18010): Register DE0_NANO_SOC_QSYS:u0|Telemetre_us:telemetre_us_inst|output_LEDR[2] will power up to Low File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/Telemetre_us.vhd Line: 67
    Critical Warning (18010): Register DE0_NANO_SOC_QSYS:u0|Telemetre_us:telemetre_us_inst|output_LEDR[3] will power up to Low File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/Telemetre_us.vhd Line: 67
    Critical Warning (18010): Register DE0_NANO_SOC_QSYS:u0|Telemetre_us:telemetre_us_inst|output_LEDR[4] will power up to Low File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/Telemetre_us.vhd Line: 67
    Critical Warning (18010): Register DE0_NANO_SOC_QSYS:u0|Telemetre_us:telemetre_us_inst|output_LEDR[5] will power up to Low File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/Telemetre_us.vhd Line: 67
    Critical Warning (18010): Register DE0_NANO_SOC_QSYS:u0|Telemetre_us:telemetre_us_inst|output_LEDR[6] will power up to Low File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/Telemetre_us.vhd Line: 67
    Critical Warning (18010): Register DE0_NANO_SOC_QSYS:u0|Telemetre_us:telemetre_us_inst|output_LEDR[7] will power up to Low File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_QSYS/synthesis/submodules/Telemetre_us.vhd Line: 67
Info (17049): 66 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (144001): Generated suppressed messages file D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_ADC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FPGA_CLK2_50" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 31
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 32
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd Line: 35
Info (21057): Implemented 4598 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 12 output pins
    Info (21060): Implemented 72 bidirectional pins
    Info (21061): Implemented 4087 logic cells
    Info (21064): Implemented 409 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 114 warnings
    Info: Peak virtual memory: 5064 megabytes
    Info: Processing ended: Wed Nov 11 15:59:02 2020
    Info: Elapsed time: 00:00:54
    Info: Total CPU time (on all processors): 00:01:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_ADC.map.smsg.


