{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1714819732475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1714819732475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 04 11:48:52 2024 " "Processing started: Sat May 04 11:48:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1714819732475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1714819732475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off complet -c complet " "Command: quartus_map --read_settings_files=on --write_settings_files=off complet -c complet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1714819732475 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1714819732829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complet-arch_mu0_mem " "Found design unit 1: complet-arch_mu0_mem" {  } { { "complet.vhd" "" { Text "C:/altera/13.0sp1/mini_projet/complet.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714819733164 ""} { "Info" "ISGN_ENTITY_NAME" "1 complet " "Found entity 1: complet" {  } { { "complet.vhd" "" { Text "C:/altera/13.0sp1/mini_projet/complet.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714819733164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714819733164 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "complet " "Elaborating entity \"complet\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1714819733190 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mu0.vhd 2 1 " "Using design file mu0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mu0-arch_mu0 " "Found design unit 1: mu0-arch_mu0" {  } { { "mu0.vhd" "" { Text "C:/altera/13.0sp1/mini_projet/mu0.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714819733240 ""} { "Info" "ISGN_ENTITY_NAME" "1 mu0 " "Found entity 1: mu0" {  } { { "mu0.vhd" "" { Text "C:/altera/13.0sp1/mini_projet/mu0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714819733240 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1714819733240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mu0 mu0:processeur " "Elaborating entity \"mu0\" for hierarchy \"mu0:processeur\"" {  } { { "complet.vhd" "processeur" { Text "C:/altera/13.0sp1/mini_projet/complet.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714819733240 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_out mu0.vhd(16) " "VHDL Signal Declaration warning at mu0.vhd(16): used implicit default value for signal \"pc_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mu0.vhd" "" { Text "C:/altera/13.0sp1/mini_projet/mu0.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1714819733248 "|complet|mu0:processeur"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_ld mu0.vhd(23) " "Verilog HDL or VHDL warning at mu0.vhd(23): object \"pc_ld\" assigned a value but never read" {  } { { "mu0.vhd" "" { Text "C:/altera/13.0sp1/mini_projet/mu0.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1714819733248 "|complet|mu0:processeur"}
{ "Warning" "WSGN_SEARCH_FILE" "sequenceur.vhd 2 1 " "Using design file sequenceur.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sequenceur-arch_seq " "Found design unit 1: sequenceur-arch_seq" {  } { { "sequenceur.vhd" "" { Text "C:/altera/13.0sp1/mini_projet/sequenceur.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714819733272 ""} { "Info" "ISGN_ENTITY_NAME" "1 sequenceur " "Found entity 1: sequenceur" {  } { { "sequenceur.vhd" "" { Text "C:/altera/13.0sp1/mini_projet/sequenceur.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714819733272 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1714819733272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequenceur mu0:processeur\|sequenceur:seq " "Elaborating entity \"sequenceur\" for hierarchy \"mu0:processeur\|sequenceur:seq\"" {  } { { "mu0.vhd" "seq" { Text "C:/altera/13.0sp1/mini_projet/mu0.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714819733272 ""}
{ "Warning" "WSGN_SEARCH_FILE" "muxa.vhd 2 1 " "Using design file muxa.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxA-arch_mux_a " "Found design unit 1: muxA-arch_mux_a" {  } { { "muxa.vhd" "" { Text "C:/altera/13.0sp1/mini_projet/muxa.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714819733297 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxA " "Found entity 1: muxA" {  } { { "muxa.vhd" "" { Text "C:/altera/13.0sp1/mini_projet/muxa.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714819733297 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1714819733297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxA mu0:processeur\|muxA:MA " "Elaborating entity \"muxA\" for hierarchy \"mu0:processeur\|muxA:MA\"" {  } { { "mu0.vhd" "MA" { Text "C:/altera/13.0sp1/mini_projet/mu0.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714819733305 ""}
{ "Warning" "WSGN_SEARCH_FILE" "muxb.vhd 2 1 " "Using design file muxb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxB-arch_mux_b " "Found design unit 1: muxB-arch_mux_b" {  } { { "muxb.vhd" "" { Text "C:/altera/13.0sp1/mini_projet/muxb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714819733321 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxB " "Found entity 1: muxB" {  } { { "muxb.vhd" "" { Text "C:/altera/13.0sp1/mini_projet/muxb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714819733321 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1714819733321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxB mu0:processeur\|muxB:MB " "Elaborating entity \"muxB\" for hierarchy \"mu0:processeur\|muxB:MB\"" {  } { { "mu0.vhd" "MB" { Text "C:/altera/13.0sp1/mini_projet/mu0.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714819733321 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tristate.vhd 2 1 " "Using design file tristate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate-arch_tristate " "Found design unit 1: tristate-arch_tristate" {  } { { "tristate.vhd" "" { Text "C:/altera/13.0sp1/mini_projet/tristate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714819733338 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.vhd" "" { Text "C:/altera/13.0sp1/mini_projet/tristate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714819733338 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1714819733338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate mu0:processeur\|tristate:P3 " "Elaborating entity \"tristate\" for hierarchy \"mu0:processeur\|tristate:P3\"" {  } { { "mu0.vhd" "P3" { Text "C:/altera/13.0sp1/mini_projet/mu0.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714819733338 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acc_reg.vhd 2 1 " "Using design file acc_reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acc_reg-arch_acc " "Found design unit 1: acc_reg-arch_acc" {  } { { "acc_reg.vhd" "" { Text "C:/altera/13.0sp1/mini_projet/acc_reg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714819733354 ""} { "Info" "ISGN_ENTITY_NAME" "1 acc_reg " "Found entity 1: acc_reg" {  } { { "acc_reg.vhd" "" { Text "C:/altera/13.0sp1/mini_projet/acc_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714819733354 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1714819733354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc_reg mu0:processeur\|acc_reg:ACC " "Elaborating entity \"acc_reg\" for hierarchy \"mu0:processeur\|acc_reg:ACC\"" {  } { { "mu0.vhd" "ACC" { Text "C:/altera/13.0sp1/mini_projet/mu0.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714819733354 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-arch_alu " "Found design unit 1: ALU-arch_alu" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/mini_projet/alu.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714819733380 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/mini_projet/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714819733380 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1714819733380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu mu0:processeur\|alu:al " "Elaborating entity \"alu\" for hierarchy \"mu0:processeur\|alu:al\"" {  } { { "mu0.vhd" "al" { Text "C:/altera/13.0sp1/mini_projet/mu0.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714819733380 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ir_reg.vhd 2 1 " "Using design file ir_reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir_reg-arch_ir_reg " "Found design unit 1: ir_reg-arch_ir_reg" {  } { { "ir_reg.vhd" "" { Text "C:/altera/13.0sp1/mini_projet/ir_reg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714819733404 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir_reg " "Found entity 1: ir_reg" {  } { { "ir_reg.vhd" "" { Text "C:/altera/13.0sp1/mini_projet/ir_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714819733404 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1714819733404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir_reg mu0:processeur\|ir_reg:IR " "Elaborating entity \"ir_reg\" for hierarchy \"mu0:processeur\|ir_reg:IR\"" {  } { { "mu0.vhd" "IR" { Text "C:/altera/13.0sp1/mini_projet/mu0.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714819733404 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "memoire ram " "Node instance \"memoire\" instantiates undefined entity \"ram\"" {  } { { "complet.vhd" "memoire" { Text "C:/altera/13.0sp1/mini_projet/complet.vhd" 42 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714819733412 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1714819733501 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 04 11:48:53 2024 " "Processing ended: Sat May 04 11:48:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1714819733501 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1714819733501 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1714819733501 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1714819733501 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 11 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 11 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1714819734078 ""}
