
---------- Begin Simulation Statistics ----------
final_tick                                26399588125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    355                       # Simulator instruction rate (inst/s)
host_mem_usage                                8689600                       # Number of bytes of host memory used
host_op_rate                                      364                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20817.82                       # Real time elapsed on the host
host_tick_rate                                1080634                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7384794                       # Number of instructions simulated
sim_ops                                       7587374                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022496                       # Number of seconds simulated
sim_ticks                                 22496443750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.547346                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  246730                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               258228                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                452                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5005                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            259575                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4066                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5019                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              953                       # Number of indirect misses.
system.cpu.branchPred.lookups                  292552                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12118                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          788                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1772575                       # Number of instructions committed
system.cpu.committedOps                       1809369                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.144732                       # CPI: cycles per instruction
system.cpu.discardedOps                         12710                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1001174                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             89022                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           462163                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1832857                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317992                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      354                       # number of quiesce instructions executed
system.cpu.numCycles                          5574274                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       354                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1238822     68.47%     68.47% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1082      0.06%     68.53% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::MemRead                  91087      5.03%     73.56% # Class of committed instruction
system.cpu.op_class_0::MemWrite                478378     26.44%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1809369                       # Class of committed instruction
system.cpu.quiesceCycles                     30420036                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3741417                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          592                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3275                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        425084                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              147137                       # Transaction distribution
system.membus.trans_dist::ReadResp             150415                       # Transaction distribution
system.membus.trans_dist::WriteReq              66138                       # Transaction distribution
system.membus.trans_dist::WriteResp             66138                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          241                       # Transaction distribution
system.membus.trans_dist::WriteClean               14                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3005                       # Transaction distribution
system.membus.trans_dist::ReadExReq               155                       # Transaction distribution
system.membus.trans_dist::ReadExResp              155                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2997                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           282                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       209199                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        209199                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         8807                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         8807                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           71                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       419647                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       427870                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       418398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       418398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 855075                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       191744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       191744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        42432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8891                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        56395                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     13388136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     13388136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13636275                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            635212                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000956                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030898                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  634605     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                     607      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              635212                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1028528776                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8317125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             8561515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1578125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6961495                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          874760265                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              3.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy           15418000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2913172                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       728293                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3641464                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       728293                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2913172                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3641464                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3641464                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3641464                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7282929                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       163328                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       163328                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       335139                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       335139                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2758                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6544                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       114800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       802818                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       843778                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       996934                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4334                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8891                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1836380                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12845060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     13500420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15854627                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1638815250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              7.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1359679837                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    826659000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          3.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2913172                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4369757                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5826343                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13109272                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5826343                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4369757                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10196100                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2913172                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10196100                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10196100                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23305372                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2184879                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10196100                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2184879                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14565858                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4369757                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1502460                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5872217                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2184879                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14565858                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3687338                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20438075                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       146735                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       146735                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        62464                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        62464                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        28728                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       380930                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       418398                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       918876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     12189700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     13388136                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       254349                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       254349    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       254349                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    552218000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    796115000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1962008240                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17479029                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     29131716                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2008618985                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43697573                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     43758561                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     87456134                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2005705813                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     61237590                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     29131716                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2096075119                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3407872                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20316164                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9437188                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18612228                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       106496                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4233217                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       294913                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2588673                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     17479029                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    731206238                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    151484921                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2913172                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    903083360                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    407844018                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    419496882                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    827340899                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     17479029                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1139050255                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    570981802                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2913172                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1730424259                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       191808                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       193664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       191808                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       191808                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2997                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           29                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3026                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      8526148                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        82502                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        8608650                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      8526148                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      8526148                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      8526148                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        82502                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       8608650                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       525660                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8781828                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9416552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3407872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4014016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         8220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       137217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              147143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          255                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        53248                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              62719                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     23366360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    390365166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2184879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1502460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1160717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             418579581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         725448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17479029                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    151484921                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5826343                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       728293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2184879                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            178428913                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         725448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     40845389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    541850087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8011222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       728293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3687338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1160717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            597008494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       255.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     14362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    190254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006465513500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          219                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          219                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              270852                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              66598                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      147143                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      62719                       # Number of write requests accepted
system.mem_ctrls.readBursts                    147143                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    62719                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    233                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3888                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4725984965                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  734550000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8582372465                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32169.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58419.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        99                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   136950                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   58286                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                147140                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                62719                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  128533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    206                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    931.883031                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   843.179997                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.310324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          448      3.11%      3.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          436      3.03%      6.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          208      1.44%      7.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          175      1.22%      8.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          226      1.57%     10.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          207      1.44%     11.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          279      1.94%     13.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          205      1.42%     15.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12213     84.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14397                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          219                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     670.835616                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1388.171268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           161     73.52%     73.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.46%     73.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           19      8.68%     82.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.91%     83.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.46%     84.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.46%     84.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            7      3.20%     87.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      3.65%     91.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           10      4.57%     95.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.91%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.46%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      2.74%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           219                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     286.397260                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     89.312502                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    408.751918                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            103     47.03%     47.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            18      8.22%     55.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            17      7.76%     63.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           10      4.57%     67.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.91%     68.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.91%     69.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.46%     69.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      1.37%     71.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      1.83%     73.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      1.83%     74.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.91%     75.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.46%     76.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.46%     76.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.46%     77.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.46%     77.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      1.37%     79.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           46     21.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           219                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9402240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4014144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9416552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4014016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       417.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       178.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    418.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    178.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22496494375                       # Total gap between requests
system.mem_ctrls.avgGap                     107196.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       525588                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8768324                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        25856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        17408                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3406912                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 23363159.343796283007                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 389764893.395650565624                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2139360.360012457240                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1502459.694323908305                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1149337.214687543688                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 773811.194047059049                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17479029.324357099831                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 151442247.399658441544                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5826343.108119033277                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 728292.888514879160                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2184878.665544637479                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         8220                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       137217                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          408                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          255                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        53248                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    468610030                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8015145235                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     45062770                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     33931210                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     19623220                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  39710958250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  33158967875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 314815138375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3410909125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  22382168750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1216630250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57008.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58412.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     58675.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     64021.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     48096.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 155729248.04                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5396967.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   5912243.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1665482.97                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  87430346.68                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1584153.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18564350460                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1216950000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2716649665                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 708                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           354                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     53708101.694915                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    249663661.069559                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          354    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1103000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545304875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             354                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7386920125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  19012668000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       840760                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           840760                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       840760                       # number of overall hits
system.cpu.icache.overall_hits::total          840760                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2997                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2997                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2997                       # number of overall misses
system.cpu.icache.overall_misses::total          2997                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    130813750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    130813750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    130813750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    130813750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       843757                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       843757                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       843757                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       843757                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003552                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003552                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003552                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003552                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43648.231565                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43648.231565                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43648.231565                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43648.231565                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2997                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2997                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2997                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2997                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    126167625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    126167625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    126167625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    126167625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003552                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003552                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003552                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003552                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42097.972973                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42097.972973                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42097.972973                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42097.972973                       # average overall mshr miss latency
system.cpu.icache.replacements                   2814                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       840760                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          840760                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2997                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2997                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    130813750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    130813750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       843757                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       843757                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003552                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003552                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43648.231565                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43648.231565                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2997                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2997                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    126167625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    126167625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003552                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003552                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42097.972973                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42097.972973                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           436.572261                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              638200                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2814                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            226.794598                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   436.572261                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.852680                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.852680                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1690510                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1690510                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       147968                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           147968                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       147968                       # number of overall hits
system.cpu.dcache.overall_hits::total          147968                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          576                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            576                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          576                       # number of overall misses
system.cpu.dcache.overall_misses::total           576                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     46237250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     46237250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     46237250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     46237250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       148544                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       148544                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       148544                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       148544                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003878                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003878                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003878                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003878                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80273.003472                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80273.003472                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80273.003472                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80273.003472                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          241                       # number of writebacks
system.cpu.dcache.writebacks::total               241                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          139                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          139                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          139                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          139                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          437                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          437                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          437                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          437                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4076                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4076                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     34144500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     34144500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     34144500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     34144500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8727000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8727000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002942                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002942                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002942                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002942                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78133.867277                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78133.867277                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78133.867277                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78133.867277                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2141.069676                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2141.069676                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    432                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        92153                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           92153                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          301                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           301                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23484125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23484125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        92454                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        92454                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003256                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003256                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78020.348837                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78020.348837                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          282                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          282                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          402                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          402                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21642500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21642500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8727000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8727000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003050                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003050                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76746.453901                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76746.453901                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21708.955224                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21708.955224                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        55815                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          55815                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          275                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          275                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22753125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22753125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        56090                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        56090                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004903                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004903                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82738.636364                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82738.636364                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          155                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          155                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3674                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3674                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12502000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12502000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002763                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002763                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80658.064516                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80658.064516                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       209199                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       209199                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2176759125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2176759125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10405.208079                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10405.208079                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        56355                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        56355                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       152844                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       152844                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2116603026                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2116603026                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13848.126364                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13848.126364                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           502.675083                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                8082                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               446                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.121076                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   502.675083                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.981787                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981787                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          459                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2268205                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2268205                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26399588125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                26399863125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    355                       # Simulator instruction rate (inst/s)
host_mem_usage                                8689600                       # Number of bytes of host memory used
host_op_rate                                      364                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20817.90                       # Real time elapsed on the host
host_tick_rate                                1080643                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7384803                       # Number of instructions simulated
sim_ops                                       7587389                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022497                       # Number of seconds simulated
sim_ticks                                 22496718750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.546270                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  246732                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               258233                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                453                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5007                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            259576                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4066                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5020                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              954                       # Number of indirect misses.
system.cpu.branchPred.lookups                  292560                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12121                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          788                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1772584                       # Number of instructions committed
system.cpu.committedOps                       1809384                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.144965                       # CPI: cycles per instruction
system.cpu.discardedOps                         12717                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1001194                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             89023                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           462165                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1833231                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317969                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      354                       # number of quiesce instructions executed
system.cpu.numCycles                          5574714                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       354                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1238830     68.47%     68.47% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1082      0.06%     68.53% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.53% # Class of committed instruction
system.cpu.op_class_0::MemRead                  91093      5.03%     73.56% # Class of committed instruction
system.cpu.op_class_0::MemWrite                478378     26.44%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1809384                       # Class of committed instruction
system.cpu.quiesceCycles                     30420036                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3741483                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          592                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3280                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        425093                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              147137                       # Transaction distribution
system.membus.trans_dist::ReadResp             150420                       # Transaction distribution
system.membus.trans_dist::WriteReq              66138                       # Transaction distribution
system.membus.trans_dist::WriteResp             66138                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          243                       # Transaction distribution
system.membus.trans_dist::WriteClean               14                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3008                       # Transaction distribution
system.membus.trans_dist::ReadExReq               155                       # Transaction distribution
system.membus.trans_dist::ReadExResp              155                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2999                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           284                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       209199                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        209199                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         8815                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         8815                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           71                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       419653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       427876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       418398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       418398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 855089                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        42688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8891                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        56651                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     13388136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     13388136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13636723                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            635216                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000956                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030898                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  634609     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                     607      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              635216                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1028542276                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8317125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             8569265                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1578125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6972995                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          874760265                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              3.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy           15433000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2913136                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       728284                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3641420                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       728284                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2913136                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3641420                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3641420                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3641420                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7282840                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       163328                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       163328                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       335139                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       335139                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2758                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6544                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       114800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       802818                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       843778                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       996934                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4334                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8891                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1836380                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12845060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     13500420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15854627                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1638815250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              7.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1359679837                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    826659000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          3.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2913136                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4369704                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5826272                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13109112                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5826272                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4369704                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10195976                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2913136                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10195976                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10195976                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23305088                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2184852                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10195976                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2184852                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14565680                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4369704                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1502441                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5872145                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2184852                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14565680                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3687293                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20437825                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       146735                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       146735                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        62464                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        62464                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        28728                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       380930                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       418398                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       918876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     12189700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     13388136                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       254349                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       254349    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       254349                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    552218000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    796115000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1961984256                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17478816                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     29131359                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2008594431                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43697039                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     43758026                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     87455065                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2005681295                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     61236841                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     29131359                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2096049496                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3407872                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20316164                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9437188                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18612228                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       106496                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4233217                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       294913                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2588673                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     17478816                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    731197300                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    151483069                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2913136                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    903072320                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    407839032                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    419491754                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    827330786                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     17478816                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1139036332                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    570974823                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2913136                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1730403106                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       191936                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       193792                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       191936                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       191936                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2999                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           29                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3028                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      8531733                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        82501                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        8614234                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      8531733                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      8531733                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      8531733                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        82501                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       8614234                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       525660                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8781828                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9416680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3407872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4014144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         8220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       137217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             410                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              147145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          257                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        53248                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              62721                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     23366074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    390360394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2184852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1502441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1166392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             418580154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         731129                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17478816                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    151483069                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5826272                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       728284                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2184852                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            178432421                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         731129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     40844890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    541843463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8011124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       728284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3687293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1166392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            597012575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     14362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    190254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006465513500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          219                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          219                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              270858                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              66598                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      147145                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      62721                       # Number of write requests accepted
system.mem_ctrls.readBursts                    147145                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    62721                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    233                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3888                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4725984965                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  734560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8582424965                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32168.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58418.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        99                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   136952                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   58286                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                147142                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                62721                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  128533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    206                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    931.883031                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   843.179997                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.310324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          448      3.11%      3.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          436      3.03%      6.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          208      1.44%      7.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          175      1.22%      8.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          226      1.57%     10.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          207      1.44%     11.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          279      1.94%     13.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          205      1.42%     15.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12213     84.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14397                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          219                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     670.835616                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1388.171268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           161     73.52%     73.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.46%     73.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           19      8.68%     82.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.91%     83.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.46%     84.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.46%     84.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            7      3.20%     87.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      3.65%     91.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           10      4.57%     95.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.91%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.46%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      2.74%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           219                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     286.397260                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     89.312502                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    408.751918                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            103     47.03%     47.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            18      8.22%     55.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            17      7.76%     63.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           10      4.57%     67.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.91%     68.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.91%     69.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.46%     69.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      1.37%     71.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      1.83%     73.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      1.83%     74.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.91%     75.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.46%     76.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.46%     76.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.46%     77.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.46%     77.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      1.37%     79.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           46     21.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           219                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9402368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4014144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9416680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4014144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       417.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       178.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    418.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    178.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22496857500                       # Total gap between requests
system.mem_ctrls.avgGap                     107196.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       525588                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8768324                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        25984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        17408                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3406912                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 23362873.752422228456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 389760128.907687962055                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2139334.208460956346                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1502441.328249258688                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1155012.883823335404                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 773801.734975239495                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17478815.660617172718                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 151440396.168885737658                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5826271.886872391216                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 728283.985859048902                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2184851.957577146590                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         8220                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       137217                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          410                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          257                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        53248                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    468610030                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8015145235                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     45062770                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     33931210                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     19675720                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  39710958250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  33158967875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 314815138375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3410909125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  22382168750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1216630250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57008.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58412.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     58675.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     64021.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47989.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 154517347.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5396967.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   5912243.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1665482.97                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  87430346.68                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1584153.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18564350460                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1216950000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2716924665                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 708                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           354                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     53708101.694915                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    249663661.069559                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          354    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1103000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545304875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             354                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7387195125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  19012668000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       840773                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           840773                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       840773                       # number of overall hits
system.cpu.icache.overall_hits::total          840773                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2999                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2999                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2999                       # number of overall misses
system.cpu.icache.overall_misses::total          2999                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    130944375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    130944375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    130944375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    130944375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       843772                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       843772                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       843772                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       843772                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003554                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003554                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003554                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003554                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43662.679226                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43662.679226                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43662.679226                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43662.679226                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2999                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2999                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2999                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2999                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    126293250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    126293250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    126293250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    126293250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003554                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003554                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003554                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003554                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42111.787262                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42111.787262                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42111.787262                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42111.787262                       # average overall mshr miss latency
system.cpu.icache.replacements                   2817                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       840773                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          840773                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2999                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2999                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    130944375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    130944375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       843772                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       843772                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003554                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003554                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43662.679226                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43662.679226                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2999                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2999                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    126293250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    126293250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003554                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003554                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42111.787262                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42111.787262                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           436.572278                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2589383                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3255                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            795.509370                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   436.572278                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.852680                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.852680                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1690543                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1690543                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       147972                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           147972                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       147972                       # number of overall hits
system.cpu.dcache.overall_hits::total          147972                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          578                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            578                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          578                       # number of overall misses
system.cpu.dcache.overall_misses::total           578                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     46357250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     46357250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     46357250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     46357250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       148550                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       148550                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       148550                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       148550                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003891                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003891                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003891                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003891                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80202.854671                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80202.854671                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80202.854671                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80202.854671                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          243                       # number of writebacks
system.cpu.dcache.writebacks::total               243                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          139                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          139                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          139                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          139                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          439                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          439                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          439                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          439                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4076                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4076                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     34261500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     34261500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     34261500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     34261500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8727000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8727000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002955                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002955                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002955                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002955                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78044.419134                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78044.419134                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78044.419134                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78044.419134                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2141.069676                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2141.069676                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    434                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        92157                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           92157                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          303                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           303                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23604125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23604125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        92460                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        92460                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003277                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003277                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77901.402640                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77901.402640                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          284                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          284                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          402                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          402                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21759500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21759500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8727000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8727000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003072                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003072                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76617.957746                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76617.957746                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21708.955224                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21708.955224                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        55815                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          55815                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          275                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          275                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22753125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22753125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        56090                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        56090                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004903                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004903                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82738.636364                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82738.636364                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          155                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          155                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3674                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3674                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12502000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12502000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002763                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002763                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80658.064516                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80658.064516                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       209199                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       209199                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2176759125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2176759125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10405.208079                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10405.208079                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        56355                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        56355                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       152844                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       152844                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2116603026                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2116603026                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13848.126364                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13848.126364                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           502.675087                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              152392                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               951                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            160.243954                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   502.675087                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.981787                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981787                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          457                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2268231                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2268231                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26399863125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
