<HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
<TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='4'><B>TimeTaggerController Project Status (09/04/2015 - 08:17:50)</B></TD></TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
<TD>core.xise</TD>
<TD BGCOLOR='#FFFF99'><b>Parser Errors:</b></TD>
<TD> No Errors </TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Module Name:</B></TD>
<TD>TimeTaggerController</TD>
<TD BGCOLOR='#FFFF99'><B>Implementation State:</B></TD>
<TD>Programming File Generated</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Target Device:</B></TD>
<TD>xc3s1200e-4ft256</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Errors:</B></LI></UL></TD>
<TD>
No Errors</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Product Version:</B></TD><TD>ISE 14.7</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Warnings:</B></LI></UL></TD>
<TD ALIGN=LEFT><A HREF_DISABLED='D:/TimeTagger/timetagger/core\_xmsgs/*.xmsgs?&DataKey=Warning'>268 Warnings (260 new)</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Design Goal:</B></dif></TD>
<TD>Timing Performance</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Routing Results:</B></LI></UL></TD>
<TD>
<A HREF_DISABLED='D:/TimeTagger/timetagger/core\TimeTaggerController.unroutes'>All Signals Completely Routed</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Design Strategy:</B></dif></TD>
<TD><A HREF_DISABLED='Performance without IOB Packing?&DataKey=Strategy'>Performance without IOB Packing</A></TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Timing Constraints:</B></LI></UL></TD>
<TD>
<A HREF_DISABLED='D:/TimeTagger/timetagger/core\TimeTaggerController.ptwx?&DataKey=ConstraintsData'>All Constraints Met</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Environment:</B></dif></TD>
<TD>
<A HREF_DISABLED='D:/TimeTagger/timetagger/core\TimeTaggerController_envsettings.html'>
System Settings</A>
</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Final Timing Score:</B></LI></UL></TD>
<TD>0 &nbsp;<A HREF_DISABLED='D:/TimeTagger/timetagger/core\TimeTaggerController.twx?&DataKey=XmlTimingReport'>(Timing Report)</A></TD>
</TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='2'><B>Current Errors</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=CurrentErrors"><B>[-]</B></a></TD></TR>
<TR ALIGN=LEFT BGCOLOR='#FFFF99'><TD COLSPAN='3'><B>No Errors Found</B></TD></TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='2'><B>Current Warnings</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=CurrentWarnings"><B>[-]</B></a></TD></TR>
<TR ALIGN=LEFT BGCOLOR='#FFFF99'><TD><B>Synthesis Warnings (Only the first 50 listed)</B></TD><TD COLSPAN='2'><B>New</B></TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "PulsTester.v" line 92 Connection to input port 'PSCLK' does not match port size</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "PulsTester.v" line 93 Connection to input port 'PSEN' does not match port size</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "PulsTester.v" line 94 Connection to input port 'PSINCDEC' does not match port size</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "PulsTester.v" line 136 Connection to input port 'DI' does not match port size</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "TimeTaggerController.v" line 241 Connection to input port 'prog_empty_thresh' does not match port size</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "RamFifo.v" line 76 Connection to input port 'RST_IN' does not match port size</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:261: - "TimeTaggerController.v" line 341 Connection to output port 'ep_dataout' does not match port size</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:261: - "TimeTaggerController.v" line 367 Connection to output port 'ep_trigger' does not match port size</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:261: - "TimeTaggerController.v" line 445 Connection to output port 'ep_dataout' does not match port size</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "TimeTaggerController.v" line 356 Connection to input port 'ep_addr' does not match port size</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "TimeTaggerController.v" line 356 Connection to input port 'ep_addr' does not match port size</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "TimeTaggerController.v" line 356 Connection to input port 'ep_addr' does not match port size</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "TimeTaggerController.v" line 356 Connection to input port 'ep_addr' does not match port size</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "TimeTaggerController.v" line 356 Connection to input port 'ep_addr' does not match port size</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "TimeTaggerController.v" line 356 Connection to input port 'ep_addr' does not match port size</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "TimeTaggerController.v" line 356 Connection to input port 'ep_addr' does not match port size</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "TimeTaggerController.v" line 356 Connection to input port 'ep_addr' does not match port size</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "TimeTaggerController.v" line 356 Connection to input port 'ep_addr' does not match port size</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "TimeTaggerController.v" line 356 Connection to input port 'ep_addr' does not match port size</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "TimeTaggerController.v" line 356 Connection to input port 'ep_addr' does not match port size</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "TimeTaggerController.v" line 356 Connection to input port 'ep_addr' does not match port size</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "TimeTaggerController.v" line 356 Connection to input port 'ep_addr' does not match port size</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "TimeTaggerController.v" line 356 Connection to input port 'ep_addr' does not match port size</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "TimeTaggerController.v" line 356 Connection to input port 'ep_addr' does not match port size</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "TimeTaggerController.v" line 356 Connection to input port 'ep_addr' does not match port size</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:916: - "TaggerSampler.v" line 63: Delay is ignored for synthesis.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:916: - "TaggerSampler.v" line 63: Delay is ignored for synthesis.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:916: - "TaggerSampler.v" line 63: Delay is ignored for synthesis.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:916: - "TaggerSampler.v" line 63: Delay is ignored for synthesis.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:916: - "TaggerSampler.v" line 63: Delay is ignored for synthesis.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:915: - Message (916) is reported only 5 times for each module.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2211: - "ipcore_dir/PurifierBuffer.v" line 80: Instantiating black box module &lt;PurifierBuffer&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2211: - "ipcore_dir/PurifierBuffer.v" line 80: Instantiating black box module &lt;PurifierBuffer&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2211: - "ipcore_dir/PurifierBuffer.v" line 80: Instantiating black box module &lt;PurifierBuffer&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2211: - "ipcore_dir/PurifierBuffer.v" line 80: Instantiating black box module &lt;PurifierBuffer&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2211: - "ipcore_dir/PurifierBuffer.v" line 80: Instantiating black box module &lt;PurifierBuffer&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2211: - "ipcore_dir/PurifierBuffer.v" line 80: Instantiating black box module &lt;PurifierBuffer&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2211: - "ipcore_dir/PurifierBuffer.v" line 80: Instantiating black box module &lt;PurifierBuffer&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2211: - "ipcore_dir/PurifierBuffer.v" line 80: Instantiating black box module &lt;PurifierBuffer&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2211: - "ipcore_dir/PurifierBuffer.v" line 80: Instantiating black box module &lt;PurifierBuffer&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2211: - "ipcore_dir/PurifierBuffer.v" line 80: Instantiating black box module &lt;PurifierBuffer&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2211: - "ipcore_dir/RamFifo_Input.v" line 98: Instantiating black box module &lt;RamFifo_Input&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2211: - "ipcore_dir/RamFifo_Output.v" line 112: Instantiating black box module &lt;RamFifo_Output&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2211: - "okLibrary.v" line 46: Instantiating black box module &lt;okCore&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:646: - Signal &lt;dout&lt;159:146&gt;&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:653: - Signal &lt;din&lt;159:146&gt;&gt; is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:646: - Signal &lt;ofifo_full&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:646: - Signal &lt;ofifo_almost_full&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:646: - Signal &lt;ififo_empty&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:1780: - Signal &lt;filter_raising_edge&gt; is never used or assigned. This unconnected signal will be trimmed during the optimization process.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT BGCOLOR='#FFFF99'><TD><B>Translation Warnings</B></TD><TD COLSPAN='2'><B>New</B></TD></TR>
<TR ALIGN=LEFT><TD>WARNING:NgdBuild:1212: - User specified non-default attribute value (7.518800) was detected for the CLKIN_PERIOD attribute on DCM "output_buffer/ram_dcm/DCM_SP_INST". This does not match the PERIOD constraint value (10 ns.). The uncertainty calculation will use the non-default attribute value. This could result in incorrect uncertainty calculated for DCM output clocks.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT BGCOLOR='#FFFF99'><TD><B>Map Warnings</B></TD><TD COLSPAN='2'><B>New</B></TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:372: - Gated clock. Clock net test_generator/lut_input&lt;1&gt; is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:1060: - Issue with pin connections and/or configuration on block:&lt;output_buffer/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x9.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;. The block is configured to use input parity pins. There are dangling output parity pins.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:1063: - Issue with pin connections and/or configuration on block:&lt;output_buffer/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;. The block is configured to use an input parity pins. There is a dangling output parity pin.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT BGCOLOR='#FFFF99'><TD><B>Place and Route Warnings</B></TD><TD COLSPAN='2'><B>New</B></TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Route:455: - CLK Net:gpio_1_OBUF may have excessive skew because 0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Route:455: - CLK Net:test_generator/lut_input&lt;1&gt; may have excessive skew because 2 CLK pins and 0 NON_CLK pins failed to route using a CLK template.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Route:455: - CLK Net:test_generator/clk may have excessive skew because 1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT BGCOLOR='#FFFF99'><TD><B>Bitgen Warnings</B></TD><TD COLSPAN='2'><B>New</B></TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:372: - Gated clock. Clock net test_generator/lut_input&lt;1&gt; is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:1060: - Issue with pin connections and/or configuration on block:&lt;output_buffer/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x9.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;. The block is configured to use input parity pins. There are dangling output parity pins.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:1063: - Issue with pin connections and/or configuration on block:&lt;output_buffer/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;. The block is configured to use an input parity pins. There is a dangling output parity pin.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='5'><B>Device Utilization Summary</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DeviceUtilizationSummary"><B>[-]</B></a></TD></TR>
<TR ALIGN=CENTER BGCOLOR='#FFFF99'>
<TD ALIGN=LEFT><B>Logic Utilization</B></TD><TD><B>Used</B></TD><TD><B>Available</B></TD><TD><B>Utilization</B></TD><TD COLSPAN='2'><B>Note(s)</B></TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of Slice Flip Flops</TD>
<TD ALIGN=RIGHT>9,735</TD>
<TD ALIGN=RIGHT>17,344</TD>
<TD ALIGN=RIGHT>56%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of 4 input LUTs</TD>
<TD ALIGN=RIGHT>9,437</TD>
<TD ALIGN=RIGHT>17,344</TD>
<TD ALIGN=RIGHT>54%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of occupied Slices</TD>
<TD ALIGN=RIGHT>7,076</TD>
<TD ALIGN=RIGHT>8,672</TD>
<TD ALIGN=RIGHT>81%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number of Slices containing only related logic</TD>
<TD ALIGN=RIGHT>7,076</TD>
<TD ALIGN=RIGHT>7,076</TD>
<TD ALIGN=RIGHT>100%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number of Slices containing unrelated logic</TD>
<TD ALIGN=RIGHT>0</TD>
<TD ALIGN=RIGHT>7,076</TD>
<TD ALIGN=RIGHT>0%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Total Number of 4 input LUTs</TD>
<TD ALIGN=RIGHT>9,746</TD>
<TD ALIGN=RIGHT>17,344</TD>
<TD ALIGN=RIGHT>56%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as logic</TD>
<TD ALIGN=RIGHT>9,084</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as a route-thru</TD>
<TD ALIGN=RIGHT>309</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as Shift registers</TD>
<TD ALIGN=RIGHT>353</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of bonded <A HREF_DISABLED='D:/TimeTagger/timetagger/core\TimeTaggerController_map.xrpt?&DataKey=IOBProperties'>IOBs</A></TD>
<TD ALIGN=RIGHT>100</TD>
<TD ALIGN=RIGHT>190</TD>
<TD ALIGN=RIGHT>52%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;IOB Flip Flops</TD>
<TD ALIGN=RIGHT>67</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;IOB Master Pads</TD>
<TD ALIGN=RIGHT>8</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;IOB Slave Pads</TD>
<TD ALIGN=RIGHT>8</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of RAMB16s</TD>
<TD ALIGN=RIGHT>14</TD>
<TD ALIGN=RIGHT>28</TD>
<TD ALIGN=RIGHT>50%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of BUFGMUXs</TD>
<TD ALIGN=RIGHT>3</TD>
<TD ALIGN=RIGHT>24</TD>
<TD ALIGN=RIGHT>12%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of DCMs</TD>
<TD ALIGN=RIGHT>3</TD>
<TD ALIGN=RIGHT>8</TD>
<TD ALIGN=RIGHT>37%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Average Fanout of Non-Clock Nets</TD>
<TD ALIGN=RIGHT>2.76</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='4'><B>Performance Summary</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=PerformanceSummary"><B>[-]</B></a></TD></TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Final Timing Score:</B></TD>
<TD>0 (Setup: 0, Hold: 0, Component Switching Limit: 0)</TD>
<TD BGCOLOR='#FFFF99'><B>Pinout Data:</B></TD>
<TD COLSPAN='2'><A HREF_DISABLED='D:/TimeTagger/timetagger/core\TimeTaggerController_par.xrpt?&DataKey=PinoutData'>Pinout Report</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Routing Results:</B></TD><TD>
<A HREF_DISABLED='D:/TimeTagger/timetagger/core\TimeTaggerController.unroutes'>All Signals Completely Routed</A></TD>
<TD BGCOLOR='#FFFF99'><B>Clock Data:</B></TD>
<TD COLSPAN='2'><A HREF_DISABLED='D:/TimeTagger/timetagger/core\TimeTaggerController_par.xrpt?&DataKey=ClocksData'>Clock Report</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Timing Constraints:</B></TD>
<TD>
<A HREF_DISABLED='D:/TimeTagger/timetagger/core\TimeTaggerController.ptwx?&DataKey=ConstraintsData'>All Constraints Met</A></TD>
<TD BGCOLOR='#FFFF99'><B>&nbsp;</B></TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='1'><B>Failing Constraints</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=FailingConstraints"><B>[-]</B></a></TD></TR>
<TR ALIGN=LEFT BGCOLOR='#FFFF99'><TD COLSPAN='2'><B>All Constraints Were Met</B></TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Clock Report</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=ClockReport"><B>[-]</B></a></TD></TR>
<TR ALIGN=CENTER BGCOLOR='#FFFF99'><TD ALIGN=LEFT><B> Clock Net </B></TD><TD ALIGN=LEFT><B> Resource </B></TD><TD ALIGN=LEFT><B>Locked</B></TD><TD ALIGN=LEFT><B>Fanout</B></TD><TD ALIGN=LEFT><B>Net Skew(ns)</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Max Delay(ns)</B></TD>
<TR ALIGN=CENTER><TD ALIGN=LEFT>clk_BUFGP</TD><TD>BUFGMUX_X2Y10</TD><TD>No</TD><TD ALIGN=RIGHT>5874</TD><TD ALIGN=RIGHT>0.212</TD><TD ALIGN=RIGHT COLSPAN='2'>0.381</TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>gpio_1_OBUF</TD><TD>BUFGMUX_X2Y11</TD><TD>No</TD><TD ALIGN=RIGHT>662</TD><TD ALIGN=RIGHT>0.202</TD><TD ALIGN=RIGHT COLSPAN='2'>0.374</TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>output_buffer/dcm_cl</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>k_180</TD><TD>BUFGMUX_X1Y10</TD><TD>No</TD><TD ALIGN=RIGHT>340</TD><TD ALIGN=RIGHT>0.170</TD><TD ALIGN=RIGHT COLSPAN='2'>0.377</TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>test_generator/lut_i</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>nput&lt;1&gt;</TD><TD>Local</TD><TD></TD><TD ALIGN=RIGHT>2</TD><TD ALIGN=RIGHT>0.263</TD><TD ALIGN=RIGHT COLSPAN='2'>1.410</TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>test_generator/clk</TD><TD>Local</TD><TD></TD><TD ALIGN=RIGHT>7</TD><TD ALIGN=RIGHT>0.038</TD><TD ALIGN=RIGHT COLSPAN='2'>2.189</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/TimeTagger/timetagger/core\TimeTaggerController.syr'>Synthesis Report</A></TD><TD>Current</TD><TD>Fr 24. Feb 12:00:20 2017</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='D:/TimeTagger/timetagger/core\_xmsgs/xst.xmsgs?&DataKey=Warning'>258 Warnings (258 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='D:/TimeTagger/timetagger/core\_xmsgs/xst.xmsgs?&DataKey=Info'>969 Infos (969 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/TimeTagger/timetagger/core\TimeTaggerController.bld'>Translation Report</A></TD><TD>Current</TD><TD>Fr 24. Feb 12:00:45 2017</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='D:/TimeTagger/timetagger/core\_xmsgs/ngdbuild.xmsgs?&DataKey=Warning'>1 Warning (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='D:/TimeTagger/timetagger/core\_xmsgs/ngdbuild.xmsgs?&DataKey=Info'>3 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/TimeTagger/timetagger/core\TimeTaggerController_map.mrp'>Map Report</A></TD><TD>Current</TD><TD>Fr 24. Feb 12:06:37 2017</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='D:/TimeTagger/timetagger/core\_xmsgs/map.xmsgs?&DataKey=Warning'>3 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='D:/TimeTagger/timetagger/core\_xmsgs/map.xmsgs?&DataKey=Info'>7 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/TimeTagger/timetagger/core\TimeTaggerController.par'>Place and Route Report</A></TD><TD>Current</TD><TD>Fr 24. Feb 12:07:35 2017</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='D:/TimeTagger/timetagger/core\_xmsgs/par.xmsgs?&DataKey=Warning'>3 Warnings (2 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD>Power Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/TimeTagger/timetagger/core\TimeTaggerController.twr'>Post-PAR Static Timing Report</A></TD><TD>Current</TD><TD>Fr 24. Feb 12:07:48 2017</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='D:/TimeTagger/timetagger/core\_xmsgs/trce.xmsgs?&DataKey=Info'>5 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/TimeTagger/timetagger/core\TimeTaggerController.bgn'>Bitgen Report</A></TD><TD>Current</TD><TD>Fr 24. Feb 12:09:13 2017</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='D:/TimeTagger/timetagger/core\_xmsgs/bitgen.xmsgs?&DataKey=Warning'>3 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='3'><B>Secondary Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=SecondaryReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD COLSPAN='2'><B>Generated</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/TimeTagger/timetagger/core\isim.log'>ISIM Simulator Log</A></TD><TD>Out of Date</TD><TD COLSPAN='2'>Fr 16. Dez 14:37:22 2016</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/TimeTagger/timetagger/core\usage_statistics_webtalk.html'>WebTalk Report</A></TD><TD>Current</TD><TD COLSPAN='2'>Fr 24. Feb 12:09:15 2017</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/TimeTagger/timetagger/core\webtalk.log'>WebTalk Log File</A></TD><TD>Current</TD><TD COLSPAN='2'>Fr 24. Feb 12:09:21 2017</TD></TR>
</TABLE>


<br><center><b>Date Generated:</b> 04/21/2017 - 16:46:49</center>
</BODY></HTML>