---
title: Motor_Temperature_Estimation_Integration_Manual
linkTitle: Motor_Temperature_Estimation_Integration_Manual
weight: 3
---

<p>1 Dependencies 3</p>
<p>1.1 SWCs 3</p>
<p>1.2 Global Functions(Non RTE) to be provided to Integration Project 3</p>
<p>2 Configuration 4</p>
<p>2.1 Build Time Config 4</p>
<p>2.2 Configuration Files to be provided by Integration Project 4</p>
<p>2.2.1 Da Vinci Parameter Configuration Changes 4</p>
<p>2.2.2 DaVinci Interrupt Configuration Changes 4</p>
<p>2.2.3 Manual Configuration Changes 4</p>
<p>3 Integration 5</p>
<p>3.1 Required Global Data Inputs 5</p>
<p>AmbTemp_DegC_f32 5</p>
<p>CtrlTempFinal_DegC_f32 5</p>
<p>EngTemp_DegC_f32 5</p>
<p>EstPkCurr_AmpSq_f32 5</p>
<p>HwVel_HwRadpS_f32 5</p>
<p>ScomAMDefeat_Cnt_lgc 5</p>
<p>ScomTempDataRcvd_Cnt_lgc 5</p>
<p>3.2 Required Global Data Outputs 5</p>
<p>AssistMechTempEst_DegC_f32 5</p>
<p>CuTempEst_DegC_f32 5</p>
<p>MagTempEst_DegC_f32 5</p>
<p>SiTempEst_DegC_f32 5</p>
<p>3.3 Specific Include Path present 5</p>
<p>4 Runnable Scheduling 6</p>
<p>5 Memory Mapping 7</p>
<p>5.1 Mapping 7</p>
<p>5.2 Usage 7</p>
<p>5.3 Non RTE NvM Blocks 7</p>
<p>5.4 RTE NvM Blocks 7</p>
<p>6 Compiler Settings 7</p>
<p>6.1 Preprocessor MACRO 7</p>
<p>6.2 Optimization Settings 7</p>
<p>7 Revision Control Log 8</p>
<h1 id="dependencies">Dependencies</h1>
<h2 id="swcs">SWCs</h2>
<table>
<colgroup>
<col style="width: 30%" />
<col style="width: 69%" />
</colgroup>
<thead>
<tr class="header">
<th>Module</th>
<th>Required Feature</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>None</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="global-functionsnon-rte-to-be-provided-to-integration-project">Global Functions(Non RTE) to be provided to Integration Project</h2>
<p>&lt; Global function (except the ones that are defined in RTE modules) that is defined in this component but used by other function&gt;</p>
<h2 id="section"></h2>
<h2 id="section-1"></h2>
<p>None</p>
<h1 id="configuration">Configuration</h1>
<h2 id="build-time-config">Build Time Config</h2>
<table style="width:100%;">
<colgroup>
<col style="width: 36%" />
<col style="width: 53%" />
<col style="width: 9%" />
</colgroup>
<thead>
<tr class="header">
<th>Modules</th>
<th>Notes</th>
<th></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>None</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="configuration-files-to-be-provided-by-integration-project">Configuration Files to be provided by Integration Project</h2>
<h2 class="unnumbered" id="section-2"></h2>
<p>Ap_MtrTempEst_Cfg.h generated by Ap_MtrTempEst_Cfg.h.tt</p>
<h3 id="da-vinci-parameter-configuration-changes">Da Vinci Parameter Configuration Changes</h3>
<table>
<colgroup>
<col style="width: 42%" />
<col style="width: 43%" />
<col style="width: 13%" />
</colgroup>
<thead>
<tr class="header">
<th>Parameter</th>
<th>Notes</th>
<th>SWC</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>MtrTempEstGeneral/MtrTempEstCPEnable</td>
<td>To enable checkpoints</td>
<td>MtrTempEst</td>
</tr>
</tbody>
</table>
<h3 id="davinci-interrupt-configuration-changes">DaVinci Interrupt Configuration Changes</h3>
<table>
<colgroup>
<col style="width: 16%" />
<col style="width: 9%" />
<col style="width: 38%" />
<col style="width: 34%" />
</colgroup>
<thead>
<tr class="header">
<th>ISR Name</th>
<th>VIM #</th>
<th>Priority Dependency</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>&lt;None&gt;</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h3 id="manual-configuration-changes">Manual Configuration Changes</h3>
<table>
<colgroup>
<col style="width: 39%" />
<col style="width: 47%" />
<col style="width: 12%" />
</colgroup>
<thead>
<tr class="header">
<th>Constant</th>
<th>Notes</th>
<th>SWC</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>&lt;None&gt;</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="section-3"></h2>
<table style="width:100%;">
<colgroup>
<col style="width: 36%" />
<col style="width: 53%" />
<col style="width: 9%" />
</colgroup>
<tbody>
<tr class="odd">
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="section-4"></h2>
<table>
<colgroup>
<col style="width: 39%" />
<col style="width: 47%" />
<col style="width: 12%" />
</colgroup>
<tbody>
<tr class="odd">
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h1 id="integration">Integration</h1>
<h2 id="required-global-data-inputs">Required Global Data Inputs</h2>
<h2 class="unnumbered" id="ambtemp_degc_f32">AmbTemp_DegC_f32</h2>
<h2 class="unnumbered" id="ctrltempfinal_degc_f32">CtrlTempFinal_DegC_f32</h2>
<h2 class="unnumbered" id="engtemp_degc_f32">EngTemp_DegC_f32</h2>
<h2 class="unnumbered" id="estpkcurr_ampsq_f32">EstPkCurr_AmpSq_f32</h2>
<h2 class="unnumbered" id="hwvel_hwradps_f32">HwVel_HwRadpS_f32</h2>
<h2 class="unnumbered" id="scomamdefeat_cnt_lgc">ScomAMDefeat_Cnt_lgc</h2>
<h2 class="unnumbered" id="scomtempdatarcvd_cnt_lgc">ScomTempDataRcvd_Cnt_lgc</h2>
<h2 id="required-global-data-outputs">Required Global Data Outputs</h2>
<h2 class="unnumbered" id="assistmechtempest_degc_f32">AssistMechTempEst_DegC_f32</h2>
<h2 class="unnumbered" id="cutempest_degc_f32">CuTempEst_DegC_f32</h2>
<h2 class="unnumbered" id="magtempest_degc_f32">MagTempEst_DegC_f32</h2>
<h2 class="unnumbered" id="sitempest_degc_f32">SiTempEst_DegC_f32</h2>
<h2 id="specific-include-path-present">Specific Include Path present</h2>
<p>   &lt; No &gt;</p>
<h1 id="section-5"></h1>
<h2 id="section-6"></h2>
<h2 id="section-7"></h2>
<h2 id="section-8"></h2>
<h2 id="section-9"></h2>
<h1 id="runnable-scheduling">Runnable Scheduling </h1>
<p> This section specifies the required runnable scheduling.</p>
<table style="width:100%;">
<colgroup>
<col style="width: 25%" />
<col style="width: 54%" />
<col style="width: 20%" />
</colgroup>
<thead>
<tr class="header">
<th>Init</th>
<th>Scheduling Requirements</th>
<th>Trigger</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>MtrTempEst_Init1</td>
<td>Call from RTE before first call of component periodic functions</td>
<td>RTE init</td>
</tr>
</tbody>
</table>
<table style="width:100%;">
<colgroup>
<col style="width: 25%" />
<col style="width: 54%" />
<col style="width: 20%" />
</colgroup>
<thead>
<tr class="header">
<th>Runnable</th>
<th>Scheduling Requirements</th>
<th>Trigger</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>MtrTempEst_Per1</td>
<td>None</td>
<td>RTE 100ms</td>
</tr>
</tbody>
</table>
<h1 id="section-10"></h1>
<table style="width:100%;">
<colgroup>
<col style="width: 25%" />
<col style="width: 54%" />
<col style="width: 20%" />
</colgroup>
<tbody>
<tr class="odd">
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h1 id="memory-mapping">Memory Mapping</h1>
<h2 id="mapping">Mapping</h2>
<table>
<colgroup>
<col style="width: 71%" />
<col style="width: 15%" />
<col style="width: 13%" />
</colgroup>
<thead>
<tr class="header">
<th>Memory Section</th>
<th>Contents</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>MTRTEMPEST_START_SEC_VAR_CLEARED_UNSPECIFIED</td>
<td></td>
<td></td>
</tr>
<tr class="even">
<td>MTRTEMPEST_START_SEC_VAR_CLEARED_BOOLEAN</td>
<td></td>
<td></td>
</tr>
<tr class="odd">
<td>MTRTEMPEST_START_SEC_VAR_CLEARED_32</td>
<td></td>
<td></td>
</tr>
<tr class="even">
<td>RTE_START_SEC_AP_MTRTEMPEST_APPL_CODE</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<p>* Each …START_SEC… constant is terminated by a …STOP_SEC… constant as specified in the AUTOSAR Memory Mapping requirements.</p>
<h2 id="usage">Usage</h2>
<table>
<colgroup>
<col style="width: 55%" />
<col style="width: 23%" />
<col style="width: 21%" />
</colgroup>
<thead>
<tr class="header">
<th>Feature</th>
<th>RAM</th>
<th>ROM</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<p>Table 1: ARM Cortex R4 Memory Usage</p>
<h2 id="non-rte-nvm-blocks">Non RTE NvM Blocks</h2>
<table>
<colgroup>
<col style="width: 100%" />
</colgroup>
<thead>
<tr class="header">
<th>Block Name</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>&lt;NVM block used Non RTE functions &gt;</td>
</tr>
</tbody>
</table>
<p>Note : Size of the NVM block if configured in developer</p>
<h2 id="rte-nvm-blocks"> RTE NvM Blocks</h2>
<table>
<colgroup>
<col style="width: 100%" />
</colgroup>
<thead>
<tr class="header">
<th>Block Name</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>&lt;NVM block used in RTE functions &gt;</td>
</tr>
</tbody>
</table>
<p>Note : Size of the NVM block if configured in developer</p>
<h1 id="compiler-settings">Compiler Settings</h1>
<h2 id="preprocessor-macro"> Preprocessor MACRO</h2>
<p>&lt;Define all the preprocessor Macros needed and conditions when needed&gt;.</p>
<h2 id="optimization-settings">Optimization Settings</h2>
<p>&lt;Define Optimization levels that are needed and conditions when needed&gt;.</p>
<h2 class="unnumbered" id="section-11"></h2>
<h1 id="revision-control-log">Revision Control Log</h1>
<table>
<colgroup>
<col style="width: 7%" />
<col style="width: 71%" />
<col style="width: 12%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Rev #</strong></td>
<td><strong>Change Description</strong></td>
<td><strong>Date</strong></td>
<td><strong>Author</strong></td>
</tr>
<tr class="even">
<td>1</td>
<td>Initial version</td>
<td>25-Mar-13</td>
<td>Selva</td>
</tr>
<tr class="odd">
<td>2</td>
<td>Updated to latest integration manual template</td>
<td>4-Sep-13</td>
<td>KMC</td>
</tr>
</tbody>
</table>
