/* Copyright 2019 SiFive, Inc */
/* SPDX-License-Identifier: Apache-2.0 */
/* ----------------------------------- */
/* ----------------------------------- */

#ifndef METAL_PLATFORM_H
#define METAL_PLATFORM_H

/* From subsystem_pbus_clock */
#define METAL_FIXED_CLOCK__SUBSYSTEM_PBUS_CLOCK_CLOCK_FREQUENCY 25000000UL

#define METAL_FIXED_CLOCK

/* From clint@2000000 */
#define METAL_RISCV_CLINT0_2000000_BASE_ADDRESS 0x40a00000
#define METAL_RISCV_CLINT0_0_BASE_ADDRESS 0x40a00000
#define METAL_RISCV_CLINT0_2000000_SIZE 65536UL
#define METAL_RISCV_CLINT0_0_SIZE 65536UL

#define METAL_RISCV_CLINT0
#define METAL_RISCV_CLINT0_MSIP_BASE 0UL
#define METAL_RISCV_CLINT0_MTIMECMP_BASE 16384UL
#define METAL_RISCV_CLINT0_MTIME 49144UL

/* From interrupt_controller@c000000 */
#define METAL_RISCV_PLIC0_C000000_BASE_ADDRESS 0x40b00000
#define METAL_RISCV_PLIC0_0_BASE_ADDRESS 0x40b00000
#define METAL_RISCV_PLIC0_C000000_SIZE 67108864UL
#define METAL_RISCV_PLIC0_0_SIZE 67108864UL
#define METAL_RISCV_PLIC0_C000000_RISCV_MAX_PRIORITY 7UL
#define METAL_RISCV_PLIC0_0_RISCV_MAX_PRIORITY 7UL
#define METAL_RISCV_PLIC0_C000000_RISCV_NDEV 64UL
#define METAL_RISCV_PLIC0_0_RISCV_NDEV 64UL

#define METAL_RISCV_PLIC0
#define METAL_RISCV_PLIC0_PRIORITY_BASE 0UL
#define METAL_RISCV_PLIC0_PENDING_BASE 4096UL
#define METAL_RISCV_PLIC0_ENABLE_BASE 8192UL
#define METAL_RISCV_PLIC0_ENABLE_PER_HART 128UL
#define METAL_RISCV_PLIC0_CONTEXT_BASE 2097152UL
#define METAL_RISCV_PLIC0_CONTEXT_PER_HART 4096UL
#define METAL_RISCV_PLIC0_CONTEXT_THRESHOLD 0UL
#define METAL_RISCV_PLIC0_CONTEXT_CLAIM 4UL

/* From error_device@3000 */
#define METAL_SIFIVE_ERROR0_3000_BASE_ADDRESS 12288UL
#define METAL_SIFIVE_ERROR0_0_BASE_ADDRESS 12288UL
#define METAL_SIFIVE_ERROR0_3000_SIZE 4096UL
#define METAL_SIFIVE_ERROR0_0_SIZE 4096UL

#define METAL_SIFIVE_ERROR0

/* From global_external_interrupts */

#define METAL_SIFIVE_GLOBAL_EXTERNAL_INTERRUPTS0

/* From l2pf@2030000 */
#define METAL_SIFIVE_L2PF1_2030000_BASE_ADDRESS 33751040UL
#define METAL_SIFIVE_L2PF1_0_BASE_ADDRESS 33751040UL
#define METAL_SIFIVE_L2PF1_2030000_SIZE 8192UL
#define METAL_SIFIVE_L2PF1_0_SIZE 8192UL

#define METAL_SIFIVE_L2PF1
#define METAL_SIFIVE_L2PF1_BASIC_CONTROL 0UL
#define METAL_SIFIVE_L2PF1_USER_CONTROL 4UL

/* From pl2@10104000 */
#define METAL_SIFIVE_PL2CACHE0_10104000_BASE_ADDRESS 269500416UL
#define METAL_SIFIVE_PL2CACHE0_0_BASE_ADDRESS 269500416UL
#define METAL_SIFIVE_PL2CACHE0_10104000_SIZE 16384UL
#define METAL_SIFIVE_PL2CACHE0_0_SIZE 16384UL

#define METAL_SIFIVE_PL2CACHE0
#define METAL_SIFIVE_PL2CACHE0_CONFIG 0UL
#define METAL_SIFIVE_PL2CACHE0_ECCINJECTERROR 64UL
#define METAL_SIFIVE_PL2CACHE0_ECCINJECTERRORDONE 96UL
#define METAL_SIFIVE_PL2CACHE0_CFLUSH64 512UL
#define METAL_SIFIVE_PL2CACHE0_FLUSHCOUNT 520UL
#define METAL_SIFIVE_PL2CACHE0_CONFIGBITS 4104UL
#define METAL_SIFIVE_PL2CACHE0_PMEVENTSELECT0 8192UL
#define METAL_SIFIVE_PL2CACHE0_PMCLIENTFILTER 10240UL
#define METAL_SIFIVE_PL2CACHE0_PMEVENTCOUNTER0 12288UL

/* From teststatus@4000 */
#define METAL_SIFIVE_TEST0_4000_BASE_ADDRESS 16384UL
#define METAL_SIFIVE_TEST0_0_BASE_ADDRESS 16384UL
#define METAL_SIFIVE_TEST0_4000_SIZE 4096UL
#define METAL_SIFIVE_TEST0_0_SIZE 4096UL

#define METAL_SIFIVE_TEST0
#define METAL_SIFIVE_TEST0_FINISHER_OFFSET 0UL

#endif /* METAL_PLATFORM_H*/
