

================================================================
== Vivado HLS Report for 'Loop_loop_height_pro'
================================================================
* Date:           Sun Aug 16 08:57:31 2020

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        VIP
* Solution:       VIP
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.15|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1233601|  1233601|  1233601|  1233601|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |  1233600|  1233600|      1285|          -|          -|   960|    no    |
        | + loop_width  |     1282|     1282|         4|          1|          1|  1280|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      1|      -|      -|
|Expression       |        -|      -|      0|    358|
|FIFO             |        6|      -|    234|    402|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    222|
|Register         |        0|      -|    340|     96|
+-----------------+---------+-------+-------+-------+
|Total            |        6|      1|    574|   1078|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        5|      1|      1|      6|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |vip1_m_mul_mul_10bkb_U11  |vip1_m_mul_mul_10bkb  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    +------------------------------+---------+----+----+------+-----+---------+
    |             Name             | BRAM_18K| FF | LUT| Depth| Bits| Size:D*B|
    +------------------------------+---------+----+----+------+-----+---------+
    |imag2_0_data_stream_1_fifo_U  |        1|  39|  67|   640|    8|     5120|
    |imag2_0_data_stream_2_fifo_U  |        1|  39|  67|   640|    8|     5120|
    |imag2_0_data_stream_s_fifo_U  |        1|  39|  67|   640|    8|     5120|
    |imag3_0_data_stream_1_fifo_U  |        1|  39|  67|   640|    8|     5120|
    |imag3_0_data_stream_2_fifo_U  |        1|  39|  67|   640|    8|     5120|
    |imag3_0_data_stream_s_fifo_U  |        1|  39|  67|   640|    8|     5120|
    +------------------------------+---------+----+----+------+-----+---------+
    |Total                         |        6| 234| 402|  3840|   48|    30720|
    +------------------------------+---------+----+----+------+-----+---------+

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_315_p2                     |     +    |      0|  0|  17|          10|           1|
    |j_V_fu_333_p2                     |     +    |      0|  0|  18|          11|           1|
    |tmp_12_fu_404_p2                  |     +    |      0|  0|  16|           9|           9|
    |tmp_13_fu_418_p2                  |     +    |      0|  0|  17|          10|          10|
    |tmp_18_fu_376_p2                  |     +    |      0|  0|  16|           9|           9|
    |tmp_20_fu_390_p2                  |     +    |      0|  0|  17|          10|          10|
    |ap_condition_182                  |    and   |      0|  0|   8|           1|           1|
    |ap_condition_350                  |    and   |      0|  0|   8|           1|           1|
    |ap_condition_598                  |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op58_read_state4     |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op68_read_state4     |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op97_read_state4     |    and   |      0|  0|   8|           1|           1|
    |or_cond_fu_345_p2                 |    and   |      0|  0|   8|           1|           1|
    |p_not_tmp_s_fu_429_p2             |    and   |      0|  0|   8|           1|           1|
    |s_val_1_fu_448_p2                 |    and   |      0|  0|   8|           1|           1|
    |s_val_2_fu_454_p2                 |    and   |      0|  0|   8|           1|           1|
    |exitcond1_fu_309_p2               |   icmp   |      0|  0|  13|          10|           8|
    |exitcond_fu_327_p2                |   icmp   |      0|  0|  13|          11|          11|
    |not_tmp_s_fu_362_p2               |   icmp   |      0|  0|  13|          11|           9|
    |tmp_5_fu_321_p2                   |   icmp   |      0|  0|  13|          10|           9|
    |tmp_7_fu_339_p2                   |   icmp   |      0|  0|  13|          11|          10|
    |tmp_8_fu_356_p2                   |   icmp   |      0|  0|  13|          11|           9|
    |tmp_s_fu_350_p2                   |   icmp   |      0|  0|  13|          11|           8|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   8|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   8|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   8|           1|           1|
    |ap_block_state6_pp0_stage0_iter3  |    or    |      0|  0|   8|           1|           1|
    |p_not_tmp_1_fu_434_p2             |    or    |      0|  0|   8|           1|           1|
    |s_val_0_3_fu_438_p2               |    or    |      0|  0|   8|           1|           1|
    |imag3_0_data_stream_1_din         |  select  |      0|  0|   2|           1|           2|
    |imag3_0_data_stream_2_din         |  select  |      0|  0|   2|           1|           2|
    |imag3_0_data_stream_s_din         |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   8|           2|           1|
    |not_tmp_1_fu_424_p2               |    xor   |      0|  0|   8|           1|           2|
    |not_tmp_2_fu_443_p2               |    xor   |      0|  0|   8|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 358|         158|         133|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                     |  27|          5|    1|          5|
    |ap_done                                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                       |   9|          2|    1|          2|
    |ap_phi_mux_storemerge256_in_in_phi_fu_267_p4  |  15|          3|   10|         30|
    |ap_phi_mux_tmp_22_phi_fu_276_p6               |   9|          2|    8|         16|
    |ap_phi_mux_tmp_23_phi_fu_288_p6               |   9|          2|    8|         16|
    |ap_phi_mux_tmp_24_phi_fu_300_p6               |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_tmp_22_reg_273           |  15|          3|    8|         24|
    |ap_phi_reg_pp0_iter2_tmp_23_reg_285           |  15|          3|    8|         24|
    |ap_phi_reg_pp0_iter2_tmp_24_reg_297           |  15|          3|    8|         24|
    |imag0_0_data_stream_0_V_blk_n                 |   9|          2|    1|          2|
    |imag0_0_data_stream_1_V_blk_n                 |   9|          2|    1|          2|
    |imag0_0_data_stream_2_V_blk_n                 |   9|          2|    1|          2|
    |imag_1_data_stream_0_V_blk_n                  |   9|          2|    1|          2|
    |imag_1_data_stream_1_V_blk_n                  |   9|          2|    1|          2|
    |imag_1_data_stream_2_V_blk_n                  |   9|          2|    1|          2|
    |real_start                                    |   9|          2|    1|          2|
    |t_V_1_reg_253                                 |   9|          2|   11|         22|
    |t_V_reg_242                                   |   9|          2|   10|         20|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 222|         47|   90|        217|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   4|   0|    4|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_22_reg_273  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_tmp_23_reg_285  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_tmp_24_reg_297  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_tmp_22_reg_273  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_tmp_23_reg_285  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_tmp_24_reg_297  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_tmp_22_reg_273  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_tmp_23_reg_285  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_tmp_24_reg_297  |   8|   0|    8|          0|
    |exitcond_reg_557                     |   1|   0|    1|          0|
    |i_V_reg_547                          |  10|   0|   10|          0|
    |not_tmp_s_reg_586                    |   1|   0|    1|          0|
    |or_cond_reg_570                      |   1|   0|    1|          0|
    |s_val_0_reg_632                      |   8|   0|    8|          0|
    |start_once_reg                       |   1|   0|    1|          0|
    |t_V_1_reg_253                        |  11|   0|   11|          0|
    |t_V_reg_242                          |  10|   0|   10|          0|
    |tmp_13_reg_597                       |  10|   0|   10|          0|
    |tmp_20_reg_592                       |  10|   0|   10|          0|
    |tmp_5_reg_552                        |   1|   0|    1|          0|
    |tmp_7_reg_566                        |   1|   0|    1|          0|
    |tmp_8_reg_580                        |   1|   0|    1|          0|
    |tmp_s_reg_574                        |   1|   0|    1|          0|
    |exitcond_reg_557                     |  64|  32|    1|          0|
    |or_cond_reg_570                      |  64|  32|    1|          0|
    |tmp_7_reg_566                        |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 340|  96|  151|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |   Loop_loop_height_pro  | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |   Loop_loop_height_pro  | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |   Loop_loop_height_pro  | return value |
|start_full_n                     |  in |    1| ap_ctrl_hs |   Loop_loop_height_pro  | return value |
|ap_done                          | out |    1| ap_ctrl_hs |   Loop_loop_height_pro  | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs |   Loop_loop_height_pro  | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |   Loop_loop_height_pro  | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |   Loop_loop_height_pro  | return value |
|start_out                        | out |    1| ap_ctrl_hs |   Loop_loop_height_pro  | return value |
|start_write                      | out |    1| ap_ctrl_hs |   Loop_loop_height_pro  | return value |
|imag_1_data_stream_0_V_din       | out |    8|   ap_fifo  |  imag_1_data_stream_0_V |    pointer   |
|imag_1_data_stream_0_V_full_n    |  in |    1|   ap_fifo  |  imag_1_data_stream_0_V |    pointer   |
|imag_1_data_stream_0_V_write     | out |    1|   ap_fifo  |  imag_1_data_stream_0_V |    pointer   |
|imag_1_data_stream_1_V_din       | out |    8|   ap_fifo  |  imag_1_data_stream_1_V |    pointer   |
|imag_1_data_stream_1_V_full_n    |  in |    1|   ap_fifo  |  imag_1_data_stream_1_V |    pointer   |
|imag_1_data_stream_1_V_write     | out |    1|   ap_fifo  |  imag_1_data_stream_1_V |    pointer   |
|imag_1_data_stream_2_V_din       | out |    8|   ap_fifo  |  imag_1_data_stream_2_V |    pointer   |
|imag_1_data_stream_2_V_full_n    |  in |    1|   ap_fifo  |  imag_1_data_stream_2_V |    pointer   |
|imag_1_data_stream_2_V_write     | out |    1|   ap_fifo  |  imag_1_data_stream_2_V |    pointer   |
|imag0_0_data_stream_0_V_dout     |  in |    8|   ap_fifo  | imag0_0_data_stream_0_V |    pointer   |
|imag0_0_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | imag0_0_data_stream_0_V |    pointer   |
|imag0_0_data_stream_0_V_read     | out |    1|   ap_fifo  | imag0_0_data_stream_0_V |    pointer   |
|imag0_0_data_stream_1_V_dout     |  in |    8|   ap_fifo  | imag0_0_data_stream_1_V |    pointer   |
|imag0_0_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  | imag0_0_data_stream_1_V |    pointer   |
|imag0_0_data_stream_1_V_read     | out |    1|   ap_fifo  | imag0_0_data_stream_1_V |    pointer   |
|imag0_0_data_stream_2_V_dout     |  in |    8|   ap_fifo  | imag0_0_data_stream_2_V |    pointer   |
|imag0_0_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  | imag0_0_data_stream_2_V |    pointer   |
|imag0_0_data_stream_2_V_read     | out |    1|   ap_fifo  | imag0_0_data_stream_2_V |    pointer   |
+---------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	7  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	3  / true
7 --> 
	2  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imag_1_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imag_1_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imag_1_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imag0_0_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imag0_0_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imag0_0_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%imag2_0_data_stream_s = alloca i8, align 1" [VIP/vip.cpp:232]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @imag2_0_OC_data_stre_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 640, i32 640, i8* %imag2_0_data_stream_s, i8* %imag2_0_data_stream_s)"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imag2_0_data_stream_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%imag2_0_data_stream_1 = alloca i8, align 1" [VIP/vip.cpp:232]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @imag2_0_OC_data_stre_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 640, i32 640, i8* %imag2_0_data_stream_1, i8* %imag2_0_data_stream_1)"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imag2_0_data_stream_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%imag2_0_data_stream_2 = alloca i8, align 1" [VIP/vip.cpp:232]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @imag2_0_OC_data_stre, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 640, i32 640, i8* %imag2_0_data_stream_2, i8* %imag2_0_data_stream_2)"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imag2_0_data_stream_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%imag3_0_data_stream_s = alloca i8, align 1" [VIP/vip.cpp:234]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @imag3_0_OC_data_stre_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 640, i32 640, i8* %imag3_0_data_stream_s, i8* %imag3_0_data_stream_s)"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imag3_0_data_stream_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%imag3_0_data_stream_1 = alloca i8, align 1" [VIP/vip.cpp:234]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @imag3_0_OC_data_stre_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 640, i32 640, i8* %imag3_0_data_stream_1, i8* %imag3_0_data_stream_1)"
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imag3_0_data_stream_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%imag3_0_data_stream_2 = alloca i8, align 1" [VIP/vip.cpp:234]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @imag3_0_OC_data_stre, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 640, i32 640, i8* %imag3_0_data_stream_2, i8* %imag3_0_data_stream_2)"
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imag3_0_data_stream_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "br label %0" [VIP/vip.cpp:257]

 <State 2> : 2.70ns
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%t_V = phi i10 [ 0, %newFuncRoot ], [ %i_V, %1 ]"
ST_2 : Operation 34 [1/1] (1.77ns)   --->   "%exitcond1 = icmp eq i10 %t_V, -64" [VIP/vip.cpp:257]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 960, i64 960, i64 960)"
ST_2 : Operation 36 [1/1] (1.95ns)   --->   "%i_V = add i10 %t_V, 1" [VIP/vip.cpp:257]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.exitStub, label %3" [VIP/vip.cpp:257]
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str16) nounwind" [VIP/vip.cpp:257]
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16)" [VIP/vip.cpp:257]
ST_2 : Operation 40 [1/1] (1.77ns)   --->   "%tmp_5 = icmp ult i10 %t_V, 480" [VIP/vip.cpp:262]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.76ns)   --->   "br label %2" [VIP/vip.cpp:258]
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "ret void"

 <State 3> : 3.74ns
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%t_V_1 = phi i11 [ 0, %3 ], [ %j_V, %"operator<<.exit1" ]"
ST_3 : Operation 44 [1/1] (1.88ns)   --->   "%exitcond = icmp eq i11 %t_V_1, -768" [VIP/vip.cpp:258]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1280, i64 1280, i64 1280)"
ST_3 : Operation 46 [1/1] (1.97ns)   --->   "%j_V = add i11 %t_V_1, 1" [VIP/vip.cpp:258]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %1, label %4" [VIP/vip.cpp:258]
ST_3 : Operation 48 [1/1] (1.88ns)   --->   "%tmp_7 = icmp ult i11 %t_V_1, 640" [VIP/vip.cpp:262]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.93ns)   --->   "%or_cond = and i1 %tmp_5, %tmp_7" [VIP/vip.cpp:262]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %"operator>>.exit300", label %7" [VIP/vip.cpp:262]
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %_ifconv, label %6" [VIP/vip.cpp:267]
ST_3 : Operation 52 [1/1] (1.88ns)   --->   "%tmp_s = icmp ult i11 %t_V_1, 160" [VIP/vip.cpp:269]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.88ns)   --->   "%tmp_8 = icmp ult i11 %t_V_1, 320" [VIP/vip.cpp:275]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.88ns)   --->   "%not_tmp_s = icmp ugt i11 %t_V_1, 479" [VIP/vip.cpp:281]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 7.48ns
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str39)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:617->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->VIP/vip.cpp:294]
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:621->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->VIP/vip.cpp:294]
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %"operator>>.exit292", label %"operator>>.exit"" [VIP/vip.cpp:292]
ST_4 : Operation 58 [1/1] (3.63ns)   --->   "%tmp_35 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %imag3_0_data_stream_s)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:624->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->VIP/vip.cpp:302]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i8 %tmp_35 to i9" [VIP/vip.cpp:303]
ST_4 : Operation 60 [1/1] (3.63ns)   --->   "%tmp_36 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %imag3_0_data_stream_1)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:624->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->VIP/vip.cpp:302]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i8 %tmp_36 to i9" [VIP/vip.cpp:303]
ST_4 : Operation 62 [1/1] (1.91ns)   --->   "%tmp_18 = add i9 %tmp_23_cast, %tmp_22_cast" [VIP/vip.cpp:303]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i9 %tmp_18 to i10" [VIP/vip.cpp:303]
ST_4 : Operation 64 [1/1] (3.63ns)   --->   "%tmp_32 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %imag3_0_data_stream_2)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:624->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->VIP/vip.cpp:302]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i8 %tmp_32 to i10" [VIP/vip.cpp:303]
ST_4 : Operation 66 [1/1] (1.93ns)   --->   "%tmp_20 = add i10 %tmp_25_cast, %tmp_24_cast" [VIP/vip.cpp:303]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str39, i32 %tmp_11)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:626->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->VIP/vip.cpp:302]
ST_4 : Operation 68 [1/1] (3.63ns)   --->   "%tmp_33 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %imag2_0_data_stream_s)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:624->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->VIP/vip.cpp:294]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i8 %tmp_33 to i9" [VIP/vip.cpp:295]
ST_4 : Operation 70 [1/1] (3.63ns)   --->   "%tmp_34 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %imag2_0_data_stream_1)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:624->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->VIP/vip.cpp:294]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i8 %tmp_34 to i9" [VIP/vip.cpp:295]
ST_4 : Operation 72 [1/1] (1.91ns)   --->   "%tmp_12 = add i9 %tmp_16_cast, %tmp_15_cast" [VIP/vip.cpp:295]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i9 %tmp_12 to i10" [VIP/vip.cpp:295]
ST_4 : Operation 74 [1/1] (3.63ns)   --->   "%tmp_25 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %imag2_0_data_stream_2)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:624->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->VIP/vip.cpp:294]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i8 %tmp_25 to i10" [VIP/vip.cpp:295]
ST_4 : Operation 76 [1/1] (1.93ns)   --->   "%tmp_13 = add i10 %tmp_18_cast, %tmp_17_cast" [VIP/vip.cpp:295]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str39, i32 %tmp_11)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:626->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->VIP/vip.cpp:294]
ST_4 : Operation 78 [1/1] (0.93ns)   --->   "%not_tmp_1 = xor i1 %tmp_8, true" [VIP/vip.cpp:275]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%p_not_tmp_s = and i1 %not_tmp_s, %not_tmp_1" [VIP/vip.cpp:275]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%p_not_tmp_1 = or i1 %tmp_8, %not_tmp_s" [VIP/vip.cpp:275]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%s_val_0_3 = or i1 %tmp_s, %p_not_tmp_s" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:648->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->VIP/vip.cpp:290]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.93ns)   --->   "%not_tmp_2 = xor i1 %tmp_s, true" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:648->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->VIP/vip.cpp:290]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%s_val_1 = and i1 %p_not_tmp_1, %not_tmp_2" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:648->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->VIP/vip.cpp:290]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node tmp_3)   --->   "%s_val_2 = and i1 %not_tmp_2, %not_tmp_1" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:648->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->VIP/vip.cpp:290]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_3 = select i1 %s_val_2, i8 -1, i8 0" [VIP/vip.cpp:271]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_6 = select i1 %s_val_1, i8 -1, i8 0" [VIP/vip.cpp:271]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_9 = select i1 %s_val_0_3, i8 -1, i8 0" [VIP/vip.cpp:271]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str28)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:641->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->VIP/vip.cpp:290]
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:645->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->VIP/vip.cpp:290]
ST_4 : Operation 90 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %imag3_0_data_stream_s, i8 %tmp_9)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:648->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->VIP/vip.cpp:290]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_4 : Operation 91 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %imag3_0_data_stream_1, i8 %tmp_6)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:648->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->VIP/vip.cpp:290]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_4 : Operation 92 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %imag3_0_data_stream_2, i8 %tmp_3)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:648->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->VIP/vip.cpp:290]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str28, i32 %tmp_10)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:650->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->VIP/vip.cpp:290]
ST_4 : Operation 94 [1/1] (1.81ns)   --->   "br label %"operator<<.exit1"" [VIP/vip.cpp:291]
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str39)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:617->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->VIP/vip.cpp:264]
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:621->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->VIP/vip.cpp:264]
ST_4 : Operation 97 [1/1] (3.63ns)   --->   "%tmp_14 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %imag0_0_data_stream_0_V)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:624->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->VIP/vip.cpp:264]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_4 : Operation 98 [1/1] (3.63ns)   --->   "%tmp_15 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %imag0_0_data_stream_1_V)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:624->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->VIP/vip.cpp:264]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_4 : Operation 99 [1/1] (3.63ns)   --->   "%tmp_16 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %imag0_0_data_stream_2_V)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:624->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->VIP/vip.cpp:264]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str39, i32 %tmp_2)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:626->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->VIP/vip.cpp:264]
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str28)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:641->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->VIP/vip.cpp:265]
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:645->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->VIP/vip.cpp:265]
ST_4 : Operation 103 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %imag2_0_data_stream_s, i8 %tmp_14)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:648->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->VIP/vip.cpp:265]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_4 : Operation 104 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %imag2_0_data_stream_1, i8 %tmp_15)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:648->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->VIP/vip.cpp:265]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_4 : Operation 105 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %imag2_0_data_stream_2, i8 %tmp_16)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:648->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->VIP/vip.cpp:265]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str28, i32 %tmp_4)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:650->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->VIP/vip.cpp:265]
ST_4 : Operation 107 [1/1] (1.81ns)   --->   "br label %"operator<<.exit1"" [VIP/vip.cpp:266]

 <State 5> : 8.15ns
ST_5 : Operation 108 [1/1] (1.76ns)   --->   "br label %5"
ST_5 : Operation 109 [1/1] (1.76ns)   --->   "br label %5" [VIP/vip.cpp:299]
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%storemerge256_in_in = phi i10 [ %tmp_20, %"operator>>.exit" ], [ %tmp_13, %"operator>>.exit292" ]" [VIP/vip.cpp:303]
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%zext_cast = zext i10 %storemerge256_in_in to i22" [VIP/vip.cpp:295]
ST_5 : Operation 112 [1/1] (6.38ns)   --->   "%mul = mul i22 %zext_cast, 1366" [VIP/vip.cpp:295]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%s_val_0 = call i8 @_ssdm_op_PartSelect.i8.i22.i32.i32(i22 %mul, i32 12, i32 19)" [VIP/vip.cpp:296]

 <State 6> : 5.45ns
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str17) nounwind" [VIP/vip.cpp:258]
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str17)" [VIP/vip.cpp:258]
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [VIP/vip.cpp:260]
ST_6 : Operation 117 [1/1] (1.81ns)   --->   "br label %"operator<<.exit1""
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_22 = phi i8 [ %tmp_14, %"operator>>.exit300" ], [ %tmp_9, %_ifconv ], [ %s_val_0, %5 ]"
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_23 = phi i8 [ %tmp_15, %"operator>>.exit300" ], [ %tmp_6, %_ifconv ], [ %s_val_0, %5 ]"
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_24 = phi i8 [ %tmp_16, %"operator>>.exit300" ], [ %tmp_3, %_ifconv ], [ %s_val_0, %5 ]"
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str37)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:641->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->VIP/vip.cpp:308]
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:645->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->VIP/vip.cpp:308]
ST_6 : Operation 123 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %imag_1_data_stream_0_V, i8 %tmp_22)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:648->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->VIP/vip.cpp:308]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_6 : Operation 124 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %imag_1_data_stream_1_V, i8 %tmp_23)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:648->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->VIP/vip.cpp:308]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_6 : Operation 125 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %imag_1_data_stream_2_V, i8 %tmp_24)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:648->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->VIP/vip.cpp:308]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 640> <FIFO>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str37, i32 %tmp_26)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:650->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->VIP/vip.cpp:308]
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str17, i32 %tmp_1)" [VIP/vip.cpp:310]
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "br label %2" [VIP/vip.cpp:258]

 <State 7> : 0.00ns
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp)" [VIP/vip.cpp:312]
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "br label %0" [VIP/vip.cpp:257]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imag_1_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imag_1_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imag_1_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imag0_0_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imag0_0_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imag0_0_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8            (specinterface    ) [ 00000000]
StgValue_9            (specinterface    ) [ 00000000]
StgValue_10           (specinterface    ) [ 00000000]
StgValue_11           (specinterface    ) [ 00000000]
StgValue_12           (specinterface    ) [ 00000000]
StgValue_13           (specinterface    ) [ 00000000]
imag2_0_data_stream_s (alloca           ) [ 01111111]
empty                 (specchannel      ) [ 00000000]
StgValue_16           (specinterface    ) [ 00000000]
imag2_0_data_stream_1 (alloca           ) [ 01111111]
empty_30              (specchannel      ) [ 00000000]
StgValue_19           (specinterface    ) [ 00000000]
imag2_0_data_stream_2 (alloca           ) [ 01111111]
empty_31              (specchannel      ) [ 00000000]
StgValue_22           (specinterface    ) [ 00000000]
imag3_0_data_stream_s (alloca           ) [ 01111111]
empty_32              (specchannel      ) [ 00000000]
StgValue_25           (specinterface    ) [ 00000000]
imag3_0_data_stream_1 (alloca           ) [ 01111111]
empty_33              (specchannel      ) [ 00000000]
StgValue_28           (specinterface    ) [ 00000000]
imag3_0_data_stream_2 (alloca           ) [ 01111111]
empty_34              (specchannel      ) [ 00000000]
StgValue_31           (specinterface    ) [ 00000000]
StgValue_32           (br               ) [ 01111111]
t_V                   (phi              ) [ 00100000]
exitcond1             (icmp             ) [ 00111111]
StgValue_35           (speclooptripcount) [ 00000000]
i_V                   (add              ) [ 01111111]
StgValue_37           (br               ) [ 00000000]
StgValue_38           (specloopname     ) [ 00000000]
tmp                   (specregionbegin  ) [ 00011111]
tmp_5                 (icmp             ) [ 00011110]
StgValue_41           (br               ) [ 00111111]
StgValue_42           (ret              ) [ 00000000]
t_V_1                 (phi              ) [ 00010000]
exitcond              (icmp             ) [ 00111111]
StgValue_45           (speclooptripcount) [ 00000000]
j_V                   (add              ) [ 00111111]
StgValue_47           (br               ) [ 00000000]
tmp_7                 (icmp             ) [ 00111111]
or_cond               (and              ) [ 00111111]
StgValue_50           (br               ) [ 00000000]
StgValue_51           (br               ) [ 00000000]
tmp_s                 (icmp             ) [ 00011000]
tmp_8                 (icmp             ) [ 00011000]
not_tmp_s             (icmp             ) [ 00011000]
tmp_11                (specregionbegin  ) [ 00000000]
StgValue_56           (specprotocol     ) [ 00000000]
StgValue_57           (br               ) [ 00000000]
tmp_35                (read             ) [ 00000000]
tmp_22_cast           (zext             ) [ 00000000]
tmp_36                (read             ) [ 00000000]
tmp_23_cast           (zext             ) [ 00000000]
tmp_18                (add              ) [ 00000000]
tmp_25_cast           (zext             ) [ 00000000]
tmp_32                (read             ) [ 00000000]
tmp_24_cast           (zext             ) [ 00000000]
tmp_20                (add              ) [ 00010100]
empty_41              (specregionend    ) [ 00000000]
tmp_33                (read             ) [ 00000000]
tmp_15_cast           (zext             ) [ 00000000]
tmp_34                (read             ) [ 00000000]
tmp_16_cast           (zext             ) [ 00000000]
tmp_12                (add              ) [ 00000000]
tmp_18_cast           (zext             ) [ 00000000]
tmp_25                (read             ) [ 00000000]
tmp_17_cast           (zext             ) [ 00000000]
tmp_13                (add              ) [ 00010100]
empty_40              (specregionend    ) [ 00000000]
not_tmp_1             (xor              ) [ 00000000]
p_not_tmp_s           (and              ) [ 00000000]
p_not_tmp_1           (or               ) [ 00000000]
s_val_0_3             (or               ) [ 00000000]
not_tmp_2             (xor              ) [ 00000000]
s_val_1               (and              ) [ 00000000]
s_val_2               (and              ) [ 00000000]
tmp_3                 (select           ) [ 00111111]
tmp_6                 (select           ) [ 00111111]
tmp_9                 (select           ) [ 00111111]
tmp_10                (specregionbegin  ) [ 00000000]
StgValue_89           (specprotocol     ) [ 00000000]
StgValue_90           (write            ) [ 00000000]
StgValue_91           (write            ) [ 00000000]
StgValue_92           (write            ) [ 00000000]
empty_42              (specregionend    ) [ 00000000]
StgValue_94           (br               ) [ 00111111]
tmp_2                 (specregionbegin  ) [ 00000000]
StgValue_96           (specprotocol     ) [ 00000000]
tmp_14                (read             ) [ 00111111]
tmp_15                (read             ) [ 00111111]
tmp_16                (read             ) [ 00111111]
empty_38              (specregionend    ) [ 00000000]
tmp_4                 (specregionbegin  ) [ 00000000]
StgValue_102          (specprotocol     ) [ 00000000]
StgValue_103          (write            ) [ 00000000]
StgValue_104          (write            ) [ 00000000]
StgValue_105          (write            ) [ 00000000]
empty_39              (specregionend    ) [ 00000000]
StgValue_107          (br               ) [ 00111111]
StgValue_108          (br               ) [ 00000000]
StgValue_109          (br               ) [ 00000000]
storemerge256_in_in   (phi              ) [ 00010100]
zext_cast             (zext             ) [ 00000000]
mul                   (mul              ) [ 00000000]
s_val_0               (partselect       ) [ 00111011]
StgValue_114          (specloopname     ) [ 00000000]
tmp_1                 (specregionbegin  ) [ 00000000]
StgValue_116          (specpipeline     ) [ 00000000]
StgValue_117          (br               ) [ 00000000]
tmp_22                (phi              ) [ 00010010]
tmp_23                (phi              ) [ 00010010]
tmp_24                (phi              ) [ 00010010]
tmp_26                (specregionbegin  ) [ 00000000]
StgValue_122          (specprotocol     ) [ 00000000]
StgValue_123          (write            ) [ 00000000]
StgValue_124          (write            ) [ 00000000]
StgValue_125          (write            ) [ 00000000]
empty_36              (specregionend    ) [ 00000000]
empty_37              (specregionend    ) [ 00000000]
StgValue_128          (br               ) [ 00111111]
empty_35              (specregionend    ) [ 00000000]
StgValue_130          (br               ) [ 01111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imag_1_data_stream_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_1_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imag_1_data_stream_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_1_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="imag_1_data_stream_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_1_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="imag0_0_data_stream_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag0_0_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="imag0_0_data_stream_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag0_0_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="imag0_0_data_stream_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag0_0_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag2_0_OC_data_stre_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag2_0_OC_data_stre_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag2_0_OC_data_stre"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag3_0_OC_data_stre_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag3_0_OC_data_stre_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag3_0_OC_data_stre"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="imag2_0_data_stream_s_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imag2_0_data_stream_s/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="imag2_0_data_stream_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imag2_0_data_stream_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="imag2_0_data_stream_2_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imag2_0_data_stream_2/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="imag3_0_data_stream_s_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imag3_0_data_stream_s/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="imag3_0_data_stream_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imag3_0_data_stream_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="imag3_0_data_stream_2_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imag3_0_data_stream_2/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_35_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="3"/>
<pin id="137" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_35/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_36_read_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="3"/>
<pin id="142" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_36/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_32_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="3"/>
<pin id="147" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_32/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_33_read_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="8" slack="3"/>
<pin id="152" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_33/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_34_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="3"/>
<pin id="157" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_34/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_25_read_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="8" slack="3"/>
<pin id="162" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_25/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="StgValue_90_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="3"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_90/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="StgValue_91_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="3"/>
<pin id="173" dir="0" index="2" bw="8" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_91/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="StgValue_92_write_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="3"/>
<pin id="179" dir="0" index="2" bw="8" slack="0"/>
<pin id="180" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_92/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_14_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_15_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_16_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="StgValue_103_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="3"/>
<pin id="203" dir="0" index="2" bw="8" slack="0"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_103/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="StgValue_104_write_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="8" slack="3"/>
<pin id="210" dir="0" index="2" bw="8" slack="0"/>
<pin id="211" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_104/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="StgValue_105_write_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="3"/>
<pin id="217" dir="0" index="2" bw="8" slack="0"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_105/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="StgValue_123_write_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="0" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="0"/>
<pin id="224" dir="0" index="2" bw="8" slack="0"/>
<pin id="225" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_123/6 "/>
</bind>
</comp>

<comp id="228" class="1004" name="StgValue_124_write_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="0" index="2" bw="8" slack="0"/>
<pin id="232" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_124/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="StgValue_125_write_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="8" slack="0"/>
<pin id="238" dir="0" index="2" bw="8" slack="0"/>
<pin id="239" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_125/6 "/>
</bind>
</comp>

<comp id="242" class="1005" name="t_V_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="1"/>
<pin id="244" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="t_V_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="10" slack="0"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="253" class="1005" name="t_V_1_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="1"/>
<pin id="255" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V_1 (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="t_V_1_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="11" slack="0"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_1/3 "/>
</bind>
</comp>

<comp id="264" class="1005" name="storemerge256_in_in_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="266" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge256_in_in (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="storemerge256_in_in_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="10" slack="1"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge256_in_in/5 "/>
</bind>
</comp>

<comp id="273" class="1005" name="tmp_22_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="275" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_22 (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_22_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="2"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="8" slack="2"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="4" bw="8" slack="1"/>
<pin id="282" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="285" class="1005" name="tmp_23_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="287" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_23 (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_23_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="2"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="8" slack="2"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="4" bw="8" slack="1"/>
<pin id="294" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_23/6 "/>
</bind>
</comp>

<comp id="297" class="1005" name="tmp_24_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="299" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_24 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_24_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="2"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="8" slack="2"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="4" bw="8" slack="1"/>
<pin id="306" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_24/6 "/>
</bind>
</comp>

<comp id="309" class="1004" name="exitcond1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="10" slack="0"/>
<pin id="311" dir="0" index="1" bw="10" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="i_V_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="10" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_5_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="10" slack="0"/>
<pin id="323" dir="0" index="1" bw="10" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="exitcond_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="11" slack="0"/>
<pin id="329" dir="0" index="1" bw="11" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="j_V_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="11" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_7_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="11" slack="0"/>
<pin id="341" dir="0" index="1" bw="11" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="or_cond_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="1"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_s_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="11" slack="0"/>
<pin id="352" dir="0" index="1" bw="11" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_8_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="11" slack="0"/>
<pin id="358" dir="0" index="1" bw="11" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="not_tmp_s_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="11" slack="0"/>
<pin id="364" dir="0" index="1" bw="11" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_tmp_s/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_22_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22_cast/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_23_cast_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_18_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="8" slack="0"/>
<pin id="379" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_25_cast_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="9" slack="0"/>
<pin id="384" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_cast/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_24_cast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_20_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="9" slack="0"/>
<pin id="392" dir="0" index="1" bw="8" slack="0"/>
<pin id="393" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_15_cast_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_16_cast_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_12_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="0" index="1" bw="8" slack="0"/>
<pin id="407" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_18_cast_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="9" slack="0"/>
<pin id="412" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_17_cast_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_13_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="9" slack="0"/>
<pin id="420" dir="0" index="1" bw="8" slack="0"/>
<pin id="421" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="not_tmp_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_1/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="p_not_tmp_s_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_not_tmp_s/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_not_tmp_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="0" index="1" bw="1" slack="1"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_not_tmp_1/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="s_val_0_3_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="s_val_0_3/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="not_tmp_2_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="1"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_2/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="s_val_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="s_val_1/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="s_val_2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="s_val_2/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_3_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="8" slack="0"/>
<pin id="463" dir="0" index="2" bw="8" slack="0"/>
<pin id="464" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_6_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="8" slack="0"/>
<pin id="472" dir="0" index="2" bw="8" slack="0"/>
<pin id="473" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_9_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="8" slack="0"/>
<pin id="481" dir="0" index="2" bw="8" slack="0"/>
<pin id="482" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_cast_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="10" slack="0"/>
<pin id="489" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_cast/5 "/>
</bind>
</comp>

<comp id="491" class="1004" name="s_val_0_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="0"/>
<pin id="493" dir="0" index="1" bw="22" slack="0"/>
<pin id="494" dir="0" index="2" bw="5" slack="0"/>
<pin id="495" dir="0" index="3" bw="6" slack="0"/>
<pin id="496" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="s_val_0/5 "/>
</bind>
</comp>

<comp id="500" class="1007" name="mul_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="10" slack="0"/>
<pin id="502" dir="0" index="1" bw="22" slack="0"/>
<pin id="503" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/5 "/>
</bind>
</comp>

<comp id="507" class="1005" name="imag2_0_data_stream_s_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="0"/>
<pin id="509" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="imag2_0_data_stream_s "/>
</bind>
</comp>

<comp id="513" class="1005" name="imag2_0_data_stream_1_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="0"/>
<pin id="515" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="imag2_0_data_stream_1 "/>
</bind>
</comp>

<comp id="519" class="1005" name="imag2_0_data_stream_2_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="0"/>
<pin id="521" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="imag2_0_data_stream_2 "/>
</bind>
</comp>

<comp id="525" class="1005" name="imag3_0_data_stream_s_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="0"/>
<pin id="527" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="imag3_0_data_stream_s "/>
</bind>
</comp>

<comp id="531" class="1005" name="imag3_0_data_stream_1_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="imag3_0_data_stream_1 "/>
</bind>
</comp>

<comp id="537" class="1005" name="imag3_0_data_stream_2_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="imag3_0_data_stream_2 "/>
</bind>
</comp>

<comp id="543" class="1005" name="exitcond1_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="547" class="1005" name="i_V_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="10" slack="0"/>
<pin id="549" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="552" class="1005" name="tmp_5_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="557" class="1005" name="exitcond_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="1"/>
<pin id="559" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="561" class="1005" name="j_V_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="11" slack="0"/>
<pin id="563" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="566" class="1005" name="tmp_7_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="1"/>
<pin id="568" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="570" class="1005" name="or_cond_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="1"/>
<pin id="572" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="574" class="1005" name="tmp_s_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="1"/>
<pin id="576" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="580" class="1005" name="tmp_8_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="1"/>
<pin id="582" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="586" class="1005" name="not_tmp_s_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="1"/>
<pin id="588" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_tmp_s "/>
</bind>
</comp>

<comp id="592" class="1005" name="tmp_20_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="10" slack="1"/>
<pin id="594" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="597" class="1005" name="tmp_13_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="10" slack="1"/>
<pin id="599" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="602" class="1005" name="tmp_3_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="2"/>
<pin id="604" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="607" class="1005" name="tmp_6_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="2"/>
<pin id="609" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="612" class="1005" name="tmp_9_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="2"/>
<pin id="614" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="617" class="1005" name="tmp_14_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="2"/>
<pin id="619" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="622" class="1005" name="tmp_15_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="2"/>
<pin id="624" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="627" class="1005" name="tmp_16_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="2"/>
<pin id="629" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="632" class="1005" name="s_val_0_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="1"/>
<pin id="634" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="s_val_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="82" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="82" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="82" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="82" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="82" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="82" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="94" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="94" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="94" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="82" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="82" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="82" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="94" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="182" pin="2"/><net_sink comp="200" pin=2"/></net>

<net id="212"><net_src comp="94" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="188" pin="2"/><net_sink comp="207" pin=2"/></net>

<net id="219"><net_src comp="94" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="194" pin="2"/><net_sink comp="214" pin=2"/></net>

<net id="226"><net_src comp="94" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="0" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="94" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="2" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="94" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="4" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="44" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="62" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="284"><net_src comp="276" pin="6"/><net_sink comp="221" pin=2"/></net>

<net id="296"><net_src comp="288" pin="6"/><net_sink comp="228" pin=2"/></net>

<net id="308"><net_src comp="300" pin="6"/><net_sink comp="235" pin=2"/></net>

<net id="313"><net_src comp="246" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="46" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="246" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="52" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="246" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="60" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="257" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="64" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="257" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="68" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="257" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="70" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="339" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="257" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="72" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="257" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="74" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="257" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="76" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="134" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="139" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="368" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="144" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="382" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="386" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="149" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="154" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="396" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="404" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="159" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="410" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="414" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="86" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="424" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="442"><net_src comp="429" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="86" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="434" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="443" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="443" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="424" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="465"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="88" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="90" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="468"><net_src comp="460" pin="3"/><net_sink comp="176" pin=2"/></net>

<net id="474"><net_src comp="448" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="88" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="90" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="477"><net_src comp="469" pin="3"/><net_sink comp="170" pin=2"/></net>

<net id="483"><net_src comp="438" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="88" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="90" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="486"><net_src comp="478" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="490"><net_src comp="267" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="497"><net_src comp="98" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="100" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="499"><net_src comp="102" pin="0"/><net_sink comp="491" pin=3"/></net>

<net id="504"><net_src comp="487" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="96" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="506"><net_src comp="500" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="510"><net_src comp="110" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="516"><net_src comp="114" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="522"><net_src comp="118" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="528"><net_src comp="122" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="534"><net_src comp="126" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="540"><net_src comp="130" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="546"><net_src comp="309" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="315" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="555"><net_src comp="321" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="560"><net_src comp="327" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="333" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="569"><net_src comp="339" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="345" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="350" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="583"><net_src comp="356" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="589"><net_src comp="362" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="595"><net_src comp="390" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="600"><net_src comp="418" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="605"><net_src comp="460" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="610"><net_src comp="469" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="615"><net_src comp="478" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="620"><net_src comp="182" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="625"><net_src comp="188" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="630"><net_src comp="194" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="635"><net_src comp="491" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="276" pin=4"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="288" pin=4"/></net>

<net id="638"><net_src comp="632" pin="1"/><net_sink comp="300" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imag_1_data_stream_0_V | {6 }
	Port: imag_1_data_stream_1_V | {6 }
	Port: imag_1_data_stream_2_V | {6 }
 - Input state : 
	Port: Loop_loop_height_pro : imag0_0_data_stream_0_V | {4 }
	Port: Loop_loop_height_pro : imag0_0_data_stream_1_V | {4 }
	Port: Loop_loop_height_pro : imag0_0_data_stream_2_V | {4 }
  - Chain level:
	State 1
		empty : 1
		StgValue_16 : 1
		empty_30 : 1
		StgValue_19 : 1
		empty_31 : 1
		StgValue_22 : 1
		empty_32 : 1
		StgValue_25 : 1
		empty_33 : 1
		StgValue_28 : 1
		empty_34 : 1
		StgValue_31 : 1
	State 2
		exitcond1 : 1
		i_V : 1
		StgValue_37 : 2
		tmp_5 : 1
	State 3
		exitcond : 1
		j_V : 1
		StgValue_47 : 2
		tmp_7 : 1
		or_cond : 2
		StgValue_50 : 2
		StgValue_51 : 2
		tmp_s : 1
		tmp_8 : 1
		not_tmp_s : 1
	State 4
		tmp_18 : 1
		tmp_25_cast : 2
		tmp_20 : 3
		empty_41 : 1
		tmp_12 : 1
		tmp_18_cast : 2
		tmp_13 : 3
		empty_40 : 1
		StgValue_90 : 1
		StgValue_91 : 1
		StgValue_92 : 1
		empty_42 : 1
		empty_38 : 1
		empty_39 : 1
	State 5
		storemerge256_in_in : 1
		zext_cast : 2
		mul : 3
		s_val_0 : 4
	State 6
		tmp_22 : 1
		tmp_23 : 1
		tmp_24 : 1
		StgValue_123 : 2
		StgValue_124 : 2
		StgValue_125 : 2
		empty_36 : 1
		empty_37 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |         i_V_fu_315        |    0    |    0    |    17   |
|          |         j_V_fu_333        |    0    |    0    |    18   |
|    add   |       tmp_18_fu_376       |    0    |    0    |    15   |
|          |       tmp_20_fu_390       |    0    |    0    |    16   |
|          |       tmp_12_fu_404       |    0    |    0    |    15   |
|          |       tmp_13_fu_418       |    0    |    0    |    16   |
|----------|---------------------------|---------|---------|---------|
|          |      exitcond1_fu_309     |    0    |    0    |    13   |
|          |        tmp_5_fu_321       |    0    |    0    |    13   |
|          |      exitcond_fu_327      |    0    |    0    |    13   |
|   icmp   |        tmp_7_fu_339       |    0    |    0    |    13   |
|          |        tmp_s_fu_350       |    0    |    0    |    13   |
|          |        tmp_8_fu_356       |    0    |    0    |    13   |
|          |      not_tmp_s_fu_362     |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|          |       or_cond_fu_345      |    0    |    0    |    8    |
|    and   |     p_not_tmp_s_fu_429    |    0    |    0    |    8    |
|          |       s_val_1_fu_448      |    0    |    0    |    8    |
|          |       s_val_2_fu_454      |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_3_fu_460       |    0    |    0    |    8    |
|  select  |        tmp_6_fu_469       |    0    |    0    |    8    |
|          |        tmp_9_fu_478       |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|    xor   |      not_tmp_1_fu_424     |    0    |    0    |    8    |
|          |      not_tmp_2_fu_443     |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|    or    |     p_not_tmp_1_fu_434    |    0    |    0    |    8    |
|          |      s_val_0_3_fu_438     |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|    mul   |         mul_fu_500        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     tmp_35_read_fu_134    |    0    |    0    |    0    |
|          |     tmp_36_read_fu_139    |    0    |    0    |    0    |
|          |     tmp_32_read_fu_144    |    0    |    0    |    0    |
|          |     tmp_33_read_fu_149    |    0    |    0    |    0    |
|   read   |     tmp_34_read_fu_154    |    0    |    0    |    0    |
|          |     tmp_25_read_fu_159    |    0    |    0    |    0    |
|          |     tmp_14_read_fu_182    |    0    |    0    |    0    |
|          |     tmp_15_read_fu_188    |    0    |    0    |    0    |
|          |     tmp_16_read_fu_194    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |  StgValue_90_write_fu_164 |    0    |    0    |    0    |
|          |  StgValue_91_write_fu_170 |    0    |    0    |    0    |
|          |  StgValue_92_write_fu_176 |    0    |    0    |    0    |
|          | StgValue_103_write_fu_200 |    0    |    0    |    0    |
|   write  | StgValue_104_write_fu_207 |    0    |    0    |    0    |
|          | StgValue_105_write_fu_214 |    0    |    0    |    0    |
|          | StgValue_123_write_fu_221 |    0    |    0    |    0    |
|          | StgValue_124_write_fu_228 |    0    |    0    |    0    |
|          | StgValue_125_write_fu_235 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     tmp_22_cast_fu_368    |    0    |    0    |    0    |
|          |     tmp_23_cast_fu_372    |    0    |    0    |    0    |
|          |     tmp_25_cast_fu_382    |    0    |    0    |    0    |
|          |     tmp_24_cast_fu_386    |    0    |    0    |    0    |
|   zext   |     tmp_15_cast_fu_396    |    0    |    0    |    0    |
|          |     tmp_16_cast_fu_400    |    0    |    0    |    0    |
|          |     tmp_18_cast_fu_410    |    0    |    0    |    0    |
|          |     tmp_17_cast_fu_414    |    0    |    0    |    0    |
|          |      zext_cast_fu_487     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|       s_val_0_fu_491      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    1    |    0    |   276   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      exitcond1_reg_543      |    1   |
|       exitcond_reg_557      |    1   |
|         i_V_reg_547         |   10   |
|imag2_0_data_stream_1_reg_513|    8   |
|imag2_0_data_stream_2_reg_519|    8   |
|imag2_0_data_stream_s_reg_507|    8   |
|imag3_0_data_stream_1_reg_531|    8   |
|imag3_0_data_stream_2_reg_537|    8   |
|imag3_0_data_stream_s_reg_525|    8   |
|         j_V_reg_561         |   11   |
|      not_tmp_s_reg_586      |    1   |
|       or_cond_reg_570       |    1   |
|       s_val_0_reg_632       |    8   |
| storemerge256_in_in_reg_264 |   10   |
|        t_V_1_reg_253        |   11   |
|         t_V_reg_242         |   10   |
|        tmp_13_reg_597       |   10   |
|        tmp_14_reg_617       |    8   |
|        tmp_15_reg_622       |    8   |
|        tmp_16_reg_627       |    8   |
|        tmp_20_reg_592       |   10   |
|        tmp_22_reg_273       |    8   |
|        tmp_23_reg_285       |    8   |
|        tmp_24_reg_297       |    8   |
|        tmp_3_reg_602        |    8   |
|        tmp_5_reg_552        |    1   |
|        tmp_6_reg_607        |    8   |
|        tmp_7_reg_566        |    1   |
|        tmp_8_reg_580        |    1   |
|        tmp_9_reg_612        |    8   |
|        tmp_s_reg_574        |    1   |
+-----------------------------+--------+
|            Total            |   208  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |    0   |   276  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   208  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   208  |   276  |
+-----------+--------+--------+--------+
