var group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___types =
[
    [ "MX_XSPI_InitTypeDef", "struct_m_x___x_s_p_i___init_type_def.html", [
      [ "ClockPrescaler", "struct_m_x___x_s_p_i___init_type_def.html#ad4447c0baee52eae48af89955e0ac008", null ],
      [ "MemorySize", "struct_m_x___x_s_p_i___init_type_def.html#a30a2fc48c5748094770e62e69c2afef3", null ],
      [ "SampleShifting", "struct_m_x___x_s_p_i___init_type_def.html#ae4de3b3e27ffaf142344de4135ff15cf", null ],
      [ "TransferRate", "struct_m_x___x_s_p_i___init_type_def.html#a923787c45d31b5994cb181946d505505", null ]
    ] ],
    [ "XSPI_Access_t", "group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___types.html#gaf4fd00ef7b40807e8d8084cfb5f9e0f2", [
      [ "XSPI_ACCESS_NONE", "group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___types.html#ggaf4fd00ef7b40807e8d8084cfb5f9e0f2abc891c0bf53d936eaf880824f5f6478e", null ],
      [ "XSPI_ACCESS_INDIRECT", "group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___types.html#ggaf4fd00ef7b40807e8d8084cfb5f9e0f2aca497b4bad00c10a71ca2d9d5b85a04e", null ],
      [ "XSPI_ACCESS_MMP", "group___s_t_m32_n6_x_x___n_u_c_l_e_o___x_s_p_i___exported___types.html#ggaf4fd00ef7b40807e8d8084cfb5f9e0f2a9579047e7584c83bba5f68ed56311b2e", null ]
    ] ]
];