{
  "module_name": "bnx2x_hsi.h",
  "hash_id": "7770638250edf4dc67874a8c55e87aaa642ffb4b21f7732aac91ef408d1c0ff6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/broadcom/bnx2x/bnx2x_hsi.h",
  "human_readable_source": " \n#ifndef BNX2X_HSI_H\n#define BNX2X_HSI_H\n\n#include \"bnx2x_fw_defs.h\"\n#include \"bnx2x_mfw_req.h\"\n\n#define FW_ENCODE_32BIT_PATTERN         0x1e1e1e1e\n\nstruct license_key {\n\tu32 reserved[6];\n\n\tu32 max_iscsi_conn;\n#define BNX2X_MAX_ISCSI_TRGT_CONN_MASK\t0xFFFF\n#define BNX2X_MAX_ISCSI_TRGT_CONN_SHIFT\t0\n#define BNX2X_MAX_ISCSI_INIT_CONN_MASK\t0xFFFF0000\n#define BNX2X_MAX_ISCSI_INIT_CONN_SHIFT\t16\n\n\tu32 reserved_a;\n\n\tu32 max_fcoe_conn;\n#define BNX2X_MAX_FCOE_TRGT_CONN_MASK\t0xFFFF\n#define BNX2X_MAX_FCOE_TRGT_CONN_SHIFT\t0\n#define BNX2X_MAX_FCOE_INIT_CONN_MASK\t0xFFFF0000\n#define BNX2X_MAX_FCOE_INIT_CONN_SHIFT\t16\n\n\tu32 reserved_b[4];\n};\n\n \n#define PIN_CFG_NA                          0x00000000\n#define PIN_CFG_GPIO0_P0                    0x00000001\n#define PIN_CFG_GPIO1_P0                    0x00000002\n#define PIN_CFG_GPIO2_P0                    0x00000003\n#define PIN_CFG_GPIO3_P0                    0x00000004\n#define PIN_CFG_GPIO0_P1                    0x00000005\n#define PIN_CFG_GPIO1_P1                    0x00000006\n#define PIN_CFG_GPIO2_P1                    0x00000007\n#define PIN_CFG_GPIO3_P1                    0x00000008\n#define PIN_CFG_EPIO0                       0x00000009\n#define PIN_CFG_EPIO1                       0x0000000a\n#define PIN_CFG_EPIO2                       0x0000000b\n#define PIN_CFG_EPIO3                       0x0000000c\n#define PIN_CFG_EPIO4                       0x0000000d\n#define PIN_CFG_EPIO5                       0x0000000e\n#define PIN_CFG_EPIO6                       0x0000000f\n#define PIN_CFG_EPIO7                       0x00000010\n#define PIN_CFG_EPIO8                       0x00000011\n#define PIN_CFG_EPIO9                       0x00000012\n#define PIN_CFG_EPIO10                      0x00000013\n#define PIN_CFG_EPIO11                      0x00000014\n#define PIN_CFG_EPIO12                      0x00000015\n#define PIN_CFG_EPIO13                      0x00000016\n#define PIN_CFG_EPIO14                      0x00000017\n#define PIN_CFG_EPIO15                      0x00000018\n#define PIN_CFG_EPIO16                      0x00000019\n#define PIN_CFG_EPIO17                      0x0000001a\n#define PIN_CFG_EPIO18                      0x0000001b\n#define PIN_CFG_EPIO19                      0x0000001c\n#define PIN_CFG_EPIO20                      0x0000001d\n#define PIN_CFG_EPIO21                      0x0000001e\n#define PIN_CFG_EPIO22                      0x0000001f\n#define PIN_CFG_EPIO23                      0x00000020\n#define PIN_CFG_EPIO24                      0x00000021\n#define PIN_CFG_EPIO25                      0x00000022\n#define PIN_CFG_EPIO26                      0x00000023\n#define PIN_CFG_EPIO27                      0x00000024\n#define PIN_CFG_EPIO28                      0x00000025\n#define PIN_CFG_EPIO29                      0x00000026\n#define PIN_CFG_EPIO30                      0x00000027\n#define PIN_CFG_EPIO31                      0x00000028\n\n \n#define EPIO_CFG_NA                         0x00000000\n#define EPIO_CFG_EPIO0                      0x00000001\n#define EPIO_CFG_EPIO1                      0x00000002\n#define EPIO_CFG_EPIO2                      0x00000003\n#define EPIO_CFG_EPIO3                      0x00000004\n#define EPIO_CFG_EPIO4                      0x00000005\n#define EPIO_CFG_EPIO5                      0x00000006\n#define EPIO_CFG_EPIO6                      0x00000007\n#define EPIO_CFG_EPIO7                      0x00000008\n#define EPIO_CFG_EPIO8                      0x00000009\n#define EPIO_CFG_EPIO9                      0x0000000a\n#define EPIO_CFG_EPIO10                     0x0000000b\n#define EPIO_CFG_EPIO11                     0x0000000c\n#define EPIO_CFG_EPIO12                     0x0000000d\n#define EPIO_CFG_EPIO13                     0x0000000e\n#define EPIO_CFG_EPIO14                     0x0000000f\n#define EPIO_CFG_EPIO15                     0x00000010\n#define EPIO_CFG_EPIO16                     0x00000011\n#define EPIO_CFG_EPIO17                     0x00000012\n#define EPIO_CFG_EPIO18                     0x00000013\n#define EPIO_CFG_EPIO19                     0x00000014\n#define EPIO_CFG_EPIO20                     0x00000015\n#define EPIO_CFG_EPIO21                     0x00000016\n#define EPIO_CFG_EPIO22                     0x00000017\n#define EPIO_CFG_EPIO23                     0x00000018\n#define EPIO_CFG_EPIO24                     0x00000019\n#define EPIO_CFG_EPIO25                     0x0000001a\n#define EPIO_CFG_EPIO26                     0x0000001b\n#define EPIO_CFG_EPIO27                     0x0000001c\n#define EPIO_CFG_EPIO28                     0x0000001d\n#define EPIO_CFG_EPIO29                     0x0000001e\n#define EPIO_CFG_EPIO30                     0x0000001f\n#define EPIO_CFG_EPIO31                     0x00000020\n\nstruct mac_addr {\n\tu32 upper;\n\tu32 lower;\n};\n\nstruct shared_hw_cfg {\t\t\t  \n\t \n\tu8  part_num[16];\t\t     \n\n\tu32 config;\t\t\t \n\t#define SHARED_HW_CFG_MDIO_VOLTAGE_MASK             0x00000001\n\t\t#define SHARED_HW_CFG_MDIO_VOLTAGE_SHIFT             0\n\t\t#define SHARED_HW_CFG_MDIO_VOLTAGE_1_2V              0x00000000\n\t\t#define SHARED_HW_CFG_MDIO_VOLTAGE_2_5V              0x00000001\n\t#define SHARED_HW_CFG_MCP_RST_ON_CORE_RST_EN        0x00000002\n\n\t#define SHARED_HW_CFG_PORT_SWAP                     0x00000004\n\n\t#define SHARED_HW_CFG_BEACON_WOL_EN                 0x00000008\n\n\t#define SHARED_HW_CFG_PCIE_GEN3_DISABLED            0x00000000\n\t#define SHARED_HW_CFG_PCIE_GEN3_ENABLED             0x00000010\n\n\t#define SHARED_HW_CFG_MFW_SELECT_MASK               0x00000700\n\t\t#define SHARED_HW_CFG_MFW_SELECT_SHIFT               8\n\t \n\t\t#define SHARED_HW_CFG_MFW_SELECT_DEFAULT             0x00000000\n\t\t#define SHARED_HW_CFG_MFW_SELECT_NC_SI               0x00000100\n\t\t#define SHARED_HW_CFG_MFW_SELECT_UMP                 0x00000200\n\t\t#define SHARED_HW_CFG_MFW_SELECT_IPMI                0x00000300\n\t \n\t\t#define SHARED_HW_CFG_MFW_SELECT_SPIO4_NC_SI_IPMI    0x00000400\n\t \n\t\t#define SHARED_HW_CFG_MFW_SELECT_SPIO4_UMP_IPMI      0x00000500\n\t \n\t\t#define SHARED_HW_CFG_MFW_SELECT_SPIO4_NC_SI_UMP     0x00000600\n\n\t#define SHARED_HW_CFG_LED_MODE_MASK                 0x000f0000\n\t\t#define SHARED_HW_CFG_LED_MODE_SHIFT                 16\n\t\t#define SHARED_HW_CFG_LED_MAC1                       0x00000000\n\t\t#define SHARED_HW_CFG_LED_PHY1                       0x00010000\n\t\t#define SHARED_HW_CFG_LED_PHY2                       0x00020000\n\t\t#define SHARED_HW_CFG_LED_PHY3                       0x00030000\n\t\t#define SHARED_HW_CFG_LED_MAC2                       0x00040000\n\t\t#define SHARED_HW_CFG_LED_PHY4                       0x00050000\n\t\t#define SHARED_HW_CFG_LED_PHY5                       0x00060000\n\t\t#define SHARED_HW_CFG_LED_PHY6                       0x00070000\n\t\t#define SHARED_HW_CFG_LED_MAC3                       0x00080000\n\t\t#define SHARED_HW_CFG_LED_PHY7                       0x00090000\n\t\t#define SHARED_HW_CFG_LED_PHY9                       0x000a0000\n\t\t#define SHARED_HW_CFG_LED_PHY11                      0x000b0000\n\t\t#define SHARED_HW_CFG_LED_MAC4                       0x000c0000\n\t\t#define SHARED_HW_CFG_LED_PHY8                       0x000d0000\n\t\t#define SHARED_HW_CFG_LED_EXTPHY1                    0x000e0000\n\t\t#define SHARED_HW_CFG_LED_EXTPHY2                    0x000f0000\n\n\n\t#define SHARED_HW_CFG_AN_ENABLE_MASK                0x3f000000\n\t\t#define SHARED_HW_CFG_AN_ENABLE_SHIFT                24\n\t\t#define SHARED_HW_CFG_AN_ENABLE_CL37                 0x01000000\n\t\t#define SHARED_HW_CFG_AN_ENABLE_CL73                 0x02000000\n\t\t#define SHARED_HW_CFG_AN_ENABLE_BAM                  0x04000000\n\t\t#define SHARED_HW_CFG_AN_ENABLE_PARALLEL_DETECTION   0x08000000\n\t\t#define SHARED_HW_CFG_AN_EN_SGMII_FIBER_AUTO_DETECT  0x10000000\n\t\t#define SHARED_HW_CFG_AN_ENABLE_REMOTE_PHY           0x20000000\n\n\t#define SHARED_HW_CFG_SRIOV_MASK                    0x40000000\n\t\t#define SHARED_HW_CFG_SRIOV_DISABLED                 0x00000000\n\t\t#define SHARED_HW_CFG_SRIOV_ENABLED                  0x40000000\n\n\t#define SHARED_HW_CFG_ATC_MASK                      0x80000000\n\t\t#define SHARED_HW_CFG_ATC_DISABLED                   0x00000000\n\t\t#define SHARED_HW_CFG_ATC_ENABLED                    0x80000000\n\n\tu32 config2;\t\t\t     \n\t \n\t#define SHARED_HW_CFG_GRACE_PERIOD_MASK             0x000000ff\n\t#define SHARED_HW_CFG_GRACE_PERIOD_SHIFT                     0\n\n\t#define SHARED_HW_CFG_PCIE_GEN2_ENABLED             0x00000100\n\t#define SHARED_HW_CFG_PCIE_GEN2_DISABLED            0x00000000\n\n\t \n\t#define SHARED_HW_CFG_CLOCK_CHANGE_MASK             0x00000e00\n\t#define SHARED_HW_CFG_CLOCK_CHANGE_SHIFT                     9\n\n\t#define SHARED_HW_CFG_SMBUS_TIMING_MASK             0x00001000\n\t\t#define SHARED_HW_CFG_SMBUS_TIMING_100KHZ            0x00000000\n\t\t#define SHARED_HW_CFG_SMBUS_TIMING_400KHZ            0x00001000\n\n\t#define SHARED_HW_CFG_HIDE_PORT1                    0x00002000\n\n\t#define SHARED_HW_CFG_WOL_CAPABLE_MASK              0x00004000\n\t\t#define SHARED_HW_CFG_WOL_CAPABLE_DISABLED           0x00000000\n\t\t#define SHARED_HW_CFG_WOL_CAPABLE_ENABLED            0x00004000\n\n\t\t \n\t#define SHARED_HW_CFG_SPIO4_FOLLOW_PERST_MASK       0x00008000\n\t\t#define SHARED_HW_CFG_SPIO4_FOLLOW_PERST_DISABLED    0x00000000\n\t\t#define SHARED_HW_CFG_SPIO4_FOLLOW_PERST_ENABLED     0x00008000\n\n\t#define SHARED_HW_CFG_PCIE_GEN2_PREEMPHASIS_MASK    0x00070000\n\t\t#define SHARED_HW_CFG_PCIE_GEN2_PREEMPHASIS_SHIFT    16\n\t\t#define SHARED_HW_CFG_PCIE_GEN2_PREEMPHASIS_HW       0x00000000\n\t\t#define SHARED_HW_CFG_PCIE_GEN2_PREEMPHASIS_0DB      0x00010000\n\t\t#define SHARED_HW_CFG_PCIE_GEN2_PREEMPHASIS_3_5DB    0x00020000\n\t\t#define SHARED_HW_CFG_PCIE_GEN2_PREEMPHASIS_6_0DB    0x00030000\n\n\t \n\t#define SHARED_HW_CFG_FAN_FAILURE_MASK              0x00180000\n\t\t#define SHARED_HW_CFG_FAN_FAILURE_SHIFT              19\n\t\t#define SHARED_HW_CFG_FAN_FAILURE_PHY_TYPE           0x00000000\n\t\t#define SHARED_HW_CFG_FAN_FAILURE_DISABLED           0x00080000\n\t\t#define SHARED_HW_CFG_FAN_FAILURE_ENABLED            0x00100000\n\n\t\t \n\t#define SHARED_HW_CFG_ASPM_SUPPORT_MASK             0x00600000\n\t\t#define SHARED_HW_CFG_ASPM_SUPPORT_SHIFT             21\n\t\t#define SHARED_HW_CFG_ASPM_SUPPORT_L0S_L1_ENABLED    0x00000000\n\t\t#define SHARED_HW_CFG_ASPM_SUPPORT_L0S_DISABLED      0x00200000\n\t\t#define SHARED_HW_CFG_ASPM_SUPPORT_L1_DISABLED       0x00400000\n\t\t#define SHARED_HW_CFG_ASPM_SUPPORT_L0S_L1_DISABLED   0x00600000\n\n\t \n\t#define SHARED_HW_CFG_PREVENT_L1_ENTRY_MASK         0x00800000\n\t\t#define SHARED_HW_CFG_PREVENT_L1_ENTRY_DISABLED      0x00000000\n\t\t#define SHARED_HW_CFG_PREVENT_L1_ENTRY_ENABLED       0x00800000\n\n\t#define SHARED_HW_CFG_PORT_MODE_MASK                0x01000000\n\t\t#define SHARED_HW_CFG_PORT_MODE_2                    0x00000000\n\t\t#define SHARED_HW_CFG_PORT_MODE_4                    0x01000000\n\n\t#define SHARED_HW_CFG_PATH_SWAP_MASK                0x02000000\n\t\t#define SHARED_HW_CFG_PATH_SWAP_DISABLED             0x00000000\n\t\t#define SHARED_HW_CFG_PATH_SWAP_ENABLED              0x02000000\n\n\t \n\t#define SHARED_HW_CFG_MDC_MDIO_ACCESS1_MASK         0x1C000000\n\t\t#define SHARED_HW_CFG_MDC_MDIO_ACCESS1_SHIFT         26\n\t\t#define SHARED_HW_CFG_MDC_MDIO_ACCESS1_PHY_TYPE      0x00000000\n\t\t#define SHARED_HW_CFG_MDC_MDIO_ACCESS1_EMAC0         0x04000000\n\t\t#define SHARED_HW_CFG_MDC_MDIO_ACCESS1_EMAC1         0x08000000\n\t\t#define SHARED_HW_CFG_MDC_MDIO_ACCESS1_BOTH          0x0c000000\n\t\t#define SHARED_HW_CFG_MDC_MDIO_ACCESS1_SWAPPED       0x10000000\n\n\t \n\t#define SHARED_HW_CFG_MDC_MDIO_ACCESS2_MASK         0xE0000000\n\t\t#define SHARED_HW_CFG_MDC_MDIO_ACCESS2_SHIFT         29\n\t\t#define SHARED_HW_CFG_MDC_MDIO_ACCESS2_PHY_TYPE      0x00000000\n\t\t#define SHARED_HW_CFG_MDC_MDIO_ACCESS2_EMAC0         0x20000000\n\t\t#define SHARED_HW_CFG_MDC_MDIO_ACCESS2_EMAC1         0x40000000\n\t\t#define SHARED_HW_CFG_MDC_MDIO_ACCESS2_BOTH          0x60000000\n\t\t#define SHARED_HW_CFG_MDC_MDIO_ACCESS2_SWAPPED       0x80000000\n\n\tu32 config_3;\t\t\t\t \n\t#define SHARED_HW_CFG_EXTENDED_MF_MODE_MASK         0x00000F00\n\t\t#define SHARED_HW_CFG_EXTENDED_MF_MODE_SHIFT              8\n\t\t#define SHARED_HW_CFG_EXTENDED_MF_MODE_NPAR1_DOT_5        0x00000000\n\t\t#define SHARED_HW_CFG_EXTENDED_MF_MODE_NPAR2_DOT_0        0x00000100\n\n\tu32 ump_nc_si_config;\t\t\t \n\t#define SHARED_HW_CFG_UMP_NC_SI_MII_MODE_MASK       0x00000003\n\t\t#define SHARED_HW_CFG_UMP_NC_SI_MII_MODE_SHIFT       0\n\t\t#define SHARED_HW_CFG_UMP_NC_SI_MII_MODE_MAC         0x00000000\n\t\t#define SHARED_HW_CFG_UMP_NC_SI_MII_MODE_PHY         0x00000001\n\t\t#define SHARED_HW_CFG_UMP_NC_SI_MII_MODE_MII         0x00000000\n\t\t#define SHARED_HW_CFG_UMP_NC_SI_MII_MODE_RMII        0x00000002\n\n\t#define SHARED_HW_CFG_UMP_NC_SI_NUM_DEVS_MASK       0x00000f00\n\t\t#define SHARED_HW_CFG_UMP_NC_SI_NUM_DEVS_SHIFT       8\n\n\t#define SHARED_HW_CFG_UMP_NC_SI_EXT_PHY_TYPE_MASK   0x00ff0000\n\t\t#define SHARED_HW_CFG_UMP_NC_SI_EXT_PHY_TYPE_SHIFT   16\n\t\t#define SHARED_HW_CFG_UMP_NC_SI_EXT_PHY_TYPE_NONE    0x00000000\n\t\t#define SHARED_HW_CFG_UMP_NC_SI_EXT_PHY_TYPE_BCM5221 0x00010000\n\n\tu32 board;\t\t\t \n\t#define SHARED_HW_CFG_E3_I2C_MUX0_MASK              0x0000003F\n\t#define SHARED_HW_CFG_E3_I2C_MUX0_SHIFT                      0\n\t#define SHARED_HW_CFG_E3_I2C_MUX1_MASK              0x00000FC0\n\t#define SHARED_HW_CFG_E3_I2C_MUX1_SHIFT                      6\n\t \n\t#define SHARED_HW_CFG_BOARD_REV_MASK                0x00ff0000\n\t#define SHARED_HW_CFG_BOARD_REV_SHIFT                        16\n\n\t#define SHARED_HW_CFG_BOARD_MAJOR_VER_MASK          0x0f000000\n\t#define SHARED_HW_CFG_BOARD_MAJOR_VER_SHIFT                  24\n\n\t#define SHARED_HW_CFG_BOARD_MINOR_VER_MASK          0xf0000000\n\t#define SHARED_HW_CFG_BOARD_MINOR_VER_SHIFT                  28\n\n\tu32 wc_lane_config;\t\t\t\t     \n\t#define SHARED_HW_CFG_LANE_SWAP_CFG_MASK            0x0000FFFF\n\t\t#define SHARED_HW_CFG_LANE_SWAP_CFG_SHIFT            0\n\t\t#define SHARED_HW_CFG_LANE_SWAP_CFG_32103210         0x00001b1b\n\t\t#define SHARED_HW_CFG_LANE_SWAP_CFG_32100123         0x00001be4\n\t\t#define SHARED_HW_CFG_LANE_SWAP_CFG_01233210         0x0000e41b\n\t\t#define SHARED_HW_CFG_LANE_SWAP_CFG_01230123         0x0000e4e4\n\t#define SHARED_HW_CFG_LANE_SWAP_CFG_TX_MASK         0x000000FF\n\t#define SHARED_HW_CFG_LANE_SWAP_CFG_TX_SHIFT                 0\n\t#define SHARED_HW_CFG_LANE_SWAP_CFG_RX_MASK         0x0000FF00\n\t#define SHARED_HW_CFG_LANE_SWAP_CFG_RX_SHIFT                 8\n\n\t \n\t#define SHARED_HW_CFG_TX_LANE0_POL_FLIP_ENABLED     0x00010000\n\t#define SHARED_HW_CFG_TX_LANE1_POL_FLIP_ENABLED     0x00020000\n\t#define SHARED_HW_CFG_TX_LANE2_POL_FLIP_ENABLED     0x00040000\n\t#define SHARED_HW_CFG_TX_LANE3_POL_FLIP_ENABLED     0x00080000\n\t \n\t#define SHARED_HW_CFG_RX_LANE0_POL_FLIP_ENABLED     0x00100000\n\t#define SHARED_HW_CFG_RX_LANE1_POL_FLIP_ENABLED     0x00200000\n\t#define SHARED_HW_CFG_RX_LANE2_POL_FLIP_ENABLED     0x00400000\n\t#define SHARED_HW_CFG_RX_LANE3_POL_FLIP_ENABLED     0x00800000\n\n\t \n\t#define SHARED_HW_CFG_E3_PORT_LAYOUT_MASK           0x0F000000\n\t\t#define SHARED_HW_CFG_E3_PORT_LAYOUT_SHIFT           24\n\t\t#define SHARED_HW_CFG_E3_PORT_LAYOUT_2P_01           0x00000000\n\t\t#define SHARED_HW_CFG_E3_PORT_LAYOUT_2P_10           0x01000000\n\t\t#define SHARED_HW_CFG_E3_PORT_LAYOUT_4P_0123         0x02000000\n\t\t#define SHARED_HW_CFG_E3_PORT_LAYOUT_4P_1032         0x03000000\n\t\t#define SHARED_HW_CFG_E3_PORT_LAYOUT_4P_2301         0x04000000\n\t\t#define SHARED_HW_CFG_E3_PORT_LAYOUT_4P_3210         0x05000000\n};\n\n\n \nstruct port_hw_cfg {\t\t     \n\n\tu32 pci_id;\n\t#define PORT_HW_CFG_PCI_VENDOR_ID_MASK              0xffff0000\n\t#define PORT_HW_CFG_PCI_DEVICE_ID_MASK              0x0000ffff\n\n\tu32 pci_sub_id;\n\t#define PORT_HW_CFG_PCI_SUBSYS_DEVICE_ID_MASK       0xffff0000\n\t#define PORT_HW_CFG_PCI_SUBSYS_VENDOR_ID_MASK       0x0000ffff\n\n\tu32 power_dissipated;\n\t#define PORT_HW_CFG_POWER_DIS_D0_MASK               0x000000ff\n\t#define PORT_HW_CFG_POWER_DIS_D0_SHIFT                       0\n\t#define PORT_HW_CFG_POWER_DIS_D1_MASK               0x0000ff00\n\t#define PORT_HW_CFG_POWER_DIS_D1_SHIFT                       8\n\t#define PORT_HW_CFG_POWER_DIS_D2_MASK               0x00ff0000\n\t#define PORT_HW_CFG_POWER_DIS_D2_SHIFT                       16\n\t#define PORT_HW_CFG_POWER_DIS_D3_MASK               0xff000000\n\t#define PORT_HW_CFG_POWER_DIS_D3_SHIFT                       24\n\n\tu32 power_consumed;\n\t#define PORT_HW_CFG_POWER_CONS_D0_MASK              0x000000ff\n\t#define PORT_HW_CFG_POWER_CONS_D0_SHIFT                      0\n\t#define PORT_HW_CFG_POWER_CONS_D1_MASK              0x0000ff00\n\t#define PORT_HW_CFG_POWER_CONS_D1_SHIFT                      8\n\t#define PORT_HW_CFG_POWER_CONS_D2_MASK              0x00ff0000\n\t#define PORT_HW_CFG_POWER_CONS_D2_SHIFT                      16\n\t#define PORT_HW_CFG_POWER_CONS_D3_MASK              0xff000000\n\t#define PORT_HW_CFG_POWER_CONS_D3_SHIFT                      24\n\n\tu32 mac_upper;\n\t#define PORT_HW_CFG_UPPERMAC_MASK                   0x0000ffff\n\t#define PORT_HW_CFG_UPPERMAC_SHIFT                           0\n\tu32 mac_lower;\n\n\tu32 iscsi_mac_upper;   \n\tu32 iscsi_mac_lower;\n\n\tu32 rdma_mac_upper;    \n\tu32 rdma_mac_lower;\n\n\tu32 serdes_config;\n\t#define PORT_HW_CFG_SERDES_TX_DRV_PRE_EMPHASIS_MASK 0x0000ffff\n\t#define PORT_HW_CFG_SERDES_TX_DRV_PRE_EMPHASIS_SHIFT         0\n\n\t#define PORT_HW_CFG_SERDES_RX_DRV_EQUALIZER_MASK    0xffff0000\n\t#define PORT_HW_CFG_SERDES_RX_DRV_EQUALIZER_SHIFT            16\n\n\n\t \n\tu32 pf_config;\t\t\t\t\t     \n\t#define PORT_HW_CFG_PF_NUM_VF_MASK                  0x0000007F\n\t#define PORT_HW_CFG_PF_NUM_VF_SHIFT                          0\n\n\t \n\t#define PORT_HW_CFG_PF_NUM_MSIX_VECTORS_MASK        0x00007F00\n\t#define PORT_HW_CFG_PF_NUM_MSIX_VECTORS_SHIFT                8\n\n\t#define PORT_HW_CFG_ENABLE_FLR_MASK                 0x00010000\n\t#define PORT_HW_CFG_FLR_ENABLED                     0x00010000\n\n\tu32 vf_config;\t\t\t\t\t     \n\t#define PORT_HW_CFG_VF_NUM_MSIX_VECTORS_MASK        0x0000007F\n\t#define PORT_HW_CFG_VF_NUM_MSIX_VECTORS_SHIFT                0\n\n\t#define PORT_HW_CFG_VF_PCI_DEVICE_ID_MASK           0xFFFF0000\n\t#define PORT_HW_CFG_VF_PCI_DEVICE_ID_SHIFT                   16\n\n\tu32 mf_pci_id;\t\t\t\t\t     \n\t#define PORT_HW_CFG_MF_PCI_DEVICE_ID_MASK           0x0000FFFF\n\t#define PORT_HW_CFG_MF_PCI_DEVICE_ID_SHIFT                   0\n\n\t \n\tu32 sfp_ctrl;\t\t\t\t\t     \n\t#define PORT_HW_CFG_TX_LASER_MASK                   0x000000FF\n\t\t#define PORT_HW_CFG_TX_LASER_SHIFT                   0\n\t\t#define PORT_HW_CFG_TX_LASER_MDIO                    0x00000000\n\t\t#define PORT_HW_CFG_TX_LASER_GPIO0                   0x00000001\n\t\t#define PORT_HW_CFG_TX_LASER_GPIO1                   0x00000002\n\t\t#define PORT_HW_CFG_TX_LASER_GPIO2                   0x00000003\n\t\t#define PORT_HW_CFG_TX_LASER_GPIO3                   0x00000004\n\n\t \n\t#define PORT_HW_CFG_FAULT_MODULE_LED_MASK           0x0000FF00\n\t\t#define PORT_HW_CFG_FAULT_MODULE_LED_SHIFT           8\n\t\t#define PORT_HW_CFG_FAULT_MODULE_LED_GPIO0           0x00000000\n\t\t#define PORT_HW_CFG_FAULT_MODULE_LED_GPIO1           0x00000100\n\t\t#define PORT_HW_CFG_FAULT_MODULE_LED_GPIO2           0x00000200\n\t\t#define PORT_HW_CFG_FAULT_MODULE_LED_GPIO3           0x00000300\n\t\t#define PORT_HW_CFG_FAULT_MODULE_LED_DISABLED        0x00000400\n\n\t \n\tu32 e3_sfp_ctrl;\t\t\t\t     \n\t#define PORT_HW_CFG_E3_TX_LASER_MASK                0x000000FF\n\t#define PORT_HW_CFG_E3_TX_LASER_SHIFT                        0\n\n\t \n\t#define PORT_HW_CFG_E3_FAULT_MDL_LED_MASK           0x0000FF00\n\t#define PORT_HW_CFG_E3_FAULT_MDL_LED_SHIFT                   8\n\n\t \n\t#define PORT_HW_CFG_E3_MOD_ABS_MASK                 0x00FF0000\n\t#define PORT_HW_CFG_E3_MOD_ABS_SHIFT                         16\n\n\t \n\t#define PORT_HW_CFG_E3_PWR_DIS_MASK                 0xFF000000\n\t#define PORT_HW_CFG_E3_PWR_DIS_SHIFT                         24\n\n\t \n\tu32 e3_cmn_pin_cfg;\t\t\t\t     \n\t#define PORT_HW_CFG_E3_TX_FAULT_MASK                0x000000FF\n\t#define PORT_HW_CFG_E3_TX_FAULT_SHIFT                        0\n\n\t \n\t#define PORT_HW_CFG_E3_PHY_RESET_MASK               0x0000FF00\n\t#define PORT_HW_CFG_E3_PHY_RESET_SHIFT                       8\n\n\t \n\t#define PORT_HW_CFG_E3_PWR_DOWN_MASK                0x00FF0000\n\t#define PORT_HW_CFG_E3_PWR_DOWN_SHIFT                        16\n\n\t \n\t#define PORT_HW_CFG_E3_I2C_MUX0_MASK                0x01000000\n\t#define PORT_HW_CFG_E3_I2C_MUX1_MASK                0x02000000\n\n\n\t \n\tu32 e3_cmn_pin_cfg1;\t\t\t\t     \n\t#define PORT_HW_CFG_E3_OVER_CURRENT_MASK            0x000000FF\n\t#define PORT_HW_CFG_E3_OVER_CURRENT_SHIFT                    0\n\n\t \n\tu32 generic_features;                                \n\t#define PORT_HW_CFG_PAUSE_ON_HOST_RING_MASK                   0x00000001\n\t#define PORT_HW_CFG_PAUSE_ON_HOST_RING_SHIFT                  0\n\t#define PORT_HW_CFG_PAUSE_ON_HOST_RING_DISABLED               0x00000000\n\t#define PORT_HW_CFG_PAUSE_ON_HOST_RING_ENABLED                0x00000001\n\n\t \n\tu32 sfi_tap_values;                                  \n\t#define PORT_HW_CFG_TX_EQUALIZATION_MASK                      0x0000FFFF\n\t#define PORT_HW_CFG_TX_EQUALIZATION_SHIFT                     0\n\n\t \n\t#define PORT_HW_CFG_TX_DRV_BROADCAST_MASK                     0x000F0000\n\t#define PORT_HW_CFG_TX_DRV_BROADCAST_SHIFT                    16\n\t \n\t#define PORT_HW_CFG_TX_DRV_IFIR_MASK                          0x00F00000\n\t#define PORT_HW_CFG_TX_DRV_IFIR_SHIFT                         20\n\n\t \n\t#define PORT_HW_CFG_TX_DRV_IPREDRIVER_MASK                    0x0F000000\n\t#define PORT_HW_CFG_TX_DRV_IPREDRIVER_SHIFT                   24\n\n\t \n\t#define PORT_HW_CFG_TX_DRV_POST2_MASK                         0xF0000000\n\t#define PORT_HW_CFG_TX_DRV_POST2_SHIFT                        28\n\n\tu32 reserved0[5];\t\t\t\t     \n\n\tu32 aeu_int_mask;\t\t\t\t     \n\n\tu32 media_type;\t\t\t\t\t     \n\t#define PORT_HW_CFG_MEDIA_TYPE_PHY0_MASK            0x000000FF\n\t#define PORT_HW_CFG_MEDIA_TYPE_PHY0_SHIFT                    0\n\n\t#define PORT_HW_CFG_MEDIA_TYPE_PHY1_MASK            0x0000FF00\n\t#define PORT_HW_CFG_MEDIA_TYPE_PHY1_SHIFT                    8\n\n\t#define PORT_HW_CFG_MEDIA_TYPE_PHY2_MASK            0x00FF0000\n\t#define PORT_HW_CFG_MEDIA_TYPE_PHY2_SHIFT                    16\n\n\t \n\tu16 xgxs_config_rx[4];\t\t\t \n\tu16 xgxs_config_tx[4];\t\t\t \n\n\t \n\tu32 fcoe_fip_mac_upper;\n\t#define PORT_HW_CFG_FCOE_UPPERMAC_MASK              0x0000ffff\n\t#define PORT_HW_CFG_FCOE_UPPERMAC_SHIFT                      0\n\tu32 fcoe_fip_mac_lower;\n\n\tu32 fcoe_wwn_port_name_upper;\n\tu32 fcoe_wwn_port_name_lower;\n\n\tu32 fcoe_wwn_node_name_upper;\n\tu32 fcoe_wwn_node_name_lower;\n\n\tu32 Reserved1[49];\t\t\t\t     \n\n\t \n\tu32 xgbt_phy_cfg;\t\t\t\t     \n\t#define PORT_HW_CFG_RJ45_PAIR_SWAP_MASK             0x000000FF\n\t#define PORT_HW_CFG_RJ45_PAIR_SWAP_SHIFT                     0\n\n\t\tu32 default_cfg;\t\t\t     \n\t#define PORT_HW_CFG_GPIO0_CONFIG_MASK               0x00000003\n\t\t#define PORT_HW_CFG_GPIO0_CONFIG_SHIFT               0\n\t\t#define PORT_HW_CFG_GPIO0_CONFIG_NA                  0x00000000\n\t\t#define PORT_HW_CFG_GPIO0_CONFIG_LOW                 0x00000001\n\t\t#define PORT_HW_CFG_GPIO0_CONFIG_HIGH                0x00000002\n\t\t#define PORT_HW_CFG_GPIO0_CONFIG_INPUT               0x00000003\n\n\t#define PORT_HW_CFG_GPIO1_CONFIG_MASK               0x0000000C\n\t\t#define PORT_HW_CFG_GPIO1_CONFIG_SHIFT               2\n\t\t#define PORT_HW_CFG_GPIO1_CONFIG_NA                  0x00000000\n\t\t#define PORT_HW_CFG_GPIO1_CONFIG_LOW                 0x00000004\n\t\t#define PORT_HW_CFG_GPIO1_CONFIG_HIGH                0x00000008\n\t\t#define PORT_HW_CFG_GPIO1_CONFIG_INPUT               0x0000000c\n\n\t#define PORT_HW_CFG_GPIO2_CONFIG_MASK               0x00000030\n\t\t#define PORT_HW_CFG_GPIO2_CONFIG_SHIFT               4\n\t\t#define PORT_HW_CFG_GPIO2_CONFIG_NA                  0x00000000\n\t\t#define PORT_HW_CFG_GPIO2_CONFIG_LOW                 0x00000010\n\t\t#define PORT_HW_CFG_GPIO2_CONFIG_HIGH                0x00000020\n\t\t#define PORT_HW_CFG_GPIO2_CONFIG_INPUT               0x00000030\n\n\t#define PORT_HW_CFG_GPIO3_CONFIG_MASK               0x000000C0\n\t\t#define PORT_HW_CFG_GPIO3_CONFIG_SHIFT               6\n\t\t#define PORT_HW_CFG_GPIO3_CONFIG_NA                  0x00000000\n\t\t#define PORT_HW_CFG_GPIO3_CONFIG_LOW                 0x00000040\n\t\t#define PORT_HW_CFG_GPIO3_CONFIG_HIGH                0x00000080\n\t\t#define PORT_HW_CFG_GPIO3_CONFIG_INPUT               0x000000c0\n\n\t \n\t#define PORT_HW_CFG_FORCE_KR_ENABLER_MASK           0x00000F00\n\t\t#define PORT_HW_CFG_FORCE_KR_ENABLER_SHIFT           8\n\t\t#define PORT_HW_CFG_FORCE_KR_ENABLER_NOT_FORCED      0x00000000\n\t\t#define PORT_HW_CFG_FORCE_KR_ENABLER_GPIO0_P0        0x00000100\n\t\t#define PORT_HW_CFG_FORCE_KR_ENABLER_GPIO1_P0        0x00000200\n\t\t#define PORT_HW_CFG_FORCE_KR_ENABLER_GPIO2_P0        0x00000300\n\t\t#define PORT_HW_CFG_FORCE_KR_ENABLER_GPIO3_P0        0x00000400\n\t\t#define PORT_HW_CFG_FORCE_KR_ENABLER_GPIO0_P1        0x00000500\n\t\t#define PORT_HW_CFG_FORCE_KR_ENABLER_GPIO1_P1        0x00000600\n\t\t#define PORT_HW_CFG_FORCE_KR_ENABLER_GPIO2_P1        0x00000700\n\t\t#define PORT_HW_CFG_FORCE_KR_ENABLER_GPIO3_P1        0x00000800\n\t\t#define PORT_HW_CFG_FORCE_KR_ENABLER_FORCED          0x00000900\n\t \n\t#define PORT_HW_CFG_EXT_PHY_GPIO_RST_MASK           0x000F0000\n\t\t#define PORT_HW_CFG_EXT_PHY_GPIO_RST_SHIFT           16\n\t\t#define PORT_HW_CFG_EXT_PHY_GPIO_RST_PHY_TYPE        0x00000000\n\t\t#define PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO0_P0        0x00010000\n\t\t#define PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO1_P0        0x00020000\n\t\t#define PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO2_P0        0x00030000\n\t\t#define PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO3_P0        0x00040000\n\t\t#define PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO0_P1        0x00050000\n\t\t#define PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO1_P1        0x00060000\n\t\t#define PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO2_P1        0x00070000\n\t\t#define PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO3_P1        0x00080000\n\n\t \n\t#define PORT_HW_CFG_ENABLE_BAM_ON_KR_MASK           0x00100000\n\t#define PORT_HW_CFG_ENABLE_BAM_ON_KR_SHIFT                   20\n\t#define PORT_HW_CFG_ENABLE_BAM_ON_KR_DISABLED                0x00000000\n\t#define PORT_HW_CFG_ENABLE_BAM_ON_KR_ENABLED                 0x00100000\n\n\t \n\t#define PORT_HW_CFG_ENABLE_CMS_MASK                 0x00200000\n\t#define PORT_HW_CFG_ENABLE_CMS_SHIFT                         21\n\t#define PORT_HW_CFG_ENABLE_CMS_DISABLED                      0x00000000\n\t#define PORT_HW_CFG_ENABLE_CMS_ENABLED                       0x00200000\n\n\t \n\t#define PORT_HW_CFG_NET_SERDES_IF_MASK              0x0F000000\n\t#define PORT_HW_CFG_NET_SERDES_IF_SHIFT                      24\n\t#define PORT_HW_CFG_NET_SERDES_IF_SGMII                      0x00000000\n\t#define PORT_HW_CFG_NET_SERDES_IF_XFI                        0x01000000\n\t#define PORT_HW_CFG_NET_SERDES_IF_SFI                        0x02000000\n\t#define PORT_HW_CFG_NET_SERDES_IF_KR                         0x03000000\n\t#define PORT_HW_CFG_NET_SERDES_IF_DXGXS                      0x04000000\n\t#define PORT_HW_CFG_NET_SERDES_IF_KR2                        0x05000000\n\n\n\tu32 speed_capability_mask2;\t\t\t     \n\t#define PORT_HW_CFG_SPEED_CAPABILITY2_D3_MASK       0x0000FFFF\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY2_D3_SHIFT       0\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY2_D3_10M_FULL    0x00000001\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY2_D3__           0x00000002\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY2_D3___          0x00000004\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY2_D3_100M_FULL   0x00000008\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY2_D3_1G          0x00000010\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY2_D3_2_DOT_5G    0x00000020\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY2_D3_10G         0x00000040\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY2_D3_20G         0x00000080\n\n\t#define PORT_HW_CFG_SPEED_CAPABILITY2_D0_MASK       0xFFFF0000\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY2_D0_SHIFT       16\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY2_D0_10M_FULL    0x00010000\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY2_D0__           0x00020000\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY2_D0___          0x00040000\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY2_D0_100M_FULL   0x00080000\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY2_D0_1G          0x00100000\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY2_D0_2_DOT_5G    0x00200000\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY2_D0_10G         0x00400000\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY2_D0_20G         0x00800000\n\n\n\t \n\tu32 multi_phy_config;\t\t\t\t     \n\t#define PORT_HW_CFG_PHY_SELECTION_MASK              0x00000007\n\t\t#define PORT_HW_CFG_PHY_SELECTION_SHIFT              0\n\t\t#define PORT_HW_CFG_PHY_SELECTION_HARDWARE_DEFAULT   0x00000000\n\t\t#define PORT_HW_CFG_PHY_SELECTION_FIRST_PHY          0x00000001\n\t\t#define PORT_HW_CFG_PHY_SELECTION_SECOND_PHY         0x00000002\n\t\t#define PORT_HW_CFG_PHY_SELECTION_FIRST_PHY_PRIORITY 0x00000003\n\t\t#define PORT_HW_CFG_PHY_SELECTION_SECOND_PHY_PRIORITY 0x00000004\n\n\t \n\t#define PORT_HW_CFG_PHY_SWAPPED_MASK                0x00000008\n\t\t#define PORT_HW_CFG_PHY_SWAPPED_SHIFT                3\n\t\t#define PORT_HW_CFG_PHY_SWAPPED_DISABLED             0x00000000\n\t\t#define PORT_HW_CFG_PHY_SWAPPED_ENABLED              0x00000008\n\n\n\t \n\tu32 external_phy_config2;\t\t\t     \n\t#define PORT_HW_CFG_XGXS_EXT_PHY2_ADDR_MASK         0x000000FF\n\t#define PORT_HW_CFG_XGXS_EXT_PHY2_ADDR_SHIFT                 0\n\n\t \n\t#define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_MASK         0x0000FF00\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_SHIFT         8\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_DIRECT        0x00000000\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_BCM8071       0x00000100\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_BCM8072       0x00000200\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_BCM8073       0x00000300\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_BCM8705       0x00000400\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_BCM8706       0x00000500\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_BCM8726       0x00000600\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_BCM8481       0x00000700\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_SFX7101       0x00000800\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_BCM8727       0x00000900\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_BCM8727_NOC   0x00000a00\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_BCM84823      0x00000b00\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_BCM54640      0x00000c00\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_BCM84833      0x00000d00\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_BCM54618SE    0x00000e00\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_BCM8722       0x00000f00\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_BCM54616      0x00001000\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_BCM84834      0x00001100\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_BCM84858      0x00001200\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_FAILURE       0x0000fd00\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY2_TYPE_NOT_CONN      0x0000ff00\n\n\n\t \n\tu16 xgxs_config2_rx[4];\t\t\t\t     \n\tu16 xgxs_config2_tx[4];\t\t\t\t     \n\n\tu32 lane_config;\n\t#define PORT_HW_CFG_LANE_SWAP_CFG_MASK              0x0000ffff\n\t\t#define PORT_HW_CFG_LANE_SWAP_CFG_SHIFT              0\n\t\t \n\t\t#define PORT_HW_CFG_LANE_SWAP_CFG_01230123           0x00001b1b\n\t\t \n\t\t#define PORT_HW_CFG_LANE_SWAP_CFG_01233210           0x00001be4\n\t\t \n\t\t#define PORT_HW_CFG_LANE_SWAP_CFG_31203120           0x0000d8d8\n\t\t \n\t\t#define PORT_HW_CFG_LANE_SWAP_CFG_32103210           0x0000e4e4\n\t#define PORT_HW_CFG_LANE_SWAP_CFG_TX_MASK           0x000000ff\n\t#define PORT_HW_CFG_LANE_SWAP_CFG_TX_SHIFT                   0\n\t#define PORT_HW_CFG_LANE_SWAP_CFG_RX_MASK           0x0000ff00\n\t#define PORT_HW_CFG_LANE_SWAP_CFG_RX_SHIFT                   8\n\t#define PORT_HW_CFG_LANE_SWAP_CFG_MASTER_MASK       0x0000c000\n\t#define PORT_HW_CFG_LANE_SWAP_CFG_MASTER_SHIFT               14\n\n\t \n\t#define PORT_HW_CFG_SWAP_PHY_POLARITY_MASK          0x00010000\n\t\t#define PORT_HW_CFG_SWAP_PHY_POLARITY_DISABLED       0x00000000\n\t\t#define PORT_HW_CFG_SWAP_PHY_POLARITY_ENABLED        0x00010000\n\n\n\tu32 external_phy_config;\n\t#define PORT_HW_CFG_XGXS_EXT_PHY_ADDR_MASK          0x000000ff\n\t#define PORT_HW_CFG_XGXS_EXT_PHY_ADDR_SHIFT                  0\n\n\t#define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_MASK          0x0000ff00\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_SHIFT          8\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT         0x00000000\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8071        0x00000100\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8072        0x00000200\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073        0x00000300\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8705        0x00000400\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8706        0x00000500\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726        0x00000600\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8481        0x00000700\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_SFX7101        0x00000800\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727        0x00000900\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727_NOC    0x00000a00\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84823       0x00000b00\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM54640       0x00000c00\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84833       0x00000d00\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM54618SE     0x00000e00\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8722        0x00000f00\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM54616       0x00001000\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84834       0x00001100\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84858       0x00001200\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT_WC      0x0000fc00\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_FAILURE        0x0000fd00\n\t\t#define PORT_HW_CFG_XGXS_EXT_PHY_TYPE_NOT_CONN       0x0000ff00\n\n\t#define PORT_HW_CFG_SERDES_EXT_PHY_ADDR_MASK        0x00ff0000\n\t#define PORT_HW_CFG_SERDES_EXT_PHY_ADDR_SHIFT                16\n\n\t#define PORT_HW_CFG_SERDES_EXT_PHY_TYPE_MASK        0xff000000\n\t\t#define PORT_HW_CFG_SERDES_EXT_PHY_TYPE_SHIFT        24\n\t\t#define PORT_HW_CFG_SERDES_EXT_PHY_TYPE_DIRECT       0x00000000\n\t\t#define PORT_HW_CFG_SERDES_EXT_PHY_TYPE_BCM5482      0x01000000\n\t\t#define PORT_HW_CFG_SERDES_EXT_PHY_TYPE_DIRECT_SD    0x02000000\n\t\t#define PORT_HW_CFG_SERDES_EXT_PHY_TYPE_NOT_CONN     0xff000000\n\n\tu32 speed_capability_mask;\n\t#define PORT_HW_CFG_SPEED_CAPABILITY_D3_MASK        0x0000ffff\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY_D3_SHIFT        0\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY_D3_10M_FULL     0x00000001\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY_D3_10M_HALF     0x00000002\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY_D3_100M_HALF    0x00000004\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY_D3_100M_FULL    0x00000008\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY_D3_1G           0x00000010\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY_D3_2_5G         0x00000020\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY_D3_10G          0x00000040\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY_D3_20G          0x00000080\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY_D3_RESERVED     0x0000f000\n\n\t#define PORT_HW_CFG_SPEED_CAPABILITY_D0_MASK        0xffff0000\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY_D0_SHIFT        16\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY_D0_10M_FULL     0x00010000\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY_D0_10M_HALF     0x00020000\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY_D0_100M_HALF    0x00040000\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY_D0_100M_FULL    0x00080000\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY_D0_1G           0x00100000\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY_D0_2_5G         0x00200000\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY_D0_10G          0x00400000\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY_D0_20G          0x00800000\n\t\t#define PORT_HW_CFG_SPEED_CAPABILITY_D0_RESERVED     0xf0000000\n\n\t \n\tu32 backup_mac_upper;\t\t\t \n\tu32 backup_mac_lower;\t\t\t \n\n};\n\n\n \nstruct shared_feat_cfg {\t\t  \n\n\tu32 config;\t\t\t \n\t#define SHARED_FEATURE_BMC_ECHO_MODE_EN             0x00000001\n\n\t \n\t#define SHARED_FEAT_CFG_OVERRIDE_PREEMPHASIS_CFG_MASK \\\n\t\t\t\t\t\t\t    0x00000002\n\t\t#define SHARED_FEAT_CFG_OVERRIDE_PREEMPHASIS_CFG_DISABLED \\\n\t\t\t\t\t\t\t\t     0x00000000\n\t\t#define SHARED_FEAT_CFG_OVERRIDE_PREEMPHASIS_CFG_ENABLED \\\n\t\t\t\t\t\t\t\t     0x00000002\n\n\t#define SHARED_FEAT_CFG_NCSI_ID_METHOD_MASK         0x00000008\n\t\t#define SHARED_FEAT_CFG_NCSI_ID_METHOD_SPIO          0x00000000\n\t\t#define SHARED_FEAT_CFG_NCSI_ID_METHOD_NVRAM         0x00000008\n\n\t#define SHARED_FEAT_CFG_NCSI_ID_MASK                0x00000030\n\t#define SHARED_FEAT_CFG_NCSI_ID_SHIFT                        4\n\n\t \n\t#define SHARED_FEAT_CFG_FORCE_SF_MODE_MASK          0x00000700\n\t\t#define SHARED_FEAT_CFG_FORCE_SF_MODE_SHIFT          8\n\t\t#define SHARED_FEAT_CFG_FORCE_SF_MODE_MF_ALLOWED     0x00000000\n\t\t#define SHARED_FEAT_CFG_FORCE_SF_MODE_FORCED_SF      0x00000100\n\t\t#define SHARED_FEAT_CFG_FORCE_SF_MODE_SPIO4          0x00000200\n\t\t#define SHARED_FEAT_CFG_FORCE_SF_MODE_SWITCH_INDEPT  0x00000300\n\t\t#define SHARED_FEAT_CFG_FORCE_SF_MODE_AFEX_MODE      0x00000400\n\t\t#define SHARED_FEAT_CFG_FORCE_SF_MODE_BD_MODE        0x00000500\n\t\t#define SHARED_FEAT_CFG_FORCE_SF_MODE_UFP_MODE       0x00000600\n\t\t#define SHARED_FEAT_CFG_FORCE_SF_MODE_EXTENDED_MODE  0x00000700\n\n\t \n\t#define SHARED_FEAT_CFG_LLDP_XMIT_INTERVAL_MASK     0x00ff0000\n\t#define SHARED_FEAT_CFG_LLDP_XMIT_INTERVAL_SHIFT             16\n\n\t \n\t#define SHARED_FEAT_CFG_LLDP_DEVICE_TYPE_ID_MASK    0xff000000\n\t#define SHARED_FEAT_CFG_LLDP_DEVICE_TYPE_ID_SHIFT            24\n\n};\n\n\n \nstruct port_feat_cfg {\t\t     \n\n\tu32 config;\n\t#define PORT_FEATURE_BAR1_SIZE_MASK                 0x0000000f\n\t\t#define PORT_FEATURE_BAR1_SIZE_SHIFT                 0\n\t\t#define PORT_FEATURE_BAR1_SIZE_DISABLED              0x00000000\n\t\t#define PORT_FEATURE_BAR1_SIZE_64K                   0x00000001\n\t\t#define PORT_FEATURE_BAR1_SIZE_128K                  0x00000002\n\t\t#define PORT_FEATURE_BAR1_SIZE_256K                  0x00000003\n\t\t#define PORT_FEATURE_BAR1_SIZE_512K                  0x00000004\n\t\t#define PORT_FEATURE_BAR1_SIZE_1M                    0x00000005\n\t\t#define PORT_FEATURE_BAR1_SIZE_2M                    0x00000006\n\t\t#define PORT_FEATURE_BAR1_SIZE_4M                    0x00000007\n\t\t#define PORT_FEATURE_BAR1_SIZE_8M                    0x00000008\n\t\t#define PORT_FEATURE_BAR1_SIZE_16M                   0x00000009\n\t\t#define PORT_FEATURE_BAR1_SIZE_32M                   0x0000000a\n\t\t#define PORT_FEATURE_BAR1_SIZE_64M                   0x0000000b\n\t\t#define PORT_FEATURE_BAR1_SIZE_128M                  0x0000000c\n\t\t#define PORT_FEATURE_BAR1_SIZE_256M                  0x0000000d\n\t\t#define PORT_FEATURE_BAR1_SIZE_512M                  0x0000000e\n\t\t#define PORT_FEATURE_BAR1_SIZE_1G                    0x0000000f\n\t#define PORT_FEATURE_BAR2_SIZE_MASK                 0x000000f0\n\t\t#define PORT_FEATURE_BAR2_SIZE_SHIFT                 4\n\t\t#define PORT_FEATURE_BAR2_SIZE_DISABLED              0x00000000\n\t\t#define PORT_FEATURE_BAR2_SIZE_64K                   0x00000010\n\t\t#define PORT_FEATURE_BAR2_SIZE_128K                  0x00000020\n\t\t#define PORT_FEATURE_BAR2_SIZE_256K                  0x00000030\n\t\t#define PORT_FEATURE_BAR2_SIZE_512K                  0x00000040\n\t\t#define PORT_FEATURE_BAR2_SIZE_1M                    0x00000050\n\t\t#define PORT_FEATURE_BAR2_SIZE_2M                    0x00000060\n\t\t#define PORT_FEATURE_BAR2_SIZE_4M                    0x00000070\n\t\t#define PORT_FEATURE_BAR2_SIZE_8M                    0x00000080\n\t\t#define PORT_FEATURE_BAR2_SIZE_16M                   0x00000090\n\t\t#define PORT_FEATURE_BAR2_SIZE_32M                   0x000000a0\n\t\t#define PORT_FEATURE_BAR2_SIZE_64M                   0x000000b0\n\t\t#define PORT_FEATURE_BAR2_SIZE_128M                  0x000000c0\n\t\t#define PORT_FEATURE_BAR2_SIZE_256M                  0x000000d0\n\t\t#define PORT_FEATURE_BAR2_SIZE_512M                  0x000000e0\n\t\t#define PORT_FEATURE_BAR2_SIZE_1G                    0x000000f0\n\n\t#define PORT_FEAT_CFG_DCBX_MASK                     0x00000100\n\t\t#define PORT_FEAT_CFG_DCBX_DISABLED                  0x00000000\n\t\t#define PORT_FEAT_CFG_DCBX_ENABLED                   0x00000100\n\n\t\t#define PORT_FEAT_CFG_STORAGE_PERSONALITY_MASK        0x00000C00\n\t\t#define PORT_FEAT_CFG_STORAGE_PERSONALITY_FCOE        0x00000400\n\t\t#define PORT_FEAT_CFG_STORAGE_PERSONALITY_ISCSI       0x00000800\n\n\t#define PORT_FEATURE_EN_SIZE_MASK                   0x0f000000\n\t#define PORT_FEATURE_EN_SIZE_SHIFT                           24\n\t#define PORT_FEATURE_WOL_ENABLED                             0x01000000\n\t#define PORT_FEATURE_MBA_ENABLED                             0x02000000\n\t#define PORT_FEATURE_MFW_ENABLED                             0x04000000\n\n\t \n\t#define PORT_FEAT_CFG_FORCE_EXP_ROM_ADV_MASK        0x08000000\n\t\t#define PORT_FEAT_CFG_FORCE_EXP_ROM_ADV_DISABLED     0x00000000\n\t\t#define PORT_FEAT_CFG_FORCE_EXP_ROM_ADV_ENABLED      0x08000000\n\n\t \n\t#define PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_MASK         0xe0000000\n\t\t#define PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_SHIFT         29\n\t\t#define PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_NO_ENFORCEMENT \\\n\t\t\t\t\t\t\t\t     0x00000000\n\t\t#define PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_DISABLE_TX_LASER \\\n\t\t\t\t\t\t\t\t     0x20000000\n\t\t#define PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_WARNING_MSG   0x40000000\n\t\t#define PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_POWER_DOWN    0x60000000\n\n\tu32 wol_config;\n\t \n\t#define PORT_FEATURE_WOL_DEFAULT_MASK               0x00000003\n\t\t#define PORT_FEATURE_WOL_DEFAULT_SHIFT               0\n\t\t#define PORT_FEATURE_WOL_DEFAULT_DISABLE             0x00000000\n\t\t#define PORT_FEATURE_WOL_DEFAULT_MAGIC               0x00000001\n\t\t#define PORT_FEATURE_WOL_DEFAULT_ACPI                0x00000002\n\t\t#define PORT_FEATURE_WOL_DEFAULT_MAGIC_AND_ACPI      0x00000003\n\t#define PORT_FEATURE_WOL_RES_PAUSE_CAP              0x00000004\n\t#define PORT_FEATURE_WOL_RES_ASYM_PAUSE_CAP         0x00000008\n\t#define PORT_FEATURE_WOL_ACPI_UPON_MGMT             0x00000010\n\n\tu32 mba_config;\n\t#define PORT_FEATURE_MBA_BOOT_AGENT_TYPE_MASK       0x00000007\n\t\t#define PORT_FEATURE_MBA_BOOT_AGENT_TYPE_SHIFT       0\n\t\t#define PORT_FEATURE_MBA_BOOT_AGENT_TYPE_PXE         0x00000000\n\t\t#define PORT_FEATURE_MBA_BOOT_AGENT_TYPE_RPL         0x00000001\n\t\t#define PORT_FEATURE_MBA_BOOT_AGENT_TYPE_BOOTP       0x00000002\n\t\t#define PORT_FEATURE_MBA_BOOT_AGENT_TYPE_ISCSIB      0x00000003\n\t\t#define PORT_FEATURE_MBA_BOOT_AGENT_TYPE_FCOE_BOOT   0x00000004\n\t\t#define PORT_FEATURE_MBA_BOOT_AGENT_TYPE_NONE        0x00000007\n\n\t#define PORT_FEATURE_MBA_BOOT_RETRY_MASK            0x00000038\n\t#define PORT_FEATURE_MBA_BOOT_RETRY_SHIFT                    3\n\n\t#define PORT_FEATURE_MBA_RES_PAUSE_CAP              0x00000100\n\t#define PORT_FEATURE_MBA_RES_ASYM_PAUSE_CAP         0x00000200\n\t#define PORT_FEATURE_MBA_SETUP_PROMPT_ENABLE        0x00000400\n\t#define PORT_FEATURE_MBA_HOTKEY_MASK                0x00000800\n\t\t#define PORT_FEATURE_MBA_HOTKEY_CTRL_S               0x00000000\n\t\t#define PORT_FEATURE_MBA_HOTKEY_CTRL_B               0x00000800\n\t#define PORT_FEATURE_MBA_EXP_ROM_SIZE_MASK          0x000ff000\n\t\t#define PORT_FEATURE_MBA_EXP_ROM_SIZE_SHIFT          12\n\t\t#define PORT_FEATURE_MBA_EXP_ROM_SIZE_DISABLED       0x00000000\n\t\t#define PORT_FEATURE_MBA_EXP_ROM_SIZE_2K             0x00001000\n\t\t#define PORT_FEATURE_MBA_EXP_ROM_SIZE_4K             0x00002000\n\t\t#define PORT_FEATURE_MBA_EXP_ROM_SIZE_8K             0x00003000\n\t\t#define PORT_FEATURE_MBA_EXP_ROM_SIZE_16K            0x00004000\n\t\t#define PORT_FEATURE_MBA_EXP_ROM_SIZE_32K            0x00005000\n\t\t#define PORT_FEATURE_MBA_EXP_ROM_SIZE_64K            0x00006000\n\t\t#define PORT_FEATURE_MBA_EXP_ROM_SIZE_128K           0x00007000\n\t\t#define PORT_FEATURE_MBA_EXP_ROM_SIZE_256K           0x00008000\n\t\t#define PORT_FEATURE_MBA_EXP_ROM_SIZE_512K           0x00009000\n\t\t#define PORT_FEATURE_MBA_EXP_ROM_SIZE_1M             0x0000a000\n\t\t#define PORT_FEATURE_MBA_EXP_ROM_SIZE_2M             0x0000b000\n\t\t#define PORT_FEATURE_MBA_EXP_ROM_SIZE_4M             0x0000c000\n\t\t#define PORT_FEATURE_MBA_EXP_ROM_SIZE_8M             0x0000d000\n\t\t#define PORT_FEATURE_MBA_EXP_ROM_SIZE_16M            0x0000e000\n\t\t#define PORT_FEATURE_MBA_EXP_ROM_SIZE_32M            0x0000f000\n\t#define PORT_FEATURE_MBA_MSG_TIMEOUT_MASK           0x00f00000\n\t#define PORT_FEATURE_MBA_MSG_TIMEOUT_SHIFT                   20\n\t#define PORT_FEATURE_MBA_BIOS_BOOTSTRAP_MASK        0x03000000\n\t\t#define PORT_FEATURE_MBA_BIOS_BOOTSTRAP_SHIFT        24\n\t\t#define PORT_FEATURE_MBA_BIOS_BOOTSTRAP_AUTO         0x00000000\n\t\t#define PORT_FEATURE_MBA_BIOS_BOOTSTRAP_BBS          0x01000000\n\t\t#define PORT_FEATURE_MBA_BIOS_BOOTSTRAP_INT18H       0x02000000\n\t\t#define PORT_FEATURE_MBA_BIOS_BOOTSTRAP_INT19H       0x03000000\n\t#define PORT_FEATURE_MBA_LINK_SPEED_MASK            0x3c000000\n\t\t#define PORT_FEATURE_MBA_LINK_SPEED_SHIFT            26\n\t\t#define PORT_FEATURE_MBA_LINK_SPEED_AUTO             0x00000000\n\t\t#define PORT_FEATURE_MBA_LINK_SPEED_10HD             0x04000000\n\t\t#define PORT_FEATURE_MBA_LINK_SPEED_10FD             0x08000000\n\t\t#define PORT_FEATURE_MBA_LINK_SPEED_100HD            0x0c000000\n\t\t#define PORT_FEATURE_MBA_LINK_SPEED_100FD            0x10000000\n\t\t#define PORT_FEATURE_MBA_LINK_SPEED_1GBPS            0x14000000\n\t\t#define PORT_FEATURE_MBA_LINK_SPEED_2_5GBPS          0x18000000\n\t\t#define PORT_FEATURE_MBA_LINK_SPEED_10GBPS_CX4       0x1c000000\n\t\t#define PORT_FEATURE_MBA_LINK_SPEED_20GBPS           0x20000000\n\tu32 bmc_config;\n\t#define PORT_FEATURE_BMC_LINK_OVERRIDE_MASK         0x00000001\n\t\t#define PORT_FEATURE_BMC_LINK_OVERRIDE_DEFAULT       0x00000000\n\t\t#define PORT_FEATURE_BMC_LINK_OVERRIDE_EN            0x00000001\n\n\tu32 mba_vlan_cfg;\n\t#define PORT_FEATURE_MBA_VLAN_TAG_MASK              0x0000ffff\n\t#define PORT_FEATURE_MBA_VLAN_TAG_SHIFT                      0\n\t#define PORT_FEATURE_MBA_VLAN_EN                    0x00010000\n\n\tu32 resource_cfg;\n\t#define PORT_FEATURE_RESOURCE_CFG_VALID             0x00000001\n\t#define PORT_FEATURE_RESOURCE_CFG_DIAG              0x00000002\n\t#define PORT_FEATURE_RESOURCE_CFG_L2                0x00000004\n\t#define PORT_FEATURE_RESOURCE_CFG_ISCSI             0x00000008\n\t#define PORT_FEATURE_RESOURCE_CFG_RDMA              0x00000010\n\n\tu32 smbus_config;\n\t#define PORT_FEATURE_SMBUS_ADDR_MASK                0x000000fe\n\t#define PORT_FEATURE_SMBUS_ADDR_SHIFT                        1\n\n\tu32 vf_config;\n\t#define PORT_FEAT_CFG_VF_BAR2_SIZE_MASK             0x0000000f\n\t\t#define PORT_FEAT_CFG_VF_BAR2_SIZE_SHIFT             0\n\t\t#define PORT_FEAT_CFG_VF_BAR2_SIZE_DISABLED          0x00000000\n\t\t#define PORT_FEAT_CFG_VF_BAR2_SIZE_4K                0x00000001\n\t\t#define PORT_FEAT_CFG_VF_BAR2_SIZE_8K                0x00000002\n\t\t#define PORT_FEAT_CFG_VF_BAR2_SIZE_16K               0x00000003\n\t\t#define PORT_FEAT_CFG_VF_BAR2_SIZE_32K               0x00000004\n\t\t#define PORT_FEAT_CFG_VF_BAR2_SIZE_64K               0x00000005\n\t\t#define PORT_FEAT_CFG_VF_BAR2_SIZE_128K              0x00000006\n\t\t#define PORT_FEAT_CFG_VF_BAR2_SIZE_256K              0x00000007\n\t\t#define PORT_FEAT_CFG_VF_BAR2_SIZE_512K              0x00000008\n\t\t#define PORT_FEAT_CFG_VF_BAR2_SIZE_1M                0x00000009\n\t\t#define PORT_FEAT_CFG_VF_BAR2_SIZE_2M                0x0000000a\n\t\t#define PORT_FEAT_CFG_VF_BAR2_SIZE_4M                0x0000000b\n\t\t#define PORT_FEAT_CFG_VF_BAR2_SIZE_8M                0x0000000c\n\t\t#define PORT_FEAT_CFG_VF_BAR2_SIZE_16M               0x0000000d\n\t\t#define PORT_FEAT_CFG_VF_BAR2_SIZE_32M               0x0000000e\n\t\t#define PORT_FEAT_CFG_VF_BAR2_SIZE_64M               0x0000000f\n\n\tu32 link_config;     \n\t#define PORT_FEATURE_CONNECTED_SWITCH_MASK          0x03000000\n\t\t#define PORT_FEATURE_CONNECTED_SWITCH_SHIFT          24\n\t\t \n\t\t#define PORT_FEATURE_CON_SWITCH_1G_SWITCH            0x00000000\n\t\t \n\t\t#define PORT_FEATURE_CON_SWITCH_10G_SWITCH           0x01000000\n\t\t#define PORT_FEATURE_CON_SWITCH_AUTO_DETECT          0x02000000\n\t\t#define PORT_FEATURE_CON_SWITCH_ONE_TIME_DETECT      0x03000000\n\n\t#define PORT_FEATURE_LINK_SPEED_MASK                0x000f0000\n\t\t#define PORT_FEATURE_LINK_SPEED_SHIFT                16\n\t\t#define PORT_FEATURE_LINK_SPEED_AUTO                 0x00000000\n\t\t#define PORT_FEATURE_LINK_SPEED_10M_FULL             0x00010000\n\t\t#define PORT_FEATURE_LINK_SPEED_10M_HALF             0x00020000\n\t\t#define PORT_FEATURE_LINK_SPEED_100M_HALF            0x00030000\n\t\t#define PORT_FEATURE_LINK_SPEED_100M_FULL            0x00040000\n\t\t#define PORT_FEATURE_LINK_SPEED_1G                   0x00050000\n\t\t#define PORT_FEATURE_LINK_SPEED_2_5G                 0x00060000\n\t\t#define PORT_FEATURE_LINK_SPEED_10G_CX4              0x00070000\n\t\t#define PORT_FEATURE_LINK_SPEED_20G                  0x00080000\n\n\t#define PORT_FEATURE_FLOW_CONTROL_MASK              0x00000700\n\t\t#define PORT_FEATURE_FLOW_CONTROL_SHIFT              8\n\t\t#define PORT_FEATURE_FLOW_CONTROL_AUTO               0x00000000\n\t\t#define PORT_FEATURE_FLOW_CONTROL_TX                 0x00000100\n\t\t#define PORT_FEATURE_FLOW_CONTROL_RX                 0x00000200\n\t\t#define PORT_FEATURE_FLOW_CONTROL_BOTH               0x00000300\n\t\t#define PORT_FEATURE_FLOW_CONTROL_NONE               0x00000400\n\n\t \n\tu32 mfw_wol_link_cfg;\n\n\t \n\tu32 link_config2;\t\t\t\t     \n\n\t \n\tu32 mfw_wol_link_cfg2;\t\t\t\t     \n\n\n\t \n\tu32 eee_power_mode;                                  \n\t#define PORT_FEAT_CFG_EEE_POWER_MODE_MASK                     0x000000FF\n\t#define PORT_FEAT_CFG_EEE_POWER_MODE_SHIFT                    0\n\t#define PORT_FEAT_CFG_EEE_POWER_MODE_DISABLED                 0x00000000\n\t#define PORT_FEAT_CFG_EEE_POWER_MODE_BALANCED                 0x00000001\n\t#define PORT_FEAT_CFG_EEE_POWER_MODE_AGGRESSIVE               0x00000002\n\t#define PORT_FEAT_CFG_EEE_POWER_MODE_LOW_LATENCY              0x00000003\n\n\n\tu32 Reserved2[16];                                   \n};\n\n\n \nstruct shm_dev_info {\t\t\t\t \n\n\tu32    bc_rev;  \t        \n\n\tstruct shared_hw_cfg     shared_hw_config;\t       \n\n\tstruct port_hw_cfg       port_hw_config[PORT_MAX];      \n\n\tstruct shared_feat_cfg   shared_feature_config;\t\t    \n\n\tstruct port_feat_cfg     port_feature_config[PORT_MAX]; \n\n};\n\nstruct extended_dev_info_shared_cfg {\n\tu32 reserved[18];\n\tu32 mbi_version;\n\tu32 mbi_date;\n};\n\n#if !defined(__LITTLE_ENDIAN) && !defined(__BIG_ENDIAN)\n\t#error \"Missing either LITTLE_ENDIAN or BIG_ENDIAN definition.\"\n#endif\n\n#define FUNC_0              0\n#define FUNC_1              1\n#define FUNC_2              2\n#define FUNC_3              3\n#define FUNC_4              4\n#define FUNC_5              5\n#define FUNC_6              6\n#define FUNC_7              7\n#define E1_FUNC_MAX         2\n#define E1H_FUNC_MAX            8\n#define E2_FUNC_MAX         4    \n\n#define VN_0                0\n#define VN_1                1\n#define VN_2                2\n#define VN_3                3\n#define E1VN_MAX            1\n#define E1HVN_MAX           4\n\n#define E2_VF_MAX           64   \n \n#define DRV_PULSE_PERIOD_MS     250\n\n \n#define FW_ACK_TIME_OUT_MS      5000\n\n#define FW_ACK_POLL_TIME_MS     1\n\n#define FW_ACK_NUM_OF_POLL  (FW_ACK_TIME_OUT_MS/FW_ACK_POLL_TIME_MS)\n\n#define MFW_TRACE_SIGNATURE     0x54524342\n\n \nstruct drv_port_mb {\n\n\tu32 link_status;\n\t \n\n\t#define LINK_STATUS_NONE\t\t\t\t(0<<0)\n\t#define LINK_STATUS_LINK_FLAG_MASK\t\t\t0x00000001\n\t#define LINK_STATUS_LINK_UP\t\t\t\t0x00000001\n\t#define LINK_STATUS_SPEED_AND_DUPLEX_MASK\t\t0x0000001E\n\t#define LINK_STATUS_SPEED_AND_DUPLEX_AN_NOT_COMPLETE\t(0<<1)\n\t#define LINK_STATUS_SPEED_AND_DUPLEX_10THD\t\t(1<<1)\n\t#define LINK_STATUS_SPEED_AND_DUPLEX_10TFD\t\t(2<<1)\n\t#define LINK_STATUS_SPEED_AND_DUPLEX_100TXHD\t\t(3<<1)\n\t#define LINK_STATUS_SPEED_AND_DUPLEX_100T4\t\t(4<<1)\n\t#define LINK_STATUS_SPEED_AND_DUPLEX_100TXFD\t\t(5<<1)\n\t#define LINK_STATUS_SPEED_AND_DUPLEX_1000THD\t\t(6<<1)\n\t#define LINK_STATUS_SPEED_AND_DUPLEX_1000TFD\t\t(7<<1)\n\t#define LINK_STATUS_SPEED_AND_DUPLEX_1000XFD\t\t(7<<1)\n\t#define LINK_STATUS_SPEED_AND_DUPLEX_2500THD\t\t(8<<1)\n\t#define LINK_STATUS_SPEED_AND_DUPLEX_2500TFD\t\t(9<<1)\n\t#define LINK_STATUS_SPEED_AND_DUPLEX_2500XFD\t\t(9<<1)\n\t#define LINK_STATUS_SPEED_AND_DUPLEX_10GTFD\t\t(10<<1)\n\t#define LINK_STATUS_SPEED_AND_DUPLEX_10GXFD\t\t(10<<1)\n\t#define LINK_STATUS_SPEED_AND_DUPLEX_20GTFD\t\t(11<<1)\n\t#define LINK_STATUS_SPEED_AND_DUPLEX_20GXFD\t\t(11<<1)\n\n\t#define LINK_STATUS_AUTO_NEGOTIATE_FLAG_MASK\t\t0x00000020\n\t#define LINK_STATUS_AUTO_NEGOTIATE_ENABLED\t\t0x00000020\n\n\t#define LINK_STATUS_AUTO_NEGOTIATE_COMPLETE\t\t0x00000040\n\t#define LINK_STATUS_PARALLEL_DETECTION_FLAG_MASK\t0x00000080\n\t#define LINK_STATUS_PARALLEL_DETECTION_USED\t\t0x00000080\n\n\t#define LINK_STATUS_LINK_PARTNER_1000TFD_CAPABLE\t0x00000200\n\t#define LINK_STATUS_LINK_PARTNER_1000THD_CAPABLE\t0x00000400\n\t#define LINK_STATUS_LINK_PARTNER_100T4_CAPABLE\t\t0x00000800\n\t#define LINK_STATUS_LINK_PARTNER_100TXFD_CAPABLE\t0x00001000\n\t#define LINK_STATUS_LINK_PARTNER_100TXHD_CAPABLE\t0x00002000\n\t#define LINK_STATUS_LINK_PARTNER_10TFD_CAPABLE\t\t0x00004000\n\t#define LINK_STATUS_LINK_PARTNER_10THD_CAPABLE\t\t0x00008000\n\n\t#define LINK_STATUS_TX_FLOW_CONTROL_FLAG_MASK\t\t0x00010000\n\t#define LINK_STATUS_TX_FLOW_CONTROL_ENABLED\t\t0x00010000\n\n\t#define LINK_STATUS_RX_FLOW_CONTROL_FLAG_MASK\t\t0x00020000\n\t#define LINK_STATUS_RX_FLOW_CONTROL_ENABLED\t\t0x00020000\n\n\t#define LINK_STATUS_LINK_PARTNER_FLOW_CONTROL_MASK\t0x000C0000\n\t#define LINK_STATUS_LINK_PARTNER_NOT_PAUSE_CAPABLE\t(0<<18)\n\t#define LINK_STATUS_LINK_PARTNER_SYMMETRIC_PAUSE\t(1<<18)\n\t#define LINK_STATUS_LINK_PARTNER_ASYMMETRIC_PAUSE\t(2<<18)\n\t#define LINK_STATUS_LINK_PARTNER_BOTH_PAUSE\t\t(3<<18)\n\n\t#define LINK_STATUS_SERDES_LINK\t\t\t\t0x00100000\n\n\t#define LINK_STATUS_LINK_PARTNER_2500XFD_CAPABLE\t0x00200000\n\t#define LINK_STATUS_LINK_PARTNER_2500XHD_CAPABLE\t0x00400000\n\t#define LINK_STATUS_LINK_PARTNER_10GXFD_CAPABLE\t\t0x00800000\n\t#define LINK_STATUS_LINK_PARTNER_20GXFD_CAPABLE\t\t0x10000000\n\n\t#define LINK_STATUS_PFC_ENABLED\t\t\t\t0x20000000\n\n\t#define LINK_STATUS_PHYSICAL_LINK_FLAG\t\t\t0x40000000\n\t#define LINK_STATUS_SFP_TX_FAULT\t\t\t0x80000000\n\n\tu32 port_stx;\n\n\tu32 stat_nig_timer;\n\n\t \n\tu32 ext_phy_fw_version;\n\n};\n\n\nstruct drv_func_mb {\n\n\tu32 drv_mb_header;\n\t#define DRV_MSG_CODE_MASK                       0xffff0000\n\t#define DRV_MSG_CODE_LOAD_REQ                   0x10000000\n\t#define DRV_MSG_CODE_LOAD_DONE                  0x11000000\n\t#define DRV_MSG_CODE_UNLOAD_REQ_WOL_EN          0x20000000\n\t#define DRV_MSG_CODE_UNLOAD_REQ_WOL_DIS         0x20010000\n\t#define DRV_MSG_CODE_UNLOAD_REQ_WOL_MCP         0x20020000\n\t#define DRV_MSG_CODE_UNLOAD_DONE                0x21000000\n\t#define DRV_MSG_CODE_DCC_OK                     0x30000000\n\t#define DRV_MSG_CODE_DCC_FAILURE                0x31000000\n\t#define DRV_MSG_CODE_DIAG_ENTER_REQ             0x50000000\n\t#define DRV_MSG_CODE_DIAG_EXIT_REQ              0x60000000\n\t#define DRV_MSG_CODE_VALIDATE_KEY               0x70000000\n\t#define DRV_MSG_CODE_GET_CURR_KEY               0x80000000\n\t#define DRV_MSG_CODE_GET_UPGRADE_KEY            0x81000000\n\t#define DRV_MSG_CODE_GET_MANUF_KEY              0x82000000\n\t#define DRV_MSG_CODE_LOAD_L2B_PRAM              0x90000000\n\t#define DRV_MSG_CODE_OEM_OK\t\t\t0x00010000\n\t#define DRV_MSG_CODE_OEM_FAILURE\t\t0x00020000\n\t#define DRV_MSG_CODE_OEM_UPDATE_SVID_OK\t\t0x00030000\n\t#define DRV_MSG_CODE_OEM_UPDATE_SVID_FAILURE\t0x00040000\n\t \n\t#define DRV_MSG_CODE_VRFY_FIRST_PHY_OPT_MDL     0xa0000000\n\t#define REQ_BC_VER_4_VRFY_FIRST_PHY_OPT_MDL     0x00050006\n\t#define DRV_MSG_CODE_VRFY_SPECIFIC_PHY_OPT_MDL  0xa1000000\n\t#define REQ_BC_VER_4_VRFY_SPECIFIC_PHY_OPT_MDL  0x00050234\n\t#define DRV_MSG_CODE_VRFY_AFEX_SUPPORTED        0xa2000000\n\t#define REQ_BC_VER_4_VRFY_AFEX_SUPPORTED        0x00070002\n\t#define REQ_BC_VER_4_SFP_TX_DISABLE_SUPPORTED   0x00070014\n\t#define REQ_BC_VER_4_MT_SUPPORTED               0x00070201\n\t#define REQ_BC_VER_4_PFC_STATS_SUPPORTED        0x00070201\n\t#define REQ_BC_VER_4_FCOE_FEATURES              0x00070209\n\n\t#define DRV_MSG_CODE_DCBX_ADMIN_PMF_MSG         0xb0000000\n\t#define DRV_MSG_CODE_DCBX_PMF_DRV_OK            0xb2000000\n\t#define REQ_BC_VER_4_DCBX_ADMIN_MSG_NON_PMF     0x00070401\n\n\t#define DRV_MSG_CODE_VF_DISABLED_DONE           0xc0000000\n\n\t#define DRV_MSG_CODE_AFEX_DRIVER_SETMAC         0xd0000000\n\t#define DRV_MSG_CODE_AFEX_LISTGET_ACK           0xd1000000\n\t#define DRV_MSG_CODE_AFEX_LISTSET_ACK           0xd2000000\n\t#define DRV_MSG_CODE_AFEX_STATSGET_ACK          0xd3000000\n\t#define DRV_MSG_CODE_AFEX_VIFSET_ACK            0xd4000000\n\n\t#define DRV_MSG_CODE_DRV_INFO_ACK               0xd8000000\n\t#define DRV_MSG_CODE_DRV_INFO_NACK              0xd9000000\n\n\t#define DRV_MSG_CODE_EEE_RESULTS_ACK            0xda000000\n\n\t#define DRV_MSG_CODE_RMMOD                      0xdb000000\n\t#define REQ_BC_VER_4_RMMOD_CMD                  0x0007080f\n\n\t#define DRV_MSG_CODE_SET_MF_BW                  0xe0000000\n\t#define REQ_BC_VER_4_SET_MF_BW                  0x00060202\n\t#define DRV_MSG_CODE_SET_MF_BW_ACK              0xe1000000\n\n\t#define DRV_MSG_CODE_LINK_STATUS_CHANGED        0x01000000\n\n\t#define DRV_MSG_CODE_INITIATE_FLR               0x02000000\n\t#define REQ_BC_VER_4_INITIATE_FLR               0x00070213\n\n\t#define BIOS_MSG_CODE_LIC_CHALLENGE             0xff010000\n\t#define BIOS_MSG_CODE_LIC_RESPONSE              0xff020000\n\t#define BIOS_MSG_CODE_VIRT_MAC_PRIM             0xff030000\n\t#define BIOS_MSG_CODE_VIRT_MAC_ISCSI            0xff040000\n\n\t#define DRV_MSG_SEQ_NUMBER_MASK                 0x0000ffff\n\n\tu32 drv_mb_param;\n\t#define DRV_MSG_CODE_SET_MF_BW_MIN_MASK         0x00ff0000\n\t#define DRV_MSG_CODE_SET_MF_BW_MAX_MASK         0xff000000\n\n\t#define DRV_MSG_CODE_UNLOAD_SKIP_LINK_RESET     0x00000002\n\n\t#define DRV_MSG_CODE_LOAD_REQ_WITH_LFA          0x0000100a\n\t#define DRV_MSG_CODE_LOAD_REQ_FORCE_LFA         0x00002000\n\n\tu32 fw_mb_header;\n\t#define FW_MSG_CODE_MASK                        0xffff0000\n\t#define FW_MSG_CODE_DRV_LOAD_COMMON             0x10100000\n\t#define FW_MSG_CODE_DRV_LOAD_PORT               0x10110000\n\t#define FW_MSG_CODE_DRV_LOAD_FUNCTION           0x10120000\n\t \n\t#define REQ_BC_VER_4_DRV_LOAD_COMMON_CHIP       0x00060000\n\t#define FW_MSG_CODE_DRV_LOAD_COMMON_CHIP        0x10130000\n\n\t#define FW_MSG_CODE_DRV_LOAD_REFUSED            0x10200000\n\t#define FW_MSG_CODE_DRV_LOAD_DONE               0x11100000\n\t#define FW_MSG_CODE_DRV_UNLOAD_COMMON           0x20100000\n\t#define FW_MSG_CODE_DRV_UNLOAD_PORT             0x20110000\n\t#define FW_MSG_CODE_DRV_UNLOAD_FUNCTION         0x20120000\n\t#define FW_MSG_CODE_DRV_UNLOAD_DONE             0x21100000\n\t#define FW_MSG_CODE_DCC_DONE                    0x30100000\n\t#define FW_MSG_CODE_LLDP_DONE                   0x40100000\n\t#define FW_MSG_CODE_DIAG_ENTER_DONE             0x50100000\n\t#define FW_MSG_CODE_DIAG_REFUSE                 0x50200000\n\t#define FW_MSG_CODE_DIAG_EXIT_DONE              0x60100000\n\t#define FW_MSG_CODE_VALIDATE_KEY_SUCCESS        0x70100000\n\t#define FW_MSG_CODE_VALIDATE_KEY_FAILURE        0x70200000\n\t#define FW_MSG_CODE_GET_KEY_DONE                0x80100000\n\t#define FW_MSG_CODE_NO_KEY                      0x80f00000\n\t#define FW_MSG_CODE_LIC_INFO_NOT_READY          0x80f80000\n\t#define FW_MSG_CODE_L2B_PRAM_LOADED             0x90100000\n\t#define FW_MSG_CODE_L2B_PRAM_T_LOAD_FAILURE     0x90210000\n\t#define FW_MSG_CODE_L2B_PRAM_C_LOAD_FAILURE     0x90220000\n\t#define FW_MSG_CODE_L2B_PRAM_X_LOAD_FAILURE     0x90230000\n\t#define FW_MSG_CODE_L2B_PRAM_U_LOAD_FAILURE     0x90240000\n\t#define FW_MSG_CODE_VRFY_OPT_MDL_SUCCESS        0xa0100000\n\t#define FW_MSG_CODE_VRFY_OPT_MDL_INVLD_IMG      0xa0200000\n\t#define FW_MSG_CODE_VRFY_OPT_MDL_UNAPPROVED     0xa0300000\n\t#define FW_MSG_CODE_VF_DISABLED_DONE            0xb0000000\n\t#define FW_MSG_CODE_HW_SET_INVALID_IMAGE        0xb0100000\n\n\t#define FW_MSG_CODE_AFEX_DRIVER_SETMAC_DONE     0xd0100000\n\t#define FW_MSG_CODE_AFEX_LISTGET_ACK            0xd1100000\n\t#define FW_MSG_CODE_AFEX_LISTSET_ACK            0xd2100000\n\t#define FW_MSG_CODE_AFEX_STATSGET_ACK           0xd3100000\n\t#define FW_MSG_CODE_AFEX_VIFSET_ACK             0xd4100000\n\n\t#define FW_MSG_CODE_DRV_INFO_ACK                0xd8100000\n\t#define FW_MSG_CODE_DRV_INFO_NACK               0xd9100000\n\n\t#define FW_MSG_CODE_EEE_RESULS_ACK              0xda100000\n\n\t#define FW_MSG_CODE_RMMOD_ACK                   0xdb100000\n\n\t#define FW_MSG_CODE_SET_MF_BW_SENT              0xe0000000\n\t#define FW_MSG_CODE_SET_MF_BW_DONE              0xe1000000\n\n\t#define FW_MSG_CODE_LINK_CHANGED_ACK            0x01100000\n\n\t#define FW_MSG_CODE_LIC_CHALLENGE               0xff010000\n\t#define FW_MSG_CODE_LIC_RESPONSE                0xff020000\n\t#define FW_MSG_CODE_VIRT_MAC_PRIM               0xff030000\n\t#define FW_MSG_CODE_VIRT_MAC_ISCSI              0xff040000\n\n\t#define FW_MSG_SEQ_NUMBER_MASK                  0x0000ffff\n\n\tu32 fw_mb_param;\n\n\tu32 drv_pulse_mb;\n\t#define DRV_PULSE_SEQ_MASK                      0x00007fff\n\t#define DRV_PULSE_SYSTEM_TIME_MASK              0xffff0000\n\t \n\t#define DRV_PULSE_ALWAYS_ALIVE                  0x00008000\n\t \n\n\tu32 mcp_pulse_mb;\n\t#define MCP_PULSE_SEQ_MASK                      0x00007fff\n\t#define MCP_PULSE_ALWAYS_ALIVE                  0x00008000\n\t \n\t#define MCP_EVENT_MASK                          0xffff0000\n\t#define MCP_EVENT_OTHER_DRIVER_RESET_REQ        0x00010000\n\n\tu32 iscsi_boot_signature;\n\tu32 iscsi_boot_block_offset;\n\n\tu32 drv_status;\n\t#define DRV_STATUS_PMF                          0x00000001\n\t#define DRV_STATUS_VF_DISABLED                  0x00000002\n\t#define DRV_STATUS_SET_MF_BW                    0x00000004\n\t#define DRV_STATUS_LINK_EVENT                   0x00000008\n\n\t#define DRV_STATUS_OEM_EVENT_MASK               0x00000070\n\t#define DRV_STATUS_OEM_DISABLE_ENABLE_PF        0x00000010\n\t#define DRV_STATUS_OEM_BANDWIDTH_ALLOCATION     0x00000020\n\n\t#define DRV_STATUS_OEM_UPDATE_SVID              0x00000080\n\n\t#define DRV_STATUS_DCC_EVENT_MASK               0x0000ff00\n\t#define DRV_STATUS_DCC_DISABLE_ENABLE_PF        0x00000100\n\t#define DRV_STATUS_DCC_BANDWIDTH_ALLOCATION     0x00000200\n\t#define DRV_STATUS_DCC_CHANGE_MAC_ADDRESS       0x00000400\n\t#define DRV_STATUS_DCC_RESERVED1                0x00000800\n\t#define DRV_STATUS_DCC_SET_PROTOCOL             0x00001000\n\t#define DRV_STATUS_DCC_SET_PRIORITY             0x00002000\n\n\t#define DRV_STATUS_DCBX_EVENT_MASK              0x000f0000\n\t#define DRV_STATUS_DCBX_NEGOTIATION_RESULTS     0x00010000\n\t#define DRV_STATUS_AFEX_EVENT_MASK              0x03f00000\n\t#define DRV_STATUS_AFEX_LISTGET_REQ             0x00100000\n\t#define DRV_STATUS_AFEX_LISTSET_REQ             0x00200000\n\t#define DRV_STATUS_AFEX_STATSGET_REQ            0x00400000\n\t#define DRV_STATUS_AFEX_VIFSET_REQ              0x00800000\n\n\t#define DRV_STATUS_DRV_INFO_REQ                 0x04000000\n\n\t#define DRV_STATUS_EEE_NEGOTIATION_RESULTS      0x08000000\n\n\tu32 virt_mac_upper;\n\t#define VIRT_MAC_SIGN_MASK                      0xffff0000\n\t#define VIRT_MAC_SIGNATURE                      0x564d0000\n\tu32 virt_mac_lower;\n\n};\n\n\n \n \n#define MGMTFW_STATE_WORD_SIZE                          110\n\nstruct mgmtfw_state {\n\tu32 opaque[MGMTFW_STATE_WORD_SIZE];\n};\n\n\n \nstruct shared_mf_cfg {\n\n\tu32 clp_mb;\n\t#define SHARED_MF_CLP_SET_DEFAULT               0x00000000\n\t \n\t#define SHARED_MF_CLP_EXIT                      0x00000001\n\t \n\t#define SHARED_MF_CLP_EXIT_DONE                 0x00010000\n\n};\n\nstruct port_mf_cfg {\n\n\tu32 dynamic_cfg;     \n\t#define PORT_MF_CFG_E1HOV_TAG_MASK              0x0000ffff\n\t#define PORT_MF_CFG_E1HOV_TAG_SHIFT             0\n\t#define PORT_MF_CFG_E1HOV_TAG_DEFAULT         PORT_MF_CFG_E1HOV_TAG_MASK\n\n\tu32 reserved[1];\n\n};\n\nstruct func_mf_cfg {\n\n\tu32 config;\n\t \n\t \n\t#define FUNC_MF_CFG_FUNC_HIDE                   0x00000001\n\n\t#define FUNC_MF_CFG_PROTOCOL_MASK               0x00000006\n\t#define FUNC_MF_CFG_PROTOCOL_FCOE               0x00000000\n\t#define FUNC_MF_CFG_PROTOCOL_ETHERNET           0x00000002\n\t#define FUNC_MF_CFG_PROTOCOL_ETHERNET_WITH_RDMA 0x00000004\n\t#define FUNC_MF_CFG_PROTOCOL_ISCSI              0x00000006\n\t#define FUNC_MF_CFG_PROTOCOL_DEFAULT \\\n\t\t\t\tFUNC_MF_CFG_PROTOCOL_ETHERNET_WITH_RDMA\n\n\t#define FUNC_MF_CFG_FUNC_DISABLED               0x00000008\n\t#define FUNC_MF_CFG_FUNC_DELETED                0x00000010\n\n\t \n\t \n\t#define FUNC_MF_CFG_TRANSMIT_PRIORITY_MASK      0x00000300\n\t#define FUNC_MF_CFG_TRANSMIT_PRIORITY_SHIFT     8\n\t#define FUNC_MF_CFG_TRANSMIT_PRIORITY_DEFAULT   0x00000000\n\n\t \n\t \n\t#define FUNC_MF_CFG_MIN_BW_MASK                 0x00ff0000\n\t#define FUNC_MF_CFG_MIN_BW_SHIFT                16\n\t#define FUNC_MF_CFG_MIN_BW_DEFAULT              0x00000000\n\t#define FUNC_MF_CFG_MAX_BW_MASK                 0xff000000\n\t#define FUNC_MF_CFG_MAX_BW_SHIFT                24\n\t#define FUNC_MF_CFG_MAX_BW_DEFAULT              0x64000000\n\n\tu32 mac_upper;\t     \n\t#define FUNC_MF_CFG_UPPERMAC_MASK               0x0000ffff\n\t#define FUNC_MF_CFG_UPPERMAC_SHIFT              0\n\t#define FUNC_MF_CFG_UPPERMAC_DEFAULT           FUNC_MF_CFG_UPPERMAC_MASK\n\tu32 mac_lower;\n\t#define FUNC_MF_CFG_LOWERMAC_DEFAULT            0xffffffff\n\n\tu32 e1hov_tag;\t \n\t#define FUNC_MF_CFG_E1HOV_TAG_MASK              0x0000ffff\n\t#define FUNC_MF_CFG_E1HOV_TAG_SHIFT             0\n\t#define FUNC_MF_CFG_E1HOV_TAG_DEFAULT         FUNC_MF_CFG_E1HOV_TAG_MASK\n\n\t \n\t#define FUNC_MF_CFG_AFEX_VLAN_MASK              0x0fff0000\n\t#define FUNC_MF_CFG_AFEX_VLAN_SHIFT             16\n\n\tu32 afex_config;\n\t#define FUNC_MF_CFG_AFEX_COS_FILTER_MASK                     0x000000ff\n\t#define FUNC_MF_CFG_AFEX_COS_FILTER_SHIFT                    0\n\t#define FUNC_MF_CFG_AFEX_MBA_ENABLED_MASK                    0x0000ff00\n\t#define FUNC_MF_CFG_AFEX_MBA_ENABLED_SHIFT                   8\n\t#define FUNC_MF_CFG_AFEX_MBA_ENABLED_VAL                     0x00000100\n\t#define FUNC_MF_CFG_AFEX_VLAN_MODE_MASK                      0x000f0000\n\t#define FUNC_MF_CFG_AFEX_VLAN_MODE_SHIFT                     16\n\n\tu32 reserved;\n};\n\nenum mf_cfg_afex_vlan_mode {\n\tFUNC_MF_CFG_AFEX_VLAN_TRUNK_MODE = 0,\n\tFUNC_MF_CFG_AFEX_VLAN_ACCESS_MODE,\n\tFUNC_MF_CFG_AFEX_VLAN_TRUNK_TAG_NATIVE_MODE\n};\n\n \nstruct func_ext_cfg {\n\tu32 func_cfg;\n\t#define MACP_FUNC_CFG_FLAGS_MASK                0x0000007F\n\t#define MACP_FUNC_CFG_FLAGS_SHIFT               0\n\t#define MACP_FUNC_CFG_FLAGS_ENABLED             0x00000001\n\t#define MACP_FUNC_CFG_FLAGS_ETHERNET            0x00000002\n\t#define MACP_FUNC_CFG_FLAGS_ISCSI_OFFLOAD       0x00000004\n\t#define MACP_FUNC_CFG_FLAGS_FCOE_OFFLOAD        0x00000008\n\t#define MACP_FUNC_CFG_PAUSE_ON_HOST_RING        0x00000080\n\n\tu32 iscsi_mac_addr_upper;\n\tu32 iscsi_mac_addr_lower;\n\n\tu32 fcoe_mac_addr_upper;\n\tu32 fcoe_mac_addr_lower;\n\n\tu32 fcoe_wwn_port_name_upper;\n\tu32 fcoe_wwn_port_name_lower;\n\n\tu32 fcoe_wwn_node_name_upper;\n\tu32 fcoe_wwn_node_name_lower;\n\n\tu32 preserve_data;\n\t#define MF_FUNC_CFG_PRESERVE_L2_MAC             (1<<0)\n\t#define MF_FUNC_CFG_PRESERVE_ISCSI_MAC          (1<<1)\n\t#define MF_FUNC_CFG_PRESERVE_FCOE_MAC           (1<<2)\n\t#define MF_FUNC_CFG_PRESERVE_FCOE_WWN_P         (1<<3)\n\t#define MF_FUNC_CFG_PRESERVE_FCOE_WWN_N         (1<<4)\n\t#define MF_FUNC_CFG_PRESERVE_TX_BW              (1<<5)\n};\n\nstruct mf_cfg {\n\n\tstruct shared_mf_cfg    shared_mf_config;        \n\t\t\t\t\t\t\t \n\tstruct port_mf_cfg  port_mf_config[NVM_PATH_MAX][PORT_MAX];\n\t \n\tstruct func_mf_cfg  func_mf_config[E1H_FUNC_MAX];  \n\t \n\tstruct func_ext_cfg func_ext_config[E1H_FUNC_MAX];  \n};  \n\n \nstruct shmem_region {\t\t        \n\n\tu32         validity_map[PORT_MAX];   \n\t#define SHR_MEM_FORMAT_REV_MASK                     0xff000000\n\t#define SHR_MEM_FORMAT_REV_ID                       ('A'<<24)\n\t \n\t#define SHR_MEM_VALIDITY_PCI_CFG                    0x00100000\n\t#define SHR_MEM_VALIDITY_MB                         0x00200000\n\t#define SHR_MEM_VALIDITY_DEV_INFO                   0x00400000\n\t#define SHR_MEM_VALIDITY_RESERVED                   0x00000007\n\t \n\t#define SHR_MEM_VALIDITY_LIC_KEY_IN_EFFECT_MASK     0x00000038\n\t#define SHR_MEM_VALIDITY_LIC_MANUF_KEY_IN_EFFECT    0x00000008\n\t#define SHR_MEM_VALIDITY_LIC_UPGRADE_KEY_IN_EFFECT  0x00000010\n\t#define SHR_MEM_VALIDITY_LIC_NO_KEY_IN_EFFECT       0x00000020\n\t \n\t#define SHR_MEM_VALIDITY_ACTIVE_MFW_UNKNOWN         0x00000000\n\t#define SHR_MEM_VALIDITY_ACTIVE_MFW_MASK            0x000001c0\n\t#define SHR_MEM_VALIDITY_ACTIVE_MFW_IPMI            0x00000040\n\t#define SHR_MEM_VALIDITY_ACTIVE_MFW_UMP             0x00000080\n\t#define SHR_MEM_VALIDITY_ACTIVE_MFW_NCSI            0x000000c0\n\t#define SHR_MEM_VALIDITY_ACTIVE_MFW_NONE            0x000001c0\n\n\tstruct shm_dev_info dev_info;\t      \n\n\tstruct license_key       drv_lic_key[PORT_MAX];  \n\n\t \n\tu32         fw_info_fio_offset;\t\t \n\tstruct mgmtfw_state mgmtfw_state;\t \n\n\tstruct drv_port_mb  port_mb[PORT_MAX];\t \n\n#ifdef BMAPI\n\t \n\t \n\tstruct drv_func_mb func_mb[1];\t \n#else\n\t \n\tstruct drv_func_mb  func_mb[];\t \n#endif  \n\n};  \n\n \n \n \n \n \n \n \n \n \n \n \n \n \nstruct fw_flr_ack {\n\tu32         pf_ack;\n\tu32         vf_ack[1];\n\tu32         iov_dis_ack;\n};\n\nstruct fw_flr_mb {\n\tu32         aggint;\n\tu32         opgen_addr;\n\tstruct fw_flr_ack ack;\n};\n\nstruct eee_remote_vals {\n\tu32         tx_tw;\n\tu32         rx_tw;\n};\n\n \n\n \n#define SHMEM_ARRAY_MASK(eb)\t\t((1<<(eb))-1)\n#define SHMEM_ARRAY_ENTRY(i, eb)\t((i)/(32/(eb)))\n\n \n#define SHMEM_ARRAY_BITPOS(i, eb, fb)\t\\\n\t((((32/(fb)) - 1 - ((i)/((fb)/(eb))) % (32/(fb))) * (fb)) + \\\n\t(((i)%((fb)/(eb))) * (eb)))\n\n#define SHMEM_ARRAY_GET(a, i, eb, fb)\t\t\t\t\t\\\n\t((a[SHMEM_ARRAY_ENTRY(i, eb)] >> SHMEM_ARRAY_BITPOS(i, eb, fb)) &  \\\n\tSHMEM_ARRAY_MASK(eb))\n\n#define SHMEM_ARRAY_SET(a, i, eb, fb, val)\t\t\t\t\\\ndo {\t\t\t\t\t\t\t\t\t   \\\n\ta[SHMEM_ARRAY_ENTRY(i, eb)] &= ~(SHMEM_ARRAY_MASK(eb) <<\t   \\\n\tSHMEM_ARRAY_BITPOS(i, eb, fb));\t\t\t\t\t   \\\n\ta[SHMEM_ARRAY_ENTRY(i, eb)] |= (((val) & SHMEM_ARRAY_MASK(eb)) <<  \\\n\tSHMEM_ARRAY_BITPOS(i, eb, fb));\t\t\t\t\t   \\\n} while (0)\n\n\n \n#define DCBX_MAX_NUM_PRI_PG_ENTRIES\t8\n#define DCBX_PRI_PG_BITWIDTH\t\t4\n#define DCBX_PRI_PG_FBITS\t\t8\n#define DCBX_PRI_PG_GET(a, i)\t\t\\\n\tSHMEM_ARRAY_GET(a, i, DCBX_PRI_PG_BITWIDTH, DCBX_PRI_PG_FBITS)\n#define DCBX_PRI_PG_SET(a, i, val)\t\\\n\tSHMEM_ARRAY_SET(a, i, DCBX_PRI_PG_BITWIDTH, DCBX_PRI_PG_FBITS, val)\n#define DCBX_MAX_NUM_PG_BW_ENTRIES\t8\n#define DCBX_BW_PG_BITWIDTH\t\t8\n#define DCBX_PG_BW_GET(a, i)\t\t\\\n\tSHMEM_ARRAY_GET(a, i, DCBX_BW_PG_BITWIDTH, DCBX_BW_PG_BITWIDTH)\n#define DCBX_PG_BW_SET(a, i, val)\t\\\n\tSHMEM_ARRAY_SET(a, i, DCBX_BW_PG_BITWIDTH, DCBX_BW_PG_BITWIDTH, val)\n#define DCBX_STRICT_PRI_PG\t\t15\n#define DCBX_MAX_APP_PROTOCOL\t\t16\n#define FCOE_APP_IDX\t\t\t0\n#define ISCSI_APP_IDX\t\t\t1\n#define PREDEFINED_APP_IDX_MAX\t\t2\n\n\n \nstruct dcbx_ets_feature {\n\t \n\tu32 enabled;\n\tu32  pg_bw_tbl[2];\n\tu32  pri_pg_tbl[1];\n};\n\n \nstruct dcbx_pfc_feature {\n#ifdef __BIG_ENDIAN\n\tu8 pri_en_bitmap;\n\t#define DCBX_PFC_PRI_0 0x01\n\t#define DCBX_PFC_PRI_1 0x02\n\t#define DCBX_PFC_PRI_2 0x04\n\t#define DCBX_PFC_PRI_3 0x08\n\t#define DCBX_PFC_PRI_4 0x10\n\t#define DCBX_PFC_PRI_5 0x20\n\t#define DCBX_PFC_PRI_6 0x40\n\t#define DCBX_PFC_PRI_7 0x80\n\tu8 pfc_caps;\n\tu8 reserved;\n\tu8 enabled;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 enabled;\n\tu8 reserved;\n\tu8 pfc_caps;\n\tu8 pri_en_bitmap;\n\t#define DCBX_PFC_PRI_0 0x01\n\t#define DCBX_PFC_PRI_1 0x02\n\t#define DCBX_PFC_PRI_2 0x04\n\t#define DCBX_PFC_PRI_3 0x08\n\t#define DCBX_PFC_PRI_4 0x10\n\t#define DCBX_PFC_PRI_5 0x20\n\t#define DCBX_PFC_PRI_6 0x40\n\t#define DCBX_PFC_PRI_7 0x80\n#endif\n};\n\nstruct dcbx_app_priority_entry {\n#ifdef __BIG_ENDIAN\n\tu16  app_id;\n\tu8  pri_bitmap;\n\tu8  appBitfield;\n\t#define DCBX_APP_ENTRY_VALID         0x01\n\t#define DCBX_APP_ENTRY_SF_MASK       0xF0\n\t#define DCBX_APP_ENTRY_SF_SHIFT      4\n\t#define DCBX_APP_SF_ETH_TYPE         0x10\n\t#define DCBX_APP_SF_PORT             0x20\n\t#define DCBX_APP_SF_UDP              0x40\n\t#define DCBX_APP_SF_DEFAULT          0x80\n#elif defined(__LITTLE_ENDIAN)\n\tu8 appBitfield;\n\t#define DCBX_APP_ENTRY_VALID         0x01\n\t#define DCBX_APP_ENTRY_SF_MASK       0xF0\n\t#define DCBX_APP_ENTRY_SF_SHIFT      4\n\t#define DCBX_APP_ENTRY_VALID         0x01\n\t#define DCBX_APP_SF_ETH_TYPE         0x10\n\t#define DCBX_APP_SF_PORT             0x20\n\t#define DCBX_APP_SF_UDP              0x40\n\t#define DCBX_APP_SF_DEFAULT          0x80\n\tu8  pri_bitmap;\n\tu16  app_id;\n#endif\n};\n\n\n \nstruct dcbx_app_priority_feature {\n#ifdef __BIG_ENDIAN\n\tu8 reserved;\n\tu8 default_pri;\n\tu8 tc_supported;\n\tu8 enabled;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 enabled;\n\tu8 tc_supported;\n\tu8 default_pri;\n\tu8 reserved;\n#endif\n\tstruct dcbx_app_priority_entry  app_pri_tbl[DCBX_MAX_APP_PROTOCOL];\n};\n\n \nstruct dcbx_features {\n\t \n\tstruct dcbx_ets_feature ets;\n\t \n\tstruct dcbx_pfc_feature pfc;\n\t \n\tstruct dcbx_app_priority_feature app;\n};\n\n \n \nstruct lldp_params {\n#ifdef __BIG_ENDIAN\n\tu8  msg_fast_tx_interval;\n\tu8  msg_tx_hold;\n\tu8  msg_tx_interval;\n\tu8  admin_status;\n\t#define LLDP_TX_ONLY  0x01\n\t#define LLDP_RX_ONLY  0x02\n\t#define LLDP_TX_RX    0x03\n\t#define LLDP_DISABLED 0x04\n\tu8  reserved1;\n\tu8  tx_fast;\n\tu8  tx_crd_max;\n\tu8  tx_crd;\n#elif defined(__LITTLE_ENDIAN)\n\tu8  admin_status;\n\t#define LLDP_TX_ONLY  0x01\n\t#define LLDP_RX_ONLY  0x02\n\t#define LLDP_TX_RX    0x03\n\t#define LLDP_DISABLED 0x04\n\tu8  msg_tx_interval;\n\tu8  msg_tx_hold;\n\tu8  msg_fast_tx_interval;\n\tu8  tx_crd;\n\tu8  tx_crd_max;\n\tu8  tx_fast;\n\tu8  reserved1;\n#endif\n\t#define REM_CHASSIS_ID_STAT_LEN 4\n\t#define REM_PORT_ID_STAT_LEN 4\n\t \n\tu32 peer_chassis_id[REM_CHASSIS_ID_STAT_LEN];\n\t \n\tu32 peer_port_id[REM_PORT_ID_STAT_LEN];\n};\n\nstruct lldp_dcbx_stat {\n\t#define LOCAL_CHASSIS_ID_STAT_LEN 2\n\t#define LOCAL_PORT_ID_STAT_LEN 2\n\t \n\tu32 local_chassis_id[LOCAL_CHASSIS_ID_STAT_LEN];\n\t \n\tu32 local_port_id[LOCAL_PORT_ID_STAT_LEN];\n\t \n\tu32 num_tx_dcbx_pkts;\n\t \n\tu32 num_rx_dcbx_pkts;\n};\n\n \nstruct lldp_admin_mib {\n\tu32     ver_cfg_flags;\n\t#define DCBX_ETS_CONFIG_TX_ENABLED       0x00000001\n\t#define DCBX_PFC_CONFIG_TX_ENABLED       0x00000002\n\t#define DCBX_APP_CONFIG_TX_ENABLED       0x00000004\n\t#define DCBX_ETS_RECO_TX_ENABLED         0x00000008\n\t#define DCBX_ETS_RECO_VALID              0x00000010\n\t#define DCBX_ETS_WILLING                 0x00000020\n\t#define DCBX_PFC_WILLING                 0x00000040\n\t#define DCBX_APP_WILLING                 0x00000080\n\t#define DCBX_VERSION_CEE                 0x00000100\n\t#define DCBX_VERSION_IEEE                0x00000200\n\t#define DCBX_DCBX_ENABLED                0x00000400\n\t#define DCBX_CEE_VERSION_MASK            0x0000f000\n\t#define DCBX_CEE_VERSION_SHIFT           12\n\t#define DCBX_CEE_MAX_VERSION_MASK        0x000f0000\n\t#define DCBX_CEE_MAX_VERSION_SHIFT       16\n\tstruct dcbx_features     features;\n};\n\n \nstruct lldp_remote_mib {\n\tu32 prefix_seq_num;\n\tu32 flags;\n\t#define DCBX_ETS_TLV_RX                  0x00000001\n\t#define DCBX_PFC_TLV_RX                  0x00000002\n\t#define DCBX_APP_TLV_RX                  0x00000004\n\t#define DCBX_ETS_RX_ERROR                0x00000010\n\t#define DCBX_PFC_RX_ERROR                0x00000020\n\t#define DCBX_APP_RX_ERROR                0x00000040\n\t#define DCBX_ETS_REM_WILLING             0x00000100\n\t#define DCBX_PFC_REM_WILLING             0x00000200\n\t#define DCBX_APP_REM_WILLING             0x00000400\n\t#define DCBX_REMOTE_ETS_RECO_VALID       0x00001000\n\t#define DCBX_REMOTE_MIB_VALID            0x00002000\n\tstruct dcbx_features features;\n\tu32 suffix_seq_num;\n};\n\n \nstruct lldp_local_mib {\n\tu32 prefix_seq_num;\n\t \n\tu32 error;\n\t#define DCBX_LOCAL_ETS_ERROR             0x00000001\n\t#define DCBX_LOCAL_PFC_ERROR             0x00000002\n\t#define DCBX_LOCAL_APP_ERROR             0x00000004\n\t#define DCBX_LOCAL_PFC_MISMATCH          0x00000010\n\t#define DCBX_LOCAL_APP_MISMATCH          0x00000020\n\t#define DCBX_REMOTE_MIB_ERROR\t\t 0x00000040\n\t#define DCBX_REMOTE_ETS_TLV_NOT_FOUND    0x00000080\n\t#define DCBX_REMOTE_PFC_TLV_NOT_FOUND    0x00000100\n\t#define DCBX_REMOTE_APP_TLV_NOT_FOUND    0x00000200\n\tstruct dcbx_features   features;\n\tu32 suffix_seq_num;\n};\n \n\n \n \n \n#define SHMEM_LINK_CONFIG_SIZE 2\nstruct shmem_lfa {\n\tu32 req_duplex;\n\t#define REQ_DUPLEX_PHY0_MASK        0x0000ffff\n\t#define REQ_DUPLEX_PHY0_SHIFT       0\n\t#define REQ_DUPLEX_PHY1_MASK        0xffff0000\n\t#define REQ_DUPLEX_PHY1_SHIFT       16\n\tu32 req_flow_ctrl;\n\t#define REQ_FLOW_CTRL_PHY0_MASK     0x0000ffff\n\t#define REQ_FLOW_CTRL_PHY0_SHIFT    0\n\t#define REQ_FLOW_CTRL_PHY1_MASK     0xffff0000\n\t#define REQ_FLOW_CTRL_PHY1_SHIFT    16\n\tu32 req_line_speed;  \n\t#define REQ_LINE_SPD_PHY0_MASK      0x0000ffff\n\t#define REQ_LINE_SPD_PHY0_SHIFT     0\n\t#define REQ_LINE_SPD_PHY1_MASK      0xffff0000\n\t#define REQ_LINE_SPD_PHY1_SHIFT     16\n\tu32 speed_cap_mask[SHMEM_LINK_CONFIG_SIZE];\n\tu32 additional_config;\n\t#define REQ_FC_AUTO_ADV_MASK        0x0000ffff\n\t#define REQ_FC_AUTO_ADV0_SHIFT      0\n\t#define NO_LFA_DUE_TO_DCC_MASK      0x00010000\n\tu32 lfa_sts;\n\t#define LFA_LINK_FLAP_REASON_OFFSET\t\t0\n\t#define LFA_LINK_FLAP_REASON_MASK\t\t0x000000ff\n\t\t#define LFA_LINK_DOWN\t\t\t    0x1\n\t\t#define LFA_LOOPBACK_ENABLED\t\t0x2\n\t\t#define LFA_DUPLEX_MISMATCH\t\t    0x3\n\t\t#define LFA_MFW_IS_TOO_OLD\t\t    0x4\n\t\t#define LFA_LINK_SPEED_MISMATCH\t\t0x5\n\t\t#define LFA_FLOW_CTRL_MISMATCH\t\t0x6\n\t\t#define LFA_SPEED_CAP_MISMATCH\t\t0x7\n\t\t#define LFA_DCC_LFA_DISABLED\t\t0x8\n\t\t#define LFA_EEE_MISMATCH\t\t0x9\n\n\t#define LINK_FLAP_AVOIDANCE_COUNT_OFFSET\t8\n\t#define LINK_FLAP_AVOIDANCE_COUNT_MASK\t\t0x0000ff00\n\n\t#define LINK_FLAP_COUNT_OFFSET\t\t\t16\n\t#define LINK_FLAP_COUNT_MASK\t\t\t0x00ff0000\n\n\t#define LFA_FLAGS_MASK\t\t\t\t0xff000000\n\t#define SHMEM_LFA_DONT_CLEAR_STAT\t\t(1<<24)\n};\n\n \nstruct os_drv_ver {\n#define DRV_VER_NOT_LOADED\t\t\t0\n\n\t \n#define DRV_PERS_ETHERNET\t\t\t0\n#define DRV_PERS_ISCSI\t\t\t\t1\n#define DRV_PERS_FCOE\t\t\t\t2\n\n\t \n#define MAX_DRV_PERS\t\t\t\t3\n\tu32 versions[MAX_DRV_PERS];\n};\n\nstruct ncsi_oem_fcoe_features {\n\tu32 fcoe_features1;\n\t#define FCOE_FEATURES1_IOS_PER_CONNECTION_MASK          0x0000FFFF\n\t#define FCOE_FEATURES1_IOS_PER_CONNECTION_OFFSET        0\n\n\t#define FCOE_FEATURES1_LOGINS_PER_PORT_MASK             0xFFFF0000\n\t#define FCOE_FEATURES1_LOGINS_PER_PORT_OFFSET           16\n\n\tu32 fcoe_features2;\n\t#define FCOE_FEATURES2_EXCHANGES_MASK                   0x0000FFFF\n\t#define FCOE_FEATURES2_EXCHANGES_OFFSET                 0\n\n\t#define FCOE_FEATURES2_NPIV_WWN_PER_PORT_MASK           0xFFFF0000\n\t#define FCOE_FEATURES2_NPIV_WWN_PER_PORT_OFFSET         16\n\n\tu32 fcoe_features3;\n\t#define FCOE_FEATURES3_TARGETS_SUPPORTED_MASK           0x0000FFFF\n\t#define FCOE_FEATURES3_TARGETS_SUPPORTED_OFFSET         0\n\n\t#define FCOE_FEATURES3_OUTSTANDING_COMMANDS_MASK        0xFFFF0000\n\t#define FCOE_FEATURES3_OUTSTANDING_COMMANDS_OFFSET      16\n\n\tu32 fcoe_features4;\n\t#define FCOE_FEATURES4_FEATURE_SETTINGS_MASK            0x0000000F\n\t#define FCOE_FEATURES4_FEATURE_SETTINGS_OFFSET          0\n};\n\nenum curr_cfg_method_e {\n\tCURR_CFG_MET_NONE = 0,   \n\tCURR_CFG_MET_OS = 1,\n\tCURR_CFG_MET_VENDOR_SPEC = 2, \n};\n\n#define FC_NPIV_WWPN_SIZE 8\n#define FC_NPIV_WWNN_SIZE 8\nstruct bdn_npiv_settings {\n\tu8 npiv_wwpn[FC_NPIV_WWPN_SIZE];\n\tu8 npiv_wwnn[FC_NPIV_WWNN_SIZE];\n};\n\nstruct bdn_fc_npiv_cfg {\n\t \n\tu32 hdr;\n\tu32 num_of_npiv;\n};\n\n#define MAX_NUMBER_NPIV 64\nstruct bdn_fc_npiv_tbl {\n\tstruct bdn_fc_npiv_cfg fc_npiv_cfg;\n\tstruct bdn_npiv_settings settings[MAX_NUMBER_NPIV];\n};\n\nstruct mdump_driver_info {\n\tu32 epoc;\n\tu32 drv_ver;\n\tu32 fw_ver;\n\n\tu32 valid_dump;\n\t#define FIRST_DUMP_VALID        (1 << 0)\n\t#define SECOND_DUMP_VALID       (1 << 1)\n\n\tu32 flags;\n\t#define ENABLE_ALL_TRIGGERS     (0x7fffffff)\n\t#define TRIGGER_MDUMP_ONCE      (1 << 31)\n};\n\nstruct ncsi_oem_data {\n\tu32 driver_version[4];\n\tstruct ncsi_oem_fcoe_features ncsi_oem_fcoe_features;\n};\n\nstruct shmem2_region {\n\n\tu32 size;\t\t\t\t\t \n\n\tu32 dcc_support;\t\t\t\t \n\t#define SHMEM_DCC_SUPPORT_NONE                      0x00000000\n\t#define SHMEM_DCC_SUPPORT_DISABLE_ENABLE_PF_TLV     0x00000001\n\t#define SHMEM_DCC_SUPPORT_BANDWIDTH_ALLOCATION_TLV  0x00000004\n\t#define SHMEM_DCC_SUPPORT_CHANGE_MAC_ADDRESS_TLV    0x00000008\n\t#define SHMEM_DCC_SUPPORT_SET_PROTOCOL_TLV          0x00000040\n\t#define SHMEM_DCC_SUPPORT_SET_PRIORITY_TLV          0x00000080\n\n\tu32 ext_phy_fw_version2[PORT_MAX];\t\t \n\t \n\tu32 mf_cfg_addr;\t\t\t\t \n\t#define SHMEM_MF_CFG_ADDR_NONE                  0x00000000\n\n\tstruct fw_flr_mb flr_mb;\t\t\t \n\tu32 dcbx_lldp_params_offset;\t\t\t \n\t#define SHMEM_LLDP_DCBX_PARAMS_NONE             0x00000000\n\tu32 dcbx_neg_res_offset;\t\t\t \n\t#define SHMEM_DCBX_NEG_RES_NONE\t\t\t0x00000000\n\tu32 dcbx_remote_mib_offset;\t\t\t \n\t#define SHMEM_DCBX_REMOTE_MIB_NONE              0x00000000\n\t \n\tu32 other_shmem_base_addr;\t\t\t \n\tu32 other_shmem2_base_addr;\t\t\t \n\t \n\tu32 mcp_vf_disabled[E2_VF_MAX / 32];\t\t \n\n\t \n\tu32 drv_ack_vf_disabled[E2_FUNC_MAX][E2_VF_MAX / 32];  \n\n\tu32 dcbx_lldp_dcbx_stat_offset;\t\t\t \n\t#define SHMEM_LLDP_DCBX_STAT_NONE               0x00000000\n\n\t \n\tu32 edebug_driver_if[2];\t\t\t \n\t#define EDEBUG_DRIVER_IF_OP_CODE_GET_PHYS_ADDR  1\n\t#define EDEBUG_DRIVER_IF_OP_CODE_GET_BUS_ADDR   2\n\t#define EDEBUG_DRIVER_IF_OP_CODE_DISABLE_STAT   3\n\n\tu32 nvm_retain_bitmap_addr;\t\t\t \n\n\t \n\tu32 afex_driver_support;\t\t\t \n\t#define SHMEM_AFEX_VERSION_MASK                  0x100f\n\t#define SHMEM_AFEX_SUPPORTED_VERSION_ONE         0x1001\n\t#define SHMEM_AFEX_REDUCED_DRV_LOADED            0x8000\n\n\t \n\tu32 afex_scratchpad_addr_to_write[E2_FUNC_MAX];\n\n\t \n\tu32 afex_param1_to_driver[E2_FUNC_MAX];\t\t \n\tu32 afex_param2_to_driver[E2_FUNC_MAX];\t\t \n\n\tu32 swim_base_addr;\t\t\t\t \n\tu32 swim_funcs;\n\tu32 swim_main_cb;\n\n\t \n\tu32 afex_profiles_enabled[2];\n\n\t \n\tu32 drv_flags;\n\t#define DRV_FLAGS_DCB_CONFIGURED\t\t0x0\n\t#define DRV_FLAGS_DCB_CONFIGURATION_ABORTED\t0x1\n\t#define DRV_FLAGS_DCB_MFW_CONFIGURED\t0x2\n\n\t#define DRV_FLAGS_PORT_MASK\t((1 << DRV_FLAGS_DCB_CONFIGURED) | \\\n\t\t\t(1 << DRV_FLAGS_DCB_CONFIGURATION_ABORTED) | \\\n\t\t\t(1 << DRV_FLAGS_DCB_MFW_CONFIGURED))\n\t \n\tu32 extended_dev_info_shared_addr;\n\tu32 ncsi_oem_data_addr;\n\n\tu32 ocsd_host_addr;  \n\tu32 ocbb_host_addr;  \n\tu32 ocsd_req_update_interval;  \n\tu32 temperature_in_half_celsius;\n\tu32 glob_struct_in_host;\n\n\tu32 dcbx_neg_res_ext_offset;\n#define SHMEM_DCBX_NEG_RES_EXT_NONE\t\t\t0x00000000\n\n\tu32 drv_capabilities_flag[E2_FUNC_MAX];\n#define DRV_FLAGS_CAPABILITIES_LOADED_SUPPORTED 0x00000001\n#define DRV_FLAGS_CAPABILITIES_LOADED_L2        0x00000002\n#define DRV_FLAGS_CAPABILITIES_LOADED_FCOE      0x00000004\n#define DRV_FLAGS_CAPABILITIES_LOADED_ISCSI     0x00000008\n#define DRV_FLAGS_MTU_MASK\t\t\t0xffff0000\n#define DRV_FLAGS_MTU_SHIFT\t\t\t16\n\n\tu32 extended_dev_info_shared_cfg_size;\n\n\tu32 dcbx_en[PORT_MAX];\n\n\t \n\tu32 multi_thread_data_offset;\n\n\t \n\tu32 drv_info_host_addr_lo;\n\tu32 drv_info_host_addr_hi;\n\n\t \n\tu32 drv_info_control;\n#define DRV_INFO_CONTROL_VER_MASK          0x000000ff\n#define DRV_INFO_CONTROL_VER_SHIFT         0\n#define DRV_INFO_CONTROL_OP_CODE_MASK      0x0000ff00\n#define DRV_INFO_CONTROL_OP_CODE_SHIFT     8\n\tu32 ibft_host_addr;  \n\tstruct eee_remote_vals eee_remote_vals[PORT_MAX];\n\tu32 reserved[E2_FUNC_MAX];\n\n\n\t \n\tu32 eee_status[PORT_MAX];\n\t#define SHMEM_EEE_TIMER_MASK\t\t   0x0000ffff\n\t#define SHMEM_EEE_SUPPORTED_MASK\t   0x000f0000\n\t#define SHMEM_EEE_SUPPORTED_SHIFT\t   16\n\t#define SHMEM_EEE_ADV_STATUS_MASK\t   0x00f00000\n\t\t#define SHMEM_EEE_100M_ADV\t   (1<<0)\n\t\t#define SHMEM_EEE_1G_ADV\t   (1<<1)\n\t\t#define SHMEM_EEE_10G_ADV\t   (1<<2)\n\t#define SHMEM_EEE_ADV_STATUS_SHIFT\t   20\n\t#define\tSHMEM_EEE_LP_ADV_STATUS_MASK\t   0x0f000000\n\t#define SHMEM_EEE_LP_ADV_STATUS_SHIFT\t   24\n\t#define SHMEM_EEE_REQUESTED_BIT\t\t   0x10000000\n\t#define SHMEM_EEE_LPI_REQUESTED_BIT\t   0x20000000\n\t#define SHMEM_EEE_ACTIVE_BIT\t\t   0x40000000\n\t#define SHMEM_EEE_TIME_OUTPUT_BIT\t   0x80000000\n\n\tu32 sizeof_port_stats;\n\n\t \n\tu32 lfa_host_addr[PORT_MAX];\n\tu32 reserved1;\n\n\tu32 reserved2;\t\t\t\t \n\tu32 reserved3;\t\t\t\t \n\tu32 reserved4;\t\t\t\t \n\tu32 link_attr_sync[PORT_MAX];\t\t \n\t#define LINK_ATTR_SYNC_KR2_ENABLE\t0x00000001\n\t#define LINK_ATTR_84858\t\t\t0x00000002\n\t#define LINK_SFP_EEPROM_COMP_CODE_MASK\t0x0000ff00\n\t#define LINK_SFP_EEPROM_COMP_CODE_SHIFT\t\t 8\n\t#define LINK_SFP_EEPROM_COMP_CODE_SR\t0x00001000\n\t#define LINK_SFP_EEPROM_COMP_CODE_LR\t0x00002000\n\t#define LINK_SFP_EEPROM_COMP_CODE_LRM\t0x00004000\n\n\tu32 reserved5[2];\n\tu32 link_change_count[PORT_MAX];         \n\t#define LINK_CHANGE_COUNT_MASK 0xff      \n\t \n\tstruct os_drv_ver func_os_drv_ver[E2_FUNC_MAX];  \n\n\t \n\tu32 mfw_drv_indication;\n\n\t \n#define MFW_DRV_IND_READ_DONE_OFFSET(_pf_) (1 << (_pf_))\n\tunion {  \t\t\t \n\t\tu8 storage_boot_prog[E2_FUNC_MAX];\n\t#define STORAGE_BOOT_PROG_MASK\t\t\t\t0x000000FF\n\t#define STORAGE_BOOT_PROG_NONE\t\t\t\t0x00000000\n\t#define STORAGE_BOOT_PROG_ISCSI_IP_ACQUIRED\t\t0x00000002\n\t#define STORAGE_BOOT_PROG_FCOE_FABRIC_LOGIN_SUCCESS\t0x00000002\n\t#define STORAGE_BOOT_PROG_TARGET_FOUND\t\t\t0x00000004\n\t#define STORAGE_BOOT_PROG_ISCSI_CHAP_SUCCESS\t\t0x00000008\n\t#define STORAGE_BOOT_PROG_FCOE_LUN_FOUND\t\t0x00000008\n\t#define STORAGE_BOOT_PROG_LOGGED_INTO_TGT\t\t0x00000010\n\t#define STORAGE_BOOT_PROG_IMG_DOWNLOADED\t\t0x00000020\n\t#define STORAGE_BOOT_PROG_OS_HANDOFF\t\t\t0x00000040\n\t#define STORAGE_BOOT_PROG_COMPLETED\t\t\t0x00000080\n\n\t\tu32 oem_i2c_data_addr;\n\t};\n\n\t \n\t \n\t \n\tu32 c2s_pcp_map_lower[E2_FUNC_MAX];\t\t\t \n\n\t \n\t \n\tu32 c2s_pcp_map_upper[E2_FUNC_MAX];\t\t\t \n\n\t \n\tu32 c2s_pcp_map_default[E2_FUNC_MAX];\t\t\t \n\n\t \n\tu32 fc_npiv_nvram_tbl_addr[PORT_MAX];\t\t\t \n\n\t \n\tenum curr_cfg_method_e curr_cfg;\t\t\t \n\n\t \n\tu32 netproc_fw_ver;\t\t\t\t\t \n\n\t \n\tu32 clp_ver;\t\t\t\t\t\t \n\n\tu32 pcie_bus_num;\t\t\t\t\t \n\n\tu32 sriov_switch_mode;\t\t\t\t\t \n\t#define SRIOV_SWITCH_MODE_NONE\t\t0x0\n\t#define SRIOV_SWITCH_MODE_VEB\t\t0x1\n\t#define SRIOV_SWITCH_MODE_VEPA\t\t0x2\n\n\tu8  rsrv2[E2_FUNC_MAX];\t\t\t\t\t \n\n\tu32 img_inv_table_addr;\t \t \n\n\tu32 mtu_size[E2_FUNC_MAX];\t\t\t\t \n\n\tu32 os_driver_state[E2_FUNC_MAX];\t\t\t \n\t#define OS_DRIVER_STATE_NOT_LOADED\t0  \n\t#define OS_DRIVER_STATE_LOADING\t\t1  \n\t#define OS_DRIVER_STATE_DISABLED\t2  \n\t#define OS_DRIVER_STATE_ACTIVE\t\t3  \n\n\t \n\tstruct mdump_driver_info drv_info;\t\t\t \n};\n\n\nstruct emac_stats {\n\tu32     rx_stat_ifhcinoctets;\n\tu32     rx_stat_ifhcinbadoctets;\n\tu32     rx_stat_etherstatsfragments;\n\tu32     rx_stat_ifhcinucastpkts;\n\tu32     rx_stat_ifhcinmulticastpkts;\n\tu32     rx_stat_ifhcinbroadcastpkts;\n\tu32     rx_stat_dot3statsfcserrors;\n\tu32     rx_stat_dot3statsalignmenterrors;\n\tu32     rx_stat_dot3statscarriersenseerrors;\n\tu32     rx_stat_xonpauseframesreceived;\n\tu32     rx_stat_xoffpauseframesreceived;\n\tu32     rx_stat_maccontrolframesreceived;\n\tu32     rx_stat_xoffstateentered;\n\tu32     rx_stat_dot3statsframestoolong;\n\tu32     rx_stat_etherstatsjabbers;\n\tu32     rx_stat_etherstatsundersizepkts;\n\tu32     rx_stat_etherstatspkts64octets;\n\tu32     rx_stat_etherstatspkts65octetsto127octets;\n\tu32     rx_stat_etherstatspkts128octetsto255octets;\n\tu32     rx_stat_etherstatspkts256octetsto511octets;\n\tu32     rx_stat_etherstatspkts512octetsto1023octets;\n\tu32     rx_stat_etherstatspkts1024octetsto1522octets;\n\tu32     rx_stat_etherstatspktsover1522octets;\n\n\tu32     rx_stat_falsecarriererrors;\n\n\tu32     tx_stat_ifhcoutoctets;\n\tu32     tx_stat_ifhcoutbadoctets;\n\tu32     tx_stat_etherstatscollisions;\n\tu32     tx_stat_outxonsent;\n\tu32     tx_stat_outxoffsent;\n\tu32     tx_stat_flowcontroldone;\n\tu32     tx_stat_dot3statssinglecollisionframes;\n\tu32     tx_stat_dot3statsmultiplecollisionframes;\n\tu32     tx_stat_dot3statsdeferredtransmissions;\n\tu32     tx_stat_dot3statsexcessivecollisions;\n\tu32     tx_stat_dot3statslatecollisions;\n\tu32     tx_stat_ifhcoutucastpkts;\n\tu32     tx_stat_ifhcoutmulticastpkts;\n\tu32     tx_stat_ifhcoutbroadcastpkts;\n\tu32     tx_stat_etherstatspkts64octets;\n\tu32     tx_stat_etherstatspkts65octetsto127octets;\n\tu32     tx_stat_etherstatspkts128octetsto255octets;\n\tu32     tx_stat_etherstatspkts256octetsto511octets;\n\tu32     tx_stat_etherstatspkts512octetsto1023octets;\n\tu32     tx_stat_etherstatspkts1024octetsto1522octets;\n\tu32     tx_stat_etherstatspktsover1522octets;\n\tu32     tx_stat_dot3statsinternalmactransmiterrors;\n};\n\n\nstruct bmac1_stats {\n\tu32\ttx_stat_gtpkt_lo;\n\tu32\ttx_stat_gtpkt_hi;\n\tu32\ttx_stat_gtxpf_lo;\n\tu32\ttx_stat_gtxpf_hi;\n\tu32\ttx_stat_gtfcs_lo;\n\tu32\ttx_stat_gtfcs_hi;\n\tu32\ttx_stat_gtmca_lo;\n\tu32\ttx_stat_gtmca_hi;\n\tu32\ttx_stat_gtbca_lo;\n\tu32\ttx_stat_gtbca_hi;\n\tu32\ttx_stat_gtfrg_lo;\n\tu32\ttx_stat_gtfrg_hi;\n\tu32\ttx_stat_gtovr_lo;\n\tu32\ttx_stat_gtovr_hi;\n\tu32\ttx_stat_gt64_lo;\n\tu32\ttx_stat_gt64_hi;\n\tu32\ttx_stat_gt127_lo;\n\tu32\ttx_stat_gt127_hi;\n\tu32\ttx_stat_gt255_lo;\n\tu32\ttx_stat_gt255_hi;\n\tu32\ttx_stat_gt511_lo;\n\tu32\ttx_stat_gt511_hi;\n\tu32\ttx_stat_gt1023_lo;\n\tu32\ttx_stat_gt1023_hi;\n\tu32\ttx_stat_gt1518_lo;\n\tu32\ttx_stat_gt1518_hi;\n\tu32\ttx_stat_gt2047_lo;\n\tu32\ttx_stat_gt2047_hi;\n\tu32\ttx_stat_gt4095_lo;\n\tu32\ttx_stat_gt4095_hi;\n\tu32\ttx_stat_gt9216_lo;\n\tu32\ttx_stat_gt9216_hi;\n\tu32\ttx_stat_gt16383_lo;\n\tu32\ttx_stat_gt16383_hi;\n\tu32\ttx_stat_gtmax_lo;\n\tu32\ttx_stat_gtmax_hi;\n\tu32\ttx_stat_gtufl_lo;\n\tu32\ttx_stat_gtufl_hi;\n\tu32\ttx_stat_gterr_lo;\n\tu32\ttx_stat_gterr_hi;\n\tu32\ttx_stat_gtbyt_lo;\n\tu32\ttx_stat_gtbyt_hi;\n\n\tu32\trx_stat_gr64_lo;\n\tu32\trx_stat_gr64_hi;\n\tu32\trx_stat_gr127_lo;\n\tu32\trx_stat_gr127_hi;\n\tu32\trx_stat_gr255_lo;\n\tu32\trx_stat_gr255_hi;\n\tu32\trx_stat_gr511_lo;\n\tu32\trx_stat_gr511_hi;\n\tu32\trx_stat_gr1023_lo;\n\tu32\trx_stat_gr1023_hi;\n\tu32\trx_stat_gr1518_lo;\n\tu32\trx_stat_gr1518_hi;\n\tu32\trx_stat_gr2047_lo;\n\tu32\trx_stat_gr2047_hi;\n\tu32\trx_stat_gr4095_lo;\n\tu32\trx_stat_gr4095_hi;\n\tu32\trx_stat_gr9216_lo;\n\tu32\trx_stat_gr9216_hi;\n\tu32\trx_stat_gr16383_lo;\n\tu32\trx_stat_gr16383_hi;\n\tu32\trx_stat_grmax_lo;\n\tu32\trx_stat_grmax_hi;\n\tu32\trx_stat_grpkt_lo;\n\tu32\trx_stat_grpkt_hi;\n\tu32\trx_stat_grfcs_lo;\n\tu32\trx_stat_grfcs_hi;\n\tu32\trx_stat_grmca_lo;\n\tu32\trx_stat_grmca_hi;\n\tu32\trx_stat_grbca_lo;\n\tu32\trx_stat_grbca_hi;\n\tu32\trx_stat_grxcf_lo;\n\tu32\trx_stat_grxcf_hi;\n\tu32\trx_stat_grxpf_lo;\n\tu32\trx_stat_grxpf_hi;\n\tu32\trx_stat_grxuo_lo;\n\tu32\trx_stat_grxuo_hi;\n\tu32\trx_stat_grjbr_lo;\n\tu32\trx_stat_grjbr_hi;\n\tu32\trx_stat_grovr_lo;\n\tu32\trx_stat_grovr_hi;\n\tu32\trx_stat_grflr_lo;\n\tu32\trx_stat_grflr_hi;\n\tu32\trx_stat_grmeg_lo;\n\tu32\trx_stat_grmeg_hi;\n\tu32\trx_stat_grmeb_lo;\n\tu32\trx_stat_grmeb_hi;\n\tu32\trx_stat_grbyt_lo;\n\tu32\trx_stat_grbyt_hi;\n\tu32\trx_stat_grund_lo;\n\tu32\trx_stat_grund_hi;\n\tu32\trx_stat_grfrg_lo;\n\tu32\trx_stat_grfrg_hi;\n\tu32\trx_stat_grerb_lo;\n\tu32\trx_stat_grerb_hi;\n\tu32\trx_stat_grfre_lo;\n\tu32\trx_stat_grfre_hi;\n\tu32\trx_stat_gripj_lo;\n\tu32\trx_stat_gripj_hi;\n};\n\nstruct bmac2_stats {\n\tu32\ttx_stat_gtpk_lo;  \n\tu32\ttx_stat_gtpk_hi;  \n\tu32\ttx_stat_gtxpf_lo;  \n\tu32\ttx_stat_gtxpf_hi;  \n\tu32\ttx_stat_gtpp_lo;  \n\tu32\ttx_stat_gtpp_hi;  \n\tu32\ttx_stat_gtfcs_lo;\n\tu32\ttx_stat_gtfcs_hi;\n\tu32\ttx_stat_gtuca_lo;  \n\tu32\ttx_stat_gtuca_hi;  \n\tu32\ttx_stat_gtmca_lo;\n\tu32\ttx_stat_gtmca_hi;\n\tu32\ttx_stat_gtbca_lo;\n\tu32\ttx_stat_gtbca_hi;\n\tu32\ttx_stat_gtovr_lo;\n\tu32\ttx_stat_gtovr_hi;\n\tu32\ttx_stat_gtfrg_lo;\n\tu32\ttx_stat_gtfrg_hi;\n\tu32\ttx_stat_gtpkt1_lo;  \n\tu32\ttx_stat_gtpkt1_hi;  \n\tu32\ttx_stat_gt64_lo;\n\tu32\ttx_stat_gt64_hi;\n\tu32\ttx_stat_gt127_lo;\n\tu32\ttx_stat_gt127_hi;\n\tu32\ttx_stat_gt255_lo;\n\tu32\ttx_stat_gt255_hi;\n\tu32\ttx_stat_gt511_lo;\n\tu32\ttx_stat_gt511_hi;\n\tu32\ttx_stat_gt1023_lo;\n\tu32\ttx_stat_gt1023_hi;\n\tu32\ttx_stat_gt1518_lo;\n\tu32\ttx_stat_gt1518_hi;\n\tu32\ttx_stat_gt2047_lo;\n\tu32\ttx_stat_gt2047_hi;\n\tu32\ttx_stat_gt4095_lo;\n\tu32\ttx_stat_gt4095_hi;\n\tu32\ttx_stat_gt9216_lo;\n\tu32\ttx_stat_gt9216_hi;\n\tu32\ttx_stat_gt16383_lo;\n\tu32\ttx_stat_gt16383_hi;\n\tu32\ttx_stat_gtmax_lo;\n\tu32\ttx_stat_gtmax_hi;\n\tu32\ttx_stat_gtufl_lo;\n\tu32\ttx_stat_gtufl_hi;\n\tu32\ttx_stat_gterr_lo;\n\tu32\ttx_stat_gterr_hi;\n\tu32\ttx_stat_gtbyt_lo;\n\tu32\ttx_stat_gtbyt_hi;\n\n\tu32\trx_stat_gr64_lo;\n\tu32\trx_stat_gr64_hi;\n\tu32\trx_stat_gr127_lo;\n\tu32\trx_stat_gr127_hi;\n\tu32\trx_stat_gr255_lo;\n\tu32\trx_stat_gr255_hi;\n\tu32\trx_stat_gr511_lo;\n\tu32\trx_stat_gr511_hi;\n\tu32\trx_stat_gr1023_lo;\n\tu32\trx_stat_gr1023_hi;\n\tu32\trx_stat_gr1518_lo;\n\tu32\trx_stat_gr1518_hi;\n\tu32\trx_stat_gr2047_lo;\n\tu32\trx_stat_gr2047_hi;\n\tu32\trx_stat_gr4095_lo;\n\tu32\trx_stat_gr4095_hi;\n\tu32\trx_stat_gr9216_lo;\n\tu32\trx_stat_gr9216_hi;\n\tu32\trx_stat_gr16383_lo;\n\tu32\trx_stat_gr16383_hi;\n\tu32\trx_stat_grmax_lo;\n\tu32\trx_stat_grmax_hi;\n\tu32\trx_stat_grpkt_lo;\n\tu32\trx_stat_grpkt_hi;\n\tu32\trx_stat_grfcs_lo;\n\tu32\trx_stat_grfcs_hi;\n\tu32\trx_stat_gruca_lo;\n\tu32\trx_stat_gruca_hi;\n\tu32\trx_stat_grmca_lo;\n\tu32\trx_stat_grmca_hi;\n\tu32\trx_stat_grbca_lo;\n\tu32\trx_stat_grbca_hi;\n\tu32\trx_stat_grxpf_lo;  \n\tu32\trx_stat_grxpf_hi;  \n\tu32\trx_stat_grpp_lo;\n\tu32\trx_stat_grpp_hi;\n\tu32\trx_stat_grxuo_lo;  \n\tu32\trx_stat_grxuo_hi;  \n\tu32\trx_stat_grjbr_lo;\n\tu32\trx_stat_grjbr_hi;\n\tu32\trx_stat_grovr_lo;\n\tu32\trx_stat_grovr_hi;\n\tu32\trx_stat_grxcf_lo;  \n\tu32\trx_stat_grxcf_hi;  \n\tu32\trx_stat_grflr_lo;\n\tu32\trx_stat_grflr_hi;\n\tu32\trx_stat_grpok_lo;\n\tu32\trx_stat_grpok_hi;\n\tu32\trx_stat_grmeg_lo;\n\tu32\trx_stat_grmeg_hi;\n\tu32\trx_stat_grmeb_lo;\n\tu32\trx_stat_grmeb_hi;\n\tu32\trx_stat_grbyt_lo;\n\tu32\trx_stat_grbyt_hi;\n\tu32\trx_stat_grund_lo;\n\tu32\trx_stat_grund_hi;\n\tu32\trx_stat_grfrg_lo;\n\tu32\trx_stat_grfrg_hi;\n\tu32\trx_stat_grerb_lo;  \n\tu32\trx_stat_grerb_hi;  \n\tu32\trx_stat_grfre_lo;  \n\tu32\trx_stat_grfre_hi;  \n\tu32\trx_stat_gripj_lo;\n\tu32\trx_stat_gripj_hi;\n};\n\nstruct mstat_stats {\n\tstruct {\n\t\t \n\t\tu32 tx_gtxpok_lo;\n\t\tu32 tx_gtxpok_hi;\n\t\tu32 tx_gtxpf_lo;\n\t\tu32 tx_gtxpf_hi;\n\t\tu32 tx_gtxpp_lo;\n\t\tu32 tx_gtxpp_hi;\n\t\tu32 tx_gtfcs_lo;\n\t\tu32 tx_gtfcs_hi;\n\t\tu32 tx_gtuca_lo;\n\t\tu32 tx_gtuca_hi;\n\t\tu32 tx_gtmca_lo;\n\t\tu32 tx_gtmca_hi;\n\t\tu32 tx_gtgca_lo;\n\t\tu32 tx_gtgca_hi;\n\t\tu32 tx_gtpkt_lo;\n\t\tu32 tx_gtpkt_hi;\n\t\tu32 tx_gt64_lo;\n\t\tu32 tx_gt64_hi;\n\t\tu32 tx_gt127_lo;\n\t\tu32 tx_gt127_hi;\n\t\tu32 tx_gt255_lo;\n\t\tu32 tx_gt255_hi;\n\t\tu32 tx_gt511_lo;\n\t\tu32 tx_gt511_hi;\n\t\tu32 tx_gt1023_lo;\n\t\tu32 tx_gt1023_hi;\n\t\tu32 tx_gt1518_lo;\n\t\tu32 tx_gt1518_hi;\n\t\tu32 tx_gt2047_lo;\n\t\tu32 tx_gt2047_hi;\n\t\tu32 tx_gt4095_lo;\n\t\tu32 tx_gt4095_hi;\n\t\tu32 tx_gt9216_lo;\n\t\tu32 tx_gt9216_hi;\n\t\tu32 tx_gt16383_lo;\n\t\tu32 tx_gt16383_hi;\n\t\tu32 tx_gtufl_lo;\n\t\tu32 tx_gtufl_hi;\n\t\tu32 tx_gterr_lo;\n\t\tu32 tx_gterr_hi;\n\t\tu32 tx_gtbyt_lo;\n\t\tu32 tx_gtbyt_hi;\n\t\tu32 tx_collisions_lo;\n\t\tu32 tx_collisions_hi;\n\t\tu32 tx_singlecollision_lo;\n\t\tu32 tx_singlecollision_hi;\n\t\tu32 tx_multiplecollisions_lo;\n\t\tu32 tx_multiplecollisions_hi;\n\t\tu32 tx_deferred_lo;\n\t\tu32 tx_deferred_hi;\n\t\tu32 tx_excessivecollisions_lo;\n\t\tu32 tx_excessivecollisions_hi;\n\t\tu32 tx_latecollisions_lo;\n\t\tu32 tx_latecollisions_hi;\n\t} stats_tx;\n\n\tstruct {\n\t\tu32 rx_gr64_lo;\n\t\tu32 rx_gr64_hi;\n\t\tu32 rx_gr127_lo;\n\t\tu32 rx_gr127_hi;\n\t\tu32 rx_gr255_lo;\n\t\tu32 rx_gr255_hi;\n\t\tu32 rx_gr511_lo;\n\t\tu32 rx_gr511_hi;\n\t\tu32 rx_gr1023_lo;\n\t\tu32 rx_gr1023_hi;\n\t\tu32 rx_gr1518_lo;\n\t\tu32 rx_gr1518_hi;\n\t\tu32 rx_gr2047_lo;\n\t\tu32 rx_gr2047_hi;\n\t\tu32 rx_gr4095_lo;\n\t\tu32 rx_gr4095_hi;\n\t\tu32 rx_gr9216_lo;\n\t\tu32 rx_gr9216_hi;\n\t\tu32 rx_gr16383_lo;\n\t\tu32 rx_gr16383_hi;\n\t\tu32 rx_grpkt_lo;\n\t\tu32 rx_grpkt_hi;\n\t\tu32 rx_grfcs_lo;\n\t\tu32 rx_grfcs_hi;\n\t\tu32 rx_gruca_lo;\n\t\tu32 rx_gruca_hi;\n\t\tu32 rx_grmca_lo;\n\t\tu32 rx_grmca_hi;\n\t\tu32 rx_grbca_lo;\n\t\tu32 rx_grbca_hi;\n\t\tu32 rx_grxpf_lo;\n\t\tu32 rx_grxpf_hi;\n\t\tu32 rx_grxpp_lo;\n\t\tu32 rx_grxpp_hi;\n\t\tu32 rx_grxuo_lo;\n\t\tu32 rx_grxuo_hi;\n\t\tu32 rx_grovr_lo;\n\t\tu32 rx_grovr_hi;\n\t\tu32 rx_grxcf_lo;\n\t\tu32 rx_grxcf_hi;\n\t\tu32 rx_grflr_lo;\n\t\tu32 rx_grflr_hi;\n\t\tu32 rx_grpok_lo;\n\t\tu32 rx_grpok_hi;\n\t\tu32 rx_grbyt_lo;\n\t\tu32 rx_grbyt_hi;\n\t\tu32 rx_grund_lo;\n\t\tu32 rx_grund_hi;\n\t\tu32 rx_grfrg_lo;\n\t\tu32 rx_grfrg_hi;\n\t\tu32 rx_grerb_lo;\n\t\tu32 rx_grerb_hi;\n\t\tu32 rx_grfre_lo;\n\t\tu32 rx_grfre_hi;\n\n\t\tu32 rx_alignmenterrors_lo;\n\t\tu32 rx_alignmenterrors_hi;\n\t\tu32 rx_falsecarrier_lo;\n\t\tu32 rx_falsecarrier_hi;\n\t\tu32 rx_llfcmsgcnt_lo;\n\t\tu32 rx_llfcmsgcnt_hi;\n\t} stats_rx;\n};\n\nunion mac_stats {\n\tstruct emac_stats\temac_stats;\n\tstruct bmac1_stats\tbmac1_stats;\n\tstruct bmac2_stats\tbmac2_stats;\n\tstruct mstat_stats\tmstat_stats;\n};\n\n\nstruct mac_stx {\n\t \n\tu32     rx_stat_ifhcinbadoctets_hi;\n\tu32     rx_stat_ifhcinbadoctets_lo;\n\n\t \n\tu32     tx_stat_ifhcoutbadoctets_hi;\n\tu32     tx_stat_ifhcoutbadoctets_lo;\n\n\t \n\tu32     rx_stat_dot3statsfcserrors_hi;\n\tu32     rx_stat_dot3statsfcserrors_lo;\n\t \n\tu32     rx_stat_dot3statsalignmenterrors_hi;\n\tu32     rx_stat_dot3statsalignmenterrors_lo;\n\t \n\tu32     rx_stat_dot3statscarriersenseerrors_hi;\n\tu32     rx_stat_dot3statscarriersenseerrors_lo;\n\t \n\tu32     rx_stat_falsecarriererrors_hi;\n\tu32     rx_stat_falsecarriererrors_lo;\n\n\t \n\tu32     rx_stat_etherstatsundersizepkts_hi;\n\tu32     rx_stat_etherstatsundersizepkts_lo;\n\t \n\tu32     rx_stat_dot3statsframestoolong_hi;\n\tu32     rx_stat_dot3statsframestoolong_lo;\n\n\t \n\tu32     rx_stat_etherstatsfragments_hi;\n\tu32     rx_stat_etherstatsfragments_lo;\n\t \n\tu32     rx_stat_etherstatsjabbers_hi;\n\tu32     rx_stat_etherstatsjabbers_lo;\n\n\t \n\tu32     rx_stat_maccontrolframesreceived_hi;\n\tu32     rx_stat_maccontrolframesreceived_lo;\n\tu32     rx_stat_mac_xpf_hi;\n\tu32     rx_stat_mac_xpf_lo;\n\tu32     rx_stat_mac_xcf_hi;\n\tu32     rx_stat_mac_xcf_lo;\n\n\t \n\tu32     rx_stat_xoffstateentered_hi;\n\tu32     rx_stat_xoffstateentered_lo;\n\t \n\tu32     rx_stat_xonpauseframesreceived_hi;\n\tu32     rx_stat_xonpauseframesreceived_lo;\n\t \n\tu32     rx_stat_xoffpauseframesreceived_hi;\n\tu32     rx_stat_xoffpauseframesreceived_lo;\n\t \n\tu32     tx_stat_outxonsent_hi;\n\tu32     tx_stat_outxonsent_lo;\n\t \n\tu32     tx_stat_outxoffsent_hi;\n\tu32     tx_stat_outxoffsent_lo;\n\t \n\tu32     tx_stat_flowcontroldone_hi;\n\tu32     tx_stat_flowcontroldone_lo;\n\n\t \n\tu32     tx_stat_etherstatscollisions_hi;\n\tu32     tx_stat_etherstatscollisions_lo;\n\t \n\tu32     tx_stat_dot3statssinglecollisionframes_hi;\n\tu32     tx_stat_dot3statssinglecollisionframes_lo;\n\t \n\tu32     tx_stat_dot3statsmultiplecollisionframes_hi;\n\tu32     tx_stat_dot3statsmultiplecollisionframes_lo;\n\t \n\tu32     tx_stat_dot3statsdeferredtransmissions_hi;\n\tu32     tx_stat_dot3statsdeferredtransmissions_lo;\n\t \n\tu32     tx_stat_dot3statsexcessivecollisions_hi;\n\tu32     tx_stat_dot3statsexcessivecollisions_lo;\n\t \n\tu32     tx_stat_dot3statslatecollisions_hi;\n\tu32     tx_stat_dot3statslatecollisions_lo;\n\n\t \n\tu32     tx_stat_etherstatspkts64octets_hi;\n\tu32     tx_stat_etherstatspkts64octets_lo;\n\t \n\tu32     tx_stat_etherstatspkts65octetsto127octets_hi;\n\tu32     tx_stat_etherstatspkts65octetsto127octets_lo;\n\t \n\tu32     tx_stat_etherstatspkts128octetsto255octets_hi;\n\tu32     tx_stat_etherstatspkts128octetsto255octets_lo;\n\t \n\tu32     tx_stat_etherstatspkts256octetsto511octets_hi;\n\tu32     tx_stat_etherstatspkts256octetsto511octets_lo;\n\t \n\tu32     tx_stat_etherstatspkts512octetsto1023octets_hi;\n\tu32     tx_stat_etherstatspkts512octetsto1023octets_lo;\n\t \n\tu32     tx_stat_etherstatspkts1024octetsto1522octets_hi;\n\tu32     tx_stat_etherstatspkts1024octetsto1522octets_lo;\n\t \n\tu32     tx_stat_etherstatspktsover1522octets_hi;\n\tu32     tx_stat_etherstatspktsover1522octets_lo;\n\tu32     tx_stat_mac_2047_hi;\n\tu32     tx_stat_mac_2047_lo;\n\tu32     tx_stat_mac_4095_hi;\n\tu32     tx_stat_mac_4095_lo;\n\tu32     tx_stat_mac_9216_hi;\n\tu32     tx_stat_mac_9216_lo;\n\tu32     tx_stat_mac_16383_hi;\n\tu32     tx_stat_mac_16383_lo;\n\n\t \n\tu32     tx_stat_dot3statsinternalmactransmiterrors_hi;\n\tu32     tx_stat_dot3statsinternalmactransmiterrors_lo;\n\n\t \n\tu32     tx_stat_mac_ufl_hi;\n\tu32     tx_stat_mac_ufl_lo;\n};\n\n\n#define MAC_STX_IDX_MAX                     2\n\nstruct host_port_stats {\n\tu32            host_port_stats_counter;\n\n\tstruct mac_stx mac_stx[MAC_STX_IDX_MAX];\n\n\tu32            brb_drop_hi;\n\tu32            brb_drop_lo;\n\n\tu32            not_used;  \n\tu32            pfc_frames_tx_hi;\n\tu32            pfc_frames_tx_lo;\n\tu32            pfc_frames_rx_hi;\n\tu32            pfc_frames_rx_lo;\n\n\tu32            eee_lpi_count_hi;\n\tu32            eee_lpi_count_lo;\n};\n\n\nstruct host_func_stats {\n\tu32     host_func_stats_start;\n\n\tu32     total_bytes_received_hi;\n\tu32     total_bytes_received_lo;\n\n\tu32     total_bytes_transmitted_hi;\n\tu32     total_bytes_transmitted_lo;\n\n\tu32     total_unicast_packets_received_hi;\n\tu32     total_unicast_packets_received_lo;\n\n\tu32     total_multicast_packets_received_hi;\n\tu32     total_multicast_packets_received_lo;\n\n\tu32     total_broadcast_packets_received_hi;\n\tu32     total_broadcast_packets_received_lo;\n\n\tu32     total_unicast_packets_transmitted_hi;\n\tu32     total_unicast_packets_transmitted_lo;\n\n\tu32     total_multicast_packets_transmitted_hi;\n\tu32     total_multicast_packets_transmitted_lo;\n\n\tu32     total_broadcast_packets_transmitted_hi;\n\tu32     total_broadcast_packets_transmitted_lo;\n\n\tu32     valid_bytes_received_hi;\n\tu32     valid_bytes_received_lo;\n\n\tu32     host_func_stats_end;\n};\n\n \n#define VICSTATST_UIF_INDEX 2\n\n\n \nstruct afex_stats {\n\tu32 tx_unicast_frames_hi;\n\tu32 tx_unicast_frames_lo;\n\tu32 tx_unicast_bytes_hi;\n\tu32 tx_unicast_bytes_lo;\n\tu32 tx_multicast_frames_hi;\n\tu32 tx_multicast_frames_lo;\n\tu32 tx_multicast_bytes_hi;\n\tu32 tx_multicast_bytes_lo;\n\tu32 tx_broadcast_frames_hi;\n\tu32 tx_broadcast_frames_lo;\n\tu32 tx_broadcast_bytes_hi;\n\tu32 tx_broadcast_bytes_lo;\n\tu32 tx_frames_discarded_hi;\n\tu32 tx_frames_discarded_lo;\n\tu32 tx_frames_dropped_hi;\n\tu32 tx_frames_dropped_lo;\n\n\tu32 rx_unicast_frames_hi;\n\tu32 rx_unicast_frames_lo;\n\tu32 rx_unicast_bytes_hi;\n\tu32 rx_unicast_bytes_lo;\n\tu32 rx_multicast_frames_hi;\n\tu32 rx_multicast_frames_lo;\n\tu32 rx_multicast_bytes_hi;\n\tu32 rx_multicast_bytes_lo;\n\tu32 rx_broadcast_frames_hi;\n\tu32 rx_broadcast_frames_lo;\n\tu32 rx_broadcast_bytes_hi;\n\tu32 rx_broadcast_bytes_lo;\n\tu32 rx_frames_discarded_hi;\n\tu32 rx_frames_discarded_lo;\n\tu32 rx_frames_dropped_hi;\n\tu32 rx_frames_dropped_lo;\n};\n\n#define BCM_5710_FW_MAJOR_VERSION\t\t\t7\n#define BCM_5710_FW_MINOR_VERSION\t\t\t13\n#define BCM_5710_FW_REVISION_VERSION\t\t21\n#define BCM_5710_FW_REVISION_VERSION_V15\t15\n#define BCM_5710_FW_ENGINEERING_VERSION\t\t0\n#define BCM_5710_FW_COMPILE_FLAGS\t\t\t1\n\n\n \nstruct atten_sp_status_block {\n\t__le32 attn_bits;\n\t__le32 attn_bits_ack;\n\tu8 status_block_id;\n\tu8 reserved0;\n\t__le16 attn_bits_index;\n\t__le32 reserved1;\n};\n\n\n \nstruct cstorm_eth_ag_context {\n\tu32 __reserved0[10];\n};\n\n\n \nstruct dmae_command {\n\tu32 opcode;\n#define DMAE_COMMAND_SRC (0x1<<0)\n#define DMAE_COMMAND_SRC_SHIFT 0\n#define DMAE_COMMAND_DST (0x3<<1)\n#define DMAE_COMMAND_DST_SHIFT 1\n#define DMAE_COMMAND_C_DST (0x1<<3)\n#define DMAE_COMMAND_C_DST_SHIFT 3\n#define DMAE_COMMAND_C_TYPE_ENABLE (0x1<<4)\n#define DMAE_COMMAND_C_TYPE_ENABLE_SHIFT 4\n#define DMAE_COMMAND_C_TYPE_CRC_ENABLE (0x1<<5)\n#define DMAE_COMMAND_C_TYPE_CRC_ENABLE_SHIFT 5\n#define DMAE_COMMAND_C_TYPE_CRC_OFFSET (0x7<<6)\n#define DMAE_COMMAND_C_TYPE_CRC_OFFSET_SHIFT 6\n#define DMAE_COMMAND_ENDIANITY (0x3<<9)\n#define DMAE_COMMAND_ENDIANITY_SHIFT 9\n#define DMAE_COMMAND_PORT (0x1<<11)\n#define DMAE_COMMAND_PORT_SHIFT 11\n#define DMAE_COMMAND_CRC_RESET (0x1<<12)\n#define DMAE_COMMAND_CRC_RESET_SHIFT 12\n#define DMAE_COMMAND_SRC_RESET (0x1<<13)\n#define DMAE_COMMAND_SRC_RESET_SHIFT 13\n#define DMAE_COMMAND_DST_RESET (0x1<<14)\n#define DMAE_COMMAND_DST_RESET_SHIFT 14\n#define DMAE_COMMAND_E1HVN (0x3<<15)\n#define DMAE_COMMAND_E1HVN_SHIFT 15\n#define DMAE_COMMAND_DST_VN (0x3<<17)\n#define DMAE_COMMAND_DST_VN_SHIFT 17\n#define DMAE_COMMAND_C_FUNC (0x1<<19)\n#define DMAE_COMMAND_C_FUNC_SHIFT 19\n#define DMAE_COMMAND_ERR_POLICY (0x3<<20)\n#define DMAE_COMMAND_ERR_POLICY_SHIFT 20\n#define DMAE_COMMAND_RESERVED0 (0x3FF<<22)\n#define DMAE_COMMAND_RESERVED0_SHIFT 22\n\tu32 src_addr_lo;\n\tu32 src_addr_hi;\n\tu32 dst_addr_lo;\n\tu32 dst_addr_hi;\n#if defined(__BIG_ENDIAN)\n\tu16 opcode_iov;\n#define DMAE_COMMAND_SRC_VFID (0x3F<<0)\n#define DMAE_COMMAND_SRC_VFID_SHIFT 0\n#define DMAE_COMMAND_SRC_VFPF (0x1<<6)\n#define DMAE_COMMAND_SRC_VFPF_SHIFT 6\n#define DMAE_COMMAND_RESERVED1 (0x1<<7)\n#define DMAE_COMMAND_RESERVED1_SHIFT 7\n#define DMAE_COMMAND_DST_VFID (0x3F<<8)\n#define DMAE_COMMAND_DST_VFID_SHIFT 8\n#define DMAE_COMMAND_DST_VFPF (0x1<<14)\n#define DMAE_COMMAND_DST_VFPF_SHIFT 14\n#define DMAE_COMMAND_RESERVED2 (0x1<<15)\n#define DMAE_COMMAND_RESERVED2_SHIFT 15\n\tu16 len;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 len;\n\tu16 opcode_iov;\n#define DMAE_COMMAND_SRC_VFID (0x3F<<0)\n#define DMAE_COMMAND_SRC_VFID_SHIFT 0\n#define DMAE_COMMAND_SRC_VFPF (0x1<<6)\n#define DMAE_COMMAND_SRC_VFPF_SHIFT 6\n#define DMAE_COMMAND_RESERVED1 (0x1<<7)\n#define DMAE_COMMAND_RESERVED1_SHIFT 7\n#define DMAE_COMMAND_DST_VFID (0x3F<<8)\n#define DMAE_COMMAND_DST_VFID_SHIFT 8\n#define DMAE_COMMAND_DST_VFPF (0x1<<14)\n#define DMAE_COMMAND_DST_VFPF_SHIFT 14\n#define DMAE_COMMAND_RESERVED2 (0x1<<15)\n#define DMAE_COMMAND_RESERVED2_SHIFT 15\n#endif\n\tu32 comp_addr_lo;\n\tu32 comp_addr_hi;\n\tu32 comp_val;\n\tu32 crc32;\n\tu32 crc32_c;\n#if defined(__BIG_ENDIAN)\n\tu16 crc16_c;\n\tu16 crc16;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 crc16;\n\tu16 crc16_c;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 reserved3;\n\tu16 crc_t10;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 crc_t10;\n\tu16 reserved3;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 xsum8;\n\tu16 xsum16;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 xsum16;\n\tu16 xsum8;\n#endif\n};\n\n\n \nstruct doorbell_hdr {\n\tu8 header;\n#define DOORBELL_HDR_RX (0x1<<0)\n#define DOORBELL_HDR_RX_SHIFT 0\n#define DOORBELL_HDR_DB_TYPE (0x1<<1)\n#define DOORBELL_HDR_DB_TYPE_SHIFT 1\n#define DOORBELL_HDR_DPM_SIZE (0x3<<2)\n#define DOORBELL_HDR_DPM_SIZE_SHIFT 2\n#define DOORBELL_HDR_CONN_TYPE (0xF<<4)\n#define DOORBELL_HDR_CONN_TYPE_SHIFT 4\n};\n\n \nstruct eth_tx_doorbell {\n#if defined(__BIG_ENDIAN)\n\tu16 npackets;\n\tu8 params;\n#define ETH_TX_DOORBELL_NUM_BDS (0x3F<<0)\n#define ETH_TX_DOORBELL_NUM_BDS_SHIFT 0\n#define ETH_TX_DOORBELL_RESERVED_TX_FIN_FLAG (0x1<<6)\n#define ETH_TX_DOORBELL_RESERVED_TX_FIN_FLAG_SHIFT 6\n#define ETH_TX_DOORBELL_SPARE (0x1<<7)\n#define ETH_TX_DOORBELL_SPARE_SHIFT 7\n\tstruct doorbell_hdr hdr;\n#elif defined(__LITTLE_ENDIAN)\n\tstruct doorbell_hdr hdr;\n\tu8 params;\n#define ETH_TX_DOORBELL_NUM_BDS (0x3F<<0)\n#define ETH_TX_DOORBELL_NUM_BDS_SHIFT 0\n#define ETH_TX_DOORBELL_RESERVED_TX_FIN_FLAG (0x1<<6)\n#define ETH_TX_DOORBELL_RESERVED_TX_FIN_FLAG_SHIFT 6\n#define ETH_TX_DOORBELL_SPARE (0x1<<7)\n#define ETH_TX_DOORBELL_SPARE_SHIFT 7\n\tu16 npackets;\n#endif\n};\n\n\n \nstruct hc_status_block_e1x {\n\t__le16 index_values[HC_SB_MAX_INDICES_E1X];\n\t__le16 running_index[HC_SB_MAX_SM];\n\t__le32 rsrv[11];\n};\n\n \nstruct host_hc_status_block_e1x {\n\tstruct hc_status_block_e1x sb;\n};\n\n\n \nstruct hc_status_block_e2 {\n\t__le16 index_values[HC_SB_MAX_INDICES_E2];\n\t__le16 running_index[HC_SB_MAX_SM];\n\t__le32 reserved[11];\n};\n\n \nstruct host_hc_status_block_e2 {\n\tstruct hc_status_block_e2 sb;\n};\n\n\n \nstruct hc_sp_status_block {\n\t__le16 index_values[HC_SP_SB_MAX_INDICES];\n\t__le16 running_index;\n\t__le16 rsrv;\n\tu32 rsrv1;\n};\n\n \nstruct host_sp_status_block {\n\tstruct atten_sp_status_block atten_status_block;\n\tstruct hc_sp_status_block sp_sb;\n};\n\n\n \nstruct igu_ack_register {\n#if defined(__BIG_ENDIAN)\n\tu16 sb_id_and_flags;\n#define IGU_ACK_REGISTER_STATUS_BLOCK_ID (0x1F<<0)\n#define IGU_ACK_REGISTER_STATUS_BLOCK_ID_SHIFT 0\n#define IGU_ACK_REGISTER_STORM_ID (0x7<<5)\n#define IGU_ACK_REGISTER_STORM_ID_SHIFT 5\n#define IGU_ACK_REGISTER_UPDATE_INDEX (0x1<<8)\n#define IGU_ACK_REGISTER_UPDATE_INDEX_SHIFT 8\n#define IGU_ACK_REGISTER_INTERRUPT_MODE (0x3<<9)\n#define IGU_ACK_REGISTER_INTERRUPT_MODE_SHIFT 9\n#define IGU_ACK_REGISTER_RESERVED (0x1F<<11)\n#define IGU_ACK_REGISTER_RESERVED_SHIFT 11\n\tu16 status_block_index;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 status_block_index;\n\tu16 sb_id_and_flags;\n#define IGU_ACK_REGISTER_STATUS_BLOCK_ID (0x1F<<0)\n#define IGU_ACK_REGISTER_STATUS_BLOCK_ID_SHIFT 0\n#define IGU_ACK_REGISTER_STORM_ID (0x7<<5)\n#define IGU_ACK_REGISTER_STORM_ID_SHIFT 5\n#define IGU_ACK_REGISTER_UPDATE_INDEX (0x1<<8)\n#define IGU_ACK_REGISTER_UPDATE_INDEX_SHIFT 8\n#define IGU_ACK_REGISTER_INTERRUPT_MODE (0x3<<9)\n#define IGU_ACK_REGISTER_INTERRUPT_MODE_SHIFT 9\n#define IGU_ACK_REGISTER_RESERVED (0x1F<<11)\n#define IGU_ACK_REGISTER_RESERVED_SHIFT 11\n#endif\n};\n\n\n \nstruct igu_backward_compatible {\n\tu32 sb_id_and_flags;\n#define IGU_BACKWARD_COMPATIBLE_SB_INDEX (0xFFFF<<0)\n#define IGU_BACKWARD_COMPATIBLE_SB_INDEX_SHIFT 0\n#define IGU_BACKWARD_COMPATIBLE_SB_SELECT (0x1F<<16)\n#define IGU_BACKWARD_COMPATIBLE_SB_SELECT_SHIFT 16\n#define IGU_BACKWARD_COMPATIBLE_SEGMENT_ACCESS (0x7<<21)\n#define IGU_BACKWARD_COMPATIBLE_SEGMENT_ACCESS_SHIFT 21\n#define IGU_BACKWARD_COMPATIBLE_BUPDATE (0x1<<24)\n#define IGU_BACKWARD_COMPATIBLE_BUPDATE_SHIFT 24\n#define IGU_BACKWARD_COMPATIBLE_ENABLE_INT (0x3<<25)\n#define IGU_BACKWARD_COMPATIBLE_ENABLE_INT_SHIFT 25\n#define IGU_BACKWARD_COMPATIBLE_RESERVED_0 (0x1F<<27)\n#define IGU_BACKWARD_COMPATIBLE_RESERVED_0_SHIFT 27\n\tu32 reserved_2;\n};\n\n\n \nstruct igu_regular {\n\tu32 sb_id_and_flags;\n#define IGU_REGULAR_SB_INDEX (0xFFFFF<<0)\n#define IGU_REGULAR_SB_INDEX_SHIFT 0\n#define IGU_REGULAR_RESERVED0 (0x1<<20)\n#define IGU_REGULAR_RESERVED0_SHIFT 20\n#define IGU_REGULAR_SEGMENT_ACCESS (0x7<<21)\n#define IGU_REGULAR_SEGMENT_ACCESS_SHIFT 21\n#define IGU_REGULAR_BUPDATE (0x1<<24)\n#define IGU_REGULAR_BUPDATE_SHIFT 24\n#define IGU_REGULAR_ENABLE_INT (0x3<<25)\n#define IGU_REGULAR_ENABLE_INT_SHIFT 25\n#define IGU_REGULAR_RESERVED_1 (0x1<<27)\n#define IGU_REGULAR_RESERVED_1_SHIFT 27\n#define IGU_REGULAR_CLEANUP_TYPE (0x3<<28)\n#define IGU_REGULAR_CLEANUP_TYPE_SHIFT 28\n#define IGU_REGULAR_CLEANUP_SET (0x1<<30)\n#define IGU_REGULAR_CLEANUP_SET_SHIFT 30\n#define IGU_REGULAR_BCLEANUP (0x1<<31)\n#define IGU_REGULAR_BCLEANUP_SHIFT 31\n\tu32 reserved_2;\n};\n\n \nunion igu_consprod_reg {\n\tstruct igu_regular regular;\n\tstruct igu_backward_compatible backward_compatible;\n};\n\n\n \nenum igu_ctrl_cmd {\n\tIGU_CTRL_CMD_TYPE_RD,\n\tIGU_CTRL_CMD_TYPE_WR,\n\tMAX_IGU_CTRL_CMD\n};\n\n\n \nstruct igu_ctrl_reg {\n\tu32 ctrl_data;\n#define IGU_CTRL_REG_ADDRESS (0xFFF<<0)\n#define IGU_CTRL_REG_ADDRESS_SHIFT 0\n#define IGU_CTRL_REG_FID (0x7F<<12)\n#define IGU_CTRL_REG_FID_SHIFT 12\n#define IGU_CTRL_REG_RESERVED (0x1<<19)\n#define IGU_CTRL_REG_RESERVED_SHIFT 19\n#define IGU_CTRL_REG_TYPE (0x1<<20)\n#define IGU_CTRL_REG_TYPE_SHIFT 20\n#define IGU_CTRL_REG_UNUSED (0x7FF<<21)\n#define IGU_CTRL_REG_UNUSED_SHIFT 21\n};\n\n\n \nenum igu_int_cmd {\n\tIGU_INT_ENABLE,\n\tIGU_INT_DISABLE,\n\tIGU_INT_NOP,\n\tIGU_INT_NOP2,\n\tMAX_IGU_INT_CMD\n};\n\n\n \nenum igu_seg_access {\n\tIGU_SEG_ACCESS_NORM,\n\tIGU_SEG_ACCESS_DEF,\n\tIGU_SEG_ACCESS_ATTN,\n\tMAX_IGU_SEG_ACCESS\n};\n\n\n \nstruct parsing_flags {\n\t__le16 flags;\n#define PARSING_FLAGS_ETHERNET_ADDRESS_TYPE (0x1<<0)\n#define PARSING_FLAGS_ETHERNET_ADDRESS_TYPE_SHIFT 0\n#define PARSING_FLAGS_VLAN (0x1<<1)\n#define PARSING_FLAGS_VLAN_SHIFT 1\n#define PARSING_FLAGS_EXTRA_VLAN (0x1<<2)\n#define PARSING_FLAGS_EXTRA_VLAN_SHIFT 2\n#define PARSING_FLAGS_OVER_ETHERNET_PROTOCOL (0x3<<3)\n#define PARSING_FLAGS_OVER_ETHERNET_PROTOCOL_SHIFT 3\n#define PARSING_FLAGS_IP_OPTIONS (0x1<<5)\n#define PARSING_FLAGS_IP_OPTIONS_SHIFT 5\n#define PARSING_FLAGS_FRAGMENTATION_STATUS (0x1<<6)\n#define PARSING_FLAGS_FRAGMENTATION_STATUS_SHIFT 6\n#define PARSING_FLAGS_OVER_IP_PROTOCOL (0x3<<7)\n#define PARSING_FLAGS_OVER_IP_PROTOCOL_SHIFT 7\n#define PARSING_FLAGS_PURE_ACK_INDICATION (0x1<<9)\n#define PARSING_FLAGS_PURE_ACK_INDICATION_SHIFT 9\n#define PARSING_FLAGS_TCP_OPTIONS_EXIST (0x1<<10)\n#define PARSING_FLAGS_TCP_OPTIONS_EXIST_SHIFT 10\n#define PARSING_FLAGS_TIME_STAMP_EXIST_FLAG (0x1<<11)\n#define PARSING_FLAGS_TIME_STAMP_EXIST_FLAG_SHIFT 11\n#define PARSING_FLAGS_CONNECTION_MATCH (0x1<<12)\n#define PARSING_FLAGS_CONNECTION_MATCH_SHIFT 12\n#define PARSING_FLAGS_LLC_SNAP (0x1<<13)\n#define PARSING_FLAGS_LLC_SNAP_SHIFT 13\n#define PARSING_FLAGS_RESERVED0 (0x3<<14)\n#define PARSING_FLAGS_RESERVED0_SHIFT 14\n};\n\n\n \nenum prs_flags_ack_type {\n\tPRS_FLAG_PUREACK_PIGGY,\n\tPRS_FLAG_PUREACK_PURE,\n\tMAX_PRS_FLAGS_ACK_TYPE\n};\n\n\n \nenum prs_flags_eth_addr_type {\n\tPRS_FLAG_ETHTYPE_NON_UNICAST,\n\tPRS_FLAG_ETHTYPE_UNICAST,\n\tMAX_PRS_FLAGS_ETH_ADDR_TYPE\n};\n\n\n \nenum prs_flags_over_eth {\n\tPRS_FLAG_OVERETH_UNKNOWN,\n\tPRS_FLAG_OVERETH_IPV4,\n\tPRS_FLAG_OVERETH_IPV6,\n\tPRS_FLAG_OVERETH_LLCSNAP_UNKNOWN,\n\tMAX_PRS_FLAGS_OVER_ETH\n};\n\n\n \nenum prs_flags_over_ip {\n\tPRS_FLAG_OVERIP_UNKNOWN,\n\tPRS_FLAG_OVERIP_TCP,\n\tPRS_FLAG_OVERIP_UDP,\n\tMAX_PRS_FLAGS_OVER_IP\n};\n\n\n \nstruct sdm_op_gen {\n\t__le32 command;\n#define SDM_OP_GEN_COMP_PARAM (0x1F<<0)\n#define SDM_OP_GEN_COMP_PARAM_SHIFT 0\n#define SDM_OP_GEN_COMP_TYPE (0x7<<5)\n#define SDM_OP_GEN_COMP_TYPE_SHIFT 5\n#define SDM_OP_GEN_AGG_VECT_IDX (0xFF<<8)\n#define SDM_OP_GEN_AGG_VECT_IDX_SHIFT 8\n#define SDM_OP_GEN_AGG_VECT_IDX_VALID (0x1<<16)\n#define SDM_OP_GEN_AGG_VECT_IDX_VALID_SHIFT 16\n#define SDM_OP_GEN_RESERVED (0x7FFF<<17)\n#define SDM_OP_GEN_RESERVED_SHIFT 17\n};\n\n\n \nstruct timers_block_context {\n\tu32 __reserved_0;\n\tu32 __reserved_1;\n\tu32 __reserved_2;\n\tu32 flags;\n#define __TIMERS_BLOCK_CONTEXT_NUM_OF_ACTIVE_TIMERS (0x3<<0)\n#define __TIMERS_BLOCK_CONTEXT_NUM_OF_ACTIVE_TIMERS_SHIFT 0\n#define TIMERS_BLOCK_CONTEXT_CONN_VALID_FLG (0x1<<2)\n#define TIMERS_BLOCK_CONTEXT_CONN_VALID_FLG_SHIFT 2\n#define __TIMERS_BLOCK_CONTEXT_RESERVED0 (0x1FFFFFFF<<3)\n#define __TIMERS_BLOCK_CONTEXT_RESERVED0_SHIFT 3\n};\n\n\n \nstruct tstorm_eth_ag_context {\n\tu32 __reserved0[14];\n};\n\n\n \nstruct ustorm_eth_ag_context {\n\tu32 __reserved0;\n#if defined(__BIG_ENDIAN)\n\tu8 cdu_usage;\n\tu8 __reserved2;\n\tu16 __reserved1;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 __reserved1;\n\tu8 __reserved2;\n\tu8 cdu_usage;\n#endif\n\tu32 __reserved3[6];\n};\n\n\n \nstruct xstorm_eth_ag_context {\n\tu32 reserved0;\n#if defined(__BIG_ENDIAN)\n\tu8 cdu_reserved;\n\tu8 reserved2;\n\tu16 reserved1;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 reserved1;\n\tu8 reserved2;\n\tu8 cdu_reserved;\n#endif\n\tu32 reserved3[30];\n};\n\n\n \nstruct doorbell {\n#if defined(__BIG_ENDIAN)\n\tu16 zero_fill2;\n\tu8 zero_fill1;\n\tstruct doorbell_hdr header;\n#elif defined(__LITTLE_ENDIAN)\n\tstruct doorbell_hdr header;\n\tu8 zero_fill1;\n\tu16 zero_fill2;\n#endif\n};\n\n\n \nstruct doorbell_set_prod {\n#if defined(__BIG_ENDIAN)\n\tu16 prod;\n\tu8 zero_fill1;\n\tstruct doorbell_hdr header;\n#elif defined(__LITTLE_ENDIAN)\n\tstruct doorbell_hdr header;\n\tu8 zero_fill1;\n\tu16 prod;\n#endif\n};\n\n\nstruct regpair {\n\t__le32 lo;\n\t__le32 hi;\n};\n\nstruct regpair_native {\n\tu32 lo;\n\tu32 hi;\n};\n\n \nenum classify_rule {\n\tCLASSIFY_RULE_OPCODE_MAC,\n\tCLASSIFY_RULE_OPCODE_VLAN,\n\tCLASSIFY_RULE_OPCODE_PAIR,\n\tCLASSIFY_RULE_OPCODE_IMAC_VNI,\n\tMAX_CLASSIFY_RULE\n};\n\n\n \nenum classify_rule_action_type {\n\tCLASSIFY_RULE_REMOVE,\n\tCLASSIFY_RULE_ADD,\n\tMAX_CLASSIFY_RULE_ACTION_TYPE\n};\n\n\n \nstruct client_init_general_data {\n\tu8 client_id;\n\tu8 statistics_counter_id;\n\tu8 statistics_en_flg;\n\tu8 is_fcoe_flg;\n\tu8 activate_flg;\n\tu8 sp_client_id;\n\t__le16 mtu;\n\tu8 statistics_zero_flg;\n\tu8 func_id;\n\tu8 cos;\n\tu8 traffic_type;\n\tu8 fp_hsi_ver;\n\tu8 reserved0[3];\n};\n\n\n \nstruct client_init_rx_data {\n\tu8 tpa_en;\n#define CLIENT_INIT_RX_DATA_TPA_EN_IPV4 (0x1<<0)\n#define CLIENT_INIT_RX_DATA_TPA_EN_IPV4_SHIFT 0\n#define CLIENT_INIT_RX_DATA_TPA_EN_IPV6 (0x1<<1)\n#define CLIENT_INIT_RX_DATA_TPA_EN_IPV6_SHIFT 1\n#define CLIENT_INIT_RX_DATA_TPA_MODE (0x1<<2)\n#define CLIENT_INIT_RX_DATA_TPA_MODE_SHIFT 2\n#define CLIENT_INIT_RX_DATA_TPA_OVER_VLAN_DISABLE (0x1<<3)\n#define CLIENT_INIT_RX_DATA_TPA_OVER_VLAN_DISABLE_SHIFT 3\n#define CLIENT_INIT_RX_DATA_RESERVED5 (0xF<<4)\n#define CLIENT_INIT_RX_DATA_RESERVED5_SHIFT 4\n\tu8 vmqueue_mode_en_flg;\n\tu8 extra_data_over_sgl_en_flg;\n\tu8 cache_line_alignment_log_size;\n\tu8 enable_dynamic_hc;\n\tu8 max_sges_for_packet;\n\tu8 client_qzone_id;\n\tu8 drop_ip_cs_err_flg;\n\tu8 drop_tcp_cs_err_flg;\n\tu8 drop_ttl0_flg;\n\tu8 drop_udp_cs_err_flg;\n\tu8 inner_vlan_removal_enable_flg;\n\tu8 outer_vlan_removal_enable_flg;\n\tu8 status_block_id;\n\tu8 rx_sb_index_number;\n\tu8 dont_verify_rings_pause_thr_flg;\n\tu8 max_tpa_queues;\n\tu8 silent_vlan_removal_flg;\n\t__le16 max_bytes_on_bd;\n\t__le16 sge_buff_size;\n\tu8 approx_mcast_engine_id;\n\tu8 rss_engine_id;\n\tstruct regpair bd_page_base;\n\tstruct regpair sge_page_base;\n\tstruct regpair cqe_page_base;\n\tu8 is_leading_rss;\n\tu8 is_approx_mcast;\n\t__le16 max_agg_size;\n\t__le16 state;\n#define CLIENT_INIT_RX_DATA_UCAST_DROP_ALL (0x1<<0)\n#define CLIENT_INIT_RX_DATA_UCAST_DROP_ALL_SHIFT 0\n#define CLIENT_INIT_RX_DATA_UCAST_ACCEPT_ALL (0x1<<1)\n#define CLIENT_INIT_RX_DATA_UCAST_ACCEPT_ALL_SHIFT 1\n#define CLIENT_INIT_RX_DATA_UCAST_ACCEPT_UNMATCHED (0x1<<2)\n#define CLIENT_INIT_RX_DATA_UCAST_ACCEPT_UNMATCHED_SHIFT 2\n#define CLIENT_INIT_RX_DATA_MCAST_DROP_ALL (0x1<<3)\n#define CLIENT_INIT_RX_DATA_MCAST_DROP_ALL_SHIFT 3\n#define CLIENT_INIT_RX_DATA_MCAST_ACCEPT_ALL (0x1<<4)\n#define CLIENT_INIT_RX_DATA_MCAST_ACCEPT_ALL_SHIFT 4\n#define CLIENT_INIT_RX_DATA_BCAST_ACCEPT_ALL (0x1<<5)\n#define CLIENT_INIT_RX_DATA_BCAST_ACCEPT_ALL_SHIFT 5\n#define CLIENT_INIT_RX_DATA_ACCEPT_ANY_VLAN (0x1<<6)\n#define CLIENT_INIT_RX_DATA_ACCEPT_ANY_VLAN_SHIFT 6\n#define CLIENT_INIT_RX_DATA_RESERVED2 (0x1FF<<7)\n#define CLIENT_INIT_RX_DATA_RESERVED2_SHIFT 7\n\t__le16 cqe_pause_thr_low;\n\t__le16 cqe_pause_thr_high;\n\t__le16 bd_pause_thr_low;\n\t__le16 bd_pause_thr_high;\n\t__le16 sge_pause_thr_low;\n\t__le16 sge_pause_thr_high;\n\t__le16 rx_cos_mask;\n\t__le16 silent_vlan_value;\n\t__le16 silent_vlan_mask;\n\tu8 handle_ptp_pkts_flg;\n\tu8 reserved6[3];\n\t__le32 reserved7;\n};\n\n \nstruct client_init_tx_data {\n\tu8 enforce_security_flg;\n\tu8 tx_status_block_id;\n\tu8 tx_sb_index_number;\n\tu8 tss_leading_client_id;\n\tu8 tx_switching_flg;\n\tu8 anti_spoofing_flg;\n\t__le16 default_vlan;\n\tstruct regpair tx_bd_page_base;\n\t__le16 state;\n#define CLIENT_INIT_TX_DATA_UCAST_ACCEPT_ALL (0x1<<0)\n#define CLIENT_INIT_TX_DATA_UCAST_ACCEPT_ALL_SHIFT 0\n#define CLIENT_INIT_TX_DATA_MCAST_ACCEPT_ALL (0x1<<1)\n#define CLIENT_INIT_TX_DATA_MCAST_ACCEPT_ALL_SHIFT 1\n#define CLIENT_INIT_TX_DATA_BCAST_ACCEPT_ALL (0x1<<2)\n#define CLIENT_INIT_TX_DATA_BCAST_ACCEPT_ALL_SHIFT 2\n#define CLIENT_INIT_TX_DATA_ACCEPT_ANY_VLAN (0x1<<3)\n#define CLIENT_INIT_TX_DATA_ACCEPT_ANY_VLAN_SHIFT 3\n#define CLIENT_INIT_TX_DATA_RESERVED0 (0xFFF<<4)\n#define CLIENT_INIT_TX_DATA_RESERVED0_SHIFT 4\n\tu8 default_vlan_flg;\n\tu8 force_default_pri_flg;\n\tu8 tunnel_lso_inc_ip_id;\n\tu8 refuse_outband_vlan_flg;\n\tu8 tunnel_non_lso_pcsum_location;\n\tu8 tunnel_non_lso_outer_ip_csum_location;\n};\n\n \nstruct client_init_ramrod_data {\n\tstruct client_init_general_data general;\n\tstruct client_init_rx_data rx;\n\tstruct client_init_tx_data tx;\n};\n\n\n \nstruct client_update_ramrod_data {\n\tu8 client_id;\n\tu8 func_id;\n\tu8 inner_vlan_removal_enable_flg;\n\tu8 inner_vlan_removal_change_flg;\n\tu8 outer_vlan_removal_enable_flg;\n\tu8 outer_vlan_removal_change_flg;\n\tu8 anti_spoofing_enable_flg;\n\tu8 anti_spoofing_change_flg;\n\tu8 activate_flg;\n\tu8 activate_change_flg;\n\t__le16 default_vlan;\n\tu8 default_vlan_enable_flg;\n\tu8 default_vlan_change_flg;\n\t__le16 silent_vlan_value;\n\t__le16 silent_vlan_mask;\n\tu8 silent_vlan_removal_flg;\n\tu8 silent_vlan_change_flg;\n\tu8 refuse_outband_vlan_flg;\n\tu8 refuse_outband_vlan_change_flg;\n\tu8 tx_switching_flg;\n\tu8 tx_switching_change_flg;\n\tu8 handle_ptp_pkts_flg;\n\tu8 handle_ptp_pkts_change_flg;\n\t__le16 reserved1;\n\t__le32 echo;\n};\n\n\n \nstruct cstorm_eth_st_context {\n\tu32 __reserved0[4];\n};\n\n\nstruct double_regpair {\n\tu32 regpair0_lo;\n\tu32 regpair0_hi;\n\tu32 regpair1_lo;\n\tu32 regpair1_hi;\n};\n\n \nenum eth_2nd_parse_bd_type {\n\tETH_2ND_PARSE_BD_TYPE_LSO_TUNNEL,\n\tMAX_ETH_2ND_PARSE_BD_TYPE\n};\n\n \nenum eth_addr_type {\n\tUNKNOWN_ADDRESS,\n\tUNICAST_ADDRESS,\n\tMULTICAST_ADDRESS,\n\tBROADCAST_ADDRESS,\n\tMAX_ETH_ADDR_TYPE\n};\n\n\n \nstruct eth_classify_cmd_header {\n\tu8 cmd_general_data;\n#define ETH_CLASSIFY_CMD_HEADER_RX_CMD (0x1<<0)\n#define ETH_CLASSIFY_CMD_HEADER_RX_CMD_SHIFT 0\n#define ETH_CLASSIFY_CMD_HEADER_TX_CMD (0x1<<1)\n#define ETH_CLASSIFY_CMD_HEADER_TX_CMD_SHIFT 1\n#define ETH_CLASSIFY_CMD_HEADER_OPCODE (0x3<<2)\n#define ETH_CLASSIFY_CMD_HEADER_OPCODE_SHIFT 2\n#define ETH_CLASSIFY_CMD_HEADER_IS_ADD (0x1<<4)\n#define ETH_CLASSIFY_CMD_HEADER_IS_ADD_SHIFT 4\n#define ETH_CLASSIFY_CMD_HEADER_RESERVED0 (0x7<<5)\n#define ETH_CLASSIFY_CMD_HEADER_RESERVED0_SHIFT 5\n\tu8 func_id;\n\tu8 client_id;\n\tu8 reserved1;\n};\n\n\n \nstruct eth_classify_header {\n\tu8 rule_cnt;\n\tu8 warning_on_error;\n\t__le16 reserved1;\n\t__le32 echo;\n};\n\n \nstruct eth_classify_imac_vni_cmd {\n\tstruct eth_classify_cmd_header header;\n\t__le32 vni;\n\t__le16 imac_lsb;\n\t__le16 imac_mid;\n\t__le16 imac_msb;\n\t__le16 reserved1;\n};\n\n \nstruct eth_classify_mac_cmd {\n\tstruct eth_classify_cmd_header header;\n\t__le16 reserved0;\n\t__le16 inner_mac;\n\t__le16 mac_lsb;\n\t__le16 mac_mid;\n\t__le16 mac_msb;\n\t__le16 reserved1;\n};\n\n\n \nstruct eth_classify_pair_cmd {\n\tstruct eth_classify_cmd_header header;\n\t__le16 reserved0;\n\t__le16 inner_mac;\n\t__le16 mac_lsb;\n\t__le16 mac_mid;\n\t__le16 mac_msb;\n\t__le16 vlan;\n};\n\n\n \nstruct eth_classify_vlan_cmd {\n\tstruct eth_classify_cmd_header header;\n\t__le32 reserved0;\n\t__le32 reserved1;\n\t__le16 reserved2;\n\t__le16 vlan;\n};\n\n \n\n \nunion eth_classify_rule_cmd {\n\tstruct eth_classify_mac_cmd mac;\n\tstruct eth_classify_vlan_cmd vlan;\n\tstruct eth_classify_pair_cmd pair;\n\tstruct eth_classify_imac_vni_cmd imac_vni;\n};\n\n \nstruct eth_classify_rules_ramrod_data {\n\tstruct eth_classify_header header;\n\tunion eth_classify_rule_cmd rules[CLASSIFY_RULES_COUNT];\n};\n\n\n \nstruct eth_common_ramrod_data {\n\t__le32 client_id;\n\t__le32 reserved1;\n};\n\n\n \nstruct ustorm_eth_st_context {\n\tu32 reserved0[52];\n};\n\n \nstruct tstorm_eth_st_context {\n\tu32 __reserved0[28];\n};\n\n \nstruct xstorm_eth_st_context {\n\tu32 reserved0[60];\n};\n\n \nstruct eth_context {\n\tstruct ustorm_eth_st_context ustorm_st_context;\n\tstruct tstorm_eth_st_context tstorm_st_context;\n\tstruct xstorm_eth_ag_context xstorm_ag_context;\n\tstruct tstorm_eth_ag_context tstorm_ag_context;\n\tstruct cstorm_eth_ag_context cstorm_ag_context;\n\tstruct ustorm_eth_ag_context ustorm_ag_context;\n\tstruct timers_block_context timers_context;\n\tstruct xstorm_eth_st_context xstorm_st_context;\n\tstruct cstorm_eth_st_context cstorm_st_context;\n};\n\n\n \nunion eth_sgl_or_raw_data {\n\t__le16 sgl[8];\n\tu32 raw_data[4];\n};\n\n \nstruct eth_end_agg_rx_cqe {\n\tu8 type_error_flags;\n#define ETH_END_AGG_RX_CQE_TYPE (0x3<<0)\n#define ETH_END_AGG_RX_CQE_TYPE_SHIFT 0\n#define ETH_END_AGG_RX_CQE_SGL_RAW_SEL (0x1<<2)\n#define ETH_END_AGG_RX_CQE_SGL_RAW_SEL_SHIFT 2\n#define ETH_END_AGG_RX_CQE_RESERVED0 (0x1F<<3)\n#define ETH_END_AGG_RX_CQE_RESERVED0_SHIFT 3\n\tu8 reserved1;\n\tu8 queue_index;\n\tu8 reserved2;\n\t__le32 timestamp_delta;\n\t__le16 num_of_coalesced_segs;\n\t__le16 pkt_len;\n\tu8 pure_ack_count;\n\tu8 reserved3;\n\t__le16 reserved4;\n\tunion eth_sgl_or_raw_data sgl_or_raw_data;\n\t__le32 reserved5[8];\n};\n\n\n \nstruct eth_fast_path_rx_cqe {\n\tu8 type_error_flags;\n#define ETH_FAST_PATH_RX_CQE_TYPE (0x3<<0)\n#define ETH_FAST_PATH_RX_CQE_TYPE_SHIFT 0\n#define ETH_FAST_PATH_RX_CQE_SGL_RAW_SEL (0x1<<2)\n#define ETH_FAST_PATH_RX_CQE_SGL_RAW_SEL_SHIFT 2\n#define ETH_FAST_PATH_RX_CQE_PHY_DECODE_ERR_FLG (0x1<<3)\n#define ETH_FAST_PATH_RX_CQE_PHY_DECODE_ERR_FLG_SHIFT 3\n#define ETH_FAST_PATH_RX_CQE_IP_BAD_XSUM_FLG (0x1<<4)\n#define ETH_FAST_PATH_RX_CQE_IP_BAD_XSUM_FLG_SHIFT 4\n#define ETH_FAST_PATH_RX_CQE_L4_BAD_XSUM_FLG (0x1<<5)\n#define ETH_FAST_PATH_RX_CQE_L4_BAD_XSUM_FLG_SHIFT 5\n#define ETH_FAST_PATH_RX_CQE_PTP_PKT (0x1<<6)\n#define ETH_FAST_PATH_RX_CQE_PTP_PKT_SHIFT 6\n#define ETH_FAST_PATH_RX_CQE_RESERVED0 (0x1<<7)\n#define ETH_FAST_PATH_RX_CQE_RESERVED0_SHIFT 7\n\tu8 status_flags;\n#define ETH_FAST_PATH_RX_CQE_RSS_HASH_TYPE (0x7<<0)\n#define ETH_FAST_PATH_RX_CQE_RSS_HASH_TYPE_SHIFT 0\n#define ETH_FAST_PATH_RX_CQE_RSS_HASH_FLG (0x1<<3)\n#define ETH_FAST_PATH_RX_CQE_RSS_HASH_FLG_SHIFT 3\n#define ETH_FAST_PATH_RX_CQE_BROADCAST_FLG (0x1<<4)\n#define ETH_FAST_PATH_RX_CQE_BROADCAST_FLG_SHIFT 4\n#define ETH_FAST_PATH_RX_CQE_MAC_MATCH_FLG (0x1<<5)\n#define ETH_FAST_PATH_RX_CQE_MAC_MATCH_FLG_SHIFT 5\n#define ETH_FAST_PATH_RX_CQE_IP_XSUM_NO_VALIDATION_FLG (0x1<<6)\n#define ETH_FAST_PATH_RX_CQE_IP_XSUM_NO_VALIDATION_FLG_SHIFT 6\n#define ETH_FAST_PATH_RX_CQE_L4_XSUM_NO_VALIDATION_FLG (0x1<<7)\n#define ETH_FAST_PATH_RX_CQE_L4_XSUM_NO_VALIDATION_FLG_SHIFT 7\n\tu8 queue_index;\n\tu8 placement_offset;\n\t__le32 rss_hash_result;\n\t__le16 vlan_tag;\n\t__le16 pkt_len_or_gro_seg_len;\n\t__le16 len_on_bd;\n\tstruct parsing_flags pars_flags;\n\tunion eth_sgl_or_raw_data sgl_or_raw_data;\n\tu8 tunn_type;\n\tu8 tunn_inner_hdrs_offset;\n\t__le16 reserved1;\n\t__le32 tunn_tenant_id;\n\t__le32 padding[5];\n\tu32 marker;\n};\n\n\n \nstruct eth_filter_rules_cmd {\n\tu8 cmd_general_data;\n#define ETH_FILTER_RULES_CMD_RX_CMD (0x1<<0)\n#define ETH_FILTER_RULES_CMD_RX_CMD_SHIFT 0\n#define ETH_FILTER_RULES_CMD_TX_CMD (0x1<<1)\n#define ETH_FILTER_RULES_CMD_TX_CMD_SHIFT 1\n#define ETH_FILTER_RULES_CMD_RESERVED0 (0x3F<<2)\n#define ETH_FILTER_RULES_CMD_RESERVED0_SHIFT 2\n\tu8 func_id;\n\tu8 client_id;\n\tu8 reserved1;\n\t__le16 state;\n#define ETH_FILTER_RULES_CMD_UCAST_DROP_ALL (0x1<<0)\n#define ETH_FILTER_RULES_CMD_UCAST_DROP_ALL_SHIFT 0\n#define ETH_FILTER_RULES_CMD_UCAST_ACCEPT_ALL (0x1<<1)\n#define ETH_FILTER_RULES_CMD_UCAST_ACCEPT_ALL_SHIFT 1\n#define ETH_FILTER_RULES_CMD_UCAST_ACCEPT_UNMATCHED (0x1<<2)\n#define ETH_FILTER_RULES_CMD_UCAST_ACCEPT_UNMATCHED_SHIFT 2\n#define ETH_FILTER_RULES_CMD_MCAST_DROP_ALL (0x1<<3)\n#define ETH_FILTER_RULES_CMD_MCAST_DROP_ALL_SHIFT 3\n#define ETH_FILTER_RULES_CMD_MCAST_ACCEPT_ALL (0x1<<4)\n#define ETH_FILTER_RULES_CMD_MCAST_ACCEPT_ALL_SHIFT 4\n#define ETH_FILTER_RULES_CMD_BCAST_ACCEPT_ALL (0x1<<5)\n#define ETH_FILTER_RULES_CMD_BCAST_ACCEPT_ALL_SHIFT 5\n#define ETH_FILTER_RULES_CMD_ACCEPT_ANY_VLAN (0x1<<6)\n#define ETH_FILTER_RULES_CMD_ACCEPT_ANY_VLAN_SHIFT 6\n#define ETH_FILTER_RULES_CMD_RESERVED2 (0x1FF<<7)\n#define ETH_FILTER_RULES_CMD_RESERVED2_SHIFT 7\n\t__le16 reserved3;\n\tstruct regpair reserved4;\n};\n\n\n \nstruct eth_filter_rules_ramrod_data {\n\tstruct eth_classify_header header;\n\tstruct eth_filter_rules_cmd rules[FILTER_RULES_COUNT];\n};\n\n \nenum eth_fp_hsi_ver {\n\tETH_FP_HSI_VER_0,\n\tETH_FP_HSI_VER_1,\n\tETH_FP_HSI_VER_2,\n\tMAX_ETH_FP_HSI_VER\n};\n\n \nstruct eth_general_rules_ramrod_data {\n\tstruct eth_classify_header header;\n\tunion eth_classify_rule_cmd rules[CLASSIFY_RULES_COUNT];\n};\n\n\n \nstruct eth_halt_ramrod_data {\n\t__le32 client_id;\n\t__le32 reserved0;\n};\n\n\n \nstruct eth_mac_addresses {\n#if defined(__BIG_ENDIAN)\n\t__le16 dst_mid;\n\t__le16 dst_lo;\n#elif defined(__LITTLE_ENDIAN)\n\t__le16 dst_lo;\n\t__le16 dst_mid;\n#endif\n#if defined(__BIG_ENDIAN)\n\t__le16 src_lo;\n\t__le16 dst_hi;\n#elif defined(__LITTLE_ENDIAN)\n\t__le16 dst_hi;\n\t__le16 src_lo;\n#endif\n#if defined(__BIG_ENDIAN)\n\t__le16 src_hi;\n\t__le16 src_mid;\n#elif defined(__LITTLE_ENDIAN)\n\t__le16 src_mid;\n\t__le16 src_hi;\n#endif\n};\n\n \nstruct eth_tunnel_data {\n\t__le16 dst_lo;\n\t__le16 dst_mid;\n\t__le16 dst_hi;\n\t__le16 fw_ip_hdr_csum;\n\t__le16 pseudo_csum;\n\tu8 ip_hdr_start_inner_w;\n\tu8 flags;\n#define ETH_TUNNEL_DATA_IPV6_OUTER (0x1<<0)\n#define ETH_TUNNEL_DATA_IPV6_OUTER_SHIFT 0\n#define ETH_TUNNEL_DATA_RESERVED (0x7F<<1)\n#define ETH_TUNNEL_DATA_RESERVED_SHIFT 1\n};\n\n \nunion eth_mac_addr_or_tunnel_data {\n\tstruct eth_mac_addresses mac_addr;\n\tstruct eth_tunnel_data tunnel_data;\n};\n\n \nstruct eth_multicast_rules_cmd {\n\tu8 cmd_general_data;\n#define ETH_MULTICAST_RULES_CMD_RX_CMD (0x1<<0)\n#define ETH_MULTICAST_RULES_CMD_RX_CMD_SHIFT 0\n#define ETH_MULTICAST_RULES_CMD_TX_CMD (0x1<<1)\n#define ETH_MULTICAST_RULES_CMD_TX_CMD_SHIFT 1\n#define ETH_MULTICAST_RULES_CMD_IS_ADD (0x1<<2)\n#define ETH_MULTICAST_RULES_CMD_IS_ADD_SHIFT 2\n#define ETH_MULTICAST_RULES_CMD_RESERVED0 (0x1F<<3)\n#define ETH_MULTICAST_RULES_CMD_RESERVED0_SHIFT 3\n\tu8 func_id;\n\tu8 bin_id;\n\tu8 engine_id;\n\t__le32 reserved2;\n\tstruct regpair reserved3;\n};\n\n \nstruct eth_multicast_rules_ramrod_data {\n\tstruct eth_classify_header header;\n\tstruct eth_multicast_rules_cmd rules[MULTICAST_RULES_COUNT];\n};\n\n \nstruct ramrod_data {\n\t__le32 data_lo;\n\t__le32 data_hi;\n};\n\n \nunion eth_ramrod_data {\n\tstruct ramrod_data general;\n};\n\n\n \nenum eth_rss_hash_type {\n\tDEFAULT_HASH_TYPE,\n\tIPV4_HASH_TYPE,\n\tTCP_IPV4_HASH_TYPE,\n\tIPV6_HASH_TYPE,\n\tTCP_IPV6_HASH_TYPE,\n\tVLAN_PRI_HASH_TYPE,\n\tE1HOV_PRI_HASH_TYPE,\n\tDSCP_HASH_TYPE,\n\tMAX_ETH_RSS_HASH_TYPE\n};\n\n\n \nenum eth_rss_mode {\n\tETH_RSS_MODE_DISABLED,\n\tETH_RSS_MODE_REGULAR,\n\tETH_RSS_MODE_VLAN_PRI,\n\tETH_RSS_MODE_E1HOV_PRI,\n\tETH_RSS_MODE_IP_DSCP,\n\tMAX_ETH_RSS_MODE\n};\n\n\n \nstruct eth_rss_update_ramrod_data {\n\tu8 rss_engine_id;\n\tu8 rss_mode;\n\t__le16 capabilities;\n#define ETH_RSS_UPDATE_RAMROD_DATA_IPV4_CAPABILITY (0x1<<0)\n#define ETH_RSS_UPDATE_RAMROD_DATA_IPV4_CAPABILITY_SHIFT 0\n#define ETH_RSS_UPDATE_RAMROD_DATA_IPV4_TCP_CAPABILITY (0x1<<1)\n#define ETH_RSS_UPDATE_RAMROD_DATA_IPV4_TCP_CAPABILITY_SHIFT 1\n#define ETH_RSS_UPDATE_RAMROD_DATA_IPV4_UDP_CAPABILITY (0x1<<2)\n#define ETH_RSS_UPDATE_RAMROD_DATA_IPV4_UDP_CAPABILITY_SHIFT 2\n#define ETH_RSS_UPDATE_RAMROD_DATA_IPV4_VXLAN_CAPABILITY (0x1<<3)\n#define ETH_RSS_UPDATE_RAMROD_DATA_IPV4_VXLAN_CAPABILITY_SHIFT 3\n#define ETH_RSS_UPDATE_RAMROD_DATA_IPV6_CAPABILITY (0x1<<4)\n#define ETH_RSS_UPDATE_RAMROD_DATA_IPV6_CAPABILITY_SHIFT 4\n#define ETH_RSS_UPDATE_RAMROD_DATA_IPV6_TCP_CAPABILITY (0x1<<5)\n#define ETH_RSS_UPDATE_RAMROD_DATA_IPV6_TCP_CAPABILITY_SHIFT 5\n#define ETH_RSS_UPDATE_RAMROD_DATA_IPV6_UDP_CAPABILITY (0x1<<6)\n#define ETH_RSS_UPDATE_RAMROD_DATA_IPV6_UDP_CAPABILITY_SHIFT 6\n#define ETH_RSS_UPDATE_RAMROD_DATA_IPV6_VXLAN_CAPABILITY (0x1<<7)\n#define ETH_RSS_UPDATE_RAMROD_DATA_IPV6_VXLAN_CAPABILITY_SHIFT 7\n#define ETH_RSS_UPDATE_RAMROD_DATA_TUNN_INNER_HDRS_CAPABILITY (0x1<<8)\n#define ETH_RSS_UPDATE_RAMROD_DATA_TUNN_INNER_HDRS_CAPABILITY_SHIFT 8\n#define ETH_RSS_UPDATE_RAMROD_DATA_UPDATE_RSS_KEY (0x1<<9)\n#define ETH_RSS_UPDATE_RAMROD_DATA_UPDATE_RSS_KEY_SHIFT 9\n#define ETH_RSS_UPDATE_RAMROD_DATA_RESERVED (0x3F<<10)\n#define ETH_RSS_UPDATE_RAMROD_DATA_RESERVED_SHIFT 10\n\tu8 rss_result_mask;\n\tu8 reserved3;\n\t__le16 reserved4;\n\tu8 indirection_table[T_ETH_INDIRECTION_TABLE_SIZE];\n\t__le32 rss_key[T_ETH_RSS_KEY];\n\t__le32 echo;\n\t__le32 reserved5;\n};\n\n\n \nstruct eth_rx_bd {\n\t__le32 addr_lo;\n\t__le32 addr_hi;\n};\n\n\n \nstruct common_ramrod_eth_rx_cqe {\n\tu8 ramrod_type;\n#define COMMON_RAMROD_ETH_RX_CQE_TYPE (0x3<<0)\n#define COMMON_RAMROD_ETH_RX_CQE_TYPE_SHIFT 0\n#define COMMON_RAMROD_ETH_RX_CQE_ERROR (0x1<<2)\n#define COMMON_RAMROD_ETH_RX_CQE_ERROR_SHIFT 2\n#define COMMON_RAMROD_ETH_RX_CQE_RESERVED0 (0x1F<<3)\n#define COMMON_RAMROD_ETH_RX_CQE_RESERVED0_SHIFT 3\n\tu8 conn_type;\n\t__le16 reserved1;\n\t__le32 conn_and_cmd_data;\n#define COMMON_RAMROD_ETH_RX_CQE_CID (0xFFFFFF<<0)\n#define COMMON_RAMROD_ETH_RX_CQE_CID_SHIFT 0\n#define COMMON_RAMROD_ETH_RX_CQE_CMD_ID (0xFF<<24)\n#define COMMON_RAMROD_ETH_RX_CQE_CMD_ID_SHIFT 24\n\tstruct ramrod_data protocol_data;\n\t__le32 echo;\n\t__le32 reserved2[11];\n};\n\n \nstruct eth_rx_cqe_next_page {\n\t__le32 addr_lo;\n\t__le32 addr_hi;\n\t__le32 reserved[14];\n};\n\n \nunion eth_rx_cqe {\n\tstruct eth_fast_path_rx_cqe fast_path_cqe;\n\tstruct common_ramrod_eth_rx_cqe ramrod_cqe;\n\tstruct eth_rx_cqe_next_page next_page_cqe;\n\tstruct eth_end_agg_rx_cqe end_agg_cqe;\n};\n\n\n \nenum eth_rx_cqe_type {\n\tRX_ETH_CQE_TYPE_ETH_FASTPATH,\n\tRX_ETH_CQE_TYPE_ETH_RAMROD,\n\tRX_ETH_CQE_TYPE_ETH_START_AGG,\n\tRX_ETH_CQE_TYPE_ETH_STOP_AGG,\n\tMAX_ETH_RX_CQE_TYPE\n};\n\n\n \nenum eth_rx_fp_sel {\n\tETH_FP_CQE_REGULAR,\n\tETH_FP_CQE_RAW,\n\tMAX_ETH_RX_FP_SEL\n};\n\n\n \nstruct eth_rx_sge {\n\t__le32 addr_lo;\n\t__le32 addr_hi;\n};\n\n\n \nstruct spe_hdr {\n\t__le32 conn_and_cmd_data;\n#define SPE_HDR_CID (0xFFFFFF<<0)\n#define SPE_HDR_CID_SHIFT 0\n#define SPE_HDR_CMD_ID (0xFF<<24)\n#define SPE_HDR_CMD_ID_SHIFT 24\n\t__le16 type;\n#define SPE_HDR_CONN_TYPE (0xFF<<0)\n#define SPE_HDR_CONN_TYPE_SHIFT 0\n#define SPE_HDR_FUNCTION_ID (0xFF<<8)\n#define SPE_HDR_FUNCTION_ID_SHIFT 8\n\t__le16 reserved1;\n};\n\n \nunion eth_specific_data {\n\tu8 protocol_data[8];\n\tstruct regpair client_update_ramrod_data;\n\tstruct regpair client_init_ramrod_init_data;\n\tstruct eth_halt_ramrod_data halt_ramrod_data;\n\tstruct regpair update_data_addr;\n\tstruct eth_common_ramrod_data common_ramrod_data;\n\tstruct regpair classify_cfg_addr;\n\tstruct regpair filter_cfg_addr;\n\tstruct regpair mcast_cfg_addr;\n};\n\n \nstruct eth_spe {\n\tstruct spe_hdr hdr;\n\tunion eth_specific_data data;\n};\n\n\n \nenum eth_spqe_cmd_id {\n\tRAMROD_CMD_ID_ETH_UNUSED,\n\tRAMROD_CMD_ID_ETH_CLIENT_SETUP,\n\tRAMROD_CMD_ID_ETH_HALT,\n\tRAMROD_CMD_ID_ETH_FORWARD_SETUP,\n\tRAMROD_CMD_ID_ETH_TX_QUEUE_SETUP,\n\tRAMROD_CMD_ID_ETH_CLIENT_UPDATE,\n\tRAMROD_CMD_ID_ETH_EMPTY,\n\tRAMROD_CMD_ID_ETH_TERMINATE,\n\tRAMROD_CMD_ID_ETH_TPA_UPDATE,\n\tRAMROD_CMD_ID_ETH_CLASSIFICATION_RULES,\n\tRAMROD_CMD_ID_ETH_FILTER_RULES,\n\tRAMROD_CMD_ID_ETH_MULTICAST_RULES,\n\tRAMROD_CMD_ID_ETH_RSS_UPDATE,\n\tRAMROD_CMD_ID_ETH_SET_MAC,\n\tMAX_ETH_SPQE_CMD_ID\n};\n\n\n \nenum eth_tpa_update_command {\n\tTPA_UPDATE_NONE_COMMAND,\n\tTPA_UPDATE_ENABLE_COMMAND,\n\tTPA_UPDATE_DISABLE_COMMAND,\n\tMAX_ETH_TPA_UPDATE_COMMAND\n};\n\n \nenum eth_tunnel_lso_inc_ip_id {\n\tEXT_HEADER,\n\tINT_HEADER,\n\tMAX_ETH_TUNNEL_LSO_INC_IP_ID\n};\n\n \nenum eth_tunnel_non_lso_csum_location {\n\tCSUM_ON_PKT,\n\tCSUM_ON_BD,\n\tMAX_ETH_TUNNEL_NON_LSO_CSUM_LOCATION\n};\n\nenum eth_tunn_type {\n\tTUNN_TYPE_NONE,\n\tTUNN_TYPE_VXLAN,\n\tTUNN_TYPE_L2_GRE,\n\tTUNN_TYPE_IPV4_GRE,\n\tTUNN_TYPE_IPV6_GRE,\n\tTUNN_TYPE_L2_GENEVE,\n\tTUNN_TYPE_IPV4_GENEVE,\n\tTUNN_TYPE_IPV6_GENEVE,\n\tMAX_ETH_TUNN_TYPE\n};\n\n \nstruct eth_tx_bd {\n\t__le32 addr_lo;\n\t__le32 addr_hi;\n\t__le16 total_pkt_bytes;\n\t__le16 nbytes;\n\tu8 reserved[4];\n};\n\n\n \nstruct eth_tx_bd_flags {\n\tu8 as_bitfield;\n#define ETH_TX_BD_FLAGS_IP_CSUM (0x1<<0)\n#define ETH_TX_BD_FLAGS_IP_CSUM_SHIFT 0\n#define ETH_TX_BD_FLAGS_L4_CSUM (0x1<<1)\n#define ETH_TX_BD_FLAGS_L4_CSUM_SHIFT 1\n#define ETH_TX_BD_FLAGS_VLAN_MODE (0x3<<2)\n#define ETH_TX_BD_FLAGS_VLAN_MODE_SHIFT 2\n#define ETH_TX_BD_FLAGS_START_BD (0x1<<4)\n#define ETH_TX_BD_FLAGS_START_BD_SHIFT 4\n#define ETH_TX_BD_FLAGS_IS_UDP (0x1<<5)\n#define ETH_TX_BD_FLAGS_IS_UDP_SHIFT 5\n#define ETH_TX_BD_FLAGS_SW_LSO (0x1<<6)\n#define ETH_TX_BD_FLAGS_SW_LSO_SHIFT 6\n#define ETH_TX_BD_FLAGS_IPV6 (0x1<<7)\n#define ETH_TX_BD_FLAGS_IPV6_SHIFT 7\n};\n\n \nstruct eth_tx_start_bd {\n\t__le32 addr_lo;\n\t__le32 addr_hi;\n\t__le16 nbd;\n\t__le16 nbytes;\n\t__le16 vlan_or_ethertype;\n\tstruct eth_tx_bd_flags bd_flags;\n\tu8 general_data;\n#define ETH_TX_START_BD_HDR_NBDS (0x7<<0)\n#define ETH_TX_START_BD_HDR_NBDS_SHIFT 0\n#define ETH_TX_START_BD_NO_ADDED_TAGS (0x1<<3)\n#define ETH_TX_START_BD_NO_ADDED_TAGS_SHIFT 3\n#define ETH_TX_START_BD_FORCE_VLAN_MODE (0x1<<4)\n#define ETH_TX_START_BD_FORCE_VLAN_MODE_SHIFT 4\n#define ETH_TX_START_BD_PARSE_NBDS (0x3<<5)\n#define ETH_TX_START_BD_PARSE_NBDS_SHIFT 5\n#define ETH_TX_START_BD_TUNNEL_EXIST (0x1<<7)\n#define ETH_TX_START_BD_TUNNEL_EXIST_SHIFT 7\n};\n\n \nstruct eth_tx_parse_bd_e1x {\n\t__le16 global_data;\n#define ETH_TX_PARSE_BD_E1X_IP_HDR_START_OFFSET_W (0xF<<0)\n#define ETH_TX_PARSE_BD_E1X_IP_HDR_START_OFFSET_W_SHIFT 0\n#define ETH_TX_PARSE_BD_E1X_ETH_ADDR_TYPE (0x3<<4)\n#define ETH_TX_PARSE_BD_E1X_ETH_ADDR_TYPE_SHIFT 4\n#define ETH_TX_PARSE_BD_E1X_PSEUDO_CS_WITHOUT_LEN (0x1<<6)\n#define ETH_TX_PARSE_BD_E1X_PSEUDO_CS_WITHOUT_LEN_SHIFT 6\n#define ETH_TX_PARSE_BD_E1X_LLC_SNAP_EN (0x1<<7)\n#define ETH_TX_PARSE_BD_E1X_LLC_SNAP_EN_SHIFT 7\n#define ETH_TX_PARSE_BD_E1X_NS_FLG (0x1<<8)\n#define ETH_TX_PARSE_BD_E1X_NS_FLG_SHIFT 8\n#define ETH_TX_PARSE_BD_E1X_RESERVED0 (0x7F<<9)\n#define ETH_TX_PARSE_BD_E1X_RESERVED0_SHIFT 9\n\tu8 tcp_flags;\n#define ETH_TX_PARSE_BD_E1X_FIN_FLG (0x1<<0)\n#define ETH_TX_PARSE_BD_E1X_FIN_FLG_SHIFT 0\n#define ETH_TX_PARSE_BD_E1X_SYN_FLG (0x1<<1)\n#define ETH_TX_PARSE_BD_E1X_SYN_FLG_SHIFT 1\n#define ETH_TX_PARSE_BD_E1X_RST_FLG (0x1<<2)\n#define ETH_TX_PARSE_BD_E1X_RST_FLG_SHIFT 2\n#define ETH_TX_PARSE_BD_E1X_PSH_FLG (0x1<<3)\n#define ETH_TX_PARSE_BD_E1X_PSH_FLG_SHIFT 3\n#define ETH_TX_PARSE_BD_E1X_ACK_FLG (0x1<<4)\n#define ETH_TX_PARSE_BD_E1X_ACK_FLG_SHIFT 4\n#define ETH_TX_PARSE_BD_E1X_URG_FLG (0x1<<5)\n#define ETH_TX_PARSE_BD_E1X_URG_FLG_SHIFT 5\n#define ETH_TX_PARSE_BD_E1X_ECE_FLG (0x1<<6)\n#define ETH_TX_PARSE_BD_E1X_ECE_FLG_SHIFT 6\n#define ETH_TX_PARSE_BD_E1X_CWR_FLG (0x1<<7)\n#define ETH_TX_PARSE_BD_E1X_CWR_FLG_SHIFT 7\n\tu8 ip_hlen_w;\n\t__le16 total_hlen_w;\n\t__le16 tcp_pseudo_csum;\n\t__le16 lso_mss;\n\t__le16 ip_id;\n\t__le32 tcp_send_seq;\n};\n\n \nstruct eth_tx_parse_bd_e2 {\n\tunion eth_mac_addr_or_tunnel_data data;\n\t__le32 parsing_data;\n#define ETH_TX_PARSE_BD_E2_L4_HDR_START_OFFSET_W (0x7FF<<0)\n#define ETH_TX_PARSE_BD_E2_L4_HDR_START_OFFSET_W_SHIFT 0\n#define ETH_TX_PARSE_BD_E2_TCP_HDR_LENGTH_DW (0xF<<11)\n#define ETH_TX_PARSE_BD_E2_TCP_HDR_LENGTH_DW_SHIFT 11\n#define ETH_TX_PARSE_BD_E2_IPV6_WITH_EXT_HDR (0x1<<15)\n#define ETH_TX_PARSE_BD_E2_IPV6_WITH_EXT_HDR_SHIFT 15\n#define ETH_TX_PARSE_BD_E2_LSO_MSS (0x3FFF<<16)\n#define ETH_TX_PARSE_BD_E2_LSO_MSS_SHIFT 16\n#define ETH_TX_PARSE_BD_E2_ETH_ADDR_TYPE (0x3<<30)\n#define ETH_TX_PARSE_BD_E2_ETH_ADDR_TYPE_SHIFT 30\n};\n\n \nstruct eth_tx_parse_2nd_bd {\n\t__le16 global_data;\n#define ETH_TX_PARSE_2ND_BD_IP_HDR_START_OUTER_W (0xF<<0)\n#define ETH_TX_PARSE_2ND_BD_IP_HDR_START_OUTER_W_SHIFT 0\n#define ETH_TX_PARSE_2ND_BD_RESERVED0 (0x1<<4)\n#define ETH_TX_PARSE_2ND_BD_RESERVED0_SHIFT 4\n#define ETH_TX_PARSE_2ND_BD_LLC_SNAP_EN (0x1<<5)\n#define ETH_TX_PARSE_2ND_BD_LLC_SNAP_EN_SHIFT 5\n#define ETH_TX_PARSE_2ND_BD_NS_FLG (0x1<<6)\n#define ETH_TX_PARSE_2ND_BD_NS_FLG_SHIFT 6\n#define ETH_TX_PARSE_2ND_BD_TUNNEL_UDP_EXIST (0x1<<7)\n#define ETH_TX_PARSE_2ND_BD_TUNNEL_UDP_EXIST_SHIFT 7\n#define ETH_TX_PARSE_2ND_BD_IP_HDR_LEN_OUTER_W (0x1F<<8)\n#define ETH_TX_PARSE_2ND_BD_IP_HDR_LEN_OUTER_W_SHIFT 8\n#define ETH_TX_PARSE_2ND_BD_RESERVED1 (0x7<<13)\n#define ETH_TX_PARSE_2ND_BD_RESERVED1_SHIFT 13\n\tu8 bd_type;\n#define ETH_TX_PARSE_2ND_BD_TYPE (0xF<<0)\n#define ETH_TX_PARSE_2ND_BD_TYPE_SHIFT 0\n#define ETH_TX_PARSE_2ND_BD_RESERVED2 (0xF<<4)\n#define ETH_TX_PARSE_2ND_BD_RESERVED2_SHIFT 4\n\tu8 reserved3;\n\tu8 tcp_flags;\n#define ETH_TX_PARSE_2ND_BD_FIN_FLG (0x1<<0)\n#define ETH_TX_PARSE_2ND_BD_FIN_FLG_SHIFT 0\n#define ETH_TX_PARSE_2ND_BD_SYN_FLG (0x1<<1)\n#define ETH_TX_PARSE_2ND_BD_SYN_FLG_SHIFT 1\n#define ETH_TX_PARSE_2ND_BD_RST_FLG (0x1<<2)\n#define ETH_TX_PARSE_2ND_BD_RST_FLG_SHIFT 2\n#define ETH_TX_PARSE_2ND_BD_PSH_FLG (0x1<<3)\n#define ETH_TX_PARSE_2ND_BD_PSH_FLG_SHIFT 3\n#define ETH_TX_PARSE_2ND_BD_ACK_FLG (0x1<<4)\n#define ETH_TX_PARSE_2ND_BD_ACK_FLG_SHIFT 4\n#define ETH_TX_PARSE_2ND_BD_URG_FLG (0x1<<5)\n#define ETH_TX_PARSE_2ND_BD_URG_FLG_SHIFT 5\n#define ETH_TX_PARSE_2ND_BD_ECE_FLG (0x1<<6)\n#define ETH_TX_PARSE_2ND_BD_ECE_FLG_SHIFT 6\n#define ETH_TX_PARSE_2ND_BD_CWR_FLG (0x1<<7)\n#define ETH_TX_PARSE_2ND_BD_CWR_FLG_SHIFT 7\n\tu8 reserved4;\n\tu8 tunnel_udp_hdr_start_w;\n\tu8 fw_ip_hdr_to_payload_w;\n\t__le16 fw_ip_csum_wo_len_flags_frag;\n\t__le16 hw_ip_id;\n\t__le32 tcp_send_seq;\n};\n\n \nstruct eth_tx_next_bd {\n\t__le32 addr_lo;\n\t__le32 addr_hi;\n\tu8 reserved[8];\n};\n\n \nunion eth_tx_bd_types {\n\tstruct eth_tx_start_bd start_bd;\n\tstruct eth_tx_bd reg_bd;\n\tstruct eth_tx_parse_bd_e1x parse_bd_e1x;\n\tstruct eth_tx_parse_bd_e2 parse_bd_e2;\n\tstruct eth_tx_parse_2nd_bd parse_2nd_bd;\n\tstruct eth_tx_next_bd next_bd;\n};\n\n \nstruct eth_tx_bds_array {\n\tunion eth_tx_bd_types bds[13];\n};\n\n\n \nenum eth_tx_vlan_type {\n\tX_ETH_NO_VLAN,\n\tX_ETH_OUTBAND_VLAN,\n\tX_ETH_INBAND_VLAN,\n\tX_ETH_FW_ADDED_VLAN,\n\tMAX_ETH_TX_VLAN_TYPE\n};\n\n\n \nenum eth_vlan_filter_mode {\n\tETH_VLAN_FILTER_ANY_VLAN,\n\tETH_VLAN_FILTER_SPECIFIC_VLAN,\n\tETH_VLAN_FILTER_CLASSIFY,\n\tMAX_ETH_VLAN_FILTER_MODE\n};\n\n\n \nstruct mac_configuration_hdr {\n\tu8 length;\n\tu8 offset;\n\t__le16 client_id;\n\t__le32 echo;\n};\n\n \nstruct mac_configuration_entry {\n\t__le16 lsb_mac_addr;\n\t__le16 middle_mac_addr;\n\t__le16 msb_mac_addr;\n\t__le16 vlan_id;\n\tu8 pf_id;\n\tu8 flags;\n#define MAC_CONFIGURATION_ENTRY_ACTION_TYPE (0x1<<0)\n#define MAC_CONFIGURATION_ENTRY_ACTION_TYPE_SHIFT 0\n#define MAC_CONFIGURATION_ENTRY_RDMA_MAC (0x1<<1)\n#define MAC_CONFIGURATION_ENTRY_RDMA_MAC_SHIFT 1\n#define MAC_CONFIGURATION_ENTRY_VLAN_FILTERING_MODE (0x3<<2)\n#define MAC_CONFIGURATION_ENTRY_VLAN_FILTERING_MODE_SHIFT 2\n#define MAC_CONFIGURATION_ENTRY_OVERRIDE_VLAN_REMOVAL (0x1<<4)\n#define MAC_CONFIGURATION_ENTRY_OVERRIDE_VLAN_REMOVAL_SHIFT 4\n#define MAC_CONFIGURATION_ENTRY_BROADCAST (0x1<<5)\n#define MAC_CONFIGURATION_ENTRY_BROADCAST_SHIFT 5\n#define MAC_CONFIGURATION_ENTRY_RESERVED1 (0x3<<6)\n#define MAC_CONFIGURATION_ENTRY_RESERVED1_SHIFT 6\n\t__le16 reserved0;\n\t__le32 clients_bit_vector;\n};\n\n \nstruct mac_configuration_cmd {\n\tstruct mac_configuration_hdr hdr;\n\tstruct mac_configuration_entry config_table[64];\n};\n\n\n \nenum set_mac_action_type {\n\tT_ETH_MAC_COMMAND_INVALIDATE,\n\tT_ETH_MAC_COMMAND_SET,\n\tMAX_SET_MAC_ACTION_TYPE\n};\n\n\n \nenum tpa_mode {\n\tTPA_LRO,\n\tTPA_GRO,\n\tMAX_TPA_MODE};\n\n\n \nstruct tpa_update_ramrod_data {\n\tu8 update_ipv4;\n\tu8 update_ipv6;\n\tu8 client_id;\n\tu8 max_tpa_queues;\n\tu8 max_sges_for_packet;\n\tu8 complete_on_both_clients;\n\tu8 dont_verify_rings_pause_thr_flg;\n\tu8 tpa_mode;\n\t__le16 sge_buff_size;\n\t__le16 max_agg_size;\n\t__le32 sge_page_base_lo;\n\t__le32 sge_page_base_hi;\n\t__le16 sge_pause_thr_low;\n\t__le16 sge_pause_thr_high;\n\tu8 tpa_over_vlan_disable;\n\tu8 reserved[7];\n};\n\n\n \nstruct tstorm_eth_approximate_match_multicast_filtering {\n\tu32 mcast_add_hash_bit_array[8];\n};\n\n\n \nstruct tstorm_eth_function_common_config {\n\t__le16 config_flags;\n#define TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_IPV4_CAPABILITY (0x1<<0)\n#define TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_IPV4_CAPABILITY_SHIFT 0\n#define TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_IPV4_TCP_CAPABILITY (0x1<<1)\n#define TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_IPV4_TCP_CAPABILITY_SHIFT 1\n#define TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_IPV6_CAPABILITY (0x1<<2)\n#define TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_IPV6_CAPABILITY_SHIFT 2\n#define TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_IPV6_TCP_CAPABILITY (0x1<<3)\n#define TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_IPV6_TCP_CAPABILITY_SHIFT 3\n#define TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_MODE (0x7<<4)\n#define TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_MODE_SHIFT 4\n#define TSTORM_ETH_FUNCTION_COMMON_CONFIG_VLAN_FILTERING_ENABLE (0x1<<7)\n#define TSTORM_ETH_FUNCTION_COMMON_CONFIG_VLAN_FILTERING_ENABLE_SHIFT 7\n#define __TSTORM_ETH_FUNCTION_COMMON_CONFIG_RESERVED0 (0xFF<<8)\n#define __TSTORM_ETH_FUNCTION_COMMON_CONFIG_RESERVED0_SHIFT 8\n\tu8 rss_result_mask;\n\tu8 reserved1;\n\t__le16 vlan_id[2];\n};\n\n\n \nstruct tstorm_eth_mac_filter_config {\n\tu32 ucast_drop_all;\n\tu32 ucast_accept_all;\n\tu32 mcast_drop_all;\n\tu32 mcast_accept_all;\n\tu32 bcast_accept_all;\n\tu32 vlan_filter[2];\n\tu32 unmatched_unicast;\n};\n\n\n \nstruct tx_queue_init_ramrod_data {\n\tstruct client_init_general_data general;\n\tstruct client_init_tx_data tx;\n};\n\n\n \nstruct ustorm_eth_rx_producers {\n#if defined(__BIG_ENDIAN)\n\tu16 bd_prod;\n\tu16 cqe_prod;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 cqe_prod;\n\tu16 bd_prod;\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 reserved;\n\tu16 sge_prod;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 sge_prod;\n\tu16 reserved;\n#endif\n};\n\n\n \nstruct fcoe_rx_stat_params_section0 {\n\t__le32 fcoe_rx_pkt_cnt;\n\t__le32 fcoe_rx_byte_cnt;\n};\n\n\n \nstruct fcoe_rx_stat_params_section1 {\n\t__le32 fcoe_ver_cnt;\n\t__le32 fcoe_rx_drop_pkt_cnt;\n};\n\n\n \nstruct fcoe_rx_stat_params_section2 {\n\t__le32 fc_crc_cnt;\n\t__le32 eofa_del_cnt;\n\t__le32 miss_frame_cnt;\n\t__le32 seq_timeout_cnt;\n\t__le32 drop_seq_cnt;\n\t__le32 fcoe_rx_drop_pkt_cnt;\n\t__le32 fcp_rx_pkt_cnt;\n\t__le32 reserved0;\n};\n\n\n \nstruct fcoe_tx_stat_params {\n\t__le32 fcoe_tx_pkt_cnt;\n\t__le32 fcoe_tx_byte_cnt;\n\t__le32 fcp_tx_pkt_cnt;\n\t__le32 reserved0;\n};\n\n \nstruct fcoe_statistics_params {\n\tstruct fcoe_tx_stat_params tx_stat;\n\tstruct fcoe_rx_stat_params_section0 rx_stat0;\n\tstruct fcoe_rx_stat_params_section1 rx_stat1;\n\tstruct fcoe_rx_stat_params_section2 rx_stat2;\n};\n\n\n \nstruct afex_vif_list_ramrod_data {\n\tu8 afex_vif_list_command;\n\tu8 func_bit_map;\n\t__le16 vif_list_index;\n\tu8 func_to_clear;\n\tu8 echo;\n\t__le16 reserved1;\n};\n\nstruct c2s_pri_trans_table_entry {\n\tu8 val[MAX_VLAN_PRIORITIES];\n};\n\n \nstruct cfc_del_event_data {\n\t__le32 cid;\n\t__le32 reserved0;\n\t__le32 reserved1;\n};\n\n\n \nstruct cmng_flags_per_port {\n\tu32 cmng_enables;\n#define CMNG_FLAGS_PER_PORT_FAIRNESS_VN (0x1<<0)\n#define CMNG_FLAGS_PER_PORT_FAIRNESS_VN_SHIFT 0\n#define CMNG_FLAGS_PER_PORT_RATE_SHAPING_VN (0x1<<1)\n#define CMNG_FLAGS_PER_PORT_RATE_SHAPING_VN_SHIFT 1\n#define CMNG_FLAGS_PER_PORT_FAIRNESS_COS (0x1<<2)\n#define CMNG_FLAGS_PER_PORT_FAIRNESS_COS_SHIFT 2\n#define CMNG_FLAGS_PER_PORT_FAIRNESS_COS_MODE (0x1<<3)\n#define CMNG_FLAGS_PER_PORT_FAIRNESS_COS_MODE_SHIFT 3\n#define __CMNG_FLAGS_PER_PORT_RESERVED0 (0xFFFFFFF<<4)\n#define __CMNG_FLAGS_PER_PORT_RESERVED0_SHIFT 4\n\tu32 __reserved1;\n};\n\n\n \nstruct rate_shaping_vars_per_port {\n\tu32 rs_periodic_timeout;\n\tu32 rs_threshold;\n};\n\n \nstruct fairness_vars_per_port {\n\tu32 upper_bound;\n\tu32 fair_threshold;\n\tu32 fairness_timeout;\n\tu32 size_thr;\n};\n\n \nstruct safc_struct_per_port {\n#if defined(__BIG_ENDIAN)\n\tu16 __reserved1;\n\tu8 __reserved0;\n\tu8 safc_timeout_usec;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 safc_timeout_usec;\n\tu8 __reserved0;\n\tu16 __reserved1;\n#endif\n\tu8 cos_to_traffic_types[MAX_COS_NUMBER];\n\tu16 cos_to_pause_mask[NUM_OF_SAFC_BITS];\n};\n\n \nstruct cmng_struct_per_port {\n\tstruct rate_shaping_vars_per_port rs_vars;\n\tstruct fairness_vars_per_port fair_vars;\n\tstruct safc_struct_per_port safc_vars;\n\tstruct cmng_flags_per_port flags;\n};\n\n \nstruct rate_shaping_counter {\n\tu32 quota;\n#if defined(__BIG_ENDIAN)\n\tu16 __reserved0;\n\tu16 rate;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 rate;\n\tu16 __reserved0;\n#endif\n};\n\n \nstruct rate_shaping_vars_per_vn {\n\tstruct rate_shaping_counter vn_counter;\n};\n\n \nstruct fairness_vars_per_vn {\n\tu32 cos_credit_delta[MAX_COS_NUMBER];\n\tu32 vn_credit_delta;\n\tu32 __reserved0;\n};\n\n \nstruct cmng_vnic {\n\tstruct rate_shaping_vars_per_vn vnic_max_rate[4];\n\tstruct fairness_vars_per_vn vnic_min_rate[4];\n};\n\n \nstruct cmng_init {\n\tstruct cmng_struct_per_port port;\n\tstruct cmng_vnic vnic;\n};\n\n\n \nstruct cmng_init_input {\n\tu32 port_rate;\n\tu16 vnic_min_rate[4];\n\tu16 vnic_max_rate[4];\n\tu16 cos_min_rate[MAX_COS_NUMBER];\n\tu16 cos_to_pause_mask[MAX_COS_NUMBER];\n\tstruct cmng_flags_per_port flags;\n};\n\n\n \nenum common_spqe_cmd_id {\n\tRAMROD_CMD_ID_COMMON_UNUSED,\n\tRAMROD_CMD_ID_COMMON_FUNCTION_START,\n\tRAMROD_CMD_ID_COMMON_FUNCTION_STOP,\n\tRAMROD_CMD_ID_COMMON_FUNCTION_UPDATE,\n\tRAMROD_CMD_ID_COMMON_CFC_DEL,\n\tRAMROD_CMD_ID_COMMON_CFC_DEL_WB,\n\tRAMROD_CMD_ID_COMMON_STAT_QUERY,\n\tRAMROD_CMD_ID_COMMON_STOP_TRAFFIC,\n\tRAMROD_CMD_ID_COMMON_START_TRAFFIC,\n\tRAMROD_CMD_ID_COMMON_AFEX_VIF_LISTS,\n\tRAMROD_CMD_ID_COMMON_SET_TIMESYNC,\n\tMAX_COMMON_SPQE_CMD_ID\n};\n\n \nenum connection_type {\n\tETH_CONNECTION_TYPE,\n\tTOE_CONNECTION_TYPE,\n\tRDMA_CONNECTION_TYPE,\n\tISCSI_CONNECTION_TYPE,\n\tFCOE_CONNECTION_TYPE,\n\tRESERVED_CONNECTION_TYPE_0,\n\tRESERVED_CONNECTION_TYPE_1,\n\tRESERVED_CONNECTION_TYPE_2,\n\tNONE_CONNECTION_TYPE,\n\tMAX_CONNECTION_TYPE\n};\n\n\n \nenum cos_mode {\n\tOVERRIDE_COS,\n\tSTATIC_COS,\n\tFW_WRR,\n\tMAX_COS_MODE\n};\n\n\n \nstruct hc_dynamic_drv_counter {\n\tu32 val[HC_SB_MAX_DYNAMIC_INDICES];\n};\n\n \nstruct cstorm_queue_zone_data {\n\tstruct hc_dynamic_drv_counter hc_dyn_drv_cnt;\n\tstruct regpair reserved[2];\n};\n\n\n \nstruct vf_pf_channel_zone_data {\n\tu32 msg_addr_lo;\n\tu32 msg_addr_hi;\n};\n\n \nstruct non_trigger_vf_zone {\n\tstruct vf_pf_channel_zone_data vf_pf_channel;\n};\n\n \nstruct vf_pf_channel_zone_trigger {\n\tu8 addr_valid;\n};\n\n \nstruct trigger_vf_zone {\n\tstruct vf_pf_channel_zone_trigger vf_pf_channel;\n\tu8 reserved0;\n\tu16 reserved1;\n\tu32 reserved2;\n};\n\n \nstruct cstorm_vf_zone_data {\n\tstruct non_trigger_vf_zone non_trigger;\n\tstruct trigger_vf_zone trigger;\n};\n\n\n \nstruct dynamic_hc_sm_config {\n\tu32 threshold[3];\n\tu8 shift_per_protocol[HC_SB_MAX_DYNAMIC_INDICES];\n\tu8 hc_timeout0[HC_SB_MAX_DYNAMIC_INDICES];\n\tu8 hc_timeout1[HC_SB_MAX_DYNAMIC_INDICES];\n\tu8 hc_timeout2[HC_SB_MAX_DYNAMIC_INDICES];\n\tu8 hc_timeout3[HC_SB_MAX_DYNAMIC_INDICES];\n};\n\n \nstruct dynamic_hc_config {\n\tstruct dynamic_hc_sm_config sm_config[HC_SB_MAX_SM];\n};\n\n\nstruct e2_integ_data {\n#if defined(__BIG_ENDIAN)\n\tu8 flags;\n#define E2_INTEG_DATA_TESTING_EN (0x1<<0)\n#define E2_INTEG_DATA_TESTING_EN_SHIFT 0\n#define E2_INTEG_DATA_LB_TX (0x1<<1)\n#define E2_INTEG_DATA_LB_TX_SHIFT 1\n#define E2_INTEG_DATA_COS_TX (0x1<<2)\n#define E2_INTEG_DATA_COS_TX_SHIFT 2\n#define E2_INTEG_DATA_OPPORTUNISTICQM (0x1<<3)\n#define E2_INTEG_DATA_OPPORTUNISTICQM_SHIFT 3\n#define E2_INTEG_DATA_DPMTESTRELEASEDQ (0x1<<4)\n#define E2_INTEG_DATA_DPMTESTRELEASEDQ_SHIFT 4\n#define E2_INTEG_DATA_RESERVED (0x7<<5)\n#define E2_INTEG_DATA_RESERVED_SHIFT 5\n\tu8 cos;\n\tu8 voq;\n\tu8 pbf_queue;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 pbf_queue;\n\tu8 voq;\n\tu8 cos;\n\tu8 flags;\n#define E2_INTEG_DATA_TESTING_EN (0x1<<0)\n#define E2_INTEG_DATA_TESTING_EN_SHIFT 0\n#define E2_INTEG_DATA_LB_TX (0x1<<1)\n#define E2_INTEG_DATA_LB_TX_SHIFT 1\n#define E2_INTEG_DATA_COS_TX (0x1<<2)\n#define E2_INTEG_DATA_COS_TX_SHIFT 2\n#define E2_INTEG_DATA_OPPORTUNISTICQM (0x1<<3)\n#define E2_INTEG_DATA_OPPORTUNISTICQM_SHIFT 3\n#define E2_INTEG_DATA_DPMTESTRELEASEDQ (0x1<<4)\n#define E2_INTEG_DATA_DPMTESTRELEASEDQ_SHIFT 4\n#define E2_INTEG_DATA_RESERVED (0x7<<5)\n#define E2_INTEG_DATA_RESERVED_SHIFT 5\n#endif\n#if defined(__BIG_ENDIAN)\n\tu16 reserved3;\n\tu8 reserved2;\n\tu8 ramEn;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 ramEn;\n\tu8 reserved2;\n\tu16 reserved3;\n#endif\n};\n\n\n \nstruct eth_event_data {\n\t__le32 echo;\n\t__le32 reserved0;\n\t__le32 reserved1;\n};\n\n\n \nstruct vf_pf_event_data {\n\tu8 vf_id;\n\tu8 reserved0;\n\t__le16 reserved1;\n\t__le32 msg_addr_lo;\n\t__le32 msg_addr_hi;\n};\n\n \nstruct vf_flr_event_data {\n\tu8 vf_id;\n\tu8 reserved0;\n\t__le16 reserved1;\n\t__le32 reserved2;\n\t__le32 reserved3;\n};\n\n \nstruct malicious_vf_event_data {\n\tu8 vf_id;\n\tu8 err_id;\n\t__le16 reserved1;\n\t__le32 reserved2;\n\t__le32 reserved3;\n};\n\n \nstruct vif_list_event_data {\n\tu8 func_bit_map;\n\tu8 echo;\n\t__le16 reserved0;\n\t__le32 reserved1;\n\t__le32 reserved2;\n};\n\n \nstruct function_update_event_data {\n\tu8 echo;\n\tu8 reserved;\n\t__le16 reserved0;\n\t__le32 reserved1;\n\t__le32 reserved2;\n};\n\n\n \nunion event_data {\n\tstruct vf_pf_event_data vf_pf_event;\n\tstruct eth_event_data eth_event;\n\tstruct cfc_del_event_data cfc_del_event;\n\tstruct vf_flr_event_data vf_flr_event;\n\tstruct malicious_vf_event_data malicious_vf_event;\n\tstruct vif_list_event_data vif_list_event;\n\tstruct function_update_event_data function_update_event;\n};\n\n\n \nstruct event_ring_data {\n\tstruct regpair_native base_addr;\n#if defined(__BIG_ENDIAN)\n\tu8 index_id;\n\tu8 sb_id;\n\tu16 producer;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 producer;\n\tu8 sb_id;\n\tu8 index_id;\n#endif\n\tu32 reserved0;\n};\n\n\n \nstruct event_ring_msg {\n\tu8 opcode;\n\tu8 error;\n\tu16 reserved1;\n\tunion event_data data;\n};\n\n \nstruct event_ring_next {\n\tstruct regpair addr;\n\tu32 reserved[2];\n};\n\n \nunion event_ring_elem {\n\tstruct event_ring_msg message;\n\tstruct event_ring_next next_page;\n};\n\n\n \nenum event_ring_opcode {\n\tEVENT_RING_OPCODE_VF_PF_CHANNEL,\n\tEVENT_RING_OPCODE_FUNCTION_START,\n\tEVENT_RING_OPCODE_FUNCTION_STOP,\n\tEVENT_RING_OPCODE_CFC_DEL,\n\tEVENT_RING_OPCODE_CFC_DEL_WB,\n\tEVENT_RING_OPCODE_STAT_QUERY,\n\tEVENT_RING_OPCODE_STOP_TRAFFIC,\n\tEVENT_RING_OPCODE_START_TRAFFIC,\n\tEVENT_RING_OPCODE_VF_FLR,\n\tEVENT_RING_OPCODE_MALICIOUS_VF,\n\tEVENT_RING_OPCODE_FORWARD_SETUP,\n\tEVENT_RING_OPCODE_RSS_UPDATE_RULES,\n\tEVENT_RING_OPCODE_FUNCTION_UPDATE,\n\tEVENT_RING_OPCODE_AFEX_VIF_LISTS,\n\tEVENT_RING_OPCODE_SET_MAC,\n\tEVENT_RING_OPCODE_CLASSIFICATION_RULES,\n\tEVENT_RING_OPCODE_FILTERS_RULES,\n\tEVENT_RING_OPCODE_MULTICAST_RULES,\n\tEVENT_RING_OPCODE_SET_TIMESYNC,\n\tMAX_EVENT_RING_OPCODE\n};\n\n \nenum fairness_mode {\n\tFAIRNESS_COS_WRR_MODE,\n\tFAIRNESS_COS_ETS_MODE,\n\tMAX_FAIRNESS_MODE\n};\n\n\n \nstruct priority_cos {\n\tu8 priority;\n\tu8 cos;\n\t__le16 reserved1;\n};\n\n \nstruct flow_control_configuration {\n\tstruct priority_cos traffic_type_to_priority_cos[MAX_TRAFFIC_TYPES];\n\tu8 dcb_enabled;\n\tu8 dcb_version;\n\tu8 dont_add_pri_0_en;\n\tu8 reserved1;\n\t__le32 reserved2;\n\tu8 dcb_outer_pri[MAX_TRAFFIC_TYPES];\n};\n\n\n \nstruct function_start_data {\n\tu8 function_mode;\n\tu8 allow_npar_tx_switching;\n\t__le16 sd_vlan_tag;\n\t__le16 vif_id;\n\tu8 path_id;\n\tu8 network_cos_mode;\n\tu8 dmae_cmd_id;\n\tu8 no_added_tags;\n\t__le16 reserved0;\n\t__le32 reserved1;\n\tu8 inner_clss_vxlan;\n\tu8 inner_clss_l2gre;\n\tu8 inner_clss_l2geneve;\n\tu8 inner_rss;\n\t__le16 vxlan_dst_port;\n\t__le16 geneve_dst_port;\n\tu8 sd_accept_mf_clss_fail;\n\tu8 sd_accept_mf_clss_fail_match_ethtype;\n\t__le16 sd_accept_mf_clss_fail_ethtype;\n\t__le16 sd_vlan_eth_type;\n\tu8 sd_vlan_force_pri_flg;\n\tu8 sd_vlan_force_pri_val;\n\tu8 c2s_pri_tt_valid;\n\tu8 c2s_pri_default;\n\tu8 tx_vlan_filtering_enable;\n\tu8 tx_vlan_filtering_use_pvid;\n\tu8 reserved2[4];\n\tstruct c2s_pri_trans_table_entry c2s_pri_trans_table;\n};\n\nstruct function_update_data {\n\tu8 vif_id_change_flg;\n\tu8 afex_default_vlan_change_flg;\n\tu8 allowed_priorities_change_flg;\n\tu8 network_cos_mode_change_flg;\n\t__le16 vif_id;\n\t__le16 afex_default_vlan;\n\tu8 allowed_priorities;\n\tu8 network_cos_mode;\n\tu8 lb_mode_en_change_flg;\n\tu8 lb_mode_en;\n\tu8 tx_switch_suspend_change_flg;\n\tu8 tx_switch_suspend;\n\tu8 echo;\n\tu8 update_tunn_cfg_flg;\n\tu8 inner_clss_vxlan;\n\tu8 inner_clss_l2gre;\n\tu8 inner_clss_l2geneve;\n\tu8 inner_rss;\n\t__le16 vxlan_dst_port;\n\t__le16 geneve_dst_port;\n\tu8 sd_vlan_force_pri_change_flg;\n\tu8 sd_vlan_force_pri_flg;\n\tu8 sd_vlan_force_pri_val;\n\tu8 sd_vlan_tag_change_flg;\n\tu8 sd_vlan_eth_type_change_flg;\n\tu8 reserved1;\n\t__le16 sd_vlan_tag;\n\t__le16 sd_vlan_eth_type;\n\tu8 tx_vlan_filtering_pvid_change_flg;\n\tu8 reserved0;\n\t__le32 reserved2;\n};\n\n \nstruct fw_version {\n#if defined(__BIG_ENDIAN)\n\tu8 engineering;\n\tu8 revision;\n\tu8 minor;\n\tu8 major;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 major;\n\tu8 minor;\n\tu8 revision;\n\tu8 engineering;\n#endif\n\tu32 flags;\n#define FW_VERSION_OPTIMIZED (0x1<<0)\n#define FW_VERSION_OPTIMIZED_SHIFT 0\n#define FW_VERSION_BIG_ENDIEN (0x1<<1)\n#define FW_VERSION_BIG_ENDIEN_SHIFT 1\n#define FW_VERSION_CHIP_VERSION (0x3<<2)\n#define FW_VERSION_CHIP_VERSION_SHIFT 2\n#define __FW_VERSION_RESERVED (0xFFFFFFF<<4)\n#define __FW_VERSION_RESERVED_SHIFT 4\n};\n\n \nstruct hc_dynamic_sb_drv_counters {\n\tu32 dynamic_hc_drv_counter[HC_SB_MAX_DYNAMIC_INDICES];\n};\n\n\n \nstruct hc_index_data {\n#if defined(__BIG_ENDIAN)\n\tu8 flags;\n#define HC_INDEX_DATA_SM_ID (0x1<<0)\n#define HC_INDEX_DATA_SM_ID_SHIFT 0\n#define HC_INDEX_DATA_HC_ENABLED (0x1<<1)\n#define HC_INDEX_DATA_HC_ENABLED_SHIFT 1\n#define HC_INDEX_DATA_DYNAMIC_HC_ENABLED (0x1<<2)\n#define HC_INDEX_DATA_DYNAMIC_HC_ENABLED_SHIFT 2\n#define HC_INDEX_DATA_RESERVE (0x1F<<3)\n#define HC_INDEX_DATA_RESERVE_SHIFT 3\n\tu8 timeout;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 timeout;\n\tu8 flags;\n#define HC_INDEX_DATA_SM_ID (0x1<<0)\n#define HC_INDEX_DATA_SM_ID_SHIFT 0\n#define HC_INDEX_DATA_HC_ENABLED (0x1<<1)\n#define HC_INDEX_DATA_HC_ENABLED_SHIFT 1\n#define HC_INDEX_DATA_DYNAMIC_HC_ENABLED (0x1<<2)\n#define HC_INDEX_DATA_DYNAMIC_HC_ENABLED_SHIFT 2\n#define HC_INDEX_DATA_RESERVE (0x1F<<3)\n#define HC_INDEX_DATA_RESERVE_SHIFT 3\n#endif\n};\n\n\n \nstruct hc_status_block_sm {\n#if defined(__BIG_ENDIAN)\n\tu8 igu_seg_id;\n\tu8 igu_sb_id;\n\tu8 timer_value;\n\tu8 __flags;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 __flags;\n\tu8 timer_value;\n\tu8 igu_sb_id;\n\tu8 igu_seg_id;\n#endif\n\tu32 time_to_expire;\n};\n\n \nstruct pci_entity {\n#if defined(__BIG_ENDIAN)\n\tu8 vf_valid;\n\tu8 vf_id;\n\tu8 vnic_id;\n\tu8 pf_id;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 pf_id;\n\tu8 vnic_id;\n\tu8 vf_id;\n\tu8 vf_valid;\n#endif\n};\n\n \nstruct hc_sb_data {\n\tstruct regpair_native host_sb_addr;\n\tstruct hc_status_block_sm state_machine[HC_SB_MAX_SM];\n\tstruct pci_entity p_func;\n#if defined(__BIG_ENDIAN)\n\tu8 rsrv0;\n\tu8 state;\n\tu8 dhc_qzone_id;\n\tu8 same_igu_sb_1b;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 same_igu_sb_1b;\n\tu8 dhc_qzone_id;\n\tu8 state;\n\tu8 rsrv0;\n#endif\n\tstruct regpair_native rsrv1[2];\n};\n\n\n \nenum hc_segment {\n\tHC_REGULAR_SEGMENT,\n\tHC_DEFAULT_SEGMENT,\n\tMAX_HC_SEGMENT\n};\n\n\n \nstruct hc_sp_status_block_data {\n\tstruct regpair_native host_sb_addr;\n#if defined(__BIG_ENDIAN)\n\tu8 rsrv1;\n\tu8 state;\n\tu8 igu_seg_id;\n\tu8 igu_sb_id;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 igu_sb_id;\n\tu8 igu_seg_id;\n\tu8 state;\n\tu8 rsrv1;\n#endif\n\tstruct pci_entity p_func;\n};\n\n\n \nstruct hc_status_block_data_e1x {\n\tstruct hc_index_data index_data[HC_SB_MAX_INDICES_E1X];\n\tstruct hc_sb_data common;\n};\n\n\n \nstruct hc_status_block_data_e2 {\n\tstruct hc_index_data index_data[HC_SB_MAX_INDICES_E2];\n\tstruct hc_sb_data common;\n};\n\n\n \nenum igu_mode {\n\tHC_IGU_BC_MODE,\n\tHC_IGU_NBC_MODE,\n\tMAX_IGU_MODE\n};\n\n \nenum inner_clss_type {\n\tINNER_CLSS_DISABLED,\n\tINNER_CLSS_USE_VLAN,\n\tINNER_CLSS_USE_VNI,\n\tMAX_INNER_CLSS_TYPE};\n\n \nenum ip_ver {\n\tIP_V4,\n\tIP_V6,\n\tMAX_IP_VER\n};\n\n \nenum malicious_vf_error_id {\n\tMALICIOUS_VF_NO_ERROR,\n\tVF_PF_CHANNEL_NOT_READY,\n\tETH_ILLEGAL_BD_LENGTHS,\n\tETH_PACKET_TOO_SHORT,\n\tETH_PAYLOAD_TOO_BIG,\n\tETH_ILLEGAL_ETH_TYPE,\n\tETH_ILLEGAL_LSO_HDR_LEN,\n\tETH_TOO_MANY_BDS,\n\tETH_ZERO_HDR_NBDS,\n\tETH_START_BD_NOT_SET,\n\tETH_ILLEGAL_PARSE_NBDS,\n\tETH_IPV6_AND_CHECKSUM,\n\tETH_VLAN_FLG_INCORRECT,\n\tETH_ILLEGAL_LSO_MSS,\n\tETH_TUNNEL_NOT_SUPPORTED,\n\tMAX_MALICIOUS_VF_ERROR_ID\n};\n\n \nenum mf_mode {\n\tSINGLE_FUNCTION,\n\tMULTI_FUNCTION_SD,\n\tMULTI_FUNCTION_SI,\n\tMULTI_FUNCTION_AFEX,\n\tMAX_MF_MODE\n};\n\n \nstruct tstorm_per_pf_stats {\n\tstruct regpair rcv_error_bytes;\n};\n\n \nstruct per_pf_stats {\n\tstruct tstorm_per_pf_stats tstorm_pf_statistics;\n};\n\n\n \nstruct tstorm_per_port_stats {\n\t__le32 mac_discard;\n\t__le32 mac_filter_discard;\n\t__le32 brb_truncate_discard;\n\t__le32 mf_tag_discard;\n\t__le32 packet_drop;\n\t__le32 reserved;\n};\n\n \nstruct per_port_stats {\n\tstruct tstorm_per_port_stats tstorm_port_statistics;\n};\n\n\n \nstruct tstorm_per_queue_stats {\n\tstruct regpair rcv_ucast_bytes;\n\t__le32 rcv_ucast_pkts;\n\t__le32 checksum_discard;\n\tstruct regpair rcv_bcast_bytes;\n\t__le32 rcv_bcast_pkts;\n\t__le32 pkts_too_big_discard;\n\tstruct regpair rcv_mcast_bytes;\n\t__le32 rcv_mcast_pkts;\n\t__le32 ttl0_discard;\n\t__le16 no_buff_discard;\n\t__le16 reserved0;\n\t__le32 reserved1;\n};\n\n \nstruct ustorm_per_queue_stats {\n\tstruct regpair ucast_no_buff_bytes;\n\tstruct regpair mcast_no_buff_bytes;\n\tstruct regpair bcast_no_buff_bytes;\n\t__le32 ucast_no_buff_pkts;\n\t__le32 mcast_no_buff_pkts;\n\t__le32 bcast_no_buff_pkts;\n\t__le32 coalesced_pkts;\n\tstruct regpair coalesced_bytes;\n\t__le32 coalesced_events;\n\t__le32 coalesced_aborts;\n};\n\n \nstruct xstorm_per_queue_stats {\n\tstruct regpair ucast_bytes_sent;\n\tstruct regpair mcast_bytes_sent;\n\tstruct regpair bcast_bytes_sent;\n\t__le32 ucast_pkts_sent;\n\t__le32 mcast_pkts_sent;\n\t__le32 bcast_pkts_sent;\n\t__le32 error_drop_pkts;\n};\n\n \nstruct per_queue_stats {\n\tstruct tstorm_per_queue_stats tstorm_queue_statistics;\n\tstruct ustorm_per_queue_stats ustorm_queue_statistics;\n\tstruct xstorm_per_queue_stats xstorm_queue_statistics;\n};\n\n\n \nstruct pram_fw_version {\n\tu8 major;\n\tu8 minor;\n\tu8 revision;\n\tu8 engineering;\n\tu8 flags;\n#define PRAM_FW_VERSION_OPTIMIZED (0x1<<0)\n#define PRAM_FW_VERSION_OPTIMIZED_SHIFT 0\n#define PRAM_FW_VERSION_STORM_ID (0x3<<1)\n#define PRAM_FW_VERSION_STORM_ID_SHIFT 1\n#define PRAM_FW_VERSION_BIG_ENDIEN (0x1<<3)\n#define PRAM_FW_VERSION_BIG_ENDIEN_SHIFT 3\n#define PRAM_FW_VERSION_CHIP_VERSION (0x3<<4)\n#define PRAM_FW_VERSION_CHIP_VERSION_SHIFT 4\n#define __PRAM_FW_VERSION_RESERVED0 (0x3<<6)\n#define __PRAM_FW_VERSION_RESERVED0_SHIFT 6\n};\n\n\n \nunion protocol_common_specific_data {\n\tu8 protocol_data[8];\n\tstruct regpair phy_address;\n\tstruct regpair mac_config_addr;\n\tstruct afex_vif_list_ramrod_data afex_vif_list_data;\n};\n\n \nstruct protocol_common_spe {\n\tstruct spe_hdr hdr;\n\tunion protocol_common_specific_data data;\n};\n\n \nstruct set_timesync_ramrod_data {\n\tu8 drift_adjust_cmd;\n\tu8 offset_cmd;\n\tu8 add_sub_drift_adjust_value;\n\tu8 drift_adjust_value;\n\tu32 drift_adjust_period;\n\tstruct regpair offset_delta;\n};\n\n \nstruct slow_path_element {\n\tstruct spe_hdr hdr;\n\tstruct regpair protocol_data;\n};\n\n\n \nstruct stats_counter {\n\t__le16 xstats_counter;\n\t__le16 reserved0;\n\t__le32 reserved1;\n\t__le16 tstats_counter;\n\t__le16 reserved2;\n\t__le32 reserved3;\n\t__le16 ustats_counter;\n\t__le16 reserved4;\n\t__le32 reserved5;\n\t__le16 cstats_counter;\n\t__le16 reserved6;\n\t__le32 reserved7;\n};\n\n\n \nstruct stats_query_entry {\n\tu8 kind;\n\tu8 index;\n\t__le16 funcID;\n\t__le32 reserved;\n\tstruct regpair address;\n};\n\n \nstruct stats_query_cmd_group {\n\tstruct stats_query_entry query[STATS_QUERY_CMD_COUNT];\n};\n\n\n \nstruct stats_query_header {\n\tu8 cmd_num;\n\tu8 reserved0;\n\t__le16 drv_stats_counter;\n\t__le32 reserved1;\n\tstruct regpair stats_counters_addrs;\n};\n\n\n \nenum stats_query_type {\n\tSTATS_TYPE_QUEUE,\n\tSTATS_TYPE_PORT,\n\tSTATS_TYPE_PF,\n\tSTATS_TYPE_TOE,\n\tSTATS_TYPE_FCOE,\n\tMAX_STATS_QUERY_TYPE\n};\n\n\n \nenum status_block_state {\n\tSB_DISABLED,\n\tSB_ENABLED,\n\tSB_CLEANED,\n\tMAX_STATUS_BLOCK_STATE\n};\n\n\n \nenum storm_id {\n\tUSTORM_ID,\n\tCSTORM_ID,\n\tXSTORM_ID,\n\tTSTORM_ID,\n\tATTENTION_ID,\n\tMAX_STORM_ID\n};\n\n\n \nenum traffic_type {\n\tLLFC_TRAFFIC_TYPE_NW,\n\tLLFC_TRAFFIC_TYPE_FCOE,\n\tLLFC_TRAFFIC_TYPE_ISCSI,\n\tMAX_TRAFFIC_TYPE\n};\n\n\n \nstruct tstorm_queue_zone_data {\n\tstruct regpair reserved[4];\n};\n\n\n \nstruct tstorm_vf_zone_data {\n\tstruct regpair reserved;\n};\n\n \nenum ts_add_sub_value {\n\tTS_SUB_VALUE,\n\tTS_ADD_VALUE,\n\tMAX_TS_ADD_SUB_VALUE\n};\n\n \nenum ts_drift_adjust_cmd {\n\tTS_DRIFT_ADJUST_KEEP,\n\tTS_DRIFT_ADJUST_SET,\n\tTS_DRIFT_ADJUST_RESET,\n\tMAX_TS_DRIFT_ADJUST_CMD\n};\n\n \nenum ts_offset_cmd {\n\tTS_OFFSET_KEEP,\n\tTS_OFFSET_INC,\n\tTS_OFFSET_DEC,\n\tMAX_TS_OFFSET_CMD\n};\n\n  \nstruct ustorm_queue_zone_data {\n\tstruct ustorm_eth_rx_producers eth_rx_producers;\n\tstruct regpair reserved[3];\n};\n\n\n \nstruct ustorm_vf_zone_data {\n\tstruct regpair reserved;\n};\n\n\n \nstruct vf_pf_channel_data {\n#if defined(__BIG_ENDIAN)\n\tu16 reserved0;\n\tu8 valid;\n\tu8 state;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 state;\n\tu8 valid;\n\tu16 reserved0;\n#endif\n\tu32 reserved1;\n};\n\n\n \nenum vf_pf_channel_state {\n\tVF_PF_CHANNEL_STATE_READY,\n\tVF_PF_CHANNEL_STATE_WAITING_FOR_ACK,\n\tMAX_VF_PF_CHANNEL_STATE\n};\n\n\n \nenum vif_list_rule_kind {\n\tVIF_LIST_RULE_SET,\n\tVIF_LIST_RULE_GET,\n\tVIF_LIST_RULE_CLEAR_ALL,\n\tVIF_LIST_RULE_CLEAR_FUNC,\n\tMAX_VIF_LIST_RULE_KIND\n};\n\n\n \nstruct xstorm_queue_zone_data {\n\tstruct regpair reserved[4];\n};\n\n\n \nstruct xstorm_vf_zone_data {\n\tstruct regpair reserved;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}