Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr 15 15:34:04 2024
| Host         : weslie running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file udp_test_timing_summary_routed.rpt -pb udp_test_timing_summary_routed.pb -rpx udp_test_timing_summary_routed.rpx -warn_on_violation
| Design       : udp_test
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.367        0.000                      0                34972        0.054        0.000                      0                34914        0.001        0.000                       0                 16075  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                               ------------         ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                          {0.000 16.500}       33.000          30.303          
mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {0.000 1.551}        3.103           322.269         
mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {0.000 1.551}        3.103           322.269         
sfp_refclkp                                                                                                                         {0.000 3.200}        6.400           156.250         
sys_clk_p                                                                                                                           {0.000 2.500}        5.000           200.000         
  clk_out1_clk_gen                                                                                                                  {0.000 5.000}        10.000          100.000         
  clkfbout_clk_gen                                                                                                                  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                               29.258        0.000                      0                  928        0.094        0.000                      0                  928       15.732        0.000                       0                   483  
mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK        2.664        0.000                      0                 3774        0.070        0.000                      0                 3774        0.001        0.000                       0                  1464  
mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK        1.239        0.000                      0                  341        0.108        0.000                      0                  341        0.001        0.000                       0                   205  
sfp_refclkp                                                                                                                               1.472        0.000                      0                28090        0.054        0.000                      0                28074        2.432        0.000                       0                 13240  
sys_clk_p                                                                                                                                                                                                                                                                             1.100        0.000                       0                     1  
  clk_out1_clk_gen                                                                                                                        6.461        0.000                      0                 1315        0.108        0.000                      0                 1315        4.286        0.000                       0                   679  
  clkfbout_clk_gen                                                                                                                                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sfp_refclkp                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        5.735        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  sfp_refclkp                                                                                      32.393        0.000                      0                    8                                                                        
sfp_refclkp                                                                                 clk_out1_clk_gen                                                                                  0.367        0.000                      0                   31                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                          From Clock                                                                                                                          To Clock                                                                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                          ----------                                                                                                                          --------                                                                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                   sfp_refclkp                                                                                                                         clk_out1_clk_gen                                                                                                                                                                                                2.452        0.000                      0                    5  
**async_default**                                                                                                                   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                               30.053        0.000                      0                  100        0.273        0.000                      0                  100  
**async_default**                                                                                                                   mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK        2.316        0.000                      0                    1        0.288        0.000                      0                    1  
**async_default**                                                                                                                   sfp_refclkp                                                                                                                         sfp_refclkp                                                                                                                               1.646        0.000                      0                  376        0.250        0.000                      0                  376  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.258ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 0.693ns (18.735%)  route 3.006ns (81.265%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.726ns = ( 36.726 - 33.000 ) 
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.195     4.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y223        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y223        FDRE (Prop_fdre_C_Q)         0.204     4.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.015     5.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X50Y219        LUT4 (Prop_lut4_I2_O)        0.123     5.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.628     6.317    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X52Y220        LUT6 (Prop_lut6_I1_O)        0.043     6.360 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X52Y220        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X52Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.597 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.684     7.281    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X50Y223        LUT5 (Prop_lut5_I1_O)        0.043     7.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.679     8.002    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X55Y225        LUT3 (Prop_lut3_I1_O)        0.043     8.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.045    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X55Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.060    36.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.579    37.305    
                         clock uncertainty           -0.035    37.269    
    SLICE_X55Y225        FDRE (Setup_fdre_C_D)        0.034    37.303    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.303    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                 29.258    

Slack (MET) :             29.268ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 0.693ns (18.624%)  route 3.028ns (81.376%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.726ns = ( 36.726 - 33.000 ) 
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.195     4.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y223        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y223        FDRE (Prop_fdre_C_Q)         0.204     4.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.015     5.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X50Y219        LUT4 (Prop_lut4_I2_O)        0.123     5.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.628     6.317    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X52Y220        LUT6 (Prop_lut6_I1_O)        0.043     6.360 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X52Y220        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X52Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.597 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.684     7.281    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X50Y223        LUT5 (Prop_lut5_I1_O)        0.043     7.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.701     8.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X54Y225        LUT3 (Prop_lut3_I1_O)        0.043     8.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X54Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.060    36.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.579    37.305    
                         clock uncertainty           -0.035    37.269    
    SLICE_X54Y225        FDRE (Setup_fdre_C_D)        0.066    37.335    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.335    
                         arrival time                          -8.067    
  -------------------------------------------------------------------
                         slack                                 29.268    

Slack (MET) :             29.277ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.693ns (18.670%)  route 3.019ns (81.330%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.726ns = ( 36.726 - 33.000 ) 
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.195     4.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y223        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y223        FDRE (Prop_fdre_C_Q)         0.204     4.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.015     5.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X50Y219        LUT4 (Prop_lut4_I2_O)        0.123     5.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.628     6.317    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X52Y220        LUT6 (Prop_lut6_I1_O)        0.043     6.360 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X52Y220        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X52Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.597 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.684     7.281    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X50Y223        LUT5 (Prop_lut5_I1_O)        0.043     7.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.692     8.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X54Y225        LUT3 (Prop_lut3_I1_O)        0.043     8.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X54Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.060    36.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.579    37.305    
                         clock uncertainty           -0.035    37.269    
    SLICE_X54Y225        FDRE (Setup_fdre_C_D)        0.066    37.335    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.335    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                 29.277    

Slack (MET) :             29.341ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 0.693ns (19.171%)  route 2.922ns (80.829%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.726ns = ( 36.726 - 33.000 ) 
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.195     4.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y223        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y223        FDRE (Prop_fdre_C_Q)         0.204     4.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.015     5.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X50Y219        LUT4 (Prop_lut4_I2_O)        0.123     5.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.628     6.317    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X52Y220        LUT6 (Prop_lut6_I1_O)        0.043     6.360 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X52Y220        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X52Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.597 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.684     7.281    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X50Y223        LUT5 (Prop_lut5_I1_O)        0.043     7.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.595     7.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X55Y225        LUT3 (Prop_lut3_I1_O)        0.043     7.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X55Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.060    36.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.579    37.305    
                         clock uncertainty           -0.035    37.269    
    SLICE_X55Y225        FDRE (Setup_fdre_C_D)        0.033    37.302    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.302    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                 29.341    

Slack (MET) :             29.478ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 0.693ns (19.745%)  route 2.817ns (80.256%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.726ns = ( 36.726 - 33.000 ) 
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.195     4.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y223        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y223        FDRE (Prop_fdre_C_Q)         0.204     4.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.015     5.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X50Y219        LUT4 (Prop_lut4_I2_O)        0.123     5.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.628     6.317    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X52Y220        LUT6 (Prop_lut6_I1_O)        0.043     6.360 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X52Y220        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X52Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.597 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.684     7.281    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X50Y223        LUT5 (Prop_lut5_I1_O)        0.043     7.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.490     7.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X54Y225        LUT3 (Prop_lut3_I1_O)        0.043     7.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.856    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X54Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.060    36.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.579    37.305    
                         clock uncertainty           -0.035    37.269    
    SLICE_X54Y225        FDRE (Setup_fdre_C_D)        0.065    37.334    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.334    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                 29.478    

Slack (MET) :             29.479ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.693ns (19.756%)  route 2.815ns (80.244%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.726ns = ( 36.726 - 33.000 ) 
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.195     4.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y223        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y223        FDRE (Prop_fdre_C_Q)         0.204     4.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.015     5.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X50Y219        LUT4 (Prop_lut4_I2_O)        0.123     5.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.628     6.317    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X52Y220        LUT6 (Prop_lut6_I1_O)        0.043     6.360 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X52Y220        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X52Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.597 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.684     7.281    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X50Y223        LUT5 (Prop_lut5_I1_O)        0.043     7.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.488     7.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X54Y225        LUT3 (Prop_lut3_I1_O)        0.043     7.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X54Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.060    36.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.579    37.305    
                         clock uncertainty           -0.035    37.269    
    SLICE_X54Y225        FDRE (Setup_fdre_C_D)        0.064    37.333    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.333    
                         arrival time                          -7.854    
  -------------------------------------------------------------------
                         slack                                 29.479    

Slack (MET) :             29.579ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.395ns (12.388%)  route 2.794ns (87.612%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 36.932 - 33.000 ) 
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.195     4.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y226        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y226        FDRE (Prop_fdre_C_Q)         0.223     4.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.448     5.017    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X54Y226        LUT6 (Prop_lut6_I3_O)        0.043     5.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.437     5.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X51Y226        LUT5 (Prop_lut5_I3_O)        0.043     5.540 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.291     6.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X42Y256        LUT4 (Prop_lut4_I1_O)        0.043     6.874 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.244     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X42Y256        LUT5 (Prop_lut5_I4_O)        0.043     7.161 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.374     7.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y253        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.266    36.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y253        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.499    37.431    
                         clock uncertainty           -0.035    37.395    
    SLICE_X42Y253        FDRE (Setup_fdre_C_R)       -0.281    37.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         37.114    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                 29.579    

Slack (MET) :             29.579ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.395ns (12.388%)  route 2.794ns (87.612%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 36.932 - 33.000 ) 
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.195     4.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y226        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y226        FDRE (Prop_fdre_C_Q)         0.223     4.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.448     5.017    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X54Y226        LUT6 (Prop_lut6_I3_O)        0.043     5.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.437     5.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X51Y226        LUT5 (Prop_lut5_I3_O)        0.043     5.540 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.291     6.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X42Y256        LUT4 (Prop_lut4_I1_O)        0.043     6.874 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.244     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X42Y256        LUT5 (Prop_lut5_I4_O)        0.043     7.161 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.374     7.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y253        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.266    36.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y253        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.499    37.431    
                         clock uncertainty           -0.035    37.395    
    SLICE_X42Y253        FDRE (Setup_fdre_C_R)       -0.281    37.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         37.114    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                 29.579    

Slack (MET) :             29.579ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.395ns (12.388%)  route 2.794ns (87.612%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 36.932 - 33.000 ) 
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.195     4.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y226        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y226        FDRE (Prop_fdre_C_Q)         0.223     4.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.448     5.017    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X54Y226        LUT6 (Prop_lut6_I3_O)        0.043     5.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.437     5.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X51Y226        LUT5 (Prop_lut5_I3_O)        0.043     5.540 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.291     6.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X42Y256        LUT4 (Prop_lut4_I1_O)        0.043     6.874 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.244     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X42Y256        LUT5 (Prop_lut5_I4_O)        0.043     7.161 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.374     7.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y253        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.266    36.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y253        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.499    37.431    
                         clock uncertainty           -0.035    37.395    
    SLICE_X42Y253        FDRE (Setup_fdre_C_R)       -0.281    37.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         37.114    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                 29.579    

Slack (MET) :             29.579ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.395ns (12.388%)  route 2.794ns (87.612%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 36.932 - 33.000 ) 
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.195     4.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y226        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y226        FDRE (Prop_fdre_C_Q)         0.223     4.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.448     5.017    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X54Y226        LUT6 (Prop_lut6_I3_O)        0.043     5.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.437     5.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X51Y226        LUT5 (Prop_lut5_I3_O)        0.043     5.540 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.291     6.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X42Y256        LUT4 (Prop_lut4_I1_O)        0.043     6.874 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.244     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X42Y256        LUT5 (Prop_lut5_I4_O)        0.043     7.161 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.374     7.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y253        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.266    36.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y253        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.499    37.431    
                         clock uncertainty           -0.035    37.395    
    SLICE_X42Y253        FDRE (Setup_fdre_C_R)       -0.281    37.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         37.114    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                 29.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.646%)  route 0.064ns (33.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.517     2.162    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X51Y224        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y224        FDRE (Prop_fdre_C_Q)         0.100     2.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/Q
                         net (fo=2, routed)           0.064     2.326    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[19]
    SLICE_X50Y224        LUT4 (Prop_lut4_I3_O)        0.028     2.354 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[18]_i_1/O
                         net (fo=1, routed)           0.000     2.354    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[18]
    SLICE_X50Y224        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.718     2.654    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X50Y224        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[18]/C
                         clock pessimism             -0.481     2.173    
    SLICE_X50Y224        FDRE (Hold_fdre_C_D)         0.087     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.128ns (64.109%)  route 0.072ns (35.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.522     2.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X53Y219        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y219        FDRE (Prop_fdre_C_Q)         0.100     2.267 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/Q
                         net (fo=3, routed)           0.072     2.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[15]
    SLICE_X52Y219        LUT5 (Prop_lut5_I2_O)        0.028     2.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.366    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[14]_i_1_n_0
    SLICE_X52Y219        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.724     2.660    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y219        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]/C
                         clock pessimism             -0.482     2.178    
    SLICE_X52Y219        FDRE (Hold_fdre_C_D)         0.087     2.265    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.794ns
    Source Clock Delay      (SCD):    2.281ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.636     2.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X39Y271        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y271        FDCE (Prop_fdce_C_Q)         0.100     2.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X39Y271        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.858     2.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X39Y271        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.513     2.281    
    SLICE_X39Y271        FDCE (Hold_fdce_C_D)         0.047     2.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.794ns
    Source Clock Delay      (SCD):    2.281ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.636     2.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X45Y269        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y269        FDRE (Prop_fdre_C_Q)         0.100     2.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X45Y269        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.858     2.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X45Y269        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.513     2.281    
    SLICE_X45Y269        FDRE (Hold_fdre_C_D)         0.047     2.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.518     2.163    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y223        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y223        FDRE (Prop_fdre_C_Q)         0.100     2.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/Q
                         net (fo=2, routed)           0.055     2.317    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]
    SLICE_X51Y223        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.719     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y223        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                         clock pessimism             -0.492     2.163    
    SLICE_X51Y223        FDRE (Hold_fdre_C_D)         0.047     2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.633     2.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X44Y277        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y277        FDCE (Prop_fdce_C_Q)         0.100     2.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.057     2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X44Y277        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X44Y277        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.513     2.278    
    SLICE_X44Y277        FDCE (Hold_fdce_C_D)         0.047     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.633     2.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X44Y277        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y277        FDCE (Prop_fdce_C_Q)         0.100     2.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X44Y277        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X44Y277        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.513     2.278    
    SLICE_X44Y277        FDCE (Hold_fdce_C_D)         0.044     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.794ns
    Source Clock Delay      (SCD):    2.281ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.636     2.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X40Y271        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y271        FDCE (Prop_fdce_C_Q)         0.100     2.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     2.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X40Y271        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.858     2.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X40Y271        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.513     2.281    
    SLICE_X40Y271        FDCE (Hold_fdce_C_D)         0.044     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.788ns
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.631     2.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X44Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y275        FDCE (Prop_fdce_C_Q)         0.100     2.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X44Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.852     2.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X44Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.512     2.276    
    SLICE_X44Y275        FDCE (Hold_fdce_C_D)         0.044     2.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.287ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.642     2.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X40Y263        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y263        FDRE (Prop_fdre_C_Q)         0.100     2.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.060     2.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[13]
    SLICE_X40Y263        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.865     2.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X40Y263        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
                         clock pessimism             -0.514     2.287    
    SLICE_X40Y263        FDRE (Hold_fdre_C_D)         0.047     2.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X43Y261  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X45Y264  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X43Y264  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X44Y264  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X42Y264  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X39Y264  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X45Y263  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X44Y268  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X44Y266  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X52Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X52Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X52Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X52Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X52Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X52Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X52Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X52Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X52Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X52Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X52Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X52Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X52Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X52Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X52Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X52Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X52Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X52Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X52Y275  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X52Y275  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  To Clock:  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.664ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@6.206ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.619ns (17.577%)  route 2.903ns (82.423%))
  Logic Levels:           6  (LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 4.313 - 3.103 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.103     0.690 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.662     1.352    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X132Y264       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y264       FDRE (Prop_fdre_C_Q)         0.259     1.611 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[0]/Q
                         net (fo=15, routed)          0.608     2.219    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[0]
    SLICE_X128Y263       LUT5 (Prop_lut5_I0_O)        0.043     2.262 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_13/O
                         net (fo=1, routed)           0.335     2.597    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_13_n_0
    SLICE_X128Y263       LUT5 (Prop_lut5_I0_O)        0.052     2.649 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_10/O
                         net (fo=1, routed)           0.272     2.921    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_10_n_0
    SLICE_X126Y262       LUT6 (Prop_lut6_I5_O)        0.136     3.057 f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_6/O
                         net (fo=80, routed)          0.705     3.763    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_6_n_0
    SLICE_X125Y273       LUT2 (Prop_lut2_I0_O)        0.043     3.806 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[39]_i_3/O
                         net (fo=27, routed)          0.520     4.325    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[39]_i_3_n_0
    SLICE_X125Y263       LUT5 (Prop_lut5_I4_O)        0.043     4.368 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[7]_i_3/O
                         net (fo=1, routed)           0.462     4.831    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[7]_i_3_n_0
    SLICE_X126Y264       LUT6 (Prop_lut6_I1_O)        0.043     4.874 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[7]_i_1/O
                         net (fo=1, routed)           0.000     4.874    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[7]_i_1_n_0
    SLICE_X126Y264       FDSE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     6.206 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531     6.737    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.066     6.803 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.613     7.416    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X126Y264       FDSE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[7]/C
                         clock pessimism              0.093     7.509    
                         clock uncertainty           -0.035     7.474    
    SLICE_X126Y264       FDSE (Setup_fdse_C_D)        0.064     7.538    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[7]
  -------------------------------------------------------------------
                         required time                          7.538    
                         arrival time                          -4.874    
  -------------------------------------------------------------------
                         slack                                  2.664    

Slack (MET) :             2.717ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@6.206ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 0.619ns (17.994%)  route 2.821ns (82.006%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 4.314 - 3.103 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.103     0.690 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.662     1.352    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X132Y264       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y264       FDRE (Prop_fdre_C_Q)         0.259     1.611 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[0]/Q
                         net (fo=15, routed)          0.608     2.219    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[0]
    SLICE_X128Y263       LUT5 (Prop_lut5_I0_O)        0.043     2.262 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_13/O
                         net (fo=1, routed)           0.335     2.597    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_13_n_0
    SLICE_X128Y263       LUT5 (Prop_lut5_I0_O)        0.052     2.649 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_10/O
                         net (fo=1, routed)           0.272     2.921    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_10_n_0
    SLICE_X126Y262       LUT6 (Prop_lut6_I5_O)        0.136     3.057 f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_6/O
                         net (fo=80, routed)          0.705     3.763    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_6_n_0
    SLICE_X125Y273       LUT2 (Prop_lut2_I0_O)        0.043     3.806 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[39]_i_3/O
                         net (fo=27, routed)          0.379     4.185    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[39]_i_3_n_0
    SLICE_X125Y269       LUT2 (Prop_lut2_I0_O)        0.043     4.228 f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[30]_i_4/O
                         net (fo=14, routed)          0.521     4.749    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[30]_i_4_n_0
    SLICE_X125Y263       LUT6 (Prop_lut6_I1_O)        0.043     4.792 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[17]_i_1/O
                         net (fo=1, routed)           0.000     4.792    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[17]_i_1_n_0
    SLICE_X125Y263       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     6.206 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531     6.737    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.066     6.803 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.614     7.417    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X125Y263       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[17]/C
                         clock pessimism              0.093     7.510    
                         clock uncertainty           -0.035     7.475    
    SLICE_X125Y263       FDRE (Setup_fdre_C_D)        0.034     7.509    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[17]
  -------------------------------------------------------------------
                         required time                          7.509    
                         arrival time                          -4.792    
  -------------------------------------------------------------------
                         slack                                  2.717    

Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@6.206ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.619ns (18.015%)  route 2.817ns (81.985%))
  Logic Levels:           6  (LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 4.311 - 3.103 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.103     0.690 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.662     1.352    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X132Y264       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y264       FDRE (Prop_fdre_C_Q)         0.259     1.611 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[0]/Q
                         net (fo=15, routed)          0.608     2.219    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[0]
    SLICE_X128Y263       LUT5 (Prop_lut5_I0_O)        0.043     2.262 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_13/O
                         net (fo=1, routed)           0.335     2.597    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_13_n_0
    SLICE_X128Y263       LUT5 (Prop_lut5_I0_O)        0.052     2.649 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_10/O
                         net (fo=1, routed)           0.272     2.921    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_10_n_0
    SLICE_X126Y262       LUT6 (Prop_lut6_I5_O)        0.136     3.057 f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_6/O
                         net (fo=80, routed)          0.705     3.763    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_6_n_0
    SLICE_X125Y273       LUT2 (Prop_lut2_I0_O)        0.043     3.806 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[39]_i_3/O
                         net (fo=27, routed)          0.468     4.274    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[39]_i_3_n_0
    SLICE_X130Y267       LUT5 (Prop_lut5_I0_O)        0.043     4.317 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[40]_i_3/O
                         net (fo=1, routed)           0.428     4.745    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[40]_i_3_n_0
    SLICE_X129Y267       LUT6 (Prop_lut6_I4_O)        0.043     4.788 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[40]_i_1/O
                         net (fo=1, routed)           0.000     4.788    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[40]_i_1_n_0
    SLICE_X129Y267       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     6.206 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531     6.737    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.066     6.803 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.611     7.414    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X129Y267       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[40]/C
                         clock pessimism              0.093     7.507    
                         clock uncertainty           -0.035     7.472    
    SLICE_X129Y267       FDRE (Setup_fdre_C_D)        0.034     7.506    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[40]
  -------------------------------------------------------------------
                         required time                          7.506    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             2.725ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@6.206ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 0.619ns (18.069%)  route 2.807ns (81.931%))
  Logic Levels:           6  (LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.206ns = ( 4.309 - 3.103 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.103     0.690 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.662     1.352    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X132Y264       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y264       FDRE (Prop_fdre_C_Q)         0.259     1.611 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[0]/Q
                         net (fo=15, routed)          0.608     2.219    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[0]
    SLICE_X128Y263       LUT5 (Prop_lut5_I0_O)        0.043     2.262 f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_13/O
                         net (fo=1, routed)           0.335     2.597    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_13_n_0
    SLICE_X128Y263       LUT5 (Prop_lut5_I0_O)        0.052     2.649 f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_10/O
                         net (fo=1, routed)           0.272     2.921    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_10_n_0
    SLICE_X126Y262       LUT6 (Prop_lut6_I5_O)        0.136     3.057 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_6/O
                         net (fo=80, routed)          0.653     3.710    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_6_n_0
    SLICE_X123Y272       LUT2 (Prop_lut2_I0_O)        0.043     3.753 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[30]_i_3/O
                         net (fo=44, routed)          0.621     4.374    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[30]_i_3_n_0
    SLICE_X128Y269       LUT5 (Prop_lut5_I0_O)        0.043     4.417 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[31]_i_2/O
                         net (fo=1, routed)           0.318     4.735    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[31]_i_2_n_0
    SLICE_X127Y269       LUT6 (Prop_lut6_I0_O)        0.043     4.778 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[31]_i_1/O
                         net (fo=1, routed)           0.000     4.778    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[31]_i_1_n_0
    SLICE_X127Y269       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     6.206 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531     6.737    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.066     6.803 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.609     7.412    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X127Y269       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[31]/C
                         clock pessimism              0.093     7.505    
                         clock uncertainty           -0.035     7.470    
    SLICE_X127Y269       FDRE (Setup_fdre_C_D)        0.033     7.503    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.503    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                  2.725    

Slack (MET) :             2.792ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@6.206ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.619ns (18.407%)  route 2.744ns (81.593%))
  Logic Levels:           6  (LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.209ns = ( 4.312 - 3.103 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.103     0.690 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.662     1.352    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X132Y264       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y264       FDRE (Prop_fdre_C_Q)         0.259     1.611 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[0]/Q
                         net (fo=15, routed)          0.608     2.219    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[0]
    SLICE_X128Y263       LUT5 (Prop_lut5_I0_O)        0.043     2.262 f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_13/O
                         net (fo=1, routed)           0.335     2.597    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_13_n_0
    SLICE_X128Y263       LUT5 (Prop_lut5_I0_O)        0.052     2.649 f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_10/O
                         net (fo=1, routed)           0.272     2.921    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_10_n_0
    SLICE_X126Y262       LUT6 (Prop_lut6_I5_O)        0.136     3.057 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_6/O
                         net (fo=80, routed)          0.653     3.710    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_6_n_0
    SLICE_X123Y272       LUT2 (Prop_lut2_I0_O)        0.043     3.753 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[30]_i_3/O
                         net (fo=44, routed)          0.526     4.279    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[30]_i_3_n_0
    SLICE_X129Y265       LUT5 (Prop_lut5_I0_O)        0.043     4.322 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[8]_i_3/O
                         net (fo=1, routed)           0.350     4.672    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[8]_i_3_n_0
    SLICE_X129Y266       LUT6 (Prop_lut6_I3_O)        0.043     4.715 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[8]_i_1/O
                         net (fo=1, routed)           0.000     4.715    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[8]_i_1_n_0
    SLICE_X129Y266       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     6.206 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531     6.737    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.066     6.803 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.612     7.415    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X129Y266       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[8]/C
                         clock pessimism              0.093     7.508    
                         clock uncertainty           -0.035     7.473    
    SLICE_X129Y266       FDRE (Setup_fdre_C_D)        0.034     7.507    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[8]
  -------------------------------------------------------------------
                         required time                          7.507    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                  2.792    

Slack (MET) :             2.792ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@6.206ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.619ns (18.402%)  route 2.745ns (81.598%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 4.314 - 3.103 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.103     0.690 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.662     1.352    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X132Y264       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y264       FDRE (Prop_fdre_C_Q)         0.259     1.611 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[0]/Q
                         net (fo=15, routed)          0.608     2.219    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[0]
    SLICE_X128Y263       LUT5 (Prop_lut5_I0_O)        0.043     2.262 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_13/O
                         net (fo=1, routed)           0.335     2.597    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_13_n_0
    SLICE_X128Y263       LUT5 (Prop_lut5_I0_O)        0.052     2.649 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_10/O
                         net (fo=1, routed)           0.272     2.921    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_10_n_0
    SLICE_X126Y262       LUT6 (Prop_lut6_I5_O)        0.136     3.057 f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_6/O
                         net (fo=80, routed)          0.705     3.763    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_6_n_0
    SLICE_X125Y273       LUT2 (Prop_lut2_I0_O)        0.043     3.806 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[39]_i_3/O
                         net (fo=27, routed)          0.458     4.264    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[39]_i_3_n_0
    SLICE_X124Y264       LUT6 (Prop_lut6_I0_O)        0.043     4.307 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[5]_i_3/O
                         net (fo=2, routed)           0.366     4.673    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[5]_i_3_n_0
    SLICE_X124Y263       LUT6 (Prop_lut6_I1_O)        0.043     4.716 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[5]_i_1/O
                         net (fo=1, routed)           0.000     4.716    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[5]_i_1_n_0
    SLICE_X124Y263       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     6.206 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531     6.737    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.066     6.803 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.614     7.417    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X124Y263       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[5]/C
                         clock pessimism              0.093     7.510    
                         clock uncertainty           -0.035     7.475    
    SLICE_X124Y263       FDRE (Setup_fdre_C_D)        0.033     7.508    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.508    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                  2.792    

Slack (MET) :             2.797ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@6.206ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.619ns (18.432%)  route 2.739ns (81.568%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 4.313 - 3.103 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.103     0.690 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.662     1.352    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X132Y264       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y264       FDRE (Prop_fdre_C_Q)         0.259     1.611 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[0]/Q
                         net (fo=15, routed)          0.608     2.219    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[0]
    SLICE_X128Y263       LUT5 (Prop_lut5_I0_O)        0.043     2.262 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_13/O
                         net (fo=1, routed)           0.335     2.597    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_13_n_0
    SLICE_X128Y263       LUT5 (Prop_lut5_I0_O)        0.052     2.649 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_10/O
                         net (fo=1, routed)           0.272     2.921    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_10_n_0
    SLICE_X126Y262       LUT6 (Prop_lut6_I5_O)        0.136     3.057 f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_6/O
                         net (fo=80, routed)          0.705     3.763    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_6_n_0
    SLICE_X125Y273       LUT2 (Prop_lut2_I0_O)        0.043     3.806 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[39]_i_3/O
                         net (fo=27, routed)          0.379     4.185    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[39]_i_3_n_0
    SLICE_X125Y269       LUT2 (Prop_lut2_I0_O)        0.043     4.228 f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[30]_i_4/O
                         net (fo=14, routed)          0.439     4.667    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[30]_i_4_n_0
    SLICE_X124Y264       LUT6 (Prop_lut6_I5_O)        0.043     4.710 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[16]_i_1/O
                         net (fo=1, routed)           0.000     4.710    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[16]_i_1_n_0
    SLICE_X124Y264       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     6.206 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531     6.737    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.066     6.803 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.613     7.416    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X124Y264       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[16]/C
                         clock pessimism              0.093     7.509    
                         clock uncertainty           -0.035     7.474    
    SLICE_X124Y264       FDRE (Setup_fdre_C_D)        0.034     7.508    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[16]
  -------------------------------------------------------------------
                         required time                          7.508    
                         arrival time                          -4.710    
  -------------------------------------------------------------------
                         slack                                  2.797    

Slack (MET) :             2.798ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@6.206ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.619ns (18.438%)  route 2.738ns (81.562%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 4.313 - 3.103 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.103     0.690 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.662     1.352    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X132Y264       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y264       FDRE (Prop_fdre_C_Q)         0.259     1.611 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[0]/Q
                         net (fo=15, routed)          0.608     2.219    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[0]
    SLICE_X128Y263       LUT5 (Prop_lut5_I0_O)        0.043     2.262 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_13/O
                         net (fo=1, routed)           0.335     2.597    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_13_n_0
    SLICE_X128Y263       LUT5 (Prop_lut5_I0_O)        0.052     2.649 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_10/O
                         net (fo=1, routed)           0.272     2.921    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_10_n_0
    SLICE_X126Y262       LUT6 (Prop_lut6_I5_O)        0.136     3.057 f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_6/O
                         net (fo=80, routed)          0.705     3.763    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_6_n_0
    SLICE_X125Y273       LUT2 (Prop_lut2_I0_O)        0.043     3.806 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[39]_i_3/O
                         net (fo=27, routed)          0.379     4.185    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[39]_i_3_n_0
    SLICE_X125Y269       LUT2 (Prop_lut2_I0_O)        0.043     4.228 f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[30]_i_4/O
                         net (fo=14, routed)          0.438     4.666    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[30]_i_4_n_0
    SLICE_X124Y264       LUT6 (Prop_lut6_I3_O)        0.043     4.709 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[9]_i_1/O
                         net (fo=1, routed)           0.000     4.709    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[9]_i_1_n_0
    SLICE_X124Y264       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     6.206 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531     6.737    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.066     6.803 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.613     7.416    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X124Y264       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[9]/C
                         clock pessimism              0.093     7.509    
                         clock uncertainty           -0.035     7.474    
    SLICE_X124Y264       FDRE (Setup_fdre_C_D)        0.033     7.507    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[9]
  -------------------------------------------------------------------
                         required time                          7.507    
                         arrival time                          -4.709    
  -------------------------------------------------------------------
                         slack                                  2.798    

Slack (MET) :             2.804ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@6.206ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 0.619ns (18.471%)  route 2.732ns (81.529%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 4.313 - 3.103 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.103     0.690 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.662     1.352    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X132Y264       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y264       FDRE (Prop_fdre_C_Q)         0.259     1.611 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[0]/Q
                         net (fo=15, routed)          0.608     2.219    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[0]
    SLICE_X128Y263       LUT5 (Prop_lut5_I0_O)        0.043     2.262 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_13/O
                         net (fo=1, routed)           0.335     2.597    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_13_n_0
    SLICE_X128Y263       LUT5 (Prop_lut5_I0_O)        0.052     2.649 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_10/O
                         net (fo=1, routed)           0.272     2.921    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_10_n_0
    SLICE_X126Y262       LUT6 (Prop_lut6_I5_O)        0.136     3.057 f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_6/O
                         net (fo=80, routed)          0.705     3.763    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_6_n_0
    SLICE_X125Y273       LUT2 (Prop_lut2_I0_O)        0.043     3.806 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[39]_i_3/O
                         net (fo=27, routed)          0.379     4.185    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[39]_i_3_n_0
    SLICE_X125Y269       LUT2 (Prop_lut2_I0_O)        0.043     4.228 f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[30]_i_4/O
                         net (fo=14, routed)          0.432     4.660    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[30]_i_4_n_0
    SLICE_X127Y264       LUT6 (Prop_lut6_I2_O)        0.043     4.703 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[20]_i_1/O
                         net (fo=1, routed)           0.000     4.703    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[20]_i_1_n_0
    SLICE_X127Y264       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     6.206 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531     6.737    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.066     6.803 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.613     7.416    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X127Y264       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[20]/C
                         clock pessimism              0.093     7.509    
                         clock uncertainty           -0.035     7.474    
    SLICE_X127Y264       FDRE (Setup_fdre_C_D)        0.034     7.508    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[20]
  -------------------------------------------------------------------
                         required time                          7.508    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                  2.804    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@6.206ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.619ns (18.569%)  route 2.714ns (81.431%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.209ns = ( 4.312 - 3.103 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.103     0.690 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.662     1.352    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X132Y264       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y264       FDRE (Prop_fdre_C_Q)         0.259     1.611 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[0]/Q
                         net (fo=15, routed)          0.608     2.219    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[0]
    SLICE_X128Y263       LUT5 (Prop_lut5_I0_O)        0.043     2.262 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_13/O
                         net (fo=1, routed)           0.335     2.597    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_13_n_0
    SLICE_X128Y263       LUT5 (Prop_lut5_I0_O)        0.052     2.649 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_10/O
                         net (fo=1, routed)           0.272     2.921    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_10_n_0
    SLICE_X126Y262       LUT6 (Prop_lut6_I5_O)        0.136     3.057 f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_6/O
                         net (fo=80, routed)          0.705     3.763    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_6_n_0
    SLICE_X125Y273       LUT2 (Prop_lut2_I0_O)        0.043     3.806 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[39]_i_3/O
                         net (fo=27, routed)          0.379     4.185    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[39]_i_3_n_0
    SLICE_X125Y269       LUT2 (Prop_lut2_I0_O)        0.043     4.228 f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[30]_i_4/O
                         net (fo=14, routed)          0.415     4.642    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[30]_i_4_n_0
    SLICE_X129Y266       LUT6 (Prop_lut6_I3_O)        0.043     4.685 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[13]_i_1/O
                         net (fo=1, routed)           0.000     4.685    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[13]_i_1_n_0
    SLICE_X129Y266       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     6.206 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531     6.737    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.066     6.803 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.612     7.415    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X129Y266       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[13]/C
                         clock pessimism              0.093     7.508    
                         clock uncertainty           -0.035     7.473    
    SLICE_X129Y266       FDRE (Setup_fdre_C_D)        0.034     7.507    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[13]
  -------------------------------------------------------------------
                         required time                          7.507    
                         arrival time                          -4.685    
  -------------------------------------------------------------------
                         slack                                  2.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.668ns
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    0.190ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     3.103 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     3.248    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.023     3.271 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.299     3.570    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X117Y268       FDSE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y268       FDSE (Prop_fdse_C_Q)         0.100     3.670 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[3]/Q
                         net (fo=1, routed)           0.096     3.766    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/DIB1
    SLICE_X116Y268       RAMD32                                       r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     3.103 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     3.278    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.045     3.323 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.448     3.771    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/WCLK
    SLICE_X116Y268       RAMD32                                       r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.190     3.581    
    SLICE_X116Y268       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     3.696    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.696    
                         arrival time                           3.766    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.065%)  route 0.144ns (58.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.664ns
    Source Clock Delay      (SCD):    0.463ns
    Clock Pessimism Removal (CPR):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     3.103 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     3.248    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.023     3.271 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.295     3.566    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X115Y271       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y271       FDRE (Prop_fdre_C_Q)         0.100     3.666 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[60]/Q
                         net (fo=1, routed)           0.144     3.810    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/DIA0
    SLICE_X116Y272       RAMD32                                       r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     3.103 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     3.278    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.045     3.323 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.444     3.767    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/WCLK
    SLICE_X116Y272       RAMD32                                       r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMA/CLK
                         clock pessimism             -0.172     3.595    
    SLICE_X116Y272       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     3.726    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMA
  -------------------------------------------------------------------
                         required time                         -3.726    
                         arrival time                           3.810    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.530%)  route 0.147ns (59.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.469ns
    Clock Pessimism Removal (CPR):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     3.103 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     3.248    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.023     3.271 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.301     3.572    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X119Y266       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y266       FDRE (Prop_fdre_C_Q)         0.100     3.672 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[48]/Q
                         net (fo=1, routed)           0.147     3.819    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/DIA0
    SLICE_X116Y267       RAMD32                                       r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     3.103 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     3.278    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.045     3.323 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.449     3.772    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/WCLK
    SLICE_X116Y267       RAMD32                                       r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMA/CLK
                         clock pessimism             -0.172     3.600    
    SLICE_X116Y267       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     3.731    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         -3.731    
                         arrival time                           3.819    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.387%)  route 0.062ns (32.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.695ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.190ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     3.103 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     3.248    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.023     3.271 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.326     3.597    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/rxusrclk2
    SLICE_X135Y273       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y273       FDRE (Prop_fdre_C_Q)         0.100     3.697 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[1]/Q
                         net (fo=2, routed)           0.062     3.759    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/p_0_in126_in
    SLICE_X134Y273       LUT3 (Prop_lut3_I2_O)        0.028     3.787 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/rx_66_enc_reg[58]_i_1/O
                         net (fo=1, routed)           0.000     3.787    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc[58]
    SLICE_X134Y273       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     3.103 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     3.278    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.045     3.323 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.475     3.798    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X134Y273       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[58]/C
                         clock pessimism             -0.190     3.608    
    SLICE_X134Y273       FDRE (Hold_fdre_C_D)         0.087     3.695    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[58]
  -------------------------------------------------------------------
                         required time                         -3.695    
                         arrival time                           3.787    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.386%)  route 0.136ns (57.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.672ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.190ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     3.103 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     3.248    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.023     3.271 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.302     3.573    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X119Y264       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y264       FDRE (Prop_fdre_C_Q)         0.100     3.673 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[42]/Q
                         net (fo=1, routed)           0.136     3.809    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/DIA0
    SLICE_X120Y265       RAMD32                                       r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     3.103 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     3.278    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.045     3.323 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.452     3.775    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/WCLK
    SLICE_X120Y265       RAMD32                                       r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.190     3.585    
    SLICE_X120Y265       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     3.716    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -3.716    
                         arrival time                           3.809    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_cc_seq_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.258%)  route 0.137ns (57.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.663ns
    Source Clock Delay      (SCD):    0.464ns
    Clock Pessimism Removal (CPR):    0.190ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     3.103 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     3.248    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.023     3.271 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.296     3.567    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X119Y271       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_cc_seq_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y271       FDRE (Prop_fdre_C_Q)         0.100     3.667 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_cc_seq_out_reg[0]/Q
                         net (fo=1, routed)           0.137     3.804    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/DIA0
    SLICE_X120Y273       RAMD32                                       r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     3.103 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     3.278    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.045     3.323 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.443     3.766    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/WCLK
    SLICE_X120Y273       RAMD32                                       r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA/CLK
                         clock pessimism             -0.190     3.576    
    SLICE_X120Y273       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     3.707    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA
  -------------------------------------------------------------------
                         required time                         -3.707    
                         arrival time                           3.804    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.059%)  route 0.144ns (58.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.667ns
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     3.103 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     3.248    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.023     3.271 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.299     3.570    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X115Y267       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y267       FDRE (Prop_fdre_C_Q)         0.100     3.670 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[21]/Q
                         net (fo=1, routed)           0.144     3.814    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/DIB1
    SLICE_X110Y268       RAMD32                                       r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     3.103 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     3.278    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.045     3.323 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.447     3.770    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/WCLK
    SLICE_X110Y268       RAMD32                                       r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.172     3.598    
    SLICE_X110Y268       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     3.713    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.713    
                         arrival time                           3.814    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.259ns  (logic 0.118ns (45.542%)  route 0.141ns (54.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.664ns
    Source Clock Delay      (SCD):    0.463ns
    Clock Pessimism Removal (CPR):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     3.103 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     3.248    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.023     3.271 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.295     3.566    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X114Y271       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y271       FDRE (Prop_fdre_C_Q)         0.118     3.684 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[58]/Q
                         net (fo=1, routed)           0.141     3.825    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/DIC0
    SLICE_X110Y271       RAMD32                                       r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     3.103 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     3.278    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.045     3.323 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.444     3.767    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/WCLK
    SLICE_X110Y271       RAMD32                                       r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMC/CLK
                         clock pessimism             -0.172     3.595    
    SLICE_X110Y271       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     3.724    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMC
  -------------------------------------------------------------------
                         required time                         -3.724    
                         arrival time                           3.825    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.764%)  route 0.101ns (46.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.672ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.190ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     3.103 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     3.248    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.023     3.271 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.302     3.573    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X120Y263       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y263       FDRE (Prop_fdre_C_Q)         0.118     3.691 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[47]/Q
                         net (fo=1, routed)           0.101     3.792    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/DIC1
    SLICE_X120Y265       RAMD32                                       r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     3.103 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     3.278    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.045     3.323 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.452     3.775    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/WCLK
    SLICE_X120Y265       RAMD32                                       r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMC_D1/CLK
                         clock pessimism             -0.190     3.585    
    SLICE_X120Y265       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     3.691    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.691    
                         arrival time                           3.792    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.253%)  route 0.161ns (61.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.664ns
    Source Clock Delay      (SCD):    0.464ns
    Clock Pessimism Removal (CPR):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     3.103 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     3.248    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.023     3.271 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.296     3.567    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X112Y270       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y270       FDRE (Prop_fdre_C_Q)         0.100     3.667 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[54]/Q
                         net (fo=1, routed)           0.161     3.828    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/DIA0
    SLICE_X110Y271       RAMD32                                       r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     3.103 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     3.278    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.045     3.323 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.444     3.767    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/WCLK
    SLICE_X110Y271       RAMD32                                       r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.172     3.595    
    SLICE_X110Y271       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     3.726    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -3.726    
                         arrival time                           3.828    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y10  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y10  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         3.103       0.679      GTXE2_CHANNEL_X0Y10  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         3.103       1.694      BUFHCE_X1Y60         mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X135Y273       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[26]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X131Y272       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[27]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X131Y272       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[28]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X138Y270       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[30]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X141Y286       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_rxusrclk2_sync_i/sync1_r_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X141Y286       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_rxusrclk2_sync_i/sync1_r_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X116Y267       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X116Y267       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X116Y267       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X116Y267       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X116Y267       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X116Y267       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.768         1.551       0.783      SLICE_X116Y267       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.768         1.551       0.783      SLICE_X116Y267       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X116Y268       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X116Y268       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X116Y271       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X116Y271       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X116Y271       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X116Y271       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X116Y271       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X116Y271       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK               n/a            0.768         1.551       0.783      SLICE_X116Y271       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK               n/a            0.768         1.551       0.783      SLICE_X116Y271       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X110Y265       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X110Y265       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  To Clock:  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.276ns (16.368%)  route 1.410ns (83.632%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.396ns = ( 5.499 - 3.103 ) 
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         1.443     2.655    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X133Y286       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y286       FDRE (Prop_fdre_C_Q)         0.223     2.878 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[2]/Q
                         net (fo=71, routed)          0.990     3.868    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/ADDRB2
    SLICE_X130Y279       RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.053     3.921 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMB/O
                         net (fo=1, routed)           0.420     4.341    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_unreg[44]
    SLICE_X134Y280       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     3.103 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     4.147    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.230 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         1.269     5.499    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X134Y280       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[44]/C
                         clock pessimism              0.208     5.707    
                         clock uncertainty           -0.035     5.672    
    SLICE_X134Y280       FDRE (Setup_fdre_C_D)       -0.091     5.581    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[44]
  -------------------------------------------------------------------
                         required time                          5.581    
                         arrival time                          -4.341    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.266ns (14.488%)  route 1.570ns (85.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.400ns = ( 5.503 - 3.103 ) 
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         1.431     2.643    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/txusrclk2
    SLICE_X131Y278       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y278       FDRE (Prop_fdre_C_Q)         0.223     2.866 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/q_reg/Q
                         net (fo=34, routed)          1.570     4.436    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/q
    SLICE_X132Y285       LUT6 (Prop_lut6_I2_O)        0.043     4.479 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/gt_txd[29]_i_1/O
                         net (fo=1, routed)           0.000     4.479    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_mux[29]
    SLICE_X132Y285       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     3.103 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     4.147    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.230 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         1.273     5.503    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X132Y285       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[29]/C
                         clock pessimism              0.208     5.711    
                         clock uncertainty           -0.035     5.676    
    SLICE_X132Y285       FDRE (Setup_fdre_C_D)        0.064     5.740    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[29]
  -------------------------------------------------------------------
                         required time                          5.740    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.345ns (23.307%)  route 1.135ns (76.694%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.398ns = ( 5.501 - 3.103 ) 
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         1.441     2.653    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X138Y284       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y284       FDRE (Prop_fdre_C_Q)         0.259     2.912 f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/Q
                         net (fo=26, routed)          0.491     3.403    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/Q[2]
    SLICE_X138Y284       LUT6 (Prop_lut6_I4_O)        0.043     3.446 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3/O
                         net (fo=1, routed)           0.255     3.701    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3_n_0
    SLICE_X138Y284       LUT4 (Prop_lut4_I2_O)        0.043     3.744 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_1/O
                         net (fo=7, routed)           0.390     4.133    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0
    SLICE_X138Y282       FDSE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     3.103 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     4.147    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.230 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         1.271     5.501    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X138Y282       FDSE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/C
                         clock pessimism              0.230     5.731    
                         clock uncertainty           -0.035     5.696    
    SLICE_X138Y282       FDSE (Setup_fdse_C_S)       -0.281     5.415    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -4.133    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.345ns (23.307%)  route 1.135ns (76.694%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.398ns = ( 5.501 - 3.103 ) 
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         1.441     2.653    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X138Y284       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y284       FDRE (Prop_fdre_C_Q)         0.259     2.912 f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/Q
                         net (fo=26, routed)          0.491     3.403    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/Q[2]
    SLICE_X138Y284       LUT6 (Prop_lut6_I4_O)        0.043     3.446 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3/O
                         net (fo=1, routed)           0.255     3.701    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3_n_0
    SLICE_X138Y284       LUT4 (Prop_lut4_I2_O)        0.043     3.744 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_1/O
                         net (fo=7, routed)           0.390     4.133    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0
    SLICE_X138Y282       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     3.103 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     4.147    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.230 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         1.271     5.501    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X138Y282       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/C
                         clock pessimism              0.230     5.731    
                         clock uncertainty           -0.035     5.696    
    SLICE_X138Y282       FDRE (Setup_fdre_C_R)       -0.281     5.415    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -4.133    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.345ns (23.307%)  route 1.135ns (76.694%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.398ns = ( 5.501 - 3.103 ) 
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         1.441     2.653    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X138Y284       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y284       FDRE (Prop_fdre_C_Q)         0.259     2.912 f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/Q
                         net (fo=26, routed)          0.491     3.403    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/Q[2]
    SLICE_X138Y284       LUT6 (Prop_lut6_I4_O)        0.043     3.446 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3/O
                         net (fo=1, routed)           0.255     3.701    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3_n_0
    SLICE_X138Y284       LUT4 (Prop_lut4_I2_O)        0.043     3.744 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_1/O
                         net (fo=7, routed)           0.390     4.133    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0
    SLICE_X138Y282       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     3.103 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     4.147    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.230 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         1.271     5.501    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X138Y282       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[2]/C
                         clock pessimism              0.230     5.731    
                         clock uncertainty           -0.035     5.696    
    SLICE_X138Y282       FDRE (Setup_fdre_C_R)       -0.281     5.415    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[2]
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -4.133    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.274ns (16.377%)  route 1.399ns (83.623%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.398ns = ( 5.501 - 3.103 ) 
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         1.443     2.655    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X133Y286       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y286       FDRE (Prop_fdre_C_Q)         0.223     2.878 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[1]/Q
                         net (fo=73, routed)          0.978     3.856    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/ADDRB1
    SLICE_X126Y283       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.907 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMB/O
                         net (fo=1, routed)           0.421     4.328    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_unreg[56]
    SLICE_X132Y283       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     3.103 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     4.147    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.230 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         1.271     5.501    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X132Y283       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[56]/C
                         clock pessimism              0.230     5.731    
                         clock uncertainty           -0.035     5.696    
    SLICE_X132Y283       FDRE (Setup_fdre_C_D)       -0.082     5.614    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[56]
  -------------------------------------------------------------------
                         required time                          5.614    
                         arrival time                          -4.328    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.300ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.334ns (20.876%)  route 1.266ns (79.124%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.392ns = ( 5.495 - 3.103 ) 
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         1.443     2.655    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X133Y286       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y286       FDRE (Prop_fdre_C_Q)         0.204     2.859 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[4]/Q
                         net (fo=69, routed)          0.888     3.747    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/ADDRA4
    SLICE_X126Y281       RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.130     3.877 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.378     4.255    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_unreg[6]
    SLICE_X129Y279       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     3.103 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     4.147    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.230 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         1.265     5.495    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X129Y279       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[6]/C
                         clock pessimism              0.208     5.703    
                         clock uncertainty           -0.035     5.668    
    SLICE_X129Y279       FDRE (Setup_fdre_C_D)       -0.113     5.555    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[6]
  -------------------------------------------------------------------
                         required time                          5.555    
                         arrival time                          -4.255    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.345ns (24.241%)  route 1.078ns (75.759%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.400ns = ( 5.503 - 3.103 ) 
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         1.439     2.651    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X138Y282       FDSE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y282       FDSE (Prop_fdse_C_Q)         0.259     2.910 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/Q
                         net (fo=42, routed)          0.494     3.404    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg_n_0_[0]
    SLICE_X138Y284       LUT6 (Prop_lut6_I2_O)        0.043     3.447 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3/O
                         net (fo=1, routed)           0.255     3.701    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3_n_0
    SLICE_X138Y284       LUT4 (Prop_lut4_I2_O)        0.043     3.744 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_1/O
                         net (fo=7, routed)           0.330     4.074    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0
    SLICE_X138Y284       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     3.103 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     4.147    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.230 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         1.273     5.503    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X138Y284       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/C
                         clock pessimism              0.230     5.733    
                         clock uncertainty           -0.035     5.698    
    SLICE_X138Y284       FDRE (Setup_fdre_C_R)       -0.281     5.417    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]
  -------------------------------------------------------------------
                         required time                          5.417    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.345ns (24.241%)  route 1.078ns (75.759%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.400ns = ( 5.503 - 3.103 ) 
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         1.439     2.651    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X138Y282       FDSE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y282       FDSE (Prop_fdse_C_Q)         0.259     2.910 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/Q
                         net (fo=42, routed)          0.494     3.404    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg_n_0_[0]
    SLICE_X138Y284       LUT6 (Prop_lut6_I2_O)        0.043     3.447 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3/O
                         net (fo=1, routed)           0.255     3.701    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3_n_0
    SLICE_X138Y284       LUT4 (Prop_lut4_I2_O)        0.043     3.744 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_1/O
                         net (fo=7, routed)           0.330     4.074    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0
    SLICE_X138Y284       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     3.103 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     4.147    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.230 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         1.273     5.503    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X138Y284       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[4]/C
                         clock pessimism              0.230     5.733    
                         clock uncertainty           -0.035     5.698    
    SLICE_X138Y284       FDRE (Setup_fdre_C_R)       -0.281     5.417    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[4]
  -------------------------------------------------------------------
                         required time                          5.417    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.344ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXSEQUENCE[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.204ns (15.136%)  route 1.144ns (84.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 5.673 - 3.103 ) 
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         1.440     2.652    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X139Y283       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y283       FDRE (Prop_fdre_C_Q)         0.204     2.856 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txc_reg[2]/Q
                         net (fo=1, routed)           1.144     4.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gt_txc[2]
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXSEQUENCE[0]
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     3.103 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     4.147    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.230 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         1.443     5.673    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/drp_drdy_o_1
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXUSRCLK2
                         clock pessimism              0.208     5.881    
                         clock uncertainty           -0.035     5.846    
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL (Setup_gtxe2_channel_TXUSRCLK2_TXSEQUENCE[0])
                                                     -0.502     5.344    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                          5.344    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                  1.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         0.651     1.218    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X131Y292       FDPE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y292       FDPE (Prop_fdpe_C_Q)         0.100     1.318 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.373    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r[0]
    SLICE_X131Y292       FDPE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         0.876     1.487    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X131Y292       FDPE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.269     1.218    
    SLICE_X131Y292       FDPE (Hold_fdpe_C_D)         0.047     1.265    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         0.655     1.222    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X145Y293       FDPE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y293       FDPE (Prop_fdpe_C_Q)         0.100     1.322 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.377    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r[0]
    SLICE_X145Y293       FDPE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         0.881     1.492    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X145Y293       FDPE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.270     1.222    
    SLICE_X145Y293       FDPE (Hold_fdpe_C_D)         0.047     1.269    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         0.653     1.220    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X135Y288       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y288       FDRE (Prop_fdre_C_Q)         0.100     1.320 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]/Q
                         net (fo=1, routed)           0.055     1.375    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0[0]
    SLICE_X135Y288       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         0.878     1.489    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X135Y288       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[0]/C
                         clock pessimism             -0.269     1.220    
    SLICE_X135Y288       FDRE (Hold_fdre_C_D)         0.047     1.267    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         0.650     1.217    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X131Y289       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y289       FDRE (Prop_fdre_C_Q)         0.100     1.317 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]/Q
                         net (fo=1, routed)           0.055     1.372    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0[3]
    SLICE_X131Y289       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         0.875     1.486    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X131Y289       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[3]/C
                         clock pessimism             -0.269     1.217    
    SLICE_X131Y289       FDRE (Hold_fdre_C_D)         0.047     1.264    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         0.654     1.221    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X144Y292       FDCE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y292       FDCE (Prop_fdce_C_Q)         0.100     1.321 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.060     1.381    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r[0]
    SLICE_X144Y292       FDCE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         0.880     1.491    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X144Y292       FDCE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.270     1.221    
    SLICE_X144Y292       FDCE (Hold_fdce_C_D)         0.047     1.268    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         0.654     1.221    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X144Y291       FDCE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y291       FDCE (Prop_fdce_C_Q)         0.100     1.321 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.060     1.381    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r[0]
    SLICE_X144Y291       FDCE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         0.880     1.491    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X144Y291       FDCE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.270     1.221    
    SLICE_X144Y291       FDCE (Hold_fdce_C_D)         0.047     1.268    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         0.654     1.221    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X144Y291       FDCE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y291       FDCE (Prop_fdce_C_Q)         0.091     1.312 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/Q
                         net (fo=1, routed)           0.054     1.366    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r[4]
    SLICE_X145Y291       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         0.880     1.491    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X145Y291       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/data_out_reg/C
                         clock pessimism             -0.259     1.232    
    SLICE_X145Y291       FDRE (Hold_fdre_C_D)         0.011     1.243    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         0.652     1.219    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X132Y288       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y288       FDRE (Prop_fdre_C_Q)         0.118     1.337 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]/Q
                         net (fo=1, routed)           0.055     1.392    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0[2]
    SLICE_X132Y288       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         0.878     1.489    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X132Y288       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[2]/C
                         clock pessimism             -0.270     1.219    
    SLICE_X132Y288       FDRE (Hold_fdre_C_D)         0.045     1.264    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         0.654     1.221    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X144Y292       FDCE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y292       FDCE (Prop_fdce_C_Q)         0.091     1.312 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/Q
                         net (fo=1, routed)           0.054     1.366    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r[4]
    SLICE_X145Y292       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         0.880     1.491    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X145Y292       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/C
                         clock pessimism             -0.259     1.232    
    SLICE_X145Y292       FDRE (Hold_fdre_C_D)         0.004     1.236    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1_reg/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1b_reg/D
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         0.651     1.218    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/txusrclk2
    SLICE_X138Y286       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y286       FDRE (Prop_fdre_C_Q)         0.118     1.336 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1_reg/Q
                         net (fo=1, routed)           0.055     1.391    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1
    SLICE_X138Y286       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         0.876     1.487    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/txusrclk2
    SLICE_X138Y286       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1b_reg/C
                         clock pessimism             -0.269     1.218    
    SLICE_X138Y286       FDRE (Hold_fdre_C_D)         0.042     1.260    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1b_reg
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y10  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y10  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         3.103       0.679      GTXE2_CHANNEL_X0Y10  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.409         3.103       1.694      BUFGCTRL_X0Y16       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/I
Min Period        n/a     FDCE/C                   n/a            0.750         3.103       2.353      SLICE_X144Y292       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
Min Period        n/a     FDCE/C                   n/a            0.750         3.103       2.353      SLICE_X144Y292       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C
Min Period        n/a     FDCE/C                   n/a            0.750         3.103       2.353      SLICE_X144Y292       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C
Min Period        n/a     FDPE/C                   n/a            0.750         3.103       2.353      SLICE_X145Y293       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]/C
Min Period        n/a     FDPE/C                   n/a            0.750         3.103       2.353      SLICE_X145Y293       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[2]/C
Min Period        n/a     FDPE/C                   n/a            0.750         3.103       2.353      SLICE_X145Y293       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[4]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X132Y288       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X132Y288       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[2]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X132Y289       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[4]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X132Y288       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk2_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X132Y288       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk2_reg[2]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X132Y289       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk2_reg[4]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X130Y278       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/d1b_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X130Y278       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/d2_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X130Y278       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/d4_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X135Y288       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[0]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         1.551       1.201      SLICE_X144Y292       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         1.551       1.201      SLICE_X144Y292       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         1.551       1.201      SLICE_X144Y292       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         1.551       1.201      SLICE_X144Y292       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X145Y292       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
High Pulse Width  Slow    FDPE/C                   n/a            0.350         1.551       1.201      SLICE_X145Y293       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]/C
High Pulse Width  Slow    FDPE/C                   n/a            0.350         1.551       1.201      SLICE_X145Y293       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]/C
High Pulse Width  Slow    FDPE/C                   n/a            0.350         1.551       1.201      SLICE_X145Y293       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[2]/C
High Pulse Width  Slow    FDPE/C                   n/a            0.350         1.551       1.201      SLICE_X145Y293       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[3]/C
High Pulse Width  Slow    FDPE/C                   n/a            0.350         1.551       1.201      SLICE_X145Y293       mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sfp_refclkp
  To Clock:  sfp_refclkp

Setup :            0  Failing Endpoints,  Worst Slack        1.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/wr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_refclkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_refclkp rise@6.400ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 2.067ns (42.665%)  route 2.778ns (57.335%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.760ns = ( 10.160 - 6.400 ) 
    Source Clock Delay      (SCD):    4.876ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.119     3.474    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.309     4.876    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/tx_axis_aclk
    RAMB18_X4Y94         RAMB18E1                                     r  udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y94         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     6.676 r  udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/ram_reg_4/DOBDO[1]
                         net (fo=3, routed)           0.973     7.649    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/pkg_rdata[73]
    SLICE_X108Y238       LUT3 (Prop_lut3_I0_O)        0.047     7.696 r  udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/mac_tx_axis_tvalid_INST_0/O
                         net (fo=17, routed)          1.227     8.923    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/tx_axis_tvalid
    SLICE_X101Y261       LUT3 (Prop_lut3_I1_O)        0.134     9.057 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/wr_state[2]_i_4/O
                         net (fo=1, routed)           0.217     9.274    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/wr_state[2]_i_4_n_0
    SLICE_X100Y261       LUT6 (Prop_lut6_I0_O)        0.043     9.317 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/wr_state[2]_i_2/O
                         net (fo=3, routed)           0.361     9.678    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/wr_state[2]_i_2_n_0
    SLICE_X100Y261       LUT6 (Prop_lut6_I2_O)        0.043     9.721 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/wr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.721    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/wr_state[0]_i_1_n_0
    SLICE_X100Y261       FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/wr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      6.400     6.400 r  
    G8                                                0.000     6.400 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.044     8.862    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.945 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.215    10.160    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/tx_clk
    SLICE_X100Y261       FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/wr_state_reg[0]/C
                         clock pessimism              1.035    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X100Y261       FDRE (Setup_fdre_C_D)        0.033    11.193    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/wr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.193    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 axis_reset_gen/reset_sync1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/udp_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_2/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_refclkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_refclkp rise@6.400ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 0.302ns (6.674%)  route 4.223ns (93.326%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.722ns = ( 10.122 - 6.400 ) 
    Source Clock Delay      (SCD):    4.792ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.119     3.474    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.225     4.792    axis_reset_gen/coreclk_out
    SLICE_X104Y234       FDRE                                         r  axis_reset_gen/reset_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y234       FDRE (Prop_fdre_C_Q)         0.259     5.051 f  axis_reset_gen/reset_sync1_reg/Q
                         net (fo=120, routed)         3.873     8.925    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/udp_inst/udp_data_fifo/fifo_inst/dpram_std/tx_axis_areset
    SLICE_X24Y202        LUT4 (Prop_lut4_I1_O)        0.043     8.968 r  udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/udp_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_2_ENBWREN_cooolgate_en_gate_35_LOPT_REMAP/O
                         net (fo=1, routed)           0.350     9.318    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/udp_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_2_ENBWREN_cooolgate_en_sig_24
    RAMB36_X1Y40         RAMB36E1                                     r  udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/udp_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_2/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      6.400     6.400 r  
    G8                                                0.000     6.400 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.044     8.862    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.945 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.177    10.122    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/udp_inst/udp_data_fifo/fifo_inst/dpram_std/tx_axis_aclk
    RAMB36_X1Y40         RAMB36E1                                     r  udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/udp_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_2/CLKBWRCLK
                         clock pessimism              1.035    11.157    
                         clock uncertainty           -0.035    11.122    
    RAMB36_X1Y40         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    10.794    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/udp_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_2
  -------------------------------------------------------------------
                         required time                         10.794    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/write_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_refclkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_refclkp rise@6.400ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 2.219ns (45.935%)  route 2.612ns (54.065%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.760ns = ( 10.160 - 6.400 ) 
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.119     3.474    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.252     4.819    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/tx_axis_aclk
    RAMB36_X3Y46         RAMB36E1                                     r  udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y46         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      1.800     6.619 r  udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/ram_reg_0/DOBDO[7]
                         net (fo=1, routed)           0.640     7.259    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/pkg_rdata[7]
    SLICE_X103Y239       LUT3 (Prop_lut3_I0_O)        0.054     7.313 r  udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/mac_tx_axis_tkeep[7]_INST_0/O
                         net (fo=18, routed)          0.874     8.187    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/D[71]
    SLICE_X100Y259       LUT4 (Prop_lut4_I0_O)        0.137     8.324 f  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/early_implicit_error_i_3/O
                         net (fo=1, routed)           0.239     8.563    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/early_implicit_error_i_3_n_0
    SLICE_X100Y259       LUT5 (Prop_lut5_I4_O)        0.043     8.606 f  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/early_implicit_error_i_2/O
                         net (fo=6, routed)           0.254     8.860    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/early_implicit_error_i_2_n_0
    SLICE_X101Y261       LUT2 (Prop_lut2_I1_O)        0.049     8.909 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/write_en_i_2/O
                         net (fo=1, routed)           0.237     9.145    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/write_en_i_2_n_0
    SLICE_X101Y261       LUT6 (Prop_lut6_I1_O)        0.136     9.281 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/write_en_i_1/O
                         net (fo=1, routed)           0.368     9.650    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/write_en_i_1_n_0
    SLICE_X101Y261       FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/write_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      6.400     6.400 r  
    G8                                                0.000     6.400 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.044     8.862    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.945 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.215    10.160    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/tx_clk
    SLICE_X101Y261       FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/write_en_reg/C
                         clock pessimism              1.035    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X101Y261       FDRE (Setup_fdre_C_D)       -0.031    11.129    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/write_en_reg
  -------------------------------------------------------------------
                         required time                         11.129    
                         arrival time                          -9.650    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/frame_waiting_int_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_refclkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_refclkp rise@6.400ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 2.163ns (44.881%)  route 2.656ns (55.119%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.760ns = ( 10.160 - 6.400 ) 
    Source Clock Delay      (SCD):    4.876ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.119     3.474    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.309     4.876    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/tx_axis_aclk
    RAMB18_X4Y94         RAMB18E1                                     r  udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y94         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     6.676 r  udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/ram_reg_4/DOBDO[1]
                         net (fo=3, routed)           0.973     7.649    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/pkg_rdata[73]
    SLICE_X108Y238       LUT3 (Prop_lut3_I0_O)        0.047     7.696 r  udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/mac_tx_axis_tvalid_INST_0/O
                         net (fo=17, routed)          1.227     8.923    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/tx_axis_tvalid
    SLICE_X101Y261       LUT4 (Prop_lut4_I2_O)        0.141     9.064 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/wr_state[2]_i_5/O
                         net (fo=2, routed)           0.198     9.261    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/wr_state[2]_i_5_n_0
    SLICE_X102Y261       LUT4 (Prop_lut4_I3_O)        0.132     9.393 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/frame_waiting_int_i_2/O
                         net (fo=1, routed)           0.259     9.652    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/frame_waiting_int0
    SLICE_X103Y262       LUT5 (Prop_lut5_I3_O)        0.043     9.695 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/frame_waiting_int_i_1/O
                         net (fo=1, routed)           0.000     9.695    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/frame_waiting_int_i_1_n_0
    SLICE_X103Y262       FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/frame_waiting_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      6.400     6.400 r  
    G8                                                0.000     6.400 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.044     8.862    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.945 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.215    10.160    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/tx_clk
    SLICE_X103Y262       FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/frame_waiting_int_reg/C
                         clock pessimism              1.035    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X103Y262       FDRE (Setup_fdre_C_D)        0.034    11.194    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/frame_waiting_int_reg
  -------------------------------------------------------------------
                         required time                         11.194    
                         arrival time                          -9.695    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/wr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_refclkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_refclkp rise@6.400ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 2.067ns (42.661%)  route 2.778ns (57.339%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.760ns = ( 10.160 - 6.400 ) 
    Source Clock Delay      (SCD):    4.876ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.119     3.474    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.309     4.876    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/tx_axis_aclk
    RAMB18_X4Y94         RAMB18E1                                     r  udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y94         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     6.676 r  udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/ram_reg_4/DOBDO[1]
                         net (fo=3, routed)           0.973     7.649    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/pkg_rdata[73]
    SLICE_X108Y238       LUT3 (Prop_lut3_I0_O)        0.047     7.696 r  udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/mac_tx_axis_tvalid_INST_0/O
                         net (fo=17, routed)          1.227     8.923    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/tx_axis_tvalid
    SLICE_X101Y261       LUT3 (Prop_lut3_I1_O)        0.134     9.057 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/wr_state[2]_i_4/O
                         net (fo=1, routed)           0.217     9.274    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/wr_state[2]_i_4_n_0
    SLICE_X100Y261       LUT6 (Prop_lut6_I0_O)        0.043     9.317 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/wr_state[2]_i_2/O
                         net (fo=3, routed)           0.362     9.678    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/wr_state[2]_i_2_n_0
    SLICE_X102Y261       LUT6 (Prop_lut6_I2_O)        0.043     9.721 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/wr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.721    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/wr_state[1]_i_1_n_0
    SLICE_X102Y261       FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/wr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      6.400     6.400 r  
    G8                                                0.000     6.400 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.044     8.862    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.945 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.215    10.160    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/tx_clk
    SLICE_X102Y261       FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/wr_state_reg[1]/C
                         clock pessimism              1.035    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X102Y261       FDRE (Setup_fdre_C_D)        0.064    11.224    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/wr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.224    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/wr_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_refclkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_refclkp rise@6.400ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 2.067ns (42.883%)  route 2.753ns (57.117%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.760ns = ( 10.160 - 6.400 ) 
    Source Clock Delay      (SCD):    4.876ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.119     3.474    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.309     4.876    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/tx_axis_aclk
    RAMB18_X4Y94         RAMB18E1                                     r  udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y94         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     6.676 r  udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/ram_reg_4/DOBDO[1]
                         net (fo=3, routed)           0.973     7.649    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/pkg_rdata[73]
    SLICE_X108Y238       LUT3 (Prop_lut3_I0_O)        0.047     7.696 r  udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/mac_tx_axis_tvalid_INST_0/O
                         net (fo=17, routed)          1.227     8.923    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/tx_axis_tvalid
    SLICE_X101Y261       LUT3 (Prop_lut3_I1_O)        0.134     9.057 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/wr_state[2]_i_4/O
                         net (fo=1, routed)           0.217     9.274    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/wr_state[2]_i_4_n_0
    SLICE_X100Y261       LUT6 (Prop_lut6_I0_O)        0.043     9.317 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/wr_state[2]_i_2/O
                         net (fo=3, routed)           0.336     9.653    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/wr_state[2]_i_2_n_0
    SLICE_X102Y261       LUT6 (Prop_lut6_I3_O)        0.043     9.696 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/wr_state[2]_i_1/O
                         net (fo=1, routed)           0.000     9.696    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/wr_state[2]_i_1_n_0
    SLICE_X102Y261       FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/wr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      6.400     6.400 r  
    G8                                                0.000     6.400 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.044     8.862    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.945 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.215    10.160    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/tx_clk
    SLICE_X102Y261       FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/wr_state_reg[2]/C
                         clock pessimism              1.035    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X102Y261       FDRE (Setup_fdre_C_D)        0.065    11.225    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/wr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.225    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 axis_reset_gen/reset_sync1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/stream_word_len_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_refclkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_refclkp rise@6.400ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 0.302ns (6.767%)  route 4.161ns (93.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.687ns = ( 10.087 - 6.400 ) 
    Source Clock Delay      (SCD):    4.792ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.119     3.474    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.225     4.792    axis_reset_gen/coreclk_out
    SLICE_X104Y234       FDRE                                         r  axis_reset_gen/reset_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y234       FDRE (Prop_fdre_C_Q)         0.259     5.051 f  axis_reset_gen/reset_sync1_reg/Q
                         net (fo=120, routed)         0.427     5.478    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/ip_rx_inst/rx_axis_areset
    SLICE_X96Y235        LUT1 (Prop_lut1_I0_O)        0.043     5.521 r  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/ip_rx_inst/mac_exist_i_1/O
                         net (fo=1891, routed)        3.734     9.256    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/SR[0]
    SLICE_X8Y233         FDRE                                         r  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/stream_word_len_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      6.400     6.400 r  
    G8                                                0.000     6.400 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.044     8.862    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.945 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.142    10.087    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/rx_axis_aclk
    SLICE_X8Y233         FDRE                                         r  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/stream_word_len_reg[10]/C
                         clock pessimism              1.035    11.122    
                         clock uncertainty           -0.035    11.087    
    SLICE_X8Y233         FDRE (Setup_fdre_C_R)       -0.281    10.806    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/stream_word_len_reg[10]
  -------------------------------------------------------------------
                         required time                         10.806    
                         arrival time                          -9.256    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 axis_reset_gen/reset_sync1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/stream_word_len_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_refclkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_refclkp rise@6.400ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 0.302ns (6.767%)  route 4.161ns (93.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.687ns = ( 10.087 - 6.400 ) 
    Source Clock Delay      (SCD):    4.792ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.119     3.474    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.225     4.792    axis_reset_gen/coreclk_out
    SLICE_X104Y234       FDRE                                         r  axis_reset_gen/reset_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y234       FDRE (Prop_fdre_C_Q)         0.259     5.051 f  axis_reset_gen/reset_sync1_reg/Q
                         net (fo=120, routed)         0.427     5.478    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/ip_rx_inst/rx_axis_areset
    SLICE_X96Y235        LUT1 (Prop_lut1_I0_O)        0.043     5.521 r  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/ip_rx_inst/mac_exist_i_1/O
                         net (fo=1891, routed)        3.734     9.256    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/SR[0]
    SLICE_X8Y233         FDRE                                         r  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/stream_word_len_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      6.400     6.400 r  
    G8                                                0.000     6.400 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.044     8.862    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.945 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.142    10.087    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/rx_axis_aclk
    SLICE_X8Y233         FDRE                                         r  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/stream_word_len_reg[11]/C
                         clock pessimism              1.035    11.122    
                         clock uncertainty           -0.035    11.087    
    SLICE_X8Y233         FDRE (Setup_fdre_C_R)       -0.281    10.806    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/stream_word_len_reg[11]
  -------------------------------------------------------------------
                         required time                         10.806    
                         arrival time                          -9.256    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 axis_reset_gen/reset_sync1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/stream_word_len_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_refclkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_refclkp rise@6.400ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 0.302ns (6.767%)  route 4.161ns (93.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.687ns = ( 10.087 - 6.400 ) 
    Source Clock Delay      (SCD):    4.792ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.119     3.474    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.225     4.792    axis_reset_gen/coreclk_out
    SLICE_X104Y234       FDRE                                         r  axis_reset_gen/reset_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y234       FDRE (Prop_fdre_C_Q)         0.259     5.051 f  axis_reset_gen/reset_sync1_reg/Q
                         net (fo=120, routed)         0.427     5.478    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/ip_rx_inst/rx_axis_areset
    SLICE_X96Y235        LUT1 (Prop_lut1_I0_O)        0.043     5.521 r  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/ip_rx_inst/mac_exist_i_1/O
                         net (fo=1891, routed)        3.734     9.256    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/SR[0]
    SLICE_X8Y233         FDRE                                         r  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/stream_word_len_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      6.400     6.400 r  
    G8                                                0.000     6.400 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.044     8.862    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.945 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.142    10.087    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/rx_axis_aclk
    SLICE_X8Y233         FDRE                                         r  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/stream_word_len_reg[12]/C
                         clock pessimism              1.035    11.122    
                         clock uncertainty           -0.035    11.087    
    SLICE_X8Y233         FDRE (Setup_fdre_C_R)       -0.281    10.806    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/stream_word_len_reg[12]
  -------------------------------------------------------------------
                         required time                         10.806    
                         arrival time                          -9.256    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 axis_reset_gen/reset_sync1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/stream_word_len_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_refclkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_refclkp rise@6.400ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 0.302ns (6.767%)  route 4.161ns (93.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.687ns = ( 10.087 - 6.400 ) 
    Source Clock Delay      (SCD):    4.792ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.119     3.474    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.225     4.792    axis_reset_gen/coreclk_out
    SLICE_X104Y234       FDRE                                         r  axis_reset_gen/reset_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y234       FDRE (Prop_fdre_C_Q)         0.259     5.051 f  axis_reset_gen/reset_sync1_reg/Q
                         net (fo=120, routed)         0.427     5.478    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/ip_rx_inst/rx_axis_areset
    SLICE_X96Y235        LUT1 (Prop_lut1_I0_O)        0.043     5.521 r  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/ip_rx_inst/mac_exist_i_1/O
                         net (fo=1891, routed)        3.734     9.256    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/SR[0]
    SLICE_X8Y233         FDRE                                         r  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/stream_word_len_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      6.400     6.400 r  
    G8                                                0.000     6.400 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.044     8.862    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.945 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.142    10.087    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/rx_axis_aclk
    SLICE_X8Y233         FDRE                                         r  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/stream_word_len_reg[9]/C
                         clock pessimism              1.035    11.122    
                         clock uncertainty           -0.035    11.087    
    SLICE_X8Y233         FDRE (Setup_fdre_C_R)       -0.281    10.806    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/stream_word_len_reg[9]
  -------------------------------------------------------------------
                         required time                         10.806    
                         arrival time                          -9.256    
  -------------------------------------------------------------------
                         slack                                  1.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_refclkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_refclkp rise@0.000ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.541     0.982    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.008 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.598     1.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X53Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y271        FDRE (Prop_fdre_C_Q)         0.091     1.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/Q
                         net (fo=1, routed)           0.053     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X52Y271        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.581     1.313    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.343 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.820     2.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y271        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.546     1.617    
    SLICE_X52Y271        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.079     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 udp_ip_inst/inst/udp_ip_inst/icmp_reply_inst/icmp_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_ip_inst/inst/udp_ip_inst/icmp_reply_inst/shifter[3].icmp_tdata_dly_reg[3][5]_srl4___icmp_reply_inst_shifter_r_7/D
                            (rising edge-triggered cell SRL16E clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_refclkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_refclkp rise@0.000ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (49.040%)  route 0.095ns (50.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.541     0.982    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.008 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.512     1.520    udp_ip_inst/inst/udp_ip_inst/icmp_reply_inst/rx_axis_aclk
    SLICE_X76Y222        FDRE                                         r  udp_ip_inst/inst/udp_ip_inst/icmp_reply_inst/icmp_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y222        FDRE (Prop_fdre_C_Q)         0.091     1.611 r  udp_ip_inst/inst/udp_ip_inst/icmp_reply_inst/icmp_tdata_reg[5]/Q
                         net (fo=1, routed)           0.095     1.706    udp_ip_inst/inst/udp_ip_inst/icmp_reply_inst/icmp_tdata[5]
    SLICE_X74Y222        SRL16E                                       r  udp_ip_inst/inst/udp_ip_inst/icmp_reply_inst/shifter[3].icmp_tdata_dly_reg[3][5]_srl4___icmp_reply_inst_shifter_r_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.581     1.313    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.343 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.715     2.058    udp_ip_inst/inst/udp_ip_inst/icmp_reply_inst/rx_axis_aclk
    SLICE_X74Y222        SRL16E                                       r  udp_ip_inst/inst/udp_ip_inst/icmp_reply_inst/shifter[3].icmp_tdata_dly_reg[3][5]_srl4___icmp_reply_inst_shifter_r_7/CLK
                         clock pessimism             -0.526     1.532    
    SLICE_X74Y222        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.650    udp_ip_inst/inst/udp_ip_inst/icmp_reply_inst/shifter[3].icmp_tdata_dly_reg[3][5]_srl4___icmp_reply_inst_shifter_r_7
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/write_data_int_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_30_35/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_refclkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_refclkp rise@0.000ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.549%)  route 0.106ns (51.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.541     0.982    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.008 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.617     1.625    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/tx_clk
    SLICE_X100Y252       FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/write_data_int_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y252       FDRE (Prop_fdre_C_Q)         0.100     1.725 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/write_data_int_reg[33]/Q
                         net (fo=1, routed)           0.106     1.831    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_30_35/DIB1
    SLICE_X98Y253        RAMD32                                       r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_30_35/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.581     1.313    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.343 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.839     2.182    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_30_35/WCLK
    SLICE_X98Y253        RAMD32                                       r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_30_35/RAMB_D1/CLK
                         clock pessimism             -0.528     1.654    
    SLICE_X98Y253        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.769    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_30_35/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/write_data_int_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_30_35/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_refclkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_refclkp rise@0.000ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.541     0.982    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.008 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.615     1.623    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/tx_clk
    SLICE_X99Y253        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/write_data_int_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y253        FDRE (Prop_fdre_C_Q)         0.091     1.714 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/write_data_int_reg[35]/Q
                         net (fo=1, routed)           0.054     1.768    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_30_35/DIC1
    SLICE_X98Y253        RAMD32                                       r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_30_35/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.581     1.313    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.343 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.839     2.182    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_30_35/WCLK
    SLICE_X98Y253        RAMD32                                       r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_30_35/RAMC_D1/CLK
                         clock pessimism             -0.548     1.634    
    SLICE_X98Y253        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.068     1.702    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_30_35/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/ip_inst/checksum_tmp7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/ip_inst/checksum_tmp8_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_refclkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_refclkp rise@0.000ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.177ns (53.363%)  route 0.155ns (46.637%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.541     0.982    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.008 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.526     1.534    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/ip_inst/tx_axis_aclk
    SLICE_X81Y207        FDRE                                         r  udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/ip_inst/checksum_tmp7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y207        FDRE (Prop_fdre_C_Q)         0.100     1.634 r  udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/ip_inst/checksum_tmp7_reg[1]/Q
                         net (fo=1, routed)           0.155     1.789    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/ip_inst/checksum_tmp7[1]
    SLICE_X76Y207        LUT2 (Prop_lut2_I1_O)        0.028     1.817 r  udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/ip_inst/checksum_tmp8[3]_i_4/O
                         net (fo=1, routed)           0.000     1.817    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/ip_inst/checksum_tmp8[3]_i_4_n_0
    SLICE_X76Y207        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     1.866 r  udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/ip_inst/checksum_tmp8_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.866    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/ip_inst/checksum_adder87_return[1]
    SLICE_X76Y207        FDRE                                         r  udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/ip_inst/checksum_tmp8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.581     1.313    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.343 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.727     2.070    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/ip_inst/tx_axis_aclk
    SLICE_X76Y207        FDRE                                         r  udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/ip_inst/checksum_tmp8_reg[1]/C
                         clock pessimism             -0.343     1.727    
    SLICE_X76Y207        FDRE (Hold_fdre_C_D)         0.071     1.798    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/ip_inst/checksum_tmp8_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/ip_inst/checksum_tmp7_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/ip_inst/checksum_tmp8_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_refclkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_refclkp rise@0.000ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.177ns (53.363%)  route 0.155ns (46.637%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.541     0.982    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.008 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.526     1.534    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/ip_inst/tx_axis_aclk
    SLICE_X81Y208        FDRE                                         r  udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/ip_inst/checksum_tmp7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y208        FDRE (Prop_fdre_C_Q)         0.100     1.634 r  udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/ip_inst/checksum_tmp7_reg[5]/Q
                         net (fo=1, routed)           0.155     1.789    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/ip_inst/checksum_tmp7[5]
    SLICE_X76Y208        LUT2 (Prop_lut2_I1_O)        0.028     1.817 r  udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/ip_inst/checksum_tmp8[7]_i_4/O
                         net (fo=1, routed)           0.000     1.817    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/ip_inst/checksum_tmp8[7]_i_4_n_0
    SLICE_X76Y208        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     1.866 r  udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/ip_inst/checksum_tmp8_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.866    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/ip_inst/checksum_adder87_return[5]
    SLICE_X76Y208        FDRE                                         r  udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/ip_inst/checksum_tmp8_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.581     1.313    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.343 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.727     2.070    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/ip_inst/tx_axis_aclk
    SLICE_X76Y208        FDRE                                         r  udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/ip_inst/checksum_tmp8_reg[5]/C
                         clock pessimism             -0.343     1.727    
    SLICE_X76Y208        FDRE (Hold_fdre_C_D)         0.071     1.798    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/ip_inst/checksum_tmp8_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 udp_ip_inst/inst/udp_ip_inst/icmp_reply_inst/icmp_tdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_ip_inst/inst/udp_ip_inst/icmp_reply_inst/shifter[3].icmp_tdata_dly_reg[3][14]_srl4___icmp_reply_inst_shifter_r_7/D
                            (rising edge-triggered cell SRL16E clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_refclkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_refclkp rise@0.000ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.877%)  route 0.100ns (50.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.541     0.982    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.008 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.517     1.525    udp_ip_inst/inst/udp_ip_inst/icmp_reply_inst/rx_axis_aclk
    SLICE_X73Y218        FDRE                                         r  udp_ip_inst/inst/udp_ip_inst/icmp_reply_inst/icmp_tdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y218        FDRE (Prop_fdre_C_Q)         0.100     1.625 r  udp_ip_inst/inst/udp_ip_inst/icmp_reply_inst/icmp_tdata_reg[14]/Q
                         net (fo=1, routed)           0.100     1.726    udp_ip_inst/inst/udp_ip_inst/icmp_reply_inst/icmp_tdata[14]
    SLICE_X74Y218        SRL16E                                       r  udp_ip_inst/inst/udp_ip_inst/icmp_reply_inst/shifter[3].icmp_tdata_dly_reg[3][14]_srl4___icmp_reply_inst_shifter_r_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.581     1.313    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.343 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.719     2.062    udp_ip_inst/inst/udp_ip_inst/icmp_reply_inst/rx_axis_aclk
    SLICE_X74Y218        SRL16E                                       r  udp_ip_inst/inst/udp_ip_inst/icmp_reply_inst/shifter[3].icmp_tdata_dly_reg[3][14]_srl4___icmp_reply_inst_shifter_r_7/CLK
                         clock pessimism             -0.508     1.554    
    SLICE_X74Y218        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.656    udp_ip_inst/inst/udp_ip_inst/icmp_reply_inst/shifter[3].icmp_tdata_dly_reg[3][14]_srl4___icmp_reply_inst_shifter_r_7
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_refclkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_refclkp rise@0.000ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.541     0.982    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.008 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.600     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X51Y269        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y269        FDRE (Prop_fdre_C_Q)         0.100     1.708 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/Q
                         net (fo=1, routed)           0.096     1.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X50Y270        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.581     1.313    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.343 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.821     2.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X50Y270        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.545     1.619    
    SLICE_X50Y270        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_refclkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_refclkp rise@0.000ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.563%)  route 0.106ns (51.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.541     0.982    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.008 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.599     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X51Y270        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y270        FDRE (Prop_fdre_C_Q)         0.100     1.707 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/Q
                         net (fo=1, routed)           0.106     1.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X52Y271        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.581     1.313    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.343 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.820     2.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X52Y271        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.528     1.635    
    SLICE_X52Y271        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 udp_ip_inst/inst/udp_ip_inst/icmp_reply_inst/icmp_tkeep_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_ip_inst/inst/udp_ip_inst/icmp_reply_inst/shifter[3].icmp_tkeep_dly_reg[3][7]_srl4___icmp_reply_inst_shifter_r_7/D
                            (rising edge-triggered cell SRL16E clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_refclkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_refclkp rise@0.000ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.541     0.982    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.008 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.515     1.523    udp_ip_inst/inst/udp_ip_inst/icmp_reply_inst/rx_axis_aclk
    SLICE_X59Y223        FDRE                                         r  udp_ip_inst/inst/udp_ip_inst/icmp_reply_inst/icmp_tkeep_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y223        FDRE (Prop_fdre_C_Q)         0.091     1.614 r  udp_ip_inst/inst/udp_ip_inst/icmp_reply_inst/icmp_tkeep_reg[7]/Q
                         net (fo=1, routed)           0.106     1.721    udp_ip_inst/inst/udp_ip_inst/icmp_reply_inst/icmp_tkeep[7]
    SLICE_X58Y223        SRL16E                                       r  udp_ip_inst/inst/udp_ip_inst/icmp_reply_inst/shifter[3].icmp_tkeep_dly_reg[3][7]_srl4___icmp_reply_inst_shifter_r_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.581     1.313    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.343 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.716     2.059    udp_ip_inst/inst/udp_ip_inst/icmp_reply_inst/rx_axis_aclk
    SLICE_X58Y223        SRL16E                                       r  udp_ip_inst/inst/udp_ip_inst/icmp_reply_inst/shifter[3].icmp_tkeep_dly_reg[3][7]_srl4___icmp_reply_inst_shifter_r_7/CLK
                         clock pessimism             -0.525     1.534    
    SLICE_X58Y223        SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     1.650    udp_ip_inst/inst/udp_ip_inst/icmp_reply_inst/shifter[3].icmp_tkeep_dly_reg[3][7]_srl4___icmp_reply_inst_shifter_r_7
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_refclkp
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { sfp_refclkp }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         6.400       4.305      RAMB36_X2Y47    udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         6.400       4.305      RAMB36_X2Y47    udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         6.400       4.305      RAMB36_X3Y45    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         6.400       4.305      RAMB36_X3Y37    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/ip_inst/pkg_fifo/fifo_inst/dpram_std/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         6.400       4.305      RAMB18_X4Y80    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/ip_inst/pkg_fifo/fifo_inst/dpram_std/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         6.400       4.305      RAMB36_X4Y46    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         6.400       4.305      RAMB36_X2Y41    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/udp_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         6.400       4.305      RAMB36_X3Y47    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         6.400       4.305      RAMB36_X2Y43    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/udp_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         6.400       4.305      RAMB18_X4Y94    udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/frame_inst/pkg_fifo/fifo_inst/dpram_std/ram_reg_4/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X130Y279  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X130Y279  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X130Y279  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X130Y279  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X130Y279  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X130Y279  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         3.200       2.432      SLICE_X130Y279  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         3.200       2.432      SLICE_X130Y279  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X126Y281  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X126Y281  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X134Y284  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X134Y284  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X134Y284  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X134Y284  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X134Y284  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X134Y284  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         3.200       2.432      SLICE_X134Y284  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         3.200       2.432      SLICE_X134Y284  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X126Y282  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X126Y282  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_gen
  To Clock:  clk_out1_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        6.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_gen rise@10.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.522ns (16.105%)  route 2.719ns (83.895%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 8.267 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.280ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         1.370    -2.280    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X95Y277        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y277        FDRE (Prop_fdre_C_Q)         0.204    -2.076 f  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[5]/Q
                         net (fo=6, routed)           0.513    -1.563    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg_n_0_[5]
    SLICE_X95Y277        LUT5 (Prop_lut5_I4_O)        0.138    -1.425 f  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_2/O
                         net (fo=4, routed)           0.460    -0.965    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_2_n_0
    SLICE_X94Y276        LUT4 (Prop_lut4_I0_O)        0.137    -0.828 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_1/O
                         net (fo=28, routed)          1.202     0.374    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/pause_addr_hi
    SLICE_X94Y263        LUT2 (Prop_lut2_I0_O)        0.043     0.417 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1[2][15]_i_1/O
                         net (fo=16, routed)          0.544     0.961    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/p_55_out
    SLICE_X95Y257        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.721    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.962 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.967    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.050 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         1.217     8.267    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X95Y257        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][0]/C
                         clock pessimism             -0.578     7.690    
                         clock uncertainty           -0.066     7.623    
    SLICE_X95Y257        FDRE (Setup_fdre_C_CE)      -0.201     7.422    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][0]
  -------------------------------------------------------------------
                         required time                          7.422    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_gen rise@10.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.522ns (16.105%)  route 2.719ns (83.895%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 8.267 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.280ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         1.370    -2.280    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X95Y277        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y277        FDRE (Prop_fdre_C_Q)         0.204    -2.076 f  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[5]/Q
                         net (fo=6, routed)           0.513    -1.563    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg_n_0_[5]
    SLICE_X95Y277        LUT5 (Prop_lut5_I4_O)        0.138    -1.425 f  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_2/O
                         net (fo=4, routed)           0.460    -0.965    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_2_n_0
    SLICE_X94Y276        LUT4 (Prop_lut4_I0_O)        0.137    -0.828 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_1/O
                         net (fo=28, routed)          1.202     0.374    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/pause_addr_hi
    SLICE_X94Y263        LUT2 (Prop_lut2_I0_O)        0.043     0.417 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1[2][15]_i_1/O
                         net (fo=16, routed)          0.544     0.961    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/p_55_out
    SLICE_X95Y257        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.721    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.962 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.967    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.050 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         1.217     8.267    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X95Y257        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][10]/C
                         clock pessimism             -0.578     7.690    
                         clock uncertainty           -0.066     7.623    
    SLICE_X95Y257        FDRE (Setup_fdre_C_CE)      -0.201     7.422    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][10]
  -------------------------------------------------------------------
                         required time                          7.422    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_gen rise@10.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.522ns (16.105%)  route 2.719ns (83.895%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 8.267 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.280ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         1.370    -2.280    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X95Y277        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y277        FDRE (Prop_fdre_C_Q)         0.204    -2.076 f  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[5]/Q
                         net (fo=6, routed)           0.513    -1.563    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg_n_0_[5]
    SLICE_X95Y277        LUT5 (Prop_lut5_I4_O)        0.138    -1.425 f  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_2/O
                         net (fo=4, routed)           0.460    -0.965    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_2_n_0
    SLICE_X94Y276        LUT4 (Prop_lut4_I0_O)        0.137    -0.828 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_1/O
                         net (fo=28, routed)          1.202     0.374    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/pause_addr_hi
    SLICE_X94Y263        LUT2 (Prop_lut2_I0_O)        0.043     0.417 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1[2][15]_i_1/O
                         net (fo=16, routed)          0.544     0.961    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/p_55_out
    SLICE_X95Y257        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.721    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.962 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.967    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.050 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         1.217     8.267    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X95Y257        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][11]/C
                         clock pessimism             -0.578     7.690    
                         clock uncertainty           -0.066     7.623    
    SLICE_X95Y257        FDRE (Setup_fdre_C_CE)      -0.201     7.422    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][11]
  -------------------------------------------------------------------
                         required time                          7.422    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_gen rise@10.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.522ns (16.105%)  route 2.719ns (83.895%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 8.267 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.280ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         1.370    -2.280    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X95Y277        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y277        FDRE (Prop_fdre_C_Q)         0.204    -2.076 f  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[5]/Q
                         net (fo=6, routed)           0.513    -1.563    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg_n_0_[5]
    SLICE_X95Y277        LUT5 (Prop_lut5_I4_O)        0.138    -1.425 f  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_2/O
                         net (fo=4, routed)           0.460    -0.965    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_2_n_0
    SLICE_X94Y276        LUT4 (Prop_lut4_I0_O)        0.137    -0.828 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_1/O
                         net (fo=28, routed)          1.202     0.374    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/pause_addr_hi
    SLICE_X94Y263        LUT2 (Prop_lut2_I0_O)        0.043     0.417 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1[2][15]_i_1/O
                         net (fo=16, routed)          0.544     0.961    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/p_55_out
    SLICE_X95Y257        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.721    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.962 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.967    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.050 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         1.217     8.267    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X95Y257        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][12]/C
                         clock pessimism             -0.578     7.690    
                         clock uncertainty           -0.066     7.623    
    SLICE_X95Y257        FDRE (Setup_fdre_C_CE)      -0.201     7.422    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][12]
  -------------------------------------------------------------------
                         required time                          7.422    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_gen rise@10.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.522ns (16.105%)  route 2.719ns (83.895%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 8.267 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.280ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         1.370    -2.280    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X95Y277        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y277        FDRE (Prop_fdre_C_Q)         0.204    -2.076 f  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[5]/Q
                         net (fo=6, routed)           0.513    -1.563    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg_n_0_[5]
    SLICE_X95Y277        LUT5 (Prop_lut5_I4_O)        0.138    -1.425 f  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_2/O
                         net (fo=4, routed)           0.460    -0.965    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_2_n_0
    SLICE_X94Y276        LUT4 (Prop_lut4_I0_O)        0.137    -0.828 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_1/O
                         net (fo=28, routed)          1.202     0.374    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/pause_addr_hi
    SLICE_X94Y263        LUT2 (Prop_lut2_I0_O)        0.043     0.417 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1[2][15]_i_1/O
                         net (fo=16, routed)          0.544     0.961    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/p_55_out
    SLICE_X95Y257        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.721    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.962 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.967    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.050 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         1.217     8.267    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X95Y257        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][13]/C
                         clock pessimism             -0.578     7.690    
                         clock uncertainty           -0.066     7.623    
    SLICE_X95Y257        FDRE (Setup_fdre_C_CE)      -0.201     7.422    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][13]
  -------------------------------------------------------------------
                         required time                          7.422    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_gen rise@10.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.522ns (16.105%)  route 2.719ns (83.895%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 8.267 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.280ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         1.370    -2.280    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X95Y277        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y277        FDRE (Prop_fdre_C_Q)         0.204    -2.076 f  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[5]/Q
                         net (fo=6, routed)           0.513    -1.563    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg_n_0_[5]
    SLICE_X95Y277        LUT5 (Prop_lut5_I4_O)        0.138    -1.425 f  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_2/O
                         net (fo=4, routed)           0.460    -0.965    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_2_n_0
    SLICE_X94Y276        LUT4 (Prop_lut4_I0_O)        0.137    -0.828 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_1/O
                         net (fo=28, routed)          1.202     0.374    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/pause_addr_hi
    SLICE_X94Y263        LUT2 (Prop_lut2_I0_O)        0.043     0.417 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1[2][15]_i_1/O
                         net (fo=16, routed)          0.544     0.961    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/p_55_out
    SLICE_X95Y257        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.721    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.962 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.967    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.050 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         1.217     8.267    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X95Y257        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][14]/C
                         clock pessimism             -0.578     7.690    
                         clock uncertainty           -0.066     7.623    
    SLICE_X95Y257        FDRE (Setup_fdre_C_CE)      -0.201     7.422    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][14]
  -------------------------------------------------------------------
                         required time                          7.422    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_gen rise@10.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.522ns (16.105%)  route 2.719ns (83.895%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 8.267 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.280ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         1.370    -2.280    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X95Y277        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y277        FDRE (Prop_fdre_C_Q)         0.204    -2.076 f  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[5]/Q
                         net (fo=6, routed)           0.513    -1.563    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg_n_0_[5]
    SLICE_X95Y277        LUT5 (Prop_lut5_I4_O)        0.138    -1.425 f  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_2/O
                         net (fo=4, routed)           0.460    -0.965    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_2_n_0
    SLICE_X94Y276        LUT4 (Prop_lut4_I0_O)        0.137    -0.828 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_1/O
                         net (fo=28, routed)          1.202     0.374    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/pause_addr_hi
    SLICE_X94Y263        LUT2 (Prop_lut2_I0_O)        0.043     0.417 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1[2][15]_i_1/O
                         net (fo=16, routed)          0.544     0.961    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/p_55_out
    SLICE_X95Y257        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.721    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.962 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.967    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.050 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         1.217     8.267    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X95Y257        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][15]/C
                         clock pessimism             -0.578     7.690    
                         clock uncertainty           -0.066     7.623    
    SLICE_X95Y257        FDRE (Setup_fdre_C_CE)      -0.201     7.422    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][15]
  -------------------------------------------------------------------
                         required time                          7.422    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_gen rise@10.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.522ns (16.105%)  route 2.719ns (83.895%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 8.267 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.280ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         1.370    -2.280    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X95Y277        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y277        FDRE (Prop_fdre_C_Q)         0.204    -2.076 f  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[5]/Q
                         net (fo=6, routed)           0.513    -1.563    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg_n_0_[5]
    SLICE_X95Y277        LUT5 (Prop_lut5_I4_O)        0.138    -1.425 f  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_2/O
                         net (fo=4, routed)           0.460    -0.965    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_2_n_0
    SLICE_X94Y276        LUT4 (Prop_lut4_I0_O)        0.137    -0.828 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_1/O
                         net (fo=28, routed)          1.202     0.374    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/pause_addr_hi
    SLICE_X94Y263        LUT2 (Prop_lut2_I0_O)        0.043     0.417 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1[2][15]_i_1/O
                         net (fo=16, routed)          0.544     0.961    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/p_55_out
    SLICE_X95Y257        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.721    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.962 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.967    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.050 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         1.217     8.267    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X95Y257        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][8]/C
                         clock pessimism             -0.578     7.690    
                         clock uncertainty           -0.066     7.623    
    SLICE_X95Y257        FDRE (Setup_fdre_C_CE)      -0.201     7.422    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][8]
  -------------------------------------------------------------------
                         required time                          7.422    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.489ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_gen rise@10.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.522ns (16.254%)  route 2.690ns (83.746%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.735ns = ( 8.265 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.280ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         1.370    -2.280    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X95Y277        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y277        FDRE (Prop_fdre_C_Q)         0.204    -2.076 f  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[5]/Q
                         net (fo=6, routed)           0.513    -1.563    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg_n_0_[5]
    SLICE_X95Y277        LUT5 (Prop_lut5_I4_O)        0.138    -1.425 f  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_2/O
                         net (fo=4, routed)           0.460    -0.965    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_2_n_0
    SLICE_X94Y276        LUT4 (Prop_lut4_I0_O)        0.137    -0.828 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_1/O
                         net (fo=28, routed)          1.202     0.374    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/pause_addr_hi
    SLICE_X94Y263        LUT2 (Prop_lut2_I0_O)        0.043     0.417 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1[2][15]_i_1/O
                         net (fo=16, routed)          0.514     0.931    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/p_55_out
    SLICE_X91Y257        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.721    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.962 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.967    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.050 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         1.215     8.265    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X91Y257        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][1]/C
                         clock pessimism             -0.578     7.688    
                         clock uncertainty           -0.066     7.621    
    SLICE_X91Y257        FDRE (Setup_fdre_C_CE)      -0.201     7.420    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][1]
  -------------------------------------------------------------------
                         required time                          7.420    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                  6.489    

Slack (MET) :             6.489ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_gen rise@10.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.522ns (16.254%)  route 2.690ns (83.746%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.735ns = ( 8.265 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.280ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.913    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.873 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.743    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.650 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         1.370    -2.280    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X95Y277        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y277        FDRE (Prop_fdre_C_Q)         0.204    -2.076 f  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[5]/Q
                         net (fo=6, routed)           0.513    -1.563    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg_n_0_[5]
    SLICE_X95Y277        LUT5 (Prop_lut5_I4_O)        0.138    -1.425 f  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_2/O
                         net (fo=4, routed)           0.460    -0.965    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_2_n_0
    SLICE_X94Y276        LUT4 (Prop_lut4_I0_O)        0.137    -0.828 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_1/O
                         net (fo=28, routed)          1.202     0.374    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/pause_addr_hi
    SLICE_X94Y263        LUT2 (Prop_lut2_I0_O)        0.043     0.417 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1[2][15]_i_1/O
                         net (fo=16, routed)          0.514     0.931    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/p_55_out
    SLICE_X91Y257        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.721    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.962 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.967    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.050 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         1.215     8.265    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X91Y257        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][5]/C
                         clock pessimism             -0.578     7.688    
                         clock uncertainty           -0.066     7.621    
    SLICE_X91Y257        FDRE (Setup_fdre_C_CE)      -0.201     7.420    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][5]
  -------------------------------------------------------------------
                         required time                          7.420    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                  6.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx_dcm_lock_i/data_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx_dcm_lock_i/data_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         0.604    -0.600    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx_dcm_lock_i/s_axi_aclk
    SLICE_X93Y277        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx_dcm_lock_i/data_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y277        FDRE (Prop_fdre_C_Q)         0.100    -0.500 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx_dcm_lock_i/data_sync0_reg/Q
                         net (fo=1, routed)           0.055    -0.445    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx_dcm_lock_i/data_sync0
    SLICE_X93Y277        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx_dcm_lock_i/data_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         0.826    -0.631    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx_dcm_lock_i/s_axi_aclk
    SLICE_X93Y277        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx_dcm_lock_i/data_sync1_reg/C
                         clock pessimism              0.032    -0.600    
    SLICE_X93Y277        FDRE (Hold_fdre_C_D)         0.047    -0.553    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rx_dcm_lock_i/data_sync1_reg
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/dclk_areset_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/dclk_areset_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         0.653    -0.551    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/dclk_areset_sync_i/dclk
    SLICE_X137Y286       FDPE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/dclk_areset_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y286       FDPE (Prop_fdpe_C_Q)         0.100    -0.451 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/dclk_areset_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.396    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/dclk_areset_sync_i/sync1_r[0]
    SLICE_X137Y286       FDPE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/dclk_areset_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         0.878    -0.579    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/dclk_areset_sync_i/dclk
    SLICE_X137Y286       FDPE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/dclk_areset_sync_i/sync1_r_reg[1]/C
                         clock pessimism              0.029    -0.551    
    SLICE_X137Y286       FDPE (Hold_fdpe_C_D)         0.047    -0.504    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/dclk_areset_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/dclk_reset_rx_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/dclk_reset_rx_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.584ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         0.649    -0.555    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/dclk_reset_rx_sync_i/dclk
    SLICE_X139Y280       FDPE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/dclk_reset_rx_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y280       FDPE (Prop_fdpe_C_Q)         0.100    -0.455 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/dclk_reset_rx_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/dclk_reset_rx_sync_i/sync1_r[0]
    SLICE_X139Y280       FDPE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/dclk_reset_rx_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         0.873    -0.584    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/dclk_reset_rx_sync_i/dclk
    SLICE_X139Y280       FDPE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/dclk_reset_rx_sync_i/sync1_r_reg[1]/C
                         clock pessimism              0.030    -0.555    
    SLICE_X139Y280       FDPE (Hold_fdpe_C_D)         0.047    -0.508    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/dclk_reset_rx_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxresetdone_dclk_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxresetdone_dclk_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.576ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         0.655    -0.549    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxresetdone_dclk_sync_i/dclk
    SLICE_X139Y288       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxresetdone_dclk_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y288       FDRE (Prop_fdre_C_Q)         0.100    -0.449 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxresetdone_dclk_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.394    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxresetdone_dclk_sync_i/sync1_r[0]
    SLICE_X139Y288       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxresetdone_dclk_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         0.881    -0.576    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxresetdone_dclk_sync_i/dclk
    SLICE_X139Y288       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxresetdone_dclk_sync_i/sync1_r_reg[1]/C
                         clock pessimism              0.028    -0.549    
    SLICE_X139Y288       FDRE (Hold_fdre_C_D)         0.047    -0.502    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/rxresetdone_dclk_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/signal_detect_dclk_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/signal_detect_dclk_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         0.653    -0.551    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/signal_detect_dclk_sync_i/dclk
    SLICE_X139Y286       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/signal_detect_dclk_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y286       FDRE (Prop_fdre_C_Q)         0.100    -0.451 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/signal_detect_dclk_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.396    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/signal_detect_dclk_sync_i/sync1_r[0]
    SLICE_X139Y286       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/signal_detect_dclk_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         0.878    -0.579    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/signal_detect_dclk_sync_i/dclk
    SLICE_X139Y286       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/signal_detect_dclk_sync_i/sync1_r_reg[1]/C
                         clock pessimism              0.029    -0.551    
    SLICE_X139Y286       FDRE (Hold_fdre_C_D)         0.047    -0.504    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_local_clock_reset_block/signal_detect_dclk_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/toggle_sync/d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/toggle_sync/d1b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.580ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         0.652    -0.552    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/toggle_sync/dclk
    SLICE_X131Y288       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/toggle_sync/d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y288       FDRE (Prop_fdre_C_Q)         0.100    -0.452 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/toggle_sync/d1_reg/Q
                         net (fo=1, routed)           0.055    -0.397    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/toggle_sync/d1
    SLICE_X131Y288       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/toggle_sync/d1b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         0.877    -0.580    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/toggle_sync/dclk
    SLICE_X131Y288       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/toggle_sync/d1b_reg/C
                         clock pessimism              0.029    -0.552    
    SLICE_X131Y288       FDRE (Hold_fdre_C_D)         0.047    -0.505    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/toggle_sync/d1b_reg
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 mac_config/mdio_wr_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_config/s_axi_wdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.627ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         0.608    -0.596    mac_config/s_axi_aclk
    SLICE_X99Y279        FDRE                                         r  mac_config/mdio_wr_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y279        FDRE (Prop_fdre_C_Q)         0.100    -0.496 r  mac_config/mdio_wr_data_reg[13]/Q
                         net (fo=1, routed)           0.081    -0.415    mac_config/mdio_wr_data_reg_n_0_[13]
    SLICE_X98Y279        LUT3 (Prop_lut3_I0_O)        0.028    -0.387 r  mac_config/s_axi_wdata[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.387    mac_config/s_axi_wdata[13]_i_1_n_0
    SLICE_X98Y279        FDRE                                         r  mac_config/s_axi_wdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         0.830    -0.627    mac_config/s_axi_aclk
    SLICE_X98Y279        FDRE                                         r  mac_config/s_axi_wdata_reg[13]/C
                         clock pessimism              0.043    -0.585    
    SLICE_X98Y279        FDRE (Hold_fdre_C_D)         0.087    -0.498    mac_config/s_axi_wdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/mdio_data_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         0.605    -0.599    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X91Y280        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/mdio_data_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y280        FDRE (Prop_fdre_C_Q)         0.100    -0.499 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/mdio_data_out_reg[16]/Q
                         net (fo=1, routed)           0.081    -0.418    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/mdio_data_out[16]
    SLICE_X90Y280        LUT4 (Prop_lut4_I2_O)        0.028    -0.390 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.390    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/axi_rdata[16]_i_1_n_0
    SLICE_X90Y280        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         0.827    -0.630    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X90Y280        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/axi_rdata_reg[16]/C
                         clock pessimism              0.043    -0.588    
    SLICE_X90Y280        FDRE (Hold_fdre_C_D)         0.087    -0.501    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rs_remote_fail_i/data_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rs_remote_fail_i/data_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         0.605    -0.599    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rs_remote_fail_i/s_axi_aclk
    SLICE_X100Y275       FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rs_remote_fail_i/data_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y275       FDRE (Prop_fdre_C_Q)         0.100    -0.499 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rs_remote_fail_i/data_sync0_reg/Q
                         net (fo=1, routed)           0.060    -0.438    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rs_remote_fail_i/data_sync0
    SLICE_X100Y275       FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rs_remote_fail_i/data_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         0.827    -0.630    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rs_remote_fail_i/s_axi_aclk
    SLICE_X100Y275       FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rs_remote_fail_i/data_sync1_reg/C
                         clock pessimism              0.032    -0.599    
    SLICE_X100Y275       FDRE (Hold_fdre_C_D)         0.047    -0.552    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/rs_remote_fail_i/data_sync1_reg
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/tx_dcm_lock_i/data_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/tx_dcm_lock_i/data_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.633ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.870    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.170 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.230    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.204 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         0.603    -0.601    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/tx_dcm_lock_i/s_axi_aclk
    SLICE_X92Y276        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/tx_dcm_lock_i/data_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y276        FDRE (Prop_fdre_C_Q)         0.100    -0.501 r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/tx_dcm_lock_i/data_sync0_reg/Q
                         net (fo=1, routed)           0.060    -0.440    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/tx_dcm_lock_i/data_sync0
    SLICE_X92Y276        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/tx_dcm_lock_i/data_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         0.824    -0.633    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/tx_dcm_lock_i/s_axi_aclk
    SLICE_X92Y276        FDRE                                         r  mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/tx_dcm_lock_i/data_sync1_reg/C
                         clock pessimism              0.033    -0.601    
    SLICE_X92Y276        FDRE (Hold_fdre_C_D)         0.047    -0.554    mac_subsystem/inst/xmac/inst/bd_9a86_xmac_0_core/control_block/USE_MAN.register_block/tx_dcm_lock_i/data_sync1_reg
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y10  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/DRPCLK
Min Period        n/a     BUFG/I                n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0        clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0    n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y1      clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C                n/a            0.750         10.000      9.250      SLICE_X121Y275       s_axi_reset_gen/reset_async0_reg/C
Min Period        n/a     FDPE/C                n/a            0.750         10.000      9.250      SLICE_X121Y275       s_axi_reset_gen/reset_async2_reg/C
Min Period        n/a     FDPE/C                n/a            0.750         10.000      9.250      SLICE_X121Y275       s_axi_reset_gen/reset_async4_reg/C
Min Period        n/a     FDRE/C                n/a            0.750         10.000      9.250      SLICE_X121Y276       s_axi_reset_gen/reset_sync0_reg/C
Min Period        n/a     FDRE/C                n/a            0.750         10.000      9.250      SLICE_X99Y280        mac_config/FSM_onehot_mdio_access_sm_reg[3]/C
Min Period        n/a     FDRE/C                n/a            0.750         10.000      9.250      SLICE_X100Y283       mac_config/FSM_sequential_axi_state_reg[0]/C
Min Period        n/a     FDRE/C                n/a            0.750         10.000      9.250      SLICE_X98Y281        mac_config/addr_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1      clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X99Y280        mac_config/FSM_onehot_mdio_access_sm_reg[3]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X99Y280        mac_config/FSM_onehot_mdio_access_sm_reg[3]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X100Y283       mac_config/FSM_sequential_axi_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X98Y281        mac_config/addr_reg[8]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X98Y281        mac_config/addr_reg[8]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X100Y278       mac_config/axi_access_sm_reg[1]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X93Y281        mac_config/axi_rd_data_reg[8]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X93Y281        mac_config/axi_rd_data_reg[9]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X100Y282       mac_config/axi_wr_data_reg[5]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X100Y279       mac_config/mdio_wr_data_reg[20]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X100Y283       mac_config/FSM_sequential_axi_state_reg[0]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X100Y283       mac_config/FSM_sequential_axi_state_reg[3]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X100Y278       mac_config/axi_access_sm_reg[0]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X100Y278       mac_config/axi_access_sm_reg[1]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X94Y281        mac_config/axi_rd_data_reg[0]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X93Y281        mac_config/axi_rd_data_reg[10]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X93Y281        mac_config/axi_rd_data_reg[11]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X94Y281        mac_config/axi_rd_data_reg[12]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X94Y280        mac_config/axi_rd_data_reg[13]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X94Y281        mac_config/axi_rd_data_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen
  To Clock:  clkfbout_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y2    clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sfp_refclkp
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        5.735ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.575ns  (logic 0.204ns (35.451%)  route 0.371ns (64.549%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y274                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X44Y274        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.371     0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X44Y277        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X44Y277        FDCE (Setup_fdce_C_D)       -0.090     6.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.310    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.743ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.647ns  (logic 0.223ns (34.492%)  route 0.424ns (65.508%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y274                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X43Y274        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.424     0.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X44Y277        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X44Y277        FDCE (Setup_fdce_C_D)       -0.010     6.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.390    
                         arrival time                          -0.647    
  -------------------------------------------------------------------
                         slack                                  5.743    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.594ns  (logic 0.223ns (37.558%)  route 0.371ns (62.442%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y270                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X40Y270        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.371     0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X40Y271        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X40Y271        FDCE (Setup_fdce_C_D)       -0.009     6.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.391    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.836ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.473ns  (logic 0.204ns (43.155%)  route 0.269ns (56.845%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y270                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X40Y270        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.269     0.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X39Y271        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X39Y271        FDCE (Setup_fdce_C_D)       -0.091     6.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.309    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  5.836    

Slack (MET) :             5.851ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.539ns  (logic 0.223ns (41.360%)  route 0.316ns (58.640%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y274                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X45Y274        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.316     0.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X44Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X44Y275        FDCE (Setup_fdce_C_D)       -0.010     6.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.390    
                         arrival time                          -0.539    
  -------------------------------------------------------------------
                         slack                                  5.851    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.501ns  (logic 0.223ns (44.510%)  route 0.278ns (55.490%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y270                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X40Y270        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.278     0.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X40Y271        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X40Y271        FDCE (Setup_fdce_C_D)       -0.010     6.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.390    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.531ns  (logic 0.259ns (48.800%)  route 0.272ns (51.200%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y270                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X38Y270        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.272     0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X38Y271        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X38Y271        FDCE (Setup_fdce_C_D)        0.021     6.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.427ns  (logic 0.223ns (52.236%)  route 0.204ns (47.764%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y274                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X44Y274        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.204     0.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X44Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X44Y275        FDCE (Setup_fdce_C_D)       -0.009     6.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.391    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  5.964    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  sfp_refclkp

Setup :            0  Failing Endpoints,  Worst Slack       32.393ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.393ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_refclkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.515ns  (logic 0.204ns (39.632%)  route 0.311ns (60.368%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y275                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X44Y275        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.311     0.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X44Y274        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X44Y274        FDCE (Setup_fdce_C_D)       -0.092    32.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.908    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                 32.393    

Slack (MET) :             32.401ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_refclkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.590ns  (logic 0.223ns (37.785%)  route 0.367ns (62.215%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y275                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X44Y275        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.367     0.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X44Y273        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X44Y273        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                 32.401    

Slack (MET) :             32.420ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_refclkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.571ns  (logic 0.223ns (39.052%)  route 0.348ns (60.948%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y275                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X45Y275        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.348     0.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X45Y274        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X45Y274        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                 32.420    

Slack (MET) :             32.442ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_refclkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.548ns  (logic 0.259ns (47.277%)  route 0.289ns (52.723%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y271                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X38Y271        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.289     0.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X39Y270        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X39Y270        FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                 32.442    

Slack (MET) :             32.463ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_refclkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.528ns  (logic 0.223ns (42.258%)  route 0.305ns (57.742%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y275                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X44Y275        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.305     0.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X44Y274        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X44Y274        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                 32.463    

Slack (MET) :             32.465ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_refclkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.526ns  (logic 0.259ns (49.264%)  route 0.267ns (50.736%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y271                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X38Y271        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.267     0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X39Y270        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X39Y270        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                 32.465    

Slack (MET) :             32.489ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_refclkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.502ns  (logic 0.223ns (44.390%)  route 0.279ns (55.610%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y271                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X39Y271        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.279     0.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X39Y270        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X39Y270        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                 32.489    

Slack (MET) :             32.491ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_refclkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.499ns  (logic 0.223ns (44.663%)  route 0.276ns (55.337%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y271                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X41Y271        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.276     0.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X40Y270        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X40Y270        FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                 32.491    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_refclkp
  To Clock:  clk_out1_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            s_axi_reset_gen/reset_async0_reg/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.619ns  (logic 0.302ns (48.818%)  route 0.317ns (51.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.735ns
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       MaxDelay Path 8.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.119     3.474    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.378     4.945    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/coreclk
    SLICE_X118Y275       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y275       FDRE (Prop_fdre_C_Q)         0.259     5.204 f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/Q
                         net (fo=3, routed)           0.108     5.312    s_axi_reset_gen/led_OBUF[0]
    SLICE_X119Y275       LUT3 (Prop_lut3_I2_O)        0.043     5.355 f  s_axi_reset_gen/reset_async0_i_1/O
                         net (fo=5, routed)           0.209     5.564    s_axi_reset_gen/aresetn
    SLICE_X121Y275       FDPE                                         f  s_axi_reset_gen/reset_async0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    AD12                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     9.721    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     2.962 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     4.967    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.050 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         1.215     6.265    s_axi_reset_gen/clk_out1
    SLICE_X121Y275       FDPE                                         r  s_axi_reset_gen/reset_async0_reg/C
                         clock pessimism              0.000     6.265    
                         clock uncertainty           -0.156     6.109    
    SLICE_X121Y275       FDPE (Recov_fdpe_C_PRE)     -0.178     5.931    s_axi_reset_gen/reset_async0_reg
  -------------------------------------------------------------------
                         required time                          5.931    
                         arrival time                          -5.564    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            s_axi_reset_gen/reset_async1_reg/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.619ns  (logic 0.302ns (48.818%)  route 0.317ns (51.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.735ns
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       MaxDelay Path 8.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.119     3.474    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.378     4.945    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/coreclk
    SLICE_X118Y275       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y275       FDRE (Prop_fdre_C_Q)         0.259     5.204 f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/Q
                         net (fo=3, routed)           0.108     5.312    s_axi_reset_gen/led_OBUF[0]
    SLICE_X119Y275       LUT3 (Prop_lut3_I2_O)        0.043     5.355 f  s_axi_reset_gen/reset_async0_i_1/O
                         net (fo=5, routed)           0.209     5.564    s_axi_reset_gen/aresetn
    SLICE_X121Y275       FDPE                                         f  s_axi_reset_gen/reset_async1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    AD12                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     9.721    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     2.962 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     4.967    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.050 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         1.215     6.265    s_axi_reset_gen/clk_out1
    SLICE_X121Y275       FDPE                                         r  s_axi_reset_gen/reset_async1_reg/C
                         clock pessimism              0.000     6.265    
                         clock uncertainty           -0.156     6.109    
    SLICE_X121Y275       FDPE (Recov_fdpe_C_PRE)     -0.178     5.931    s_axi_reset_gen/reset_async1_reg
  -------------------------------------------------------------------
                         required time                          5.931    
                         arrival time                          -5.564    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            s_axi_reset_gen/reset_async2_reg/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.619ns  (logic 0.302ns (48.818%)  route 0.317ns (51.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.735ns
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       MaxDelay Path 8.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.119     3.474    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.378     4.945    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/coreclk
    SLICE_X118Y275       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y275       FDRE (Prop_fdre_C_Q)         0.259     5.204 f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/Q
                         net (fo=3, routed)           0.108     5.312    s_axi_reset_gen/led_OBUF[0]
    SLICE_X119Y275       LUT3 (Prop_lut3_I2_O)        0.043     5.355 f  s_axi_reset_gen/reset_async0_i_1/O
                         net (fo=5, routed)           0.209     5.564    s_axi_reset_gen/aresetn
    SLICE_X121Y275       FDPE                                         f  s_axi_reset_gen/reset_async2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    AD12                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     9.721    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     2.962 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     4.967    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.050 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         1.215     6.265    s_axi_reset_gen/clk_out1
    SLICE_X121Y275       FDPE                                         r  s_axi_reset_gen/reset_async2_reg/C
                         clock pessimism              0.000     6.265    
                         clock uncertainty           -0.156     6.109    
    SLICE_X121Y275       FDPE (Recov_fdpe_C_PRE)     -0.178     5.931    s_axi_reset_gen/reset_async2_reg
  -------------------------------------------------------------------
                         required time                          5.931    
                         arrival time                          -5.564    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            s_axi_reset_gen/reset_async3_reg/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.619ns  (logic 0.302ns (48.818%)  route 0.317ns (51.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.735ns
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       MaxDelay Path 8.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.119     3.474    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.378     4.945    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/coreclk
    SLICE_X118Y275       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y275       FDRE (Prop_fdre_C_Q)         0.259     5.204 f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/Q
                         net (fo=3, routed)           0.108     5.312    s_axi_reset_gen/led_OBUF[0]
    SLICE_X119Y275       LUT3 (Prop_lut3_I2_O)        0.043     5.355 f  s_axi_reset_gen/reset_async0_i_1/O
                         net (fo=5, routed)           0.209     5.564    s_axi_reset_gen/aresetn
    SLICE_X121Y275       FDPE                                         f  s_axi_reset_gen/reset_async3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    AD12                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     9.721    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     2.962 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     4.967    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.050 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         1.215     6.265    s_axi_reset_gen/clk_out1
    SLICE_X121Y275       FDPE                                         r  s_axi_reset_gen/reset_async3_reg/C
                         clock pessimism              0.000     6.265    
                         clock uncertainty           -0.156     6.109    
    SLICE_X121Y275       FDPE (Recov_fdpe_C_PRE)     -0.178     5.931    s_axi_reset_gen/reset_async3_reg
  -------------------------------------------------------------------
                         required time                          5.931    
                         arrival time                          -5.564    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            s_axi_reset_gen/reset_async4_reg/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.619ns  (logic 0.302ns (48.818%)  route 0.317ns (51.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.735ns
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       MaxDelay Path 8.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.119     3.474    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.378     4.945    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/coreclk
    SLICE_X118Y275       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y275       FDRE (Prop_fdre_C_Q)         0.259     5.204 f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/Q
                         net (fo=3, routed)           0.108     5.312    s_axi_reset_gen/led_OBUF[0]
    SLICE_X119Y275       LUT3 (Prop_lut3_I2_O)        0.043     5.355 f  s_axi_reset_gen/reset_async0_i_1/O
                         net (fo=5, routed)           0.209     5.564    s_axi_reset_gen/aresetn
    SLICE_X121Y275       FDPE                                         f  s_axi_reset_gen/reset_async4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    AD12                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     9.721    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     2.962 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     4.967    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.050 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         1.215     6.265    s_axi_reset_gen/clk_out1
    SLICE_X121Y275       FDPE                                         r  s_axi_reset_gen/reset_async4_reg/C
                         clock pessimism              0.000     6.265    
                         clock uncertainty           -0.156     6.109    
    SLICE_X121Y275       FDPE (Recov_fdpe_C_PRE)     -0.178     5.931    s_axi_reset_gen/reset_async4_reg
  -------------------------------------------------------------------
                         required time                          5.931    
                         arrival time                          -5.564    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        1.017ns  (logic 0.223ns (21.922%)  route 0.794ns (78.078%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y282                                    0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[15]/C
    SLICE_X119Y282       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[15]/Q
                         net (fo=1, routed)           0.794     1.017    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg[15]
    SLICE_X138Y280       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X138Y280       FDRE (Setup_fdre_C_D)        0.000     3.100    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]
  -------------------------------------------------------------------
                         required time                          3.100    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                  2.083    

Slack (MET) :             2.089ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        1.031ns  (logic 0.223ns (21.638%)  route 0.808ns (78.362%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y278                                    0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[7]/C
    SLICE_X124Y278       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[7]/Q
                         net (fo=1, routed)           0.808     1.031    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg[7]
    SLICE_X138Y277       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X138Y277       FDRE (Setup_fdre_C_D)        0.020     3.120    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[7]
  -------------------------------------------------------------------
                         required time                          3.120    
                         arrival time                          -1.031    
  -------------------------------------------------------------------
                         slack                                  2.089    

Slack (MET) :             2.140ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.981ns  (logic 0.259ns (26.411%)  route 0.722ns (73.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y285                                    0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[11]/C
    SLICE_X126Y285       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[11]/Q
                         net (fo=1, routed)           0.722     0.981    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg[11]
    SLICE_X138Y280       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X138Y280       FDRE (Setup_fdre_C_D)        0.021     3.121    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[11]
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -0.981    
  -------------------------------------------------------------------
                         slack                                  2.140    

Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.921ns  (logic 0.259ns (28.115%)  route 0.662ns (71.885%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y285                                    0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[4]/C
    SLICE_X126Y285       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[4]/Q
                         net (fo=1, routed)           0.662     0.921    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg[4]
    SLICE_X138Y280       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X138Y280       FDRE (Setup_fdre_C_D)        0.011     3.111    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[4]
  -------------------------------------------------------------------
                         required time                          3.111    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.287ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.835ns  (logic 0.223ns (26.701%)  route 0.612ns (73.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y278                                    0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[6]/C
    SLICE_X124Y278       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[6]/Q
                         net (fo=1, routed)           0.612     0.835    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg[6]
    SLICE_X138Y277       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X138Y277       FDRE (Setup_fdre_C_D)        0.022     3.122    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[6]
  -------------------------------------------------------------------
                         required time                          3.122    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                  2.287    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sfp_refclkp
  To Clock:  clk_out1_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        2.452ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.452ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            s_axi_reset_gen/reset_async0_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.146ns (49.555%)  route 0.149ns (50.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.541     0.982    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.008 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.610     1.618    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/coreclk
    SLICE_X118Y275       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y275       FDRE (Prop_fdre_C_Q)         0.118     1.736 f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/Q
                         net (fo=3, routed)           0.059     1.795    s_axi_reset_gen/led_OBUF[0]
    SLICE_X119Y275       LUT3 (Prop_lut3_I2_O)        0.028     1.823 f  s_axi_reset_gen/reset_async0_i_1/O
                         net (fo=5, routed)           0.090     1.913    s_axi_reset_gen/aresetn
    SLICE_X121Y275       FDPE                                         f  s_axi_reset_gen/reset_async0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         0.834    -0.623    s_axi_reset_gen/clk_out1
    SLICE_X121Y275       FDPE                                         r  s_axi_reset_gen/reset_async0_reg/C
                         clock pessimism              0.000    -0.623    
                         clock uncertainty            0.156    -0.467    
    SLICE_X121Y275       FDPE (Remov_fdpe_C_PRE)     -0.072    -0.539    s_axi_reset_gen/reset_async0_reg
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.452ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            s_axi_reset_gen/reset_async1_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.146ns (49.555%)  route 0.149ns (50.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.541     0.982    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.008 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.610     1.618    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/coreclk
    SLICE_X118Y275       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y275       FDRE (Prop_fdre_C_Q)         0.118     1.736 f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/Q
                         net (fo=3, routed)           0.059     1.795    s_axi_reset_gen/led_OBUF[0]
    SLICE_X119Y275       LUT3 (Prop_lut3_I2_O)        0.028     1.823 f  s_axi_reset_gen/reset_async0_i_1/O
                         net (fo=5, routed)           0.090     1.913    s_axi_reset_gen/aresetn
    SLICE_X121Y275       FDPE                                         f  s_axi_reset_gen/reset_async1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         0.834    -0.623    s_axi_reset_gen/clk_out1
    SLICE_X121Y275       FDPE                                         r  s_axi_reset_gen/reset_async1_reg/C
                         clock pessimism              0.000    -0.623    
                         clock uncertainty            0.156    -0.467    
    SLICE_X121Y275       FDPE (Remov_fdpe_C_PRE)     -0.072    -0.539    s_axi_reset_gen/reset_async1_reg
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.452ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            s_axi_reset_gen/reset_async2_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.146ns (49.555%)  route 0.149ns (50.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.541     0.982    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.008 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.610     1.618    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/coreclk
    SLICE_X118Y275       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y275       FDRE (Prop_fdre_C_Q)         0.118     1.736 f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/Q
                         net (fo=3, routed)           0.059     1.795    s_axi_reset_gen/led_OBUF[0]
    SLICE_X119Y275       LUT3 (Prop_lut3_I2_O)        0.028     1.823 f  s_axi_reset_gen/reset_async0_i_1/O
                         net (fo=5, routed)           0.090     1.913    s_axi_reset_gen/aresetn
    SLICE_X121Y275       FDPE                                         f  s_axi_reset_gen/reset_async2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         0.834    -0.623    s_axi_reset_gen/clk_out1
    SLICE_X121Y275       FDPE                                         r  s_axi_reset_gen/reset_async2_reg/C
                         clock pessimism              0.000    -0.623    
                         clock uncertainty            0.156    -0.467    
    SLICE_X121Y275       FDPE (Remov_fdpe_C_PRE)     -0.072    -0.539    s_axi_reset_gen/reset_async2_reg
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.452ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            s_axi_reset_gen/reset_async3_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.146ns (49.555%)  route 0.149ns (50.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.541     0.982    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.008 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.610     1.618    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/coreclk
    SLICE_X118Y275       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y275       FDRE (Prop_fdre_C_Q)         0.118     1.736 f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/Q
                         net (fo=3, routed)           0.059     1.795    s_axi_reset_gen/led_OBUF[0]
    SLICE_X119Y275       LUT3 (Prop_lut3_I2_O)        0.028     1.823 f  s_axi_reset_gen/reset_async0_i_1/O
                         net (fo=5, routed)           0.090     1.913    s_axi_reset_gen/aresetn
    SLICE_X121Y275       FDPE                                         f  s_axi_reset_gen/reset_async3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         0.834    -0.623    s_axi_reset_gen/clk_out1
    SLICE_X121Y275       FDPE                                         r  s_axi_reset_gen/reset_async3_reg/C
                         clock pessimism              0.000    -0.623    
                         clock uncertainty            0.156    -0.467    
    SLICE_X121Y275       FDPE (Remov_fdpe_C_PRE)     -0.072    -0.539    s_axi_reset_gen/reset_async3_reg
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.452ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            s_axi_reset_gen/reset_async4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.146ns (49.555%)  route 0.149ns (50.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.541     0.982    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.008 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.610     1.618    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/coreclk
    SLICE_X118Y275       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y275       FDRE (Prop_fdre_C_Q)         0.118     1.736 f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_9a86_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/Q
                         net (fo=3, routed)           0.059     1.795    s_axi_reset_gen/led_OBUF[0]
    SLICE_X119Y275       LUT3 (Prop_lut3_I2_O)        0.028     1.823 f  s_axi_reset_gen/reset_async0_i_1/O
                         net (fo=5, routed)           0.090     1.913    s_axi_reset_gen/aresetn
    SLICE_X121Y275       FDPE                                         f  s_axi_reset_gen/reset_async4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clk/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.999    clk/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.494 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.487    clk/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.457 r  clk/inst/clkout1_buf/O
                         net (fo=677, routed)         0.834    -0.623    s_axi_reset_gen/clk_out1
    SLICE_X121Y275       FDPE                                         r  s_axi_reset_gen/reset_async4_reg/C
                         clock pessimism              0.000    -0.623    
                         clock uncertainty            0.156    -0.467    
    SLICE_X121Y275       FDPE (Remov_fdpe_C_PRE)     -0.072    -0.539    s_axi_reset_gen/reset_async4_reg
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  2.452    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.053ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.373ns (13.403%)  route 2.410ns (86.597%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 36.931 - 33.000 ) 
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.195     4.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y223        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y223        FDRE (Prop_fdre_C_Q)         0.204     4.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.861     5.412    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X51Y226        LUT4 (Prop_lut4_I0_O)        0.126     5.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.190     6.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X42Y251        LUT1 (Prop_lut1_I0_O)        0.043     6.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.359     7.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X43Y256        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.265    36.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y256        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.499    37.430    
                         clock uncertainty           -0.035    37.394    
    SLICE_X43Y256        FDCE (Recov_fdce_C_CLR)     -0.212    37.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.182    
                         arrival time                          -7.129    
  -------------------------------------------------------------------
                         slack                                 30.053    

Slack (MET) :             30.053ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.373ns (13.403%)  route 2.410ns (86.597%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 36.931 - 33.000 ) 
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.195     4.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y223        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y223        FDRE (Prop_fdre_C_Q)         0.204     4.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.861     5.412    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X51Y226        LUT4 (Prop_lut4_I0_O)        0.126     5.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.190     6.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X42Y251        LUT1 (Prop_lut1_I0_O)        0.043     6.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.359     7.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X43Y256        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.265    36.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y256        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.499    37.430    
                         clock uncertainty           -0.035    37.394    
    SLICE_X43Y256        FDCE (Recov_fdce_C_CLR)     -0.212    37.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.182    
                         arrival time                          -7.129    
  -------------------------------------------------------------------
                         slack                                 30.053    

Slack (MET) :             30.064ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.373ns (13.447%)  route 2.401ns (86.553%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 36.933 - 33.000 ) 
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.195     4.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y223        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y223        FDRE (Prop_fdre_C_Q)         0.204     4.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.861     5.412    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X51Y226        LUT4 (Prop_lut4_I0_O)        0.126     5.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.190     6.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X42Y251        LUT1 (Prop_lut1_I0_O)        0.043     6.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.350     7.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X41Y256        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.267    36.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X41Y256        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.499    37.432    
                         clock uncertainty           -0.035    37.396    
    SLICE_X41Y256        FDCE (Recov_fdce_C_CLR)     -0.212    37.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.184    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                 30.064    

Slack (MET) :             30.064ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.373ns (13.447%)  route 2.401ns (86.553%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 36.933 - 33.000 ) 
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.195     4.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y223        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y223        FDRE (Prop_fdre_C_Q)         0.204     4.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.861     5.412    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X51Y226        LUT4 (Prop_lut4_I0_O)        0.126     5.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.190     6.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X42Y251        LUT1 (Prop_lut1_I0_O)        0.043     6.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.350     7.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X41Y256        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.267    36.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X41Y256        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.499    37.432    
                         clock uncertainty           -0.035    37.396    
    SLICE_X41Y256        FDCE (Recov_fdce_C_CLR)     -0.212    37.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.184    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                 30.064    

Slack (MET) :             30.064ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.373ns (13.447%)  route 2.401ns (86.553%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 36.933 - 33.000 ) 
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.195     4.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y223        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y223        FDRE (Prop_fdre_C_Q)         0.204     4.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.861     5.412    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X51Y226        LUT4 (Prop_lut4_I0_O)        0.126     5.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.190     6.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X42Y251        LUT1 (Prop_lut1_I0_O)        0.043     6.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.350     7.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X41Y256        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.267    36.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X41Y256        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.499    37.432    
                         clock uncertainty           -0.035    37.396    
    SLICE_X41Y256        FDCE (Recov_fdce_C_CLR)     -0.212    37.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.184    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                 30.064    

Slack (MET) :             30.064ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.373ns (13.447%)  route 2.401ns (86.553%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 36.933 - 33.000 ) 
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.195     4.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y223        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y223        FDRE (Prop_fdre_C_Q)         0.204     4.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.861     5.412    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X51Y226        LUT4 (Prop_lut4_I0_O)        0.126     5.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.190     6.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X42Y251        LUT1 (Prop_lut1_I0_O)        0.043     6.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.350     7.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X41Y256        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.267    36.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X41Y256        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.499    37.432    
                         clock uncertainty           -0.035    37.396    
    SLICE_X41Y256        FDCE (Recov_fdce_C_CLR)     -0.212    37.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.184    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                 30.064    

Slack (MET) :             30.111ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.373ns (13.403%)  route 2.410ns (86.597%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 36.931 - 33.000 ) 
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.195     4.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y223        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y223        FDRE (Prop_fdre_C_Q)         0.204     4.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.861     5.412    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X51Y226        LUT4 (Prop_lut4_I0_O)        0.126     5.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.190     6.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X42Y251        LUT1 (Prop_lut1_I0_O)        0.043     6.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.359     7.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y256        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.265    36.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y256        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.499    37.430    
                         clock uncertainty           -0.035    37.394    
    SLICE_X42Y256        FDCE (Recov_fdce_C_CLR)     -0.154    37.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.240    
                         arrival time                          -7.129    
  -------------------------------------------------------------------
                         slack                                 30.111    

Slack (MET) :             30.111ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.373ns (13.403%)  route 2.410ns (86.597%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 36.931 - 33.000 ) 
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.195     4.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y223        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y223        FDRE (Prop_fdre_C_Q)         0.204     4.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.861     5.412    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X51Y226        LUT4 (Prop_lut4_I0_O)        0.126     5.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.190     6.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X42Y251        LUT1 (Prop_lut1_I0_O)        0.043     6.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.359     7.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y256        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.265    36.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y256        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.499    37.430    
                         clock uncertainty           -0.035    37.394    
    SLICE_X42Y256        FDCE (Recov_fdce_C_CLR)     -0.154    37.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.240    
                         arrival time                          -7.129    
  -------------------------------------------------------------------
                         slack                                 30.111    

Slack (MET) :             30.111ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.373ns (13.403%)  route 2.410ns (86.597%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 36.931 - 33.000 ) 
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.195     4.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y223        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y223        FDRE (Prop_fdre_C_Q)         0.204     4.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.861     5.412    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X51Y226        LUT4 (Prop_lut4_I0_O)        0.126     5.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.190     6.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X42Y251        LUT1 (Prop_lut1_I0_O)        0.043     6.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.359     7.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y256        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.265    36.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y256        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.499    37.430    
                         clock uncertainty           -0.035    37.394    
    SLICE_X42Y256        FDCE (Recov_fdce_C_CLR)     -0.154    37.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.240    
                         arrival time                          -7.129    
  -------------------------------------------------------------------
                         slack                                 30.111    

Slack (MET) :             30.111ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.373ns (13.403%)  route 2.410ns (86.597%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 36.931 - 33.000 ) 
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.059     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.195     4.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y223        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y223        FDRE (Prop_fdre_C_Q)         0.204     4.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.861     5.412    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X51Y226        LUT4 (Prop_lut4_I0_O)        0.126     5.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.190     6.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X42Y251        LUT1 (Prop_lut1_I0_O)        0.043     6.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.359     7.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y256        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.583    35.583    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.265    36.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y256        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.499    37.430    
                         clock uncertainty           -0.035    37.394    
    SLICE_X42Y256        FDCE (Recov_fdce_C_CLR)     -0.154    37.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.240    
                         arrival time                          -7.129    
  -------------------------------------------------------------------
                         slack                                 30.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.508%)  route 0.153ns (60.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.794ns
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.635     2.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y272        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y272        FDPE (Prop_fdpe_C_Q)         0.100     2.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.153     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X38Y271        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.858     2.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X38Y271        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.484     2.310    
    SLICE_X38Y271        FDCE (Remov_fdce_C_CLR)     -0.050     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.508%)  route 0.153ns (60.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.794ns
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.635     2.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y272        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y272        FDPE (Prop_fdpe_C_Q)         0.100     2.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.153     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X38Y271        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.858     2.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X38Y271        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.484     2.310    
    SLICE_X38Y271        FDCE (Remov_fdce_C_CLR)     -0.050     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.508%)  route 0.153ns (60.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.794ns
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.635     2.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y272        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y272        FDPE (Prop_fdpe_C_Q)         0.100     2.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.153     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X38Y271        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.858     2.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X38Y271        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.484     2.310    
    SLICE_X38Y271        FDCE (Remov_fdce_C_CLR)     -0.050     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.508%)  route 0.153ns (60.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.794ns
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.635     2.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y272        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y272        FDPE (Prop_fdpe_C_Q)         0.100     2.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.153     2.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X38Y271        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.858     2.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X38Y271        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.484     2.310    
    SLICE_X38Y271        FDCE (Remov_fdce_C_CLR)     -0.050     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.213%)  route 0.155ns (60.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.635     2.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y272        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y272        FDPE (Prop_fdpe_C_Q)         0.100     2.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.155     2.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X38Y272        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.857     2.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X38Y272        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.484     2.309    
    SLICE_X38Y272        FDCE (Remov_fdce_C_CLR)     -0.050     2.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.213%)  route 0.155ns (60.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.635     2.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y272        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y272        FDPE (Prop_fdpe_C_Q)         0.100     2.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.155     2.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X38Y272        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.857     2.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X38Y272        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.484     2.309    
    SLICE_X38Y272        FDPE (Remov_fdpe_C_PRE)     -0.052     2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.213%)  route 0.155ns (60.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.635     2.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y272        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y272        FDPE (Prop_fdpe_C_Q)         0.100     2.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.155     2.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X38Y272        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.857     2.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X38Y272        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.484     2.309    
    SLICE_X38Y272        FDPE (Remov_fdpe_C_PRE)     -0.052     2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.974%)  route 0.157ns (61.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.635     2.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y279        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y279        FDPE (Prop_fdpe_C_Q)         0.100     2.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.157     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X46Y280        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     2.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X46Y280        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.484     2.308    
    SLICE_X46Y280        FDPE (Remov_fdpe_C_PRE)     -0.052     2.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.256    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.105%)  route 0.149ns (59.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.635     2.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y272        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y272        FDPE (Prop_fdpe_C_Q)         0.100     2.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.149     2.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X41Y272        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.857     2.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X41Y272        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.484     2.309    
    SLICE_X41Y272        FDCE (Remov_fdce_C_CLR)     -0.069     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.105%)  route 0.149ns (59.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.619     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.635     2.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y272        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y272        FDPE (Prop_fdpe_C_Q)         0.100     2.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.149     2.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X41Y272        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.857     2.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X41Y272        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.484     2.309    
    SLICE_X41Y272        FDCE (Remov_fdce_C_CLR)     -0.069     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.289    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  To Clock:  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
                            (recovery check against rising-edge clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.223ns (43.380%)  route 0.291ns (56.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.404ns = ( 5.507 - 3.103 ) 
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         1.449     2.661    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X145Y292       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y292       FDRE (Prop_fdre_C_Q)         0.223     2.884 f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.291     3.175    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2
    SLICE_X145Y290       FDCE                                         f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     3.103 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     4.147    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.230 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         1.277     5.507    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK
    SLICE_X145Y290       FDCE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/C
                         clock pessimism              0.231     5.738    
                         clock uncertainty           -0.035     5.703    
    SLICE_X145Y290       FDCE (Recov_fdce_C_CLR)     -0.212     5.491    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg
  -------------------------------------------------------------------
                         required time                          5.491    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  2.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
                            (removal check against rising-edge clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.100ns (42.907%)  route 0.133ns (57.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         0.654     1.221    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X145Y292       FDRE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y292       FDRE (Prop_fdre_C_Q)         0.100     1.321 f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.133     1.454    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2
    SLICE_X145Y290       FDCE                                         f  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=203, routed)         0.880     1.491    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK
    SLICE_X145Y290       FDCE                                         r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/C
                         clock pessimism             -0.256     1.235    
    SLICE_X145Y290       FDCE (Remov_fdce_C_CLR)     -0.069     1.166    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.288    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sfp_refclkp
  To Clock:  sfp_refclkp

Setup :            0  Failing Endpoints,  Worst Slack        1.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.646ns  (required time - arrival time)
  Source:                 axis_reset_gen/reset_sync1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_refclkp rise@6.400ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.302ns (6.812%)  route 4.131ns (93.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.684ns = ( 10.084 - 6.400 ) 
    Source Clock Delay      (SCD):    4.792ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.119     3.474    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.225     4.792    axis_reset_gen/coreclk_out
    SLICE_X104Y234       FDRE                                         r  axis_reset_gen/reset_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y234       FDRE (Prop_fdre_C_Q)         0.259     5.051 r  axis_reset_gen/reset_sync1_reg/Q
                         net (fo=120, routed)         0.427     5.478    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/ip_rx_inst/rx_axis_areset
    SLICE_X96Y235        LUT1 (Prop_lut1_I0_O)        0.043     5.521 f  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/ip_rx_inst/mac_exist_i_1/O
                         net (fo=1891, routed)        3.704     9.226    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/SR[0]
    SLICE_X21Y232        FDCE                                         f  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      6.400     6.400 r  
    G8                                                0.000     6.400 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.044     8.862    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.945 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.139    10.084    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/rx_axis_aclk
    SLICE_X21Y232        FDCE                                         r  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[2]/C
                         clock pessimism              1.035    11.119    
                         clock uncertainty           -0.035    11.084    
    SLICE_X21Y232        FDCE (Recov_fdce_C_CLR)     -0.212    10.872    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[2]
  -------------------------------------------------------------------
                         required time                         10.872    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 axis_reset_gen/reset_sync1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_refclkp rise@6.400ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.302ns (6.831%)  route 4.119ns (93.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns = ( 10.083 - 6.400 ) 
    Source Clock Delay      (SCD):    4.792ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.119     3.474    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.225     4.792    axis_reset_gen/coreclk_out
    SLICE_X104Y234       FDRE                                         r  axis_reset_gen/reset_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y234       FDRE (Prop_fdre_C_Q)         0.259     5.051 r  axis_reset_gen/reset_sync1_reg/Q
                         net (fo=120, routed)         0.427     5.478    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/ip_rx_inst/rx_axis_areset
    SLICE_X96Y235        LUT1 (Prop_lut1_I0_O)        0.043     5.521 f  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/ip_rx_inst/mac_exist_i_1/O
                         net (fo=1891, routed)        3.692     9.213    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/SR[0]
    SLICE_X23Y231        FDCE                                         f  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      6.400     6.400 r  
    G8                                                0.000     6.400 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.044     8.862    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.945 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.138    10.083    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/rx_axis_aclk
    SLICE_X23Y231        FDCE                                         r  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[0]/C
                         clock pessimism              1.035    11.118    
                         clock uncertainty           -0.035    11.083    
    SLICE_X23Y231        FDCE (Recov_fdce_C_CLR)     -0.212    10.871    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.871    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 axis_reset_gen/reset_sync1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_refclkp rise@6.400ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.302ns (6.831%)  route 4.119ns (93.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns = ( 10.083 - 6.400 ) 
    Source Clock Delay      (SCD):    4.792ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.119     3.474    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.225     4.792    axis_reset_gen/coreclk_out
    SLICE_X104Y234       FDRE                                         r  axis_reset_gen/reset_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y234       FDRE (Prop_fdre_C_Q)         0.259     5.051 r  axis_reset_gen/reset_sync1_reg/Q
                         net (fo=120, routed)         0.427     5.478    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/ip_rx_inst/rx_axis_areset
    SLICE_X96Y235        LUT1 (Prop_lut1_I0_O)        0.043     5.521 f  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/ip_rx_inst/mac_exist_i_1/O
                         net (fo=1891, routed)        3.692     9.213    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/SR[0]
    SLICE_X23Y231        FDCE                                         f  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      6.400     6.400 r  
    G8                                                0.000     6.400 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.044     8.862    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.945 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.138    10.083    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/rx_axis_aclk
    SLICE_X23Y231        FDCE                                         r  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[1]/C
                         clock pessimism              1.035    11.118    
                         clock uncertainty           -0.035    11.083    
    SLICE_X23Y231        FDCE (Recov_fdce_C_CLR)     -0.212    10.871    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[1]
  -------------------------------------------------------------------
                         required time                         10.871    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 axis_reset_gen/reset_sync1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[5]/CLR
                            (recovery check against rising-edge clock sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_refclkp rise@6.400ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.302ns (6.831%)  route 4.119ns (93.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns = ( 10.083 - 6.400 ) 
    Source Clock Delay      (SCD):    4.792ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.119     3.474    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.225     4.792    axis_reset_gen/coreclk_out
    SLICE_X104Y234       FDRE                                         r  axis_reset_gen/reset_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y234       FDRE (Prop_fdre_C_Q)         0.259     5.051 r  axis_reset_gen/reset_sync1_reg/Q
                         net (fo=120, routed)         0.427     5.478    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/ip_rx_inst/rx_axis_areset
    SLICE_X96Y235        LUT1 (Prop_lut1_I0_O)        0.043     5.521 f  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/ip_rx_inst/mac_exist_i_1/O
                         net (fo=1891, routed)        3.692     9.213    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/SR[0]
    SLICE_X23Y231        FDCE                                         f  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      6.400     6.400 r  
    G8                                                0.000     6.400 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.044     8.862    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.945 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.138    10.083    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/rx_axis_aclk
    SLICE_X23Y231        FDCE                                         r  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[5]/C
                         clock pessimism              1.035    11.118    
                         clock uncertainty           -0.035    11.083    
    SLICE_X23Y231        FDCE (Recov_fdce_C_CLR)     -0.212    10.871    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[5]
  -------------------------------------------------------------------
                         required time                         10.871    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 axis_reset_gen/reset_sync1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[7]/CLR
                            (recovery check against rising-edge clock sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_refclkp rise@6.400ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.302ns (6.831%)  route 4.119ns (93.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns = ( 10.083 - 6.400 ) 
    Source Clock Delay      (SCD):    4.792ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.119     3.474    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.225     4.792    axis_reset_gen/coreclk_out
    SLICE_X104Y234       FDRE                                         r  axis_reset_gen/reset_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y234       FDRE (Prop_fdre_C_Q)         0.259     5.051 r  axis_reset_gen/reset_sync1_reg/Q
                         net (fo=120, routed)         0.427     5.478    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/ip_rx_inst/rx_axis_areset
    SLICE_X96Y235        LUT1 (Prop_lut1_I0_O)        0.043     5.521 f  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/ip_rx_inst/mac_exist_i_1/O
                         net (fo=1891, routed)        3.692     9.213    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/SR[0]
    SLICE_X23Y231        FDCE                                         f  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      6.400     6.400 r  
    G8                                                0.000     6.400 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.044     8.862    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.945 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.138    10.083    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/rx_axis_aclk
    SLICE_X23Y231        FDCE                                         r  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[7]/C
                         clock pessimism              1.035    11.118    
                         clock uncertainty           -0.035    11.083    
    SLICE_X23Y231        FDCE (Recov_fdce_C_CLR)     -0.212    10.871    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.871    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.668ns  (required time - arrival time)
  Source:                 axis_reset_gen/reset_sync1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[9]/CLR
                            (recovery check against rising-edge clock sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_refclkp rise@6.400ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 0.302ns (6.806%)  route 4.135ns (93.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.685ns = ( 10.085 - 6.400 ) 
    Source Clock Delay      (SCD):    4.792ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.119     3.474    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.225     4.792    axis_reset_gen/coreclk_out
    SLICE_X104Y234       FDRE                                         r  axis_reset_gen/reset_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y234       FDRE (Prop_fdre_C_Q)         0.259     5.051 r  axis_reset_gen/reset_sync1_reg/Q
                         net (fo=120, routed)         0.427     5.478    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/ip_rx_inst/rx_axis_areset
    SLICE_X96Y235        LUT1 (Prop_lut1_I0_O)        0.043     5.521 f  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/ip_rx_inst/mac_exist_i_1/O
                         net (fo=1891, routed)        3.708     9.230    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/SR[0]
    SLICE_X22Y233        FDCE                                         f  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      6.400     6.400 r  
    G8                                                0.000     6.400 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.044     8.862    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.945 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.140    10.085    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/rx_axis_aclk
    SLICE_X22Y233        FDCE                                         r  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[9]/C
                         clock pessimism              1.035    11.120    
                         clock uncertainty           -0.035    11.085    
    SLICE_X22Y233        FDCE (Recov_fdce_C_CLR)     -0.187    10.898    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[9]
  -------------------------------------------------------------------
                         required time                         10.898    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 axis_reset_gen/reset_sync1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_refclkp rise@6.400ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.302ns (6.812%)  route 4.131ns (93.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.684ns = ( 10.084 - 6.400 ) 
    Source Clock Delay      (SCD):    4.792ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.119     3.474    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.225     4.792    axis_reset_gen/coreclk_out
    SLICE_X104Y234       FDRE                                         r  axis_reset_gen/reset_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y234       FDRE (Prop_fdre_C_Q)         0.259     5.051 r  axis_reset_gen/reset_sync1_reg/Q
                         net (fo=120, routed)         0.427     5.478    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/ip_rx_inst/rx_axis_areset
    SLICE_X96Y235        LUT1 (Prop_lut1_I0_O)        0.043     5.521 f  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/ip_rx_inst/mac_exist_i_1/O
                         net (fo=1891, routed)        3.704     9.226    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/SR[0]
    SLICE_X20Y232        FDCE                                         f  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      6.400     6.400 r  
    G8                                                0.000     6.400 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.044     8.862    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.945 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.139    10.084    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/rx_axis_aclk
    SLICE_X20Y232        FDCE                                         r  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[4]/C
                         clock pessimism              1.035    11.119    
                         clock uncertainty           -0.035    11.084    
    SLICE_X20Y232        FDCE (Recov_fdce_C_CLR)     -0.187    10.897    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[4]
  -------------------------------------------------------------------
                         required time                         10.897    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 axis_reset_gen/reset_sync1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[8]/CLR
                            (recovery check against rising-edge clock sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_refclkp rise@6.400ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 0.302ns (6.806%)  route 4.135ns (93.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.685ns = ( 10.085 - 6.400 ) 
    Source Clock Delay      (SCD):    4.792ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.119     3.474    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.225     4.792    axis_reset_gen/coreclk_out
    SLICE_X104Y234       FDRE                                         r  axis_reset_gen/reset_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y234       FDRE (Prop_fdre_C_Q)         0.259     5.051 r  axis_reset_gen/reset_sync1_reg/Q
                         net (fo=120, routed)         0.427     5.478    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/ip_rx_inst/rx_axis_areset
    SLICE_X96Y235        LUT1 (Prop_lut1_I0_O)        0.043     5.521 f  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/ip_rx_inst/mac_exist_i_1/O
                         net (fo=1891, routed)        3.708     9.230    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/SR[0]
    SLICE_X22Y233        FDCE                                         f  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      6.400     6.400 r  
    G8                                                0.000     6.400 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.044     8.862    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.945 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.140    10.085    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/rx_axis_aclk
    SLICE_X22Y233        FDCE                                         r  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[8]/C
                         clock pessimism              1.035    11.120    
                         clock uncertainty           -0.035    11.085    
    SLICE_X22Y233        FDCE (Recov_fdce_C_CLR)     -0.154    10.931    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[8]
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.704ns  (required time - arrival time)
  Source:                 axis_reset_gen/reset_sync1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[10]/CLR
                            (recovery check against rising-edge clock sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_refclkp rise@6.400ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.302ns (6.812%)  route 4.131ns (93.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.684ns = ( 10.084 - 6.400 ) 
    Source Clock Delay      (SCD):    4.792ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.119     3.474    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.225     4.792    axis_reset_gen/coreclk_out
    SLICE_X104Y234       FDRE                                         r  axis_reset_gen/reset_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y234       FDRE (Prop_fdre_C_Q)         0.259     5.051 r  axis_reset_gen/reset_sync1_reg/Q
                         net (fo=120, routed)         0.427     5.478    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/ip_rx_inst/rx_axis_areset
    SLICE_X96Y235        LUT1 (Prop_lut1_I0_O)        0.043     5.521 f  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/ip_rx_inst/mac_exist_i_1/O
                         net (fo=1891, routed)        3.704     9.226    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/SR[0]
    SLICE_X20Y232        FDCE                                         f  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      6.400     6.400 r  
    G8                                                0.000     6.400 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.044     8.862    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.945 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.139    10.084    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/rx_axis_aclk
    SLICE_X20Y232        FDCE                                         r  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[10]/C
                         clock pessimism              1.035    11.119    
                         clock uncertainty           -0.035    11.084    
    SLICE_X20Y232        FDCE (Recov_fdce_C_CLR)     -0.154    10.930    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[10]
  -------------------------------------------------------------------
                         required time                         10.930    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.704ns  (required time - arrival time)
  Source:                 axis_reset_gen/reset_sync1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_refclkp rise@6.400ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.302ns (6.812%)  route 4.131ns (93.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.684ns = ( 10.084 - 6.400 ) 
    Source Clock Delay      (SCD):    4.792ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.119     3.474    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.567 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.225     4.792    axis_reset_gen/coreclk_out
    SLICE_X104Y234       FDRE                                         r  axis_reset_gen/reset_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y234       FDRE (Prop_fdre_C_Q)         0.259     5.051 r  axis_reset_gen/reset_sync1_reg/Q
                         net (fo=120, routed)         0.427     5.478    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/ip_rx_inst/rx_axis_areset
    SLICE_X96Y235        LUT1 (Prop_lut1_I0_O)        0.043     5.521 f  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/ip_rx_inst/mac_exist_i_1/O
                         net (fo=1891, routed)        3.704     9.226    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/SR[0]
    SLICE_X20Y232        FDCE                                         f  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      6.400     6.400 r  
    G8                                                0.000     6.400 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.044     8.862    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.945 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       1.139    10.084    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/rx_axis_aclk
    SLICE_X20Y232        FDCE                                         r  udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[3]/C
                         clock pessimism              1.035    11.119    
                         clock uncertainty           -0.035    11.084    
    SLICE_X20Y232        FDCE (Recov_fdce_C_CLR)     -0.154    10.930    udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_length_fifo/fifo_inst/raddr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.930    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  1.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_refclkp rise@0.000ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.386%)  route 0.107ns (51.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.541     0.982    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.008 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.631     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y274        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y274        FDPE (Prop_fdpe_C_Q)         0.100     1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.107     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X43Y274        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.581     1.313    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.343 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.850     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X43Y274        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.528     1.665    
    SLICE_X43Y274        FDCE (Remov_fdce_C_CLR)     -0.069     1.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_refclkp rise@0.000ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.114%)  route 0.149ns (59.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.541     0.982    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.008 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.631     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y274        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y274        FDPE (Prop_fdpe_C_Q)         0.100     1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.149     1.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X42Y274        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.581     1.313    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.343 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.850     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X42Y274        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.528     1.665    
    SLICE_X42Y274        FDCE (Remov_fdce_C_CLR)     -0.050     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_refclkp rise@0.000ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.114%)  route 0.149ns (59.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.541     0.982    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.008 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.631     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y274        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y274        FDPE (Prop_fdpe_C_Q)         0.100     1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.149     1.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X42Y274        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.581     1.313    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.343 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.850     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X42Y274        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.528     1.665    
    SLICE_X42Y274        FDCE (Remov_fdce_C_CLR)     -0.050     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_refclkp rise@0.000ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.114%)  route 0.149ns (59.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.541     0.982    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.008 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.631     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y274        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y274        FDPE (Prop_fdpe_C_Q)         0.100     1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.149     1.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X42Y274        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.581     1.313    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.343 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.850     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X42Y274        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.528     1.665    
    SLICE_X42Y274        FDCE (Remov_fdce_C_CLR)     -0.050     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_refclkp rise@0.000ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.114%)  route 0.149ns (59.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.541     0.982    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.008 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.631     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y274        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y274        FDPE (Prop_fdpe_C_Q)         0.100     1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.149     1.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X42Y274        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.581     1.313    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.343 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.850     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X42Y274        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.528     1.665    
    SLICE_X42Y274        FDCE (Remov_fdce_C_CLR)     -0.050     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_refclkp rise@0.000ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.114%)  route 0.149ns (59.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.541     0.982    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.008 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.631     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y274        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y274        FDPE (Prop_fdpe_C_Q)         0.100     1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.149     1.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X42Y274        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.581     1.313    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.343 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.850     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X42Y274        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.528     1.665    
    SLICE_X42Y274        FDPE (Remov_fdpe_C_PRE)     -0.052     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_refclkp rise@0.000ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.734%)  route 0.145ns (59.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.541     0.982    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.008 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.637     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y268        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y268        FDPE (Prop_fdpe_C_Q)         0.100     1.745 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.145     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X41Y268        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.581     1.313    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.343 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.859     2.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X41Y268        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.528     1.674    
    SLICE_X41Y268        FDCE (Remov_fdce_C_CLR)     -0.069     1.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_refclkp rise@0.000ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.496%)  route 0.160ns (61.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.541     0.982    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.008 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.631     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y274        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y274        FDPE (Prop_fdpe_C_Q)         0.100     1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.160     1.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X44Y273        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.581     1.313    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.343 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.851     2.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X44Y273        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.528     1.666    
    SLICE_X44Y273        FDCE (Remov_fdce_C_CLR)     -0.069     1.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_refclkp rise@0.000ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.496%)  route 0.160ns (61.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.541     0.982    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.008 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.631     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y274        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y274        FDPE (Prop_fdpe_C_Q)         0.100     1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.160     1.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X44Y273        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.581     1.313    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.343 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.851     2.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X44Y273        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.528     1.666    
    SLICE_X44Y273        FDCE (Remov_fdce_C_CLR)     -0.069     1.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock sfp_refclkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_refclkp rise@0.000ns - sfp_refclkp rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.496%)  route 0.160ns (61.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.541     0.982    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.008 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.631     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y274        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y274        FDPE (Prop_fdpe_C_Q)         0.100     1.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.160     1.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X44Y273        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_refclkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sfp_refclkp (IN)
                         net (fo=0)                   0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.581     1.313    mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.343 r  mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=13237, routed)       0.851     2.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X44Y273        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.528     1.666    
    SLICE_X44Y273        FDCE (Remov_fdce_C_CLR)     -0.069     1.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.302    





