0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/Assignment 1/Mini-ALU/Mini-ALU.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/Assignment 1/Mini-ALU/Mini-ALU.srcs/sim_1/new/tb_mini_alu.v,1742162903,verilog,,,,tb_mini_alu,,,,,,,,
C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/Assignment 1/Mini-ALU/Mini-ALU.srcs/sources_1/new/mini_alu.v,1742159001,verilog,,C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/Lab E/six_bit_ripple_adder.v,,mini_alu,,,,,,,,
C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/Lab E/full_adder.v,1741300492,verilog,,C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/Assignment 1/Mini-ALU/Mini-ALU.srcs/sources_1/new/mini_alu.v,,FullAdder,,,,,,,,
C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/Lab E/six_bit_ripple_adder.v,1741300492,verilog,,C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/Assignment 1/Mini-ALU/Mini-ALU.srcs/sim_1/new/tb_mini_alu.v,,six_bit_ripple_adder,,,,,,,,
