// intel_rtile_cxl_top_cxltyp2_ed.v

// Generated using ACDS version 24.3 212

`timescale 1 ps / 1 ps
module intel_rtile_cxl_top_cxltyp2_ed (
		input  wire         refclk0,                           //             refclk0.clk
		input  wire         refclk1,                           //             refclk1.clk
		input  wire         refclk4,                           //             refclk4.clk
		input  wire         resetn,                            //              resetn.reset_n
		input  wire         nInit_done,                        //          ninit_done.ninit_done
		output wire         pll_lock_o,                        //                 pll.pll_lock_o
		input  wire [1:0]   usr2ip_qos_devload,                //         qos_devload.usr2ip_qos_devload
		output wire         ip2hdm_clk,                        //          ip2hdm_clk.clk
		output wire         ip2hdm_reset_n,                    //      ip2hdm_reset_n.reset_n
		output wire         cxl_warm_rst_n,                    //      cxl_warm_rst_n.reset_n
		output wire         cxl_cold_rst_n,                    //      cxl_cold_rst_n.reset_n
		input  wire [63:0]  mc2ip_memsize,                     //            hdm_size.mem_size_t
		input  wire [15:0]  cxl_rx_n,                          //              cxl_rx.cxl_rx_n
		input  wire [15:0]  cxl_rx_p,                          //                    .cxl_rx_p
		output wire [15:0]  cxl_tx_n,                          //              cxl_tx.cxl_tx_n
		output wire [15:0]  cxl_tx_p,                          //                    .cxl_tx_p
		input  wire [4:0]   mc2ip_0_sr_status,                 //             mc2ip_0.mc_sr_status
		output wire         ip2cafu_quiesce_req,               //             quiesce.quiesce_req
		input  wire         cafu2ip_quiesce_ack,               //                    .quiesce_ack
		input  wire [11:0]  cafu2ip_aximm0_awid,               // axi2ccip_wraddr_ch0.awid
		input  wire [63:0]  cafu2ip_aximm0_awaddr,             //                    .awaddr
		input  wire [9:0]   cafu2ip_aximm0_awlen,              //                    .awlen
		input  wire [2:0]   cafu2ip_aximm0_awsize,             //                    .awsize
		input  wire [1:0]   cafu2ip_aximm0_awburst,            //                    .awburst
		input  wire [2:0]   cafu2ip_aximm0_awprot,             //                    .awprot
		input  wire [3:0]   cafu2ip_aximm0_awqos,              //                    .awqos
		input  wire [5:0]   cafu2ip_aximm0_awuser,             //                    .awuser
		input  wire         cafu2ip_aximm0_awvalid,            //                    .awvalid
		input  wire [3:0]   cafu2ip_aximm0_awcache,            //                    .awcache
		input  wire [1:0]   cafu2ip_aximm0_awlock,             //                    .awlock
		input  wire [3:0]   cafu2ip_aximm0_awregion,           //                    .awregion
		input  wire [5:0]   cafu2ip_aximm0_awatop,             //                    .awatop
		output wire         ip2cafu_aximm0_awready,            //                    .awready
		input  wire [11:0]  cafu2ip_aximm1_awid,               // axi2ccip_wraddr_ch1.awid
		input  wire [63:0]  cafu2ip_aximm1_awaddr,             //                    .awaddr
		input  wire [9:0]   cafu2ip_aximm1_awlen,              //                    .awlen
		input  wire [2:0]   cafu2ip_aximm1_awsize,             //                    .awsize
		input  wire [1:0]   cafu2ip_aximm1_awburst,            //                    .awburst
		input  wire [2:0]   cafu2ip_aximm1_awprot,             //                    .awprot
		input  wire [3:0]   cafu2ip_aximm1_awqos,              //                    .awqos
		input  wire [5:0]   cafu2ip_aximm1_awuser,             //                    .awuser
		input  wire         cafu2ip_aximm1_awvalid,            //                    .awvalid
		input  wire [3:0]   cafu2ip_aximm1_awcache,            //                    .awcache
		input  wire [1:0]   cafu2ip_aximm1_awlock,             //                    .awlock
		input  wire [3:0]   cafu2ip_aximm1_awregion,           //                    .awregion
		input  wire [5:0]   cafu2ip_aximm1_awatop,             //                    .awatop
		output wire         ip2cafu_aximm1_awready,            //                    .awready
		input  wire [511:0] cafu2ip_aximm0_wdata,              // axi2ccip_wrdata_ch0.wdata
		input  wire [63:0]  cafu2ip_aximm0_wstrb,              //                    .wstrb
		input  wire         cafu2ip_aximm0_wlast,              //                    .wlast
		input  wire         cafu2ip_aximm0_wuser,              //                    .wuser
		input  wire         cafu2ip_aximm0_wvalid,             //                    .wvalid
		output wire         ip2cafu_aximm0_wready,             //                    .wready
		input  wire [511:0] cafu2ip_aximm1_wdata,              // axi2ccip_wrdata_ch1.wdata
		input  wire [63:0]  cafu2ip_aximm1_wstrb,              //                    .wstrb
		input  wire         cafu2ip_aximm1_wlast,              //                    .wlast
		input  wire         cafu2ip_aximm1_wuser,              //                    .wuser
		input  wire         cafu2ip_aximm1_wvalid,             //                    .wvalid
		output wire         ip2cafu_aximm1_wready,             //                    .wready
		output wire [11:0]  ip2cafu_aximm0_bid,                //  axi2ccip_wrrsp_ch0.bid
		output wire [1:0]   ip2cafu_aximm0_bresp,              //                    .bresp
		output wire [3:0]   ip2cafu_aximm0_buser,              //                    .buser
		output wire         ip2cafu_aximm0_bvalid,             //                    .bvalid
		input  wire         cafu2ip_aximm0_bready,             //                    .bready
		output wire [11:0]  ip2cafu_aximm1_bid,                //  axi2ccip_wrrsp_ch1.bid
		output wire [1:0]   ip2cafu_aximm1_bresp,              //                    .bresp
		output wire [3:0]   ip2cafu_aximm1_buser,              //                    .buser
		output wire         ip2cafu_aximm1_bvalid,             //                    .bvalid
		input  wire         cafu2ip_aximm1_bready,             //                    .bready
		input  wire [11:0]  cafu2ip_aximm0_arid,               // axi2ccip_rdaddr_ch0.arid
		input  wire [63:0]  cafu2ip_aximm0_araddr,             //                    .araddr
		input  wire [9:0]   cafu2ip_aximm0_arlen,              //                    .arlen
		input  wire [2:0]   cafu2ip_aximm0_arsize,             //                    .arsize
		input  wire [1:0]   cafu2ip_aximm0_arburst,            //                    .arburst
		input  wire [2:0]   cafu2ip_aximm0_arprot,             //                    .arprot
		input  wire [3:0]   cafu2ip_aximm0_arqos,              //                    .arqos
		input  wire [5:0]   cafu2ip_aximm0_aruser,             //                    .aruser
		input  wire         cafu2ip_aximm0_arvalid,            //                    .arvalid
		input  wire [3:0]   cafu2ip_aximm0_arcache,            //                    .arcache
		input  wire [1:0]   cafu2ip_aximm0_arlock,             //                    .arlock
		input  wire [3:0]   cafu2ip_aximm0_arregion,           //                    .arregion
		output wire         ip2cafu_aximm0_arready,            //                    .arready
		input  wire [11:0]  cafu2ip_aximm1_arid,               // axi2ccip_rdaddr_ch1.arid
		input  wire [63:0]  cafu2ip_aximm1_araddr,             //                    .araddr
		input  wire [9:0]   cafu2ip_aximm1_arlen,              //                    .arlen
		input  wire [2:0]   cafu2ip_aximm1_arsize,             //                    .arsize
		input  wire [1:0]   cafu2ip_aximm1_arburst,            //                    .arburst
		input  wire [2:0]   cafu2ip_aximm1_arprot,             //                    .arprot
		input  wire [3:0]   cafu2ip_aximm1_arqos,              //                    .arqos
		input  wire [5:0]   cafu2ip_aximm1_aruser,             //                    .aruser
		input  wire         cafu2ip_aximm1_arvalid,            //                    .arvalid
		input  wire [3:0]   cafu2ip_aximm1_arcache,            //                    .arcache
		input  wire [1:0]   cafu2ip_aximm1_arlock,             //                    .arlock
		input  wire [3:0]   cafu2ip_aximm1_arregion,           //                    .arregion
		output wire         ip2cafu_aximm1_arready,            //                    .arready
		output wire [11:0]  ip2cafu_aximm0_rid,                //  axi2ccip_rdrsp_ch0.rid
		output wire [511:0] ip2cafu_aximm0_rdata,              //                    .rdata
		output wire [1:0]   ip2cafu_aximm0_rresp,              //                    .rresp
		output wire         ip2cafu_aximm0_rlast,              //                    .rlast
		output wire         ip2cafu_aximm0_ruser,              //                    .ruser
		output wire         ip2cafu_aximm0_rvalid,             //                    .rvalid
		input  wire         cafu2ip_aximm0_rready,             //                    .rready
		output wire [11:0]  ip2cafu_aximm1_rid,                //  axi2ccip_rdrsp_ch1.rid
		output wire [511:0] ip2cafu_aximm1_rdata,              //                    .rdata
		output wire [1:0]   ip2cafu_aximm1_rresp,              //                    .rresp
		output wire         ip2cafu_aximm1_rlast,              //                    .rlast
		output wire         ip2cafu_aximm1_ruser,              //                    .ruser
		output wire         ip2cafu_aximm1_rvalid,             //                    .rvalid
		input  wire         cafu2ip_aximm1_rready,             //                    .rready
		input  wire [95:0]  cafu2ip_csr0_cfg_if,               //       cafu_csr0_cfg.cafu2ip_cfg_if
		output wire [5:0]   ip2cafu_csr0_cfg_if,               //                    .ip2cafu_devsec
		output wire         ip2csr_avmm_clk,                   //             afu_csr.clk
		output wire         ip2csr_avmm_rstn,                  //                    .rst_n
		input  wire         csr2ip_avmm_waitrequest,           //                    .waitrequest
		input  wire [63:0]  csr2ip_avmm_readdata,              //                    .readdata
		input  wire         csr2ip_avmm_readdatavalid,         //                    .readdatavalid
		output wire [63:0]  ip2csr_avmm_writedata,             //                    .writedata
		output wire         ip2csr_avmm_poison,                //                    .poison
		output wire [21:0]  ip2csr_avmm_address,               //                    .address
		output wire         ip2csr_avmm_write,                 //                    .write
		output wire         ip2csr_avmm_read,                  //                    .read
		output wire [7:0]   ip2csr_avmm_byteenable,            //                    .byteenable
		output wire         ip2cafu_avmm_clk,                  //            cafu_csr.clk
		output wire         ip2cafu_avmm_rstn,                 //                    .rstn
		input  wire         cafu2ip_avmm_waitrequest,          //                    .waitrequest
		input  wire [63:0]  cafu2ip_avmm_readdata,             //                    .readdata
		input  wire         cafu2ip_avmm_readdatavalid,        //                    .readdatavalid
		output wire         ip2cafu_avmm_burstcount,           //                    .burstcount
		output wire [63:0]  ip2cafu_avmm_writedata,            //                    .writedata
		output wire         ip2cafu_avmm_poison,               //                    .poison
		output wire [21:0]  ip2cafu_avmm_address,              //                    .address
		output wire         ip2cafu_avmm_write,                //                    .write
		output wire         ip2cafu_avmm_read,                 //                    .read
		output wire [7:0]   ip2cafu_avmm_byteenable,           //                    .byteenable
		output wire [31:0]  ccv_afu_conf_base_addr_high,       //             ccv_afu.base_addr_high
		output wire         ccv_afu_conf_base_addr_high_valid, //                    .base_addr_high_valid
		output wire [27:0]  ccv_afu_conf_base_addr_low,        //                    .base_addr_low
		output wire         ccv_afu_conf_base_addr_low_valid,  //                    .base_addr_low_valid
		output wire [2:0]   pf0_max_payload_size,              //            ext_comp.pfo_mpss
		output wire [2:0]   pf0_max_read_request_size,         //                    .pf0_mrrs
		output wire         pf0_bus_master_en,                 //                    .pfo_bus_master_en
		output wire         pf0_memory_access_en,              //                    .pfo_mem_access_en
		output wire [2:0]   pf1_max_payload_size,              //                    .pf1_mpss
		output wire [2:0]   pf1_max_read_request_size,         //                    .pf1_mrrs
		output wire         pf1_bus_master_en,                 //                    .pf1_bus_master_en
		output wire         pf1_memory_access_en,              //                    .pf1_mem_access_en
		output wire         pf0_msix_enable,                   //  pf0_msix_interface.msix_enable
		output wire         pf0_msix_fn_mask,                  //                    .msix_fn_mask
		output wire         pf1_msix_enable,                   //  pf1_msix_interface.msix_enable
		output wire         pf1_msix_fn_mask,                  //                    .msix_fn_mask
		input  wire [63:0]  dev_serial_num,                    //                    .dev_serial_num
		input  wire         dev_serial_num_valid,              //                    .dev_serial_num_valid
		output wire         ip2uio_tx_ready,                   //          usr_tx_st0.ready
		input  wire         uio2ip_tx_st0_dvalid,              //                    .dvalid
		input  wire         uio2ip_tx_st0_sop,                 //                    .sop
		input  wire         uio2ip_tx_st0_eop,                 //                    .eop
		input  wire [255:0] uio2ip_tx_st0_data,                //                    .data
		input  wire [7:0]   uio2ip_tx_st0_data_parity,         //                    .data_parity
		input  wire [127:0] uio2ip_tx_st0_hdr,                 //                    .hdr
		input  wire [3:0]   uio2ip_tx_st0_hdr_parity,          //                    .hdr_parity
		input  wire         uio2ip_tx_st0_hvalid,              //                    .hvalid
		input  wire [31:0]  uio2ip_tx_st0_prefix,              //                    .prefix
		input  wire [0:0]   uio2ip_tx_st0_prefix_parity,       //                    .prefix_parity
		input  wire         uio2ip_tx_st0_pvalid,              //                    .pvalid
		input  wire [2:0]   uio2ip_tx_st0_empty,               //                    .empty
		input  wire         uio2ip_tx_st0_misc_parity,         //                    .misc_parity
		input  wire         uio2ip_tx_st1_dvalid,              //          usr_tx_st1.dvalid
		input  wire         uio2ip_tx_st1_sop,                 //                    .sop
		input  wire         uio2ip_tx_st1_eop,                 //                    .eop
		input  wire [255:0] uio2ip_tx_st1_data,                //                    .data
		input  wire [7:0]   uio2ip_tx_st1_data_parity,         //                    .data_parity
		input  wire [127:0] uio2ip_tx_st1_hdr,                 //                    .hdr
		input  wire [3:0]   uio2ip_tx_st1_hdr_parity,          //                    .hdr_parity
		input  wire         uio2ip_tx_st1_hvalid,              //                    .hvalid
		input  wire [31:0]  uio2ip_tx_st1_prefix,              //                    .prefix
		input  wire [0:0]   uio2ip_tx_st1_prefix_parity,       //                    .prefix_parity
		input  wire         uio2ip_tx_st1_pvalid,              //                    .pvalid
		input  wire [2:0]   uio2ip_tx_st1_empty,               //                    .empty
		input  wire         uio2ip_tx_st1_misc_parity,         //                    .misc_parity
		input  wire         uio2ip_tx_st2_dvalid,              //          usr_tx_st2.dvalid
		input  wire         uio2ip_tx_st2_sop,                 //                    .sop
		input  wire         uio2ip_tx_st2_eop,                 //                    .eop
		input  wire [255:0] uio2ip_tx_st2_data,                //                    .data
		input  wire [7:0]   uio2ip_tx_st2_data_parity,         //                    .data_parity
		input  wire [127:0] uio2ip_tx_st2_hdr,                 //                    .hdr
		input  wire [3:0]   uio2ip_tx_st2_hdr_parity,          //                    .hdr_parity
		input  wire         uio2ip_tx_st2_hvalid,              //                    .hvalid
		input  wire [31:0]  uio2ip_tx_st2_prefix,              //                    .prefix
		input  wire [0:0]   uio2ip_tx_st2_prefix_parity,       //                    .prefix_parity
		input  wire         uio2ip_tx_st2_pvalid,              //                    .pvalid
		input  wire [2:0]   uio2ip_tx_st2_empty,               //                    .empty
		input  wire         uio2ip_tx_st2_misc_parity,         //                    .misc_parity
		input  wire         uio2ip_tx_st3_dvalid,              //          usr_tx_st3.dvalid
		input  wire         uio2ip_tx_st3_sop,                 //                    .sop
		input  wire         uio2ip_tx_st3_eop,                 //                    .eop
		input  wire [255:0] uio2ip_tx_st3_data,                //                    .data
		input  wire [7:0]   uio2ip_tx_st3_data_parity,         //                    .data_parity
		input  wire [127:0] uio2ip_tx_st3_hdr,                 //                    .hdr
		input  wire [3:0]   uio2ip_tx_st3_hdr_parity,          //                    .hdr_parity
		input  wire         uio2ip_tx_st3_hvalid,              //                    .hvalid
		input  wire [31:0]  uio2ip_tx_st3_prefix,              //                    .prefix
		input  wire [0:0]   uio2ip_tx_st3_prefix_parity,       //                    .prefix_parity
		input  wire         uio2ip_tx_st3_pvalid,              //                    .pvalid
		input  wire [2:0]   uio2ip_tx_st3_empty,               //                    .empty
		input  wire         uio2ip_tx_st3_misc_parity,         //                    .misc_parity
		output wire [2:0]   ip2uio_tx_st_Hcrdt_update,         //           usr_tx_st.Hcrdt_update
		output wire [5:0]   ip2uio_tx_st_Hcrdt_update_cnt,     //                    .Hcrdt_update_cnt
		output wire [2:0]   ip2uio_tx_st_Hcrdt_init,           //                    .Hcrdt_init
		input  wire [2:0]   uio2ip_tx_st_Hcrdt_init_ack,       //                    .Hcrdt_init_ack
		output wire [2:0]   ip2uio_tx_st_Dcrdt_update,         //                    .Dcrdt_update
		output wire [11:0]  ip2uio_tx_st_Dcrdt_update_cnt,     //                    .Dcrdt_update_cnt
		output wire [2:0]   ip2uio_tx_st_Dcrdt_init,           //                    .Dcrdt_init
		input  wire [2:0]   uio2ip_tx_st_Dcrdt_init_ack,       //                    .Dcrdt_init_ack
		output wire         ip2uio_rx_st0_dvalid,              //         usr_rx_st_0.dvalid
		output wire         ip2uio_rx_st0_sop,                 //                    .sop
		output wire         ip2uio_rx_st0_eop,                 //                    .eop
		output wire         ip2uio_rx_st0_passthrough,         //                    .passthrough
		output wire [255:0] ip2uio_rx_st0_data,                //                    .data
		output wire [7:0]   ip2uio_rx_st0_data_parity,         //                    .data_parity
		output wire [127:0] ip2uio_rx_st0_hdr,                 //                    .hdr
		output wire [3:0]   ip2uio_rx_st0_hdr_parity,          //                    .hdr_parity
		output wire         ip2uio_rx_st0_hvalid,              //                    .hvalid
		output wire [31:0]  ip2uio_rx_st0_prefix,              //                    .prefix
		output wire [0:0]   ip2uio_rx_st0_prefix_parity,       //                    .prefix_parity
		output wire         ip2uio_rx_st0_pvalid,              //                    .pvalid
		output wire [2:0]   ip2uio_rx_st0_bar,                 //                    .bar
		output wire [2:0]   ip2uio_rx_st0_pfnum,               //                    .pfnum
		output wire         ip2uio_rx_st0_misc_parity,         //                    .misc_parity
		output wire [2:0]   ip2uio_rx_st0_empty,               //                    .empty
		output wire         ip2uio_rx_st1_dvalid,              //         usr_rx_st_1.dvalid
		output wire         ip2uio_rx_st1_sop,                 //                    .sop
		output wire         ip2uio_rx_st1_eop,                 //                    .eop
		output wire         ip2uio_rx_st1_passthrough,         //                    .passthrough
		output wire [255:0] ip2uio_rx_st1_data,                //                    .data
		output wire [7:0]   ip2uio_rx_st1_data_parity,         //                    .data_parity
		output wire [127:0] ip2uio_rx_st1_hdr,                 //                    .hdr
		output wire [3:0]   ip2uio_rx_st1_hdr_parity,          //                    .hdr_parity
		output wire         ip2uio_rx_st1_hvalid,              //                    .hvalid
		output wire [31:0]  ip2uio_rx_st1_prefix,              //                    .prefix
		output wire [0:0]   ip2uio_rx_st1_prefix_parity,       //                    .prefix_parity
		output wire         ip2uio_rx_st1_pvalid,              //                    .pvalid
		output wire [2:0]   ip2uio_rx_st1_bar,                 //                    .bar
		output wire [2:0]   ip2uio_rx_st1_pfnum,               //                    .pfnum
		output wire         ip2uio_rx_st1_misc_parity,         //                    .misc_parity
		output wire [2:0]   ip2uio_rx_st1_empty,               //                    .empty
		output wire         ip2uio_rx_st2_dvalid,              //         usr_rx_st_2.dvalid
		output wire         ip2uio_rx_st2_sop,                 //                    .sop
		output wire         ip2uio_rx_st2_eop,                 //                    .eop
		output wire         ip2uio_rx_st2_passthrough,         //                    .passthrough
		output wire [255:0] ip2uio_rx_st2_data,                //                    .data
		output wire [7:0]   ip2uio_rx_st2_data_parity,         //                    .data_parity
		output wire [127:0] ip2uio_rx_st2_hdr,                 //                    .hdr
		output wire [3:0]   ip2uio_rx_st2_hdr_parity,          //                    .hdr_parity
		output wire         ip2uio_rx_st2_hvalid,              //                    .hvalid
		output wire [31:0]  ip2uio_rx_st2_prefix,              //                    .prefix
		output wire [0:0]   ip2uio_rx_st2_prefix_parity,       //                    .prefix_parity
		output wire         ip2uio_rx_st2_pvalid,              //                    .pvalid
		output wire [2:0]   ip2uio_rx_st2_bar,                 //                    .bar
		output wire [2:0]   ip2uio_rx_st2_pfnum,               //                    .pfnum
		output wire         ip2uio_rx_st2_misc_parity,         //                    .misc_parity
		output wire [2:0]   ip2uio_rx_st2_empty,               //                    .empty
		output wire         ip2uio_rx_st3_dvalid,              //         usr_rx_st_3.dvalid
		output wire         ip2uio_rx_st3_sop,                 //                    .sop
		output wire         ip2uio_rx_st3_eop,                 //                    .eop
		output wire         ip2uio_rx_st3_passthrough,         //                    .passthrough
		output wire [255:0] ip2uio_rx_st3_data,                //                    .data
		output wire [7:0]   ip2uio_rx_st3_data_parity,         //                    .data_parity
		output wire [127:0] ip2uio_rx_st3_hdr,                 //                    .hdr
		output wire [3:0]   ip2uio_rx_st3_hdr_parity,          //                    .hdr_parity
		output wire         ip2uio_rx_st3_hvalid,              //                    .hvalid
		output wire [31:0]  ip2uio_rx_st3_prefix,              //                    .prefix
		output wire [0:0]   ip2uio_rx_st3_prefix_parity,       //                    .prefix_parity
		output wire         ip2uio_rx_st3_pvalid,              //                    .pvalid
		output wire [2:0]   ip2uio_rx_st3_bar,                 //                    .bar
		output wire [2:0]   ip2uio_rx_st3_pfnum,               //                    .pfnum
		output wire         ip2uio_rx_st3_misc_parity,         //                    .misc_parity
		output wire [2:0]   ip2uio_rx_st3_empty,               //                    .empty
		input  wire [2:0]   uio2ip_rx_st_Hcrdt_update,         //           usr_rx_st.Hcrdt_update
		input  wire [5:0]   uio2ip_rx_st_Hcrdt_update_cnt,     //                    .Hcrdt_update_cnt
		input  wire [2:0]   uio2ip_rx_st_Hcrdt_init,           //                    .Hcrdt_init
		output wire [2:0]   ip2uio_rx_st_Hcrdt_init_ack,       //                    .Hcrdt_init_ack
		input  wire [2:0]   uio2ip_rx_st_Dcrdt_update,         //                    .Dcrdt_update
		input  wire [11:0]  uio2ip_rx_st_Dcrdt_update_cnt,     //                    .Dcrdt_update_cnt
		input  wire [2:0]   uio2ip_rx_st_Dcrdt_init,           //                    .Dcrdt_init
		output wire [2:0]   ip2uio_rx_st_Dcrdt_init_ack,       //                    .Dcrdt_init_ack
		output wire [7:0]   ip2uio_bus_number,                 //                 uio.usr_bus_number
		output wire [4:0]   ip2uio_device_number,              //                    .usr_device_number
		output wire         ip2cafu_axistd0_tvalid,            //     ip2cafu_axistd0.td0_tvalid
		output wire [71:0]  ip2cafu_axistd0_tdata,             //                    .td0_tdata
		output wire [8:0]   ip2cafu_axistd0_tstrb,             //                    .td0_tstrb
		output wire [2:0]   ip2cafu_axistd0_tdest,             //                    .td0_tdest
		output wire [8:0]   ip2cafu_axistd0_tkeep,             //                    .td0_tkeep
		output wire         ip2cafu_axistd0_tlast,             //                    .td0_tlast
		output wire [7:0]   ip2cafu_axistd0_tid,               //                    .td0_tid
		output wire [7:0]   ip2cafu_axistd0_tuser,             //                    .td0_tuser
		input  wire         cafu2ip_axistd0_tready,            //                    .td0_tready
		output wire         ip2cafu_axisth0_tvalid,            //                    .th0_tvalid
		output wire [71:0]  ip2cafu_axisth0_tdata,             //                    .th0_tdata
		output wire [8:0]   ip2cafu_axisth0_tstrb,             //                    .th0_tstrb
		output wire [2:0]   ip2cafu_axisth0_tdest,             //                    .th0_tdest
		output wire [8:0]   ip2cafu_axisth0_tkeep,             //                    .th0_tkeep
		output wire         ip2cafu_axisth0_tlast,             //                    .th0_tlast
		output wire [7:0]   ip2cafu_axisth0_tid,               //                    .th0_tid
		output wire [7:0]   ip2cafu_axisth0_tuser,             //                    .th0_tuser
		input  wire         cafu2ip_axisth0_tready,            //                    .th0_tready
		input  wire         usr2ip_cxlreset_initiate,          //       cxl_reset_inf.cxlreset_initiate
		output wire         ip2usr_cxlreset_req,               //                    .cxlreset_req
		input  wire         usr2ip_cxlreset_ack,               //                    .cxlreset_ack
		output wire         ip2usr_cxlreset_error,             //                    .cxlreset_error
		output wire         ip2usr_cxlreset_complete,          //                    .cxlreset_complete
		input  wire         usr2ip_app_err_valid,              //         usr_err_inf.err_valid
		input  wire [31:0]  usr2ip_app_err_hdr,                //                    .err_hdr
		input  wire [13:0]  usr2ip_app_err_info,               //                    .err_info
		input  wire [2:0]   usr2ip_app_err_func_num,           //                    .err_fn_num
		output wire         ip2usr_app_err_ready,              //                    .err_rdy
		output wire         ip2usr_aermsg_correctable_valid,   //                    .aermsg_correctable_valid
		output wire         ip2usr_aermsg_uncorrectable_valid, //                    .aermsg_uncorrectable_valid
		output wire         ip2usr_aermsg_res,                 //                    .aermsg_res
		output wire         ip2usr_aermsg_bts,                 //                    .aermsg_bts
		output wire         ip2usr_aermsg_bds,                 //                    .aermsg_bds
		output wire         ip2usr_aermsg_rrs,                 //                    .aermsg_rrs
		output wire         ip2usr_aermsg_rtts,                //                    .aermsg_rtts
		output wire         ip2usr_aermsg_anes,                //                    .aermsg_anes
		output wire         ip2usr_aermsg_cies,                //                    .aermsg_cies
		output wire         ip2usr_aermsg_hlos,                //                    .aermsg_hlos
		output wire [1:0]   ip2usr_aermsg_fmt,                 //                    .aermsg_fmt
		output wire [4:0]   ip2usr_aermsg_type,                //                    .aermsg_type
		output wire [2:0]   ip2usr_aermsg_tc,                  //                    .aermsg_tc
		output wire         ip2usr_aermsg_ido,                 //                    .aermsg_ido
		output wire         ip2usr_aermsg_th,                  //                    .aermsg_th
		output wire         ip2usr_aermsg_td,                  //                    .aermsg_td
		output wire         ip2usr_aermsg_ep,                  //                    .aermsg_ep
		output wire         ip2usr_aermsg_ro,                  //                    .aermsg_ro
		output wire         ip2usr_aermsg_ns,                  //                    .aermsg_ns
		output wire [1:0]   ip2usr_aermsg_at,                  //                    .aermsg_at
		output wire [9:0]   ip2usr_aermsg_length,              //                    .aermsg_length
		output wire [95:0]  ip2usr_aermsg_header,              //                    .aermsg_header
		output wire         ip2usr_aermsg_und,                 //                    .aermsg_und
		output wire         ip2usr_aermsg_anf,                 //                    .aermsg_anf
		output wire         ip2usr_aermsg_dlpes,               //                    .aermsg_dlpes
		output wire         ip2usr_aermsg_sdes,                //                    .aermsg_sdes
		output wire [4:0]   ip2usr_aermsg_fep,                 //                    .aermsg_fep
		output wire         ip2usr_aermsg_pts,                 //                    .aermsg_pts
		output wire         ip2usr_aermsg_fcpes,               //                    .aermsg_fcpes
		output wire         ip2usr_aermsg_cts,                 //                    .aermsg_cts
		output wire         ip2usr_aermsg_cas,                 //                    .aermsg_cas
		output wire         ip2usr_aermsg_ucs,                 //                    .aermsg_ucs
		output wire         ip2usr_aermsg_ros,                 //                    .aermsg_ros
		output wire         ip2usr_aermsg_mts,                 //                    .aermsg_mts
		output wire         ip2usr_aermsg_uies,                //                    .aermsg_uies
		output wire         ip2usr_aermsg_mbts,                //                    .aermsg_mbts
		output wire         ip2usr_aermsg_aebs,                //                    .aermsg_aebs
		output wire         ip2usr_aermsg_tpbes,               //                    .aermsg_tpbes
		output wire         ip2usr_aermsg_ees,                 //                    .aermsg_ees
		output wire         ip2usr_aermsg_ures,                //                    .aermsg_ures
		output wire         ip2usr_aermsg_avs,                 //                    .aermsg_avs
		output wire         ip2usr_serr_out,                   //                    .serr_out
		output wire         ip2usr_debug_waitrequest,          //                    .dbg_waitreq
		output wire [31:0]  ip2usr_debug_readdata,             //                    .dbg_rddata
		output wire         ip2usr_debug_readdatavalid,        //                    .dbg_drvalid
		input  wire [31:0]  usr2ip_debug_writedata,            //                    .dbg_wrad
		input  wire [31:0]  usr2ip_debug_address,              //                    .dbg_add
		input  wire         usr2ip_debug_write,                //                    .dbg_wrt
		input  wire         usr2ip_debug_read,                 //                    .dbg_read
		input  wire [3:0]   usr2ip_debug_byteenable,           //                    .dbg_byten
		output wire         ip2hdm_aximm0_awvalid,             //       ip2hdm_aximm0.awvalid
		output wire [7:0]   ip2hdm_aximm0_awid,                //                    .awid
		output wire [51:0]  ip2hdm_aximm0_awaddr,              //                    .awaddr
		output wire [9:0]   ip2hdm_aximm0_awlen,               //                    .awlen
		output wire [3:0]   ip2hdm_aximm0_awregion,            //                    .awregion
		output wire         ip2hdm_aximm0_awuser,              //                    .awuser
		output wire [2:0]   ip2hdm_aximm0_awsize,              //                    .awsize
		output wire [1:0]   ip2hdm_aximm0_awburst,             //                    .awburst
		output wire [2:0]   ip2hdm_aximm0_awprot,              //                    .awport
		output wire [3:0]   ip2hdm_aximm0_awqos,               //                    .awqos
		output wire [3:0]   ip2hdm_aximm0_awcache,             //                    .awcache
		output wire [1:0]   ip2hdm_aximm0_awlock,              //                    .awlock
		input  wire         hdm2ip_aximm0_awready,             //                    .awready
		output wire         ip2hdm_aximm0_wvalid,              //                    .wvalid
		output wire [511:0] ip2hdm_aximm0_wdata,               //                    .wdata
		output wire [63:0]  ip2hdm_aximm0_wstrb,               //                    .wstrb
		output wire         ip2hdm_aximm0_wlast,               //                    .wlast
		output wire         ip2hdm_aximm0_wuser,               //                    .wuser
		input  wire         hdm2ip_aximm0_wready,              //                    .wready
		input  wire         hdm2ip_aximm0_bvalid,              //                    .bvlaid
		input  wire [7:0]   hdm2ip_aximm0_bid,                 //                    .bid
		input  wire         hdm2ip_aximm0_buser,               //                    .buser
		input  wire [1:0]   hdm2ip_aximm0_bresp,               //                    .brsp
		output wire         ip2hdm_aximm0_bready,              //                    .bready
		output wire         ip2hdm_aximm0_arvalid,             //                    .arvalid
		output wire [7:0]   ip2hdm_aximm0_arid,                //                    .arid
		output wire [51:0]  ip2hdm_aximm0_araddr,              //                    .araddr
		output wire [9:0]   ip2hdm_aximm0_arlen,               //                    .arlen
		output wire [3:0]   ip2hdm_aximm0_arregion,            //                    .arregion
		output wire         ip2hdm_aximm0_aruser,              //                    .aruser
		output wire [2:0]   ip2hdm_aximm0_arsize,              //                    .arsize
		output wire [1:0]   ip2hdm_aximm0_arburst,             //                    .arburst
		output wire [2:0]   ip2hdm_aximm0_arprot,              //                    .arport
		output wire [3:0]   ip2hdm_aximm0_arqos,               //                    .arqos
		output wire [3:0]   ip2hdm_aximm0_arcache,             //                    .arcache
		output wire [1:0]   ip2hdm_aximm0_arlock,              //                    .arlock
		input  wire         hdm2ip_aximm0_arready,             //                    .arready
		input  wire         hdm2ip_aximm0_rvalid,              //                    .rvalid
		input  wire         hdm2ip_aximm0_rlast,               //                    .rlast
		input  wire [7:0]   hdm2ip_aximm0_rid,                 //                    .rid
		input  wire [511:0] hdm2ip_aximm0_rdata,               //                    .rdata
		input  wire         hdm2ip_aximm0_ruser,               //                    .ruser
		input  wire [1:0]   hdm2ip_aximm0_rresp,               //                    .rresp
		output wire         ip2hdm_aximm0_rready,              //                    .rready
		output wire         ip2usr_gpf_ph2_req_o,              //             gpf_ph2.gpf_req
		input  wire         usr2ip_gpf_ph2_ack_i,              //                    .gpf_ack
		input  wire [1:0]   usr2ip_cache_evict_policy,         //         cache_evict.cache_evict_policy
		output wire         phy_sys_ial_0__pipe_Reset_l,       //     pipe_mode_rtile.if_phy_sys_ial_0__pipe_Reset_l
		output wire         phy_sys_ial_1__pipe_Reset_l,       //                    .if_phy_sys_ial_1__pipe_Reset_l
		output wire         phy_sys_ial_2__pipe_Reset_l,       //                    .if_phy_sys_ial_2__pipe_Reset_l
		output wire         phy_sys_ial_3__pipe_Reset_l,       //                    .if_phy_sys_ial_3__pipe_Reset_l
		output wire         phy_sys_ial_4__pipe_Reset_l,       //                    .if_phy_sys_ial_4__pipe_Reset_l
		output wire         phy_sys_ial_5__pipe_Reset_l,       //                    .if_phy_sys_ial_5__pipe_Reset_l
		output wire         phy_sys_ial_6__pipe_Reset_l,       //                    .if_phy_sys_ial_6__pipe_Reset_l
		output wire         phy_sys_ial_7__pipe_Reset_l,       //                    .if_phy_sys_ial_7__pipe_Reset_l
		output wire         phy_sys_ial_8__pipe_Reset_l,       //                    .if_phy_sys_ial_8__pipe_Reset_l
		output wire         phy_sys_ial_9__pipe_Reset_l,       //                    .if_phy_sys_ial_9__pipe_Reset_l
		output wire         phy_sys_ial_10__pipe_Reset_l,      //                    .if_phy_sys_ial_10__pipe_Reset_l
		output wire         phy_sys_ial_11__pipe_Reset_l,      //                    .if_phy_sys_ial_11__pipe_Reset_l
		output wire         phy_sys_ial_12__pipe_Reset_l,      //                    .if_phy_sys_ial_12__pipe_Reset_l
		output wire         phy_sys_ial_13__pipe_Reset_l,      //                    .if_phy_sys_ial_13__pipe_Reset_l
		output wire         phy_sys_ial_14__pipe_Reset_l,      //                    .if_phy_sys_ial_14__pipe_Reset_l
		output wire         phy_sys_ial_15__pipe_Reset_l,      //                    .if_phy_sys_ial_15__pipe_Reset_l
		output wire         o_phy_0_pipe_TxDataValid,          //                    .if_o_phy_0_pipe_TxDataValid
		output wire [39:0]  o_phy_0_pipe_TxData,               //                    .if_o_phy_0_pipe_TxData
		output wire         o_phy_0_pipe_TxDetRxLpbk,          //                    .if_o_phy_0_pipe_TxDetRxLpbk
		output wire [3:0]   o_phy_0_pipe_TxElecIdle,           //                    .if_o_phy_0_pipe_TxElecIdle
		output wire [3:0]   o_phy_0_pipe_PowerDown,            //                    .if_o_phy_0_pipe_PowerDown
		output wire [2:0]   o_phy_0_pipe_Rate,                 //                    .if_o_phy_0_pipe_Rate
		output wire         o_phy_0_pipe_PclkChangeAck,        //                    .if_o_phy_0_pipe_PclkChangeAck
		output wire [2:0]   o_phy_0_pipe_PCLKRate,             //                    .if_o_phy_0_pipe_PCLKRate
		output wire [1:0]   o_phy_0_pipe_Width,                //                    .if_o_phy_0_pipe_Width
		output wire         o_phy_0_pipe_PCLK,                 //                    .if_o_phy_0_pipe_PCLK
		output wire         o_phy_0_pipe_rxelecidle_disable,   //                    .if_o_phy_0_pipe_rxelecidle_disable
		output wire         o_phy_0_pipe_txcmnmode_disable,    //                    .if_o_phy_0_pipe_txcmnmode_disable
		output wire         o_phy_0_pipe_srisenable,           //                    .if_o_phy_0_pipe_srisenable
		input  wire         i_phy_0_pipe_RxClk,                //                    .if_i_phy_0_pipe_RxClk
		input  wire         i_phy_0_pipe_RxValid,              //                    .if_i_phy_0_pipe_RxValid
		input  wire [39:0]  i_phy_0_pipe_RxData,               //                    .if_i_phy_0_pipe_RxData
		input  wire         i_phy_0_pipe_RxElecIdle,           //                    .if_i_phy_0_pipe_RxElecIdle
		input  wire [2:0]   i_phy_0_pipe_RxStatus,             //                    .if_i_phy_0_pipe_RxStatus
		input  wire         i_phy_0_pipe_RxStandbyStatus,      //                    .if_i_phy_0_pipe_RxStandbyStatus
		output wire         o_phy_0_pipe_RxStandby,            //                    .if_o_phy_0_pipe_RxStandby
		output wire         o_phy_0_pipe_RxTermination,        //                    .if_o_phy_0_pipe_RxTermination
		output wire [1:0]   o_phy_0_pipe_RxWidth,              //                    .if_o_phy_0_pipe_RxWidth
		input  wire         i_phy_0_pipe_PhyStatus,            //                    .if_i_phy_0_pipe_PhyStatus
		input  wire         i_phy_0_pipe_PclkChangeOk,         //                    .if_i_phy_0_pipe_PclkChangeOk
		output wire [7:0]   o_phy_0_pipe_M2P_MessageBus,       //                    .if_o_phy_0_pipe_M2P_MessageBus
		input  wire [7:0]   i_phy_0_pipe_P2M_MessageBus,       //                    .if_i_phy_0_pipe_P2M_MessageBus
		output wire         o_phy_1_pipe_TxDataValid,          //                    .if_o_phy_1_pipe_TxDataValid
		output wire [39:0]  o_phy_1_pipe_TxData,               //                    .if_o_phy_1_pipe_TxData
		output wire         o_phy_1_pipe_TxDetRxLpbk,          //                    .if_o_phy_1_pipe_TxDetRxLpbk
		output wire [3:0]   o_phy_1_pipe_TxElecIdle,           //                    .if_o_phy_1_pipe_TxElecIdle
		output wire [3:0]   o_phy_1_pipe_PowerDown,            //                    .if_o_phy_1_pipe_PowerDown
		output wire [2:0]   o_phy_1_pipe_Rate,                 //                    .if_o_phy_1_pipe_Rate
		output wire         o_phy_1_pipe_PclkChangeAck,        //                    .if_o_phy_1_pipe_PclkChangeAck
		output wire [2:0]   o_phy_1_pipe_PCLKRate,             //                    .if_o_phy_1_pipe_PCLKRate
		output wire [1:0]   o_phy_1_pipe_Width,                //                    .if_o_phy_1_pipe_Width
		output wire         o_phy_1_pipe_PCLK,                 //                    .if_o_phy_1_pipe_PCLK
		output wire         o_phy_1_pipe_rxelecidle_disable,   //                    .if_o_phy_1_pipe_rxelecidle_disable
		output wire         o_phy_1_pipe_txcmnmode_disable,    //                    .if_o_phy_1_pipe_txcmnmode_disable
		output wire         o_phy_1_pipe_srisenable,           //                    .if_o_phy_1_pipe_srisenable
		input  wire         i_phy_1_pipe_RxClk,                //                    .if_i_phy_1_pipe_RxClk
		input  wire         i_phy_1_pipe_RxValid,              //                    .if_i_phy_1_pipe_RxValid
		input  wire [39:0]  i_phy_1_pipe_RxData,               //                    .if_i_phy_1_pipe_RxData
		input  wire         i_phy_1_pipe_RxElecIdle,           //                    .if_i_phy_1_pipe_RxElecIdle
		input  wire [2:0]   i_phy_1_pipe_RxStatus,             //                    .if_i_phy_1_pipe_RxStatus
		input  wire         i_phy_1_pipe_RxStandbyStatus,      //                    .if_i_phy_1_pipe_RxStandbyStatus
		output wire         o_phy_1_pipe_RxStandby,            //                    .if_o_phy_1_pipe_RxStandby
		output wire         o_phy_1_pipe_RxTermination,        //                    .if_o_phy_1_pipe_RxTermination
		output wire [1:0]   o_phy_1_pipe_RxWidth,              //                    .if_o_phy_1_pipe_RxWidth
		input  wire         i_phy_1_pipe_PhyStatus,            //                    .if_i_phy_1_pipe_PhyStatus
		input  wire         i_phy_1_pipe_PclkChangeOk,         //                    .if_i_phy_1_pipe_PclkChangeOk
		output wire [7:0]   o_phy_1_pipe_M2P_MessageBus,       //                    .if_o_phy_1_pipe_M2P_MessageBus
		input  wire [7:0]   i_phy_1_pipe_P2M_MessageBus,       //                    .if_i_phy_1_pipe_P2M_MessageBus
		output wire         o_phy_2_pipe_TxDataValid,          //                    .if_o_phy_2_pipe_TxDataValid
		output wire [39:0]  o_phy_2_pipe_TxData,               //                    .if_o_phy_2_pipe_TxData
		output wire         o_phy_2_pipe_TxDetRxLpbk,          //                    .if_o_phy_2_pipe_TxDetRxLpbk
		output wire [3:0]   o_phy_2_pipe_TxElecIdle,           //                    .if_o_phy_2_pipe_TxElecIdle
		output wire [3:0]   o_phy_2_pipe_PowerDown,            //                    .if_o_phy_2_pipe_PowerDown
		output wire [2:0]   o_phy_2_pipe_Rate,                 //                    .if_o_phy_2_pipe_Rate
		output wire         o_phy_2_pipe_PclkChangeAck,        //                    .if_o_phy_2_pipe_PclkChangeAck
		output wire [2:0]   o_phy_2_pipe_PCLKRate,             //                    .if_o_phy_2_pipe_PCLKRate
		output wire [1:0]   o_phy_2_pipe_Width,                //                    .if_o_phy_2_pipe_Width
		output wire         o_phy_2_pipe_PCLK,                 //                    .if_o_phy_2_pipe_PCLK
		output wire         o_phy_2_pipe_rxelecidle_disable,   //                    .if_o_phy_2_pipe_rxelecidle_disable
		output wire         o_phy_2_pipe_txcmnmode_disable,    //                    .if_o_phy_2_pipe_txcmnmode_disable
		output wire         o_phy_2_pipe_srisenable,           //                    .if_o_phy_2_pipe_srisenable
		input  wire         i_phy_2_pipe_RxClk,                //                    .if_i_phy_2_pipe_RxClk
		input  wire         i_phy_2_pipe_RxValid,              //                    .if_i_phy_2_pipe_RxValid
		input  wire [39:0]  i_phy_2_pipe_RxData,               //                    .if_i_phy_2_pipe_RxData
		input  wire         i_phy_2_pipe_RxElecIdle,           //                    .if_i_phy_2_pipe_RxElecIdle
		input  wire [2:0]   i_phy_2_pipe_RxStatus,             //                    .if_i_phy_2_pipe_RxStatus
		input  wire         i_phy_2_pipe_RxStandbyStatus,      //                    .if_i_phy_2_pipe_RxStandbyStatus
		output wire         o_phy_2_pipe_RxStandby,            //                    .if_o_phy_2_pipe_RxStandby
		output wire         o_phy_2_pipe_RxTermination,        //                    .if_o_phy_2_pipe_RxTermination
		output wire [1:0]   o_phy_2_pipe_RxWidth,              //                    .if_o_phy_2_pipe_RxWidth
		input  wire         i_phy_2_pipe_PhyStatus,            //                    .if_i_phy_2_pipe_PhyStatus
		input  wire         i_phy_2_pipe_PclkChangeOk,         //                    .if_i_phy_2_pipe_PclkChangeOk
		output wire [7:0]   o_phy_2_pipe_M2P_MessageBus,       //                    .if_o_phy_2_pipe_M2P_MessageBus
		input  wire [7:0]   i_phy_2_pipe_P2M_MessageBus,       //                    .if_i_phy_2_pipe_P2M_MessageBus
		output wire         o_phy_3_pipe_TxDataValid,          //                    .if_o_phy_3_pipe_TxDataValid
		output wire [39:0]  o_phy_3_pipe_TxData,               //                    .if_o_phy_3_pipe_TxData
		output wire         o_phy_3_pipe_TxDetRxLpbk,          //                    .if_o_phy_3_pipe_TxDetRxLpbk
		output wire [3:0]   o_phy_3_pipe_TxElecIdle,           //                    .if_o_phy_3_pipe_TxElecIdle
		output wire [3:0]   o_phy_3_pipe_PowerDown,            //                    .if_o_phy_3_pipe_PowerDown
		output wire [2:0]   o_phy_3_pipe_Rate,                 //                    .if_o_phy_3_pipe_Rate
		output wire         o_phy_3_pipe_PclkChangeAck,        //                    .if_o_phy_3_pipe_PclkChangeAck
		output wire [2:0]   o_phy_3_pipe_PCLKRate,             //                    .if_o_phy_3_pipe_PCLKRate
		output wire [1:0]   o_phy_3_pipe_Width,                //                    .if_o_phy_3_pipe_Width
		output wire         o_phy_3_pipe_PCLK,                 //                    .if_o_phy_3_pipe_PCLK
		output wire         o_phy_3_pipe_rxelecidle_disable,   //                    .if_o_phy_3_pipe_rxelecidle_disable
		output wire         o_phy_3_pipe_txcmnmode_disable,    //                    .if_o_phy_3_pipe_txcmnmode_disable
		output wire         o_phy_3_pipe_srisenable,           //                    .if_o_phy_3_pipe_srisenable
		input  wire         i_phy_3_pipe_RxClk,                //                    .if_i_phy_3_pipe_RxClk
		input  wire         i_phy_3_pipe_RxValid,              //                    .if_i_phy_3_pipe_RxValid
		input  wire [39:0]  i_phy_3_pipe_RxData,               //                    .if_i_phy_3_pipe_RxData
		input  wire         i_phy_3_pipe_RxElecIdle,           //                    .if_i_phy_3_pipe_RxElecIdle
		input  wire [2:0]   i_phy_3_pipe_RxStatus,             //                    .if_i_phy_3_pipe_RxStatus
		input  wire         i_phy_3_pipe_RxStandbyStatus,      //                    .if_i_phy_3_pipe_RxStandbyStatus
		output wire         o_phy_3_pipe_RxStandby,            //                    .if_o_phy_3_pipe_RxStandby
		output wire         o_phy_3_pipe_RxTermination,        //                    .if_o_phy_3_pipe_RxTermination
		output wire [1:0]   o_phy_3_pipe_RxWidth,              //                    .if_o_phy_3_pipe_RxWidth
		input  wire         i_phy_3_pipe_PhyStatus,            //                    .if_i_phy_3_pipe_PhyStatus
		input  wire         i_phy_3_pipe_PclkChangeOk,         //                    .if_i_phy_3_pipe_PclkChangeOk
		output wire [7:0]   o_phy_3_pipe_M2P_MessageBus,       //                    .if_o_phy_3_pipe_M2P_MessageBus
		input  wire [7:0]   i_phy_3_pipe_P2M_MessageBus,       //                    .if_i_phy_3_pipe_P2M_MessageBus
		output wire         o_phy_4_pipe_TxDataValid,          //                    .if_o_phy_4_pipe_TxDataValid
		output wire [39:0]  o_phy_4_pipe_TxData,               //                    .if_o_phy_4_pipe_TxData
		output wire         o_phy_4_pipe_TxDetRxLpbk,          //                    .if_o_phy_4_pipe_TxDetRxLpbk
		output wire [3:0]   o_phy_4_pipe_TxElecIdle,           //                    .if_o_phy_4_pipe_TxElecIdle
		output wire [3:0]   o_phy_4_pipe_PowerDown,            //                    .if_o_phy_4_pipe_PowerDown
		output wire [2:0]   o_phy_4_pipe_Rate,                 //                    .if_o_phy_4_pipe_Rate
		output wire         o_phy_4_pipe_PclkChangeAck,        //                    .if_o_phy_4_pipe_PclkChangeAck
		output wire [2:0]   o_phy_4_pipe_PCLKRate,             //                    .if_o_phy_4_pipe_PCLKRate
		output wire [1:0]   o_phy_4_pipe_Width,                //                    .if_o_phy_4_pipe_Width
		output wire         o_phy_4_pipe_PCLK,                 //                    .if_o_phy_4_pipe_PCLK
		output wire         o_phy_4_pipe_rxelecidle_disable,   //                    .if_o_phy_4_pipe_rxelecidle_disable
		output wire         o_phy_4_pipe_txcmnmode_disable,    //                    .if_o_phy_4_pipe_txcmnmode_disable
		output wire         o_phy_4_pipe_srisenable,           //                    .if_o_phy_4_pipe_srisenable
		input  wire         i_phy_4_pipe_RxClk,                //                    .if_i_phy_4_pipe_RxClk
		input  wire         i_phy_4_pipe_RxValid,              //                    .if_i_phy_4_pipe_RxValid
		input  wire [39:0]  i_phy_4_pipe_RxData,               //                    .if_i_phy_4_pipe_RxData
		input  wire         i_phy_4_pipe_RxElecIdle,           //                    .if_i_phy_4_pipe_RxElecIdle
		input  wire [2:0]   i_phy_4_pipe_RxStatus,             //                    .if_i_phy_4_pipe_RxStatus
		input  wire         i_phy_4_pipe_RxStandbyStatus,      //                    .if_i_phy_4_pipe_RxStandbyStatus
		output wire         o_phy_4_pipe_RxStandby,            //                    .if_o_phy_4_pipe_RxStandby
		output wire         o_phy_4_pipe_RxTermination,        //                    .if_o_phy_4_pipe_RxTermination
		output wire [1:0]   o_phy_4_pipe_RxWidth,              //                    .if_o_phy_4_pipe_RxWidth
		input  wire         i_phy_4_pipe_PhyStatus,            //                    .if_i_phy_4_pipe_PhyStatus
		input  wire         i_phy_4_pipe_PclkChangeOk,         //                    .if_i_phy_4_pipe_PclkChangeOk
		output wire [7:0]   o_phy_4_pipe_M2P_MessageBus,       //                    .if_o_phy_4_pipe_M2P_MessageBus
		input  wire [7:0]   i_phy_4_pipe_P2M_MessageBus,       //                    .if_i_phy_4_pipe_P2M_MessageBus
		output wire         o_phy_5_pipe_TxDataValid,          //                    .if_o_phy_5_pipe_TxDataValid
		output wire [39:0]  o_phy_5_pipe_TxData,               //                    .if_o_phy_5_pipe_TxData
		output wire         o_phy_5_pipe_TxDetRxLpbk,          //                    .if_o_phy_5_pipe_TxDetRxLpbk
		output wire [3:0]   o_phy_5_pipe_TxElecIdle,           //                    .if_o_phy_5_pipe_TxElecIdle
		output wire [3:0]   o_phy_5_pipe_PowerDown,            //                    .if_o_phy_5_pipe_PowerDown
		output wire [2:0]   o_phy_5_pipe_Rate,                 //                    .if_o_phy_5_pipe_Rate
		output wire         o_phy_5_pipe_PclkChangeAck,        //                    .if_o_phy_5_pipe_PclkChangeAck
		output wire [2:0]   o_phy_5_pipe_PCLKRate,             //                    .if_o_phy_5_pipe_PCLKRate
		output wire [1:0]   o_phy_5_pipe_Width,                //                    .if_o_phy_5_pipe_Width
		output wire         o_phy_5_pipe_PCLK,                 //                    .if_o_phy_5_pipe_PCLK
		output wire         o_phy_5_pipe_rxelecidle_disable,   //                    .if_o_phy_5_pipe_rxelecidle_disable
		output wire         o_phy_5_pipe_txcmnmode_disable,    //                    .if_o_phy_5_pipe_txcmnmode_disable
		output wire         o_phy_5_pipe_srisenable,           //                    .if_o_phy_5_pipe_srisenable
		input  wire         i_phy_5_pipe_RxClk,                //                    .if_i_phy_5_pipe_RxClk
		input  wire         i_phy_5_pipe_RxValid,              //                    .if_i_phy_5_pipe_RxValid
		input  wire [39:0]  i_phy_5_pipe_RxData,               //                    .if_i_phy_5_pipe_RxData
		input  wire         i_phy_5_pipe_RxElecIdle,           //                    .if_i_phy_5_pipe_RxElecIdle
		input  wire [2:0]   i_phy_5_pipe_RxStatus,             //                    .if_i_phy_5_pipe_RxStatus
		input  wire         i_phy_5_pipe_RxStandbyStatus,      //                    .if_i_phy_5_pipe_RxStandbyStatus
		output wire         o_phy_5_pipe_RxStandby,            //                    .if_o_phy_5_pipe_RxStandby
		output wire         o_phy_5_pipe_RxTermination,        //                    .if_o_phy_5_pipe_RxTermination
		output wire [1:0]   o_phy_5_pipe_RxWidth,              //                    .if_o_phy_5_pipe_RxWidth
		input  wire         i_phy_5_pipe_PhyStatus,            //                    .if_i_phy_5_pipe_PhyStatus
		input  wire         i_phy_5_pipe_PclkChangeOk,         //                    .if_i_phy_5_pipe_PclkChangeOk
		output wire [7:0]   o_phy_5_pipe_M2P_MessageBus,       //                    .if_o_phy_5_pipe_M2P_MessageBus
		input  wire [7:0]   i_phy_5_pipe_P2M_MessageBus,       //                    .if_i_phy_5_pipe_P2M_MessageBus
		output wire         o_phy_6_pipe_TxDataValid,          //                    .if_o_phy_6_pipe_TxDataValid
		output wire [39:0]  o_phy_6_pipe_TxData,               //                    .if_o_phy_6_pipe_TxData
		output wire         o_phy_6_pipe_TxDetRxLpbk,          //                    .if_o_phy_6_pipe_TxDetRxLpbk
		output wire [3:0]   o_phy_6_pipe_TxElecIdle,           //                    .if_o_phy_6_pipe_TxElecIdle
		output wire [3:0]   o_phy_6_pipe_PowerDown,            //                    .if_o_phy_6_pipe_PowerDown
		output wire [2:0]   o_phy_6_pipe_Rate,                 //                    .if_o_phy_6_pipe_Rate
		output wire         o_phy_6_pipe_PclkChangeAck,        //                    .if_o_phy_6_pipe_PclkChangeAck
		output wire [2:0]   o_phy_6_pipe_PCLKRate,             //                    .if_o_phy_6_pipe_PCLKRate
		output wire [1:0]   o_phy_6_pipe_Width,                //                    .if_o_phy_6_pipe_Width
		output wire         o_phy_6_pipe_PCLK,                 //                    .if_o_phy_6_pipe_PCLK
		output wire         o_phy_6_pipe_rxelecidle_disable,   //                    .if_o_phy_6_pipe_rxelecidle_disable
		output wire         o_phy_6_pipe_txcmnmode_disable,    //                    .if_o_phy_6_pipe_txcmnmode_disable
		output wire         o_phy_6_pipe_srisenable,           //                    .if_o_phy_6_pipe_srisenable
		input  wire         i_phy_6_pipe_RxClk,                //                    .if_i_phy_6_pipe_RxClk
		input  wire         i_phy_6_pipe_RxValid,              //                    .if_i_phy_6_pipe_RxValid
		input  wire [39:0]  i_phy_6_pipe_RxData,               //                    .if_i_phy_6_pipe_RxData
		input  wire         i_phy_6_pipe_RxElecIdle,           //                    .if_i_phy_6_pipe_RxElecIdle
		input  wire [2:0]   i_phy_6_pipe_RxStatus,             //                    .if_i_phy_6_pipe_RxStatus
		input  wire         i_phy_6_pipe_RxStandbyStatus,      //                    .if_i_phy_6_pipe_RxStandbyStatus
		output wire         o_phy_6_pipe_RxStandby,            //                    .if_o_phy_6_pipe_RxStandby
		output wire         o_phy_6_pipe_RxTermination,        //                    .if_o_phy_6_pipe_RxTermination
		output wire [1:0]   o_phy_6_pipe_RxWidth,              //                    .if_o_phy_6_pipe_RxWidth
		input  wire         i_phy_6_pipe_PhyStatus,            //                    .if_i_phy_6_pipe_PhyStatus
		input  wire         i_phy_6_pipe_PclkChangeOk,         //                    .if_i_phy_6_pipe_PclkChangeOk
		output wire [7:0]   o_phy_6_pipe_M2P_MessageBus,       //                    .if_o_phy_6_pipe_M2P_MessageBus
		input  wire [7:0]   i_phy_6_pipe_P2M_MessageBus,       //                    .if_i_phy_6_pipe_P2M_MessageBus
		output wire         o_phy_7_pipe_TxDataValid,          //                    .if_o_phy_7_pipe_TxDataValid
		output wire [39:0]  o_phy_7_pipe_TxData,               //                    .if_o_phy_7_pipe_TxData
		output wire         o_phy_7_pipe_TxDetRxLpbk,          //                    .if_o_phy_7_pipe_TxDetRxLpbk
		output wire [3:0]   o_phy_7_pipe_TxElecIdle,           //                    .if_o_phy_7_pipe_TxElecIdle
		output wire [3:0]   o_phy_7_pipe_PowerDown,            //                    .if_o_phy_7_pipe_PowerDown
		output wire [2:0]   o_phy_7_pipe_Rate,                 //                    .if_o_phy_7_pipe_Rate
		output wire         o_phy_7_pipe_PclkChangeAck,        //                    .if_o_phy_7_pipe_PclkChangeAck
		output wire [2:0]   o_phy_7_pipe_PCLKRate,             //                    .if_o_phy_7_pipe_PCLKRate
		output wire [1:0]   o_phy_7_pipe_Width,                //                    .if_o_phy_7_pipe_Width
		output wire         o_phy_7_pipe_PCLK,                 //                    .if_o_phy_7_pipe_PCLK
		output wire         o_phy_7_pipe_rxelecidle_disable,   //                    .if_o_phy_7_pipe_rxelecidle_disable
		output wire         o_phy_7_pipe_txcmnmode_disable,    //                    .if_o_phy_7_pipe_txcmnmode_disable
		output wire         o_phy_7_pipe_srisenable,           //                    .if_o_phy_7_pipe_srisenable
		input  wire         i_phy_7_pipe_RxClk,                //                    .if_i_phy_7_pipe_RxClk
		input  wire         i_phy_7_pipe_RxValid,              //                    .if_i_phy_7_pipe_RxValid
		input  wire [39:0]  i_phy_7_pipe_RxData,               //                    .if_i_phy_7_pipe_RxData
		input  wire         i_phy_7_pipe_RxElecIdle,           //                    .if_i_phy_7_pipe_RxElecIdle
		input  wire [2:0]   i_phy_7_pipe_RxStatus,             //                    .if_i_phy_7_pipe_RxStatus
		input  wire         i_phy_7_pipe_RxStandbyStatus,      //                    .if_i_phy_7_pipe_RxStandbyStatus
		output wire         o_phy_7_pipe_RxStandby,            //                    .if_o_phy_7_pipe_RxStandby
		output wire         o_phy_7_pipe_RxTermination,        //                    .if_o_phy_7_pipe_RxTermination
		output wire [1:0]   o_phy_7_pipe_RxWidth,              //                    .if_o_phy_7_pipe_RxWidth
		input  wire         i_phy_7_pipe_PhyStatus,            //                    .if_i_phy_7_pipe_PhyStatus
		input  wire         i_phy_7_pipe_PclkChangeOk,         //                    .if_i_phy_7_pipe_PclkChangeOk
		output wire [7:0]   o_phy_7_pipe_M2P_MessageBus,       //                    .if_o_phy_7_pipe_M2P_MessageBus
		input  wire [7:0]   i_phy_7_pipe_P2M_MessageBus,       //                    .if_i_phy_7_pipe_P2M_MessageBus
		output wire         o_phy_8_pipe_TxDataValid,          //                    .if_o_phy_8_pipe_TxDataValid
		output wire [39:0]  o_phy_8_pipe_TxData,               //                    .if_o_phy_8_pipe_TxData
		output wire         o_phy_8_pipe_TxDetRxLpbk,          //                    .if_o_phy_8_pipe_TxDetRxLpbk
		output wire [3:0]   o_phy_8_pipe_TxElecIdle,           //                    .if_o_phy_8_pipe_TxElecIdle
		output wire [3:0]   o_phy_8_pipe_PowerDown,            //                    .if_o_phy_8_pipe_PowerDown
		output wire [2:0]   o_phy_8_pipe_Rate,                 //                    .if_o_phy_8_pipe_Rate
		output wire         o_phy_8_pipe_PclkChangeAck,        //                    .if_o_phy_8_pipe_PclkChangeAck
		output wire [2:0]   o_phy_8_pipe_PCLKRate,             //                    .if_o_phy_8_pipe_PCLKRate
		output wire [1:0]   o_phy_8_pipe_Width,                //                    .if_o_phy_8_pipe_Width
		output wire         o_phy_8_pipe_PCLK,                 //                    .if_o_phy_8_pipe_PCLK
		output wire         o_phy_8_pipe_rxelecidle_disable,   //                    .if_o_phy_8_pipe_rxelecidle_disable
		output wire         o_phy_8_pipe_txcmnmode_disable,    //                    .if_o_phy_8_pipe_txcmnmode_disable
		output wire         o_phy_8_pipe_srisenable,           //                    .if_o_phy_8_pipe_srisenable
		input  wire         i_phy_8_pipe_RxClk,                //                    .if_i_phy_8_pipe_RxClk
		input  wire         i_phy_8_pipe_RxValid,              //                    .if_i_phy_8_pipe_RxValid
		input  wire [39:0]  i_phy_8_pipe_RxData,               //                    .if_i_phy_8_pipe_RxData
		input  wire         i_phy_8_pipe_RxElecIdle,           //                    .if_i_phy_8_pipe_RxElecIdle
		input  wire [2:0]   i_phy_8_pipe_RxStatus,             //                    .if_i_phy_8_pipe_RxStatus
		input  wire         i_phy_8_pipe_RxStandbyStatus,      //                    .if_i_phy_8_pipe_RxStandbyStatus
		output wire         o_phy_8_pipe_RxStandby,            //                    .if_o_phy_8_pipe_RxStandby
		output wire         o_phy_8_pipe_RxTermination,        //                    .if_o_phy_8_pipe_RxTermination
		output wire [1:0]   o_phy_8_pipe_RxWidth,              //                    .if_o_phy_8_pipe_RxWidth
		input  wire         i_phy_8_pipe_PhyStatus,            //                    .if_i_phy_8_pipe_PhyStatus
		input  wire         i_phy_8_pipe_PclkChangeOk,         //                    .if_i_phy_8_pipe_PclkChangeOk
		output wire [7:0]   o_phy_8_pipe_M2P_MessageBus,       //                    .if_o_phy_8_pipe_M2P_MessageBus
		input  wire [7:0]   i_phy_8_pipe_P2M_MessageBus,       //                    .if_i_phy_8_pipe_P2M_MessageBus
		output wire         o_phy_9_pipe_TxDataValid,          //                    .if_o_phy_9_pipe_TxDataValid
		output wire [39:0]  o_phy_9_pipe_TxData,               //                    .if_o_phy_9_pipe_TxData
		output wire         o_phy_9_pipe_TxDetRxLpbk,          //                    .if_o_phy_9_pipe_TxDetRxLpbk
		output wire [3:0]   o_phy_9_pipe_TxElecIdle,           //                    .if_o_phy_9_pipe_TxElecIdle
		output wire [3:0]   o_phy_9_pipe_PowerDown,            //                    .if_o_phy_9_pipe_PowerDown
		output wire [2:0]   o_phy_9_pipe_Rate,                 //                    .if_o_phy_9_pipe_Rate
		output wire         o_phy_9_pipe_PclkChangeAck,        //                    .if_o_phy_9_pipe_PclkChangeAck
		output wire [2:0]   o_phy_9_pipe_PCLKRate,             //                    .if_o_phy_9_pipe_PCLKRate
		output wire [1:0]   o_phy_9_pipe_Width,                //                    .if_o_phy_9_pipe_Width
		output wire         o_phy_9_pipe_PCLK,                 //                    .if_o_phy_9_pipe_PCLK
		output wire         o_phy_9_pipe_rxelecidle_disable,   //                    .if_o_phy_9_pipe_rxelecidle_disable
		output wire         o_phy_9_pipe_txcmnmode_disable,    //                    .if_o_phy_9_pipe_txcmnmode_disable
		output wire         o_phy_9_pipe_srisenable,           //                    .if_o_phy_9_pipe_srisenable
		input  wire         i_phy_9_pipe_RxClk,                //                    .if_i_phy_9_pipe_RxClk
		input  wire         i_phy_9_pipe_RxValid,              //                    .if_i_phy_9_pipe_RxValid
		input  wire [39:0]  i_phy_9_pipe_RxData,               //                    .if_i_phy_9_pipe_RxData
		input  wire         i_phy_9_pipe_RxElecIdle,           //                    .if_i_phy_9_pipe_RxElecIdle
		input  wire [2:0]   i_phy_9_pipe_RxStatus,             //                    .if_i_phy_9_pipe_RxStatus
		input  wire         i_phy_9_pipe_RxStandbyStatus,      //                    .if_i_phy_9_pipe_RxStandbyStatus
		output wire         o_phy_9_pipe_RxStandby,            //                    .if_o_phy_9_pipe_RxStandby
		output wire         o_phy_9_pipe_RxTermination,        //                    .if_o_phy_9_pipe_RxTermination
		output wire [1:0]   o_phy_9_pipe_RxWidth,              //                    .if_o_phy_9_pipe_RxWidth
		input  wire         i_phy_9_pipe_PhyStatus,            //                    .if_i_phy_9_pipe_PhyStatus
		input  wire         i_phy_9_pipe_PclkChangeOk,         //                    .if_i_phy_9_pipe_PclkChangeOk
		output wire [7:0]   o_phy_9_pipe_M2P_MessageBus,       //                    .if_o_phy_9_pipe_M2P_MessageBus
		input  wire [7:0]   i_phy_9_pipe_P2M_MessageBus,       //                    .if_i_phy_9_pipe_P2M_MessageBus
		output wire         o_phy_10_pipe_TxDataValid,         //                    .if_o_phy_10_pipe_TxDataValid
		output wire [39:0]  o_phy_10_pipe_TxData,              //                    .if_o_phy_10_pipe_TxData
		output wire         o_phy_10_pipe_TxDetRxLpbk,         //                    .if_o_phy_10_pipe_TxDetRxLpbk
		output wire [3:0]   o_phy_10_pipe_TxElecIdle,          //                    .if_o_phy_10_pipe_TxElecIdle
		output wire [3:0]   o_phy_10_pipe_PowerDown,           //                    .if_o_phy_10_pipe_PowerDown
		output wire [2:0]   o_phy_10_pipe_Rate,                //                    .if_o_phy_10_pipe_Rate
		output wire         o_phy_10_pipe_PclkChangeAck,       //                    .if_o_phy_10_pipe_PclkChangeAck
		output wire [2:0]   o_phy_10_pipe_PCLKRate,            //                    .if_o_phy_10_pipe_PCLKRate
		output wire [1:0]   o_phy_10_pipe_Width,               //                    .if_o_phy_10_pipe_Width
		output wire         o_phy_10_pipe_PCLK,                //                    .if_o_phy_10_pipe_PCLK
		output wire         o_phy_10_pipe_rxelecidle_disable,  //                    .if_o_phy_10_pipe_rxelecidle_disable
		output wire         o_phy_10_pipe_txcmnmode_disable,   //                    .if_o_phy_10_pipe_txcmnmode_disable
		output wire         o_phy_10_pipe_srisenable,          //                    .if_o_phy_10_pipe_srisenable
		input  wire         i_phy_10_pipe_RxClk,               //                    .if_i_phy_10_pipe_RxClk
		input  wire         i_phy_10_pipe_RxValid,             //                    .if_i_phy_10_pipe_RxValid
		input  wire [39:0]  i_phy_10_pipe_RxData,              //                    .if_i_phy_10_pipe_RxData
		input  wire         i_phy_10_pipe_RxElecIdle,          //                    .if_i_phy_10_pipe_RxElecIdle
		input  wire [2:0]   i_phy_10_pipe_RxStatus,            //                    .if_i_phy_10_pipe_RxStatus
		input  wire         i_phy_10_pipe_RxStandbyStatus,     //                    .if_i_phy_10_pipe_RxStandbyStatus
		output wire         o_phy_10_pipe_RxStandby,           //                    .if_o_phy_10_pipe_RxStandby
		output wire         o_phy_10_pipe_RxTermination,       //                    .if_o_phy_10_pipe_RxTermination
		output wire [1:0]   o_phy_10_pipe_RxWidth,             //                    .if_o_phy_10_pipe_RxWidth
		input  wire         i_phy_10_pipe_PhyStatus,           //                    .if_i_phy_10_pipe_PhyStatus
		input  wire         i_phy_10_pipe_PclkChangeOk,        //                    .if_i_phy_10_pipe_PclkChangeOk
		output wire [7:0]   o_phy_10_pipe_M2P_MessageBus,      //                    .if_o_phy_10_pipe_M2P_MessageBus
		input  wire [7:0]   i_phy_10_pipe_P2M_MessageBus,      //                    .if_i_phy_10_pipe_P2M_MessageBus
		output wire         o_phy_11_pipe_TxDataValid,         //                    .if_o_phy_11_pipe_TxDataValid
		output wire [39:0]  o_phy_11_pipe_TxData,              //                    .if_o_phy_11_pipe_TxData
		output wire         o_phy_11_pipe_TxDetRxLpbk,         //                    .if_o_phy_11_pipe_TxDetRxLpbk
		output wire [3:0]   o_phy_11_pipe_TxElecIdle,          //                    .if_o_phy_11_pipe_TxElecIdle
		output wire [3:0]   o_phy_11_pipe_PowerDown,           //                    .if_o_phy_11_pipe_PowerDown
		output wire [2:0]   o_phy_11_pipe_Rate,                //                    .if_o_phy_11_pipe_Rate
		output wire         o_phy_11_pipe_PclkChangeAck,       //                    .if_o_phy_11_pipe_PclkChangeAck
		output wire [2:0]   o_phy_11_pipe_PCLKRate,            //                    .if_o_phy_11_pipe_PCLKRate
		output wire [1:0]   o_phy_11_pipe_Width,               //                    .if_o_phy_11_pipe_Width
		output wire         o_phy_11_pipe_PCLK,                //                    .if_o_phy_11_pipe_PCLK
		output wire         o_phy_11_pipe_rxelecidle_disable,  //                    .if_o_phy_11_pipe_rxelecidle_disable
		output wire         o_phy_11_pipe_txcmnmode_disable,   //                    .if_o_phy_11_pipe_txcmnmode_disable
		output wire         o_phy_11_pipe_srisenable,          //                    .if_o_phy_11_pipe_srisenable
		input  wire         i_phy_11_pipe_RxClk,               //                    .if_i_phy_11_pipe_RxClk
		input  wire         i_phy_11_pipe_RxValid,             //                    .if_i_phy_11_pipe_RxValid
		input  wire [39:0]  i_phy_11_pipe_RxData,              //                    .if_i_phy_11_pipe_RxData
		input  wire         i_phy_11_pipe_RxElecIdle,          //                    .if_i_phy_11_pipe_RxElecIdle
		input  wire [2:0]   i_phy_11_pipe_RxStatus,            //                    .if_i_phy_11_pipe_RxStatus
		input  wire         i_phy_11_pipe_RxStandbyStatus,     //                    .if_i_phy_11_pipe_RxStandbyStatus
		output wire         o_phy_11_pipe_RxStandby,           //                    .if_o_phy_11_pipe_RxStandby
		output wire         o_phy_11_pipe_RxTermination,       //                    .if_o_phy_11_pipe_RxTermination
		output wire [1:0]   o_phy_11_pipe_RxWidth,             //                    .if_o_phy_11_pipe_RxWidth
		input  wire         i_phy_11_pipe_PhyStatus,           //                    .if_i_phy_11_pipe_PhyStatus
		input  wire         i_phy_11_pipe_PclkChangeOk,        //                    .if_i_phy_11_pipe_PclkChangeOk
		output wire [7:0]   o_phy_11_pipe_M2P_MessageBus,      //                    .if_o_phy_11_pipe_M2P_MessageBus
		input  wire [7:0]   i_phy_11_pipe_P2M_MessageBus,      //                    .if_i_phy_11_pipe_P2M_MessageBus
		output wire         o_phy_12_pipe_TxDataValid,         //                    .if_o_phy_12_pipe_TxDataValid
		output wire [39:0]  o_phy_12_pipe_TxData,              //                    .if_o_phy_12_pipe_TxData
		output wire         o_phy_12_pipe_TxDetRxLpbk,         //                    .if_o_phy_12_pipe_TxDetRxLpbk
		output wire [3:0]   o_phy_12_pipe_TxElecIdle,          //                    .if_o_phy_12_pipe_TxElecIdle
		output wire [3:0]   o_phy_12_pipe_PowerDown,           //                    .if_o_phy_12_pipe_PowerDown
		output wire [2:0]   o_phy_12_pipe_Rate,                //                    .if_o_phy_12_pipe_Rate
		output wire         o_phy_12_pipe_PclkChangeAck,       //                    .if_o_phy_12_pipe_PclkChangeAck
		output wire [2:0]   o_phy_12_pipe_PCLKRate,            //                    .if_o_phy_12_pipe_PCLKRate
		output wire [1:0]   o_phy_12_pipe_Width,               //                    .if_o_phy_12_pipe_Width
		output wire         o_phy_12_pipe_PCLK,                //                    .if_o_phy_12_pipe_PCLK
		output wire         o_phy_12_pipe_rxelecidle_disable,  //                    .if_o_phy_12_pipe_rxelecidle_disable
		output wire         o_phy_12_pipe_txcmnmode_disable,   //                    .if_o_phy_12_pipe_txcmnmode_disable
		output wire         o_phy_12_pipe_srisenable,          //                    .if_o_phy_12_pipe_srisenable
		input  wire         i_phy_12_pipe_RxClk,               //                    .if_i_phy_12_pipe_RxClk
		input  wire         i_phy_12_pipe_RxValid,             //                    .if_i_phy_12_pipe_RxValid
		input  wire [39:0]  i_phy_12_pipe_RxData,              //                    .if_i_phy_12_pipe_RxData
		input  wire         i_phy_12_pipe_RxElecIdle,          //                    .if_i_phy_12_pipe_RxElecIdle
		input  wire [2:0]   i_phy_12_pipe_RxStatus,            //                    .if_i_phy_12_pipe_RxStatus
		input  wire         i_phy_12_pipe_RxStandbyStatus,     //                    .if_i_phy_12_pipe_RxStandbyStatus
		output wire         o_phy_12_pipe_RxStandby,           //                    .if_o_phy_12_pipe_RxStandby
		output wire         o_phy_12_pipe_RxTermination,       //                    .if_o_phy_12_pipe_RxTermination
		output wire [1:0]   o_phy_12_pipe_RxWidth,             //                    .if_o_phy_12_pipe_RxWidth
		input  wire         i_phy_12_pipe_PhyStatus,           //                    .if_i_phy_12_pipe_PhyStatus
		input  wire         i_phy_12_pipe_PclkChangeOk,        //                    .if_i_phy_12_pipe_PclkChangeOk
		output wire [7:0]   o_phy_12_pipe_M2P_MessageBus,      //                    .if_o_phy_12_pipe_M2P_MessageBus
		input  wire [7:0]   i_phy_12_pipe_P2M_MessageBus,      //                    .if_i_phy_12_pipe_P2M_MessageBus
		output wire         o_phy_13_pipe_TxDataValid,         //                    .if_o_phy_13_pipe_TxDataValid
		output wire [39:0]  o_phy_13_pipe_TxData,              //                    .if_o_phy_13_pipe_TxData
		output wire         o_phy_13_pipe_TxDetRxLpbk,         //                    .if_o_phy_13_pipe_TxDetRxLpbk
		output wire [3:0]   o_phy_13_pipe_TxElecIdle,          //                    .if_o_phy_13_pipe_TxElecIdle
		output wire [3:0]   o_phy_13_pipe_PowerDown,           //                    .if_o_phy_13_pipe_PowerDown
		output wire [2:0]   o_phy_13_pipe_Rate,                //                    .if_o_phy_13_pipe_Rate
		output wire         o_phy_13_pipe_PclkChangeAck,       //                    .if_o_phy_13_pipe_PclkChangeAck
		output wire [2:0]   o_phy_13_pipe_PCLKRate,            //                    .if_o_phy_13_pipe_PCLKRate
		output wire [1:0]   o_phy_13_pipe_Width,               //                    .if_o_phy_13_pipe_Width
		output wire         o_phy_13_pipe_PCLK,                //                    .if_o_phy_13_pipe_PCLK
		output wire         o_phy_13_pipe_rxelecidle_disable,  //                    .if_o_phy_13_pipe_rxelecidle_disable
		output wire         o_phy_13_pipe_txcmnmode_disable,   //                    .if_o_phy_13_pipe_txcmnmode_disable
		output wire         o_phy_13_pipe_srisenable,          //                    .if_o_phy_13_pipe_srisenable
		input  wire         i_phy_13_pipe_RxClk,               //                    .if_i_phy_13_pipe_RxClk
		input  wire         i_phy_13_pipe_RxValid,             //                    .if_i_phy_13_pipe_RxValid
		input  wire [39:0]  i_phy_13_pipe_RxData,              //                    .if_i_phy_13_pipe_RxData
		input  wire         i_phy_13_pipe_RxElecIdle,          //                    .if_i_phy_13_pipe_RxElecIdle
		input  wire [2:0]   i_phy_13_pipe_RxStatus,            //                    .if_i_phy_13_pipe_RxStatus
		input  wire         i_phy_13_pipe_RxStandbyStatus,     //                    .if_i_phy_13_pipe_RxStandbyStatus
		output wire         o_phy_13_pipe_RxStandby,           //                    .if_o_phy_13_pipe_RxStandby
		output wire         o_phy_13_pipe_RxTermination,       //                    .if_o_phy_13_pipe_RxTermination
		output wire [1:0]   o_phy_13_pipe_RxWidth,             //                    .if_o_phy_13_pipe_RxWidth
		input  wire         i_phy_13_pipe_PhyStatus,           //                    .if_i_phy_13_pipe_PhyStatus
		input  wire         i_phy_13_pipe_PclkChangeOk,        //                    .if_i_phy_13_pipe_PclkChangeOk
		output wire [7:0]   o_phy_13_pipe_M2P_MessageBus,      //                    .if_o_phy_13_pipe_M2P_MessageBus
		input  wire [7:0]   i_phy_13_pipe_P2M_MessageBus,      //                    .if_i_phy_13_pipe_P2M_MessageBus
		output wire         o_phy_14_pipe_TxDataValid,         //                    .if_o_phy_14_pipe_TxDataValid
		output wire [39:0]  o_phy_14_pipe_TxData,              //                    .if_o_phy_14_pipe_TxData
		output wire         o_phy_14_pipe_TxDetRxLpbk,         //                    .if_o_phy_14_pipe_TxDetRxLpbk
		output wire [3:0]   o_phy_14_pipe_TxElecIdle,          //                    .if_o_phy_14_pipe_TxElecIdle
		output wire [3:0]   o_phy_14_pipe_PowerDown,           //                    .if_o_phy_14_pipe_PowerDown
		output wire [2:0]   o_phy_14_pipe_Rate,                //                    .if_o_phy_14_pipe_Rate
		output wire         o_phy_14_pipe_PclkChangeAck,       //                    .if_o_phy_14_pipe_PclkChangeAck
		output wire [2:0]   o_phy_14_pipe_PCLKRate,            //                    .if_o_phy_14_pipe_PCLKRate
		output wire [1:0]   o_phy_14_pipe_Width,               //                    .if_o_phy_14_pipe_Width
		output wire         o_phy_14_pipe_PCLK,                //                    .if_o_phy_14_pipe_PCLK
		output wire         o_phy_14_pipe_rxelecidle_disable,  //                    .if_o_phy_14_pipe_rxelecidle_disable
		output wire         o_phy_14_pipe_txcmnmode_disable,   //                    .if_o_phy_14_pipe_txcmnmode_disable
		output wire         o_phy_14_pipe_srisenable,          //                    .if_o_phy_14_pipe_srisenable
		input  wire         i_phy_14_pipe_RxClk,               //                    .if_i_phy_14_pipe_RxClk
		input  wire         i_phy_14_pipe_RxValid,             //                    .if_i_phy_14_pipe_RxValid
		input  wire [39:0]  i_phy_14_pipe_RxData,              //                    .if_i_phy_14_pipe_RxData
		input  wire         i_phy_14_pipe_RxElecIdle,          //                    .if_i_phy_14_pipe_RxElecIdle
		input  wire [2:0]   i_phy_14_pipe_RxStatus,            //                    .if_i_phy_14_pipe_RxStatus
		input  wire         i_phy_14_pipe_RxStandbyStatus,     //                    .if_i_phy_14_pipe_RxStandbyStatus
		output wire         o_phy_14_pipe_RxStandby,           //                    .if_o_phy_14_pipe_RxStandby
		output wire         o_phy_14_pipe_RxTermination,       //                    .if_o_phy_14_pipe_RxTermination
		output wire [1:0]   o_phy_14_pipe_RxWidth,             //                    .if_o_phy_14_pipe_RxWidth
		input  wire         i_phy_14_pipe_PhyStatus,           //                    .if_i_phy_14_pipe_PhyStatus
		input  wire         i_phy_14_pipe_PclkChangeOk,        //                    .if_i_phy_14_pipe_PclkChangeOk
		output wire [7:0]   o_phy_14_pipe_M2P_MessageBus,      //                    .if_o_phy_14_pipe_M2P_MessageBus
		input  wire [7:0]   i_phy_14_pipe_P2M_MessageBus,      //                    .if_i_phy_14_pipe_P2M_MessageBus
		output wire         o_phy_15_pipe_TxDataValid,         //                    .if_o_phy_15_pipe_TxDataValid
		output wire [39:0]  o_phy_15_pipe_TxData,              //                    .if_o_phy_15_pipe_TxData
		output wire         o_phy_15_pipe_TxDetRxLpbk,         //                    .if_o_phy_15_pipe_TxDetRxLpbk
		output wire [3:0]   o_phy_15_pipe_TxElecIdle,          //                    .if_o_phy_15_pipe_TxElecIdle
		output wire [3:0]   o_phy_15_pipe_PowerDown,           //                    .if_o_phy_15_pipe_PowerDown
		output wire [2:0]   o_phy_15_pipe_Rate,                //                    .if_o_phy_15_pipe_Rate
		output wire         o_phy_15_pipe_PclkChangeAck,       //                    .if_o_phy_15_pipe_PclkChangeAck
		output wire [2:0]   o_phy_15_pipe_PCLKRate,            //                    .if_o_phy_15_pipe_PCLKRate
		output wire [1:0]   o_phy_15_pipe_Width,               //                    .if_o_phy_15_pipe_Width
		output wire         o_phy_15_pipe_PCLK,                //                    .if_o_phy_15_pipe_PCLK
		output wire         o_phy_15_pipe_rxelecidle_disable,  //                    .if_o_phy_15_pipe_rxelecidle_disable
		output wire         o_phy_15_pipe_txcmnmode_disable,   //                    .if_o_phy_15_pipe_txcmnmode_disable
		output wire         o_phy_15_pipe_srisenable,          //                    .if_o_phy_15_pipe_srisenable
		input  wire         i_phy_15_pipe_RxClk,               //                    .if_i_phy_15_pipe_RxClk
		input  wire         i_phy_15_pipe_RxValid,             //                    .if_i_phy_15_pipe_RxValid
		input  wire [39:0]  i_phy_15_pipe_RxData,              //                    .if_i_phy_15_pipe_RxData
		input  wire         i_phy_15_pipe_RxElecIdle,          //                    .if_i_phy_15_pipe_RxElecIdle
		input  wire [2:0]   i_phy_15_pipe_RxStatus,            //                    .if_i_phy_15_pipe_RxStatus
		input  wire         i_phy_15_pipe_RxStandbyStatus,     //                    .if_i_phy_15_pipe_RxStandbyStatus
		output wire         o_phy_15_pipe_RxStandby,           //                    .if_o_phy_15_pipe_RxStandby
		output wire         o_phy_15_pipe_RxTermination,       //                    .if_o_phy_15_pipe_RxTermination
		output wire [1:0]   o_phy_15_pipe_RxWidth,             //                    .if_o_phy_15_pipe_RxWidth
		input  wire         i_phy_15_pipe_PhyStatus,           //                    .if_i_phy_15_pipe_PhyStatus
		input  wire         i_phy_15_pipe_PclkChangeOk,        //                    .if_i_phy_15_pipe_PclkChangeOk
		output wire [7:0]   o_phy_15_pipe_M2P_MessageBus,      //                    .if_o_phy_15_pipe_M2P_MessageBus
		input  wire [7:0]   i_phy_15_pipe_P2M_MessageBus,      //                    .if_i_phy_15_pipe_P2M_MessageBus
		output wire         o_phy_0_pipe_rxbitslip_req,        //                    .if_o_phy_0_pipe_rxbitslip_req
		output wire [4:0]   o_phy_0_pipe_rxbitslip_va,         //                    .if_o_phy_0_pipe_rxbitslip_va
		input  wire         i_phy_0_pipe_RxBitSlip_Ack,        //                    .if_i_phy_0_pipe_RxBitSlip_Ack
		output wire         o_phy_1_pipe_rxbitslip_req,        //                    .if_o_phy_1_pipe_rxbitslip_req
		output wire [4:0]   o_phy_1_pipe_rxbitslip_va,         //                    .if_o_phy_1_pipe_rxbitslip_va
		input  wire         i_phy_1_pipe_RxBitSlip_Ack,        //                    .if_i_phy_1_pipe_RxBitSlip_Ack
		output wire         o_phy_2_pipe_rxbitslip_req,        //                    .if_o_phy_2_pipe_rxbitslip_req
		output wire [4:0]   o_phy_2_pipe_rxbitslip_va,         //                    .if_o_phy_2_pipe_rxbitslip_va
		input  wire         i_phy_2_pipe_RxBitSlip_Ack,        //                    .if_i_phy_2_pipe_RxBitSlip_Ack
		output wire         o_phy_3_pipe_rxbitslip_req,        //                    .if_o_phy_3_pipe_rxbitslip_req
		output wire [4:0]   o_phy_3_pipe_rxbitslip_va,         //                    .if_o_phy_3_pipe_rxbitslip_va
		input  wire         i_phy_3_pipe_RxBitSlip_Ack,        //                    .if_i_phy_3_pipe_RxBitSlip_Ack
		output wire         o_phy_4_pipe_rxbitslip_req,        //                    .if_o_phy_4_pipe_rxbitslip_req
		output wire [4:0]   o_phy_4_pipe_rxbitslip_va,         //                    .if_o_phy_4_pipe_rxbitslip_va
		input  wire         i_phy_4_pipe_RxBitSlip_Ack,        //                    .if_i_phy_4_pipe_RxBitSlip_Ack
		output wire         o_phy_5_pipe_rxbitslip_req,        //                    .if_o_phy_5_pipe_rxbitslip_req
		output wire [4:0]   o_phy_5_pipe_rxbitslip_va,         //                    .if_o_phy_5_pipe_rxbitslip_va
		input  wire         i_phy_5_pipe_RxBitSlip_Ack,        //                    .if_i_phy_5_pipe_RxBitSlip_Ack
		output wire         o_phy_6_pipe_rxbitslip_req,        //                    .if_o_phy_6_pipe_rxbitslip_req
		output wire [4:0]   o_phy_6_pipe_rxbitslip_va,         //                    .if_o_phy_6_pipe_rxbitslip_va
		input  wire         i_phy_6_pipe_RxBitSlip_Ack,        //                    .if_i_phy_6_pipe_RxBitSlip_Ack
		output wire         o_phy_7_pipe_rxbitslip_req,        //                    .if_o_phy_7_pipe_rxbitslip_req
		output wire [4:0]   o_phy_7_pipe_rxbitslip_va,         //                    .if_o_phy_7_pipe_rxbitslip_va
		input  wire         i_phy_7_pipe_RxBitSlip_Ack,        //                    .if_i_phy_7_pipe_RxBitSlip_Ack
		output wire         o_phy_8_pipe_rxbitslip_req,        //                    .if_o_phy_8_pipe_rxbitslip_req
		output wire [4:0]   o_phy_8_pipe_rxbitslip_va,         //                    .if_o_phy_8_pipe_rxbitslip_va
		input  wire         i_phy_8_pipe_RxBitSlip_Ack,        //                    .if_i_phy_8_pipe_RxBitSlip_Ack
		output wire         o_phy_9_pipe_rxbitslip_req,        //                    .if_o_phy_9_pipe_rxbitslip_req
		output wire [4:0]   o_phy_9_pipe_rxbitslip_va,         //                    .if_o_phy_9_pipe_rxbitslip_va
		input  wire         i_phy_9_pipe_RxBitSlip_Ack,        //                    .if_i_phy_9_pipe_RxBitSlip_Ack
		output wire         o_phy_10_pipe_rxbitslip_req,       //                    .if_o_phy_10_pipe_rxbitslip_req
		output wire [4:0]   o_phy_10_pipe_rxbitslip_va,        //                    .if_o_phy_10_pipe_rxbitslip_va
		input  wire         i_phy_10_pipe_RxBitSlip_Ack,       //                    .if_i_phy_10_pipe_RxBitSlip_Ack
		output wire         o_phy_11_pipe_rxbitslip_req,       //                    .if_o_phy_11_pipe_rxbitslip_req
		output wire [4:0]   o_phy_11_pipe_rxbitslip_va,        //                    .if_o_phy_11_pipe_rxbitslip_va
		input  wire         i_phy_11_pipe_RxBitSlip_Ack,       //                    .if_i_phy_11_pipe_RxBitSlip_Ack
		output wire         o_phy_12_pipe_rxbitslip_req,       //                    .if_o_phy_12_pipe_rxbitslip_req
		output wire [4:0]   o_phy_12_pipe_rxbitslip_va,        //                    .if_o_phy_12_pipe_rxbitslip_va
		input  wire         i_phy_12_pipe_RxBitSlip_Ack,       //                    .if_i_phy_12_pipe_RxBitSlip_Ack
		output wire         o_phy_13_pipe_rxbitslip_req,       //                    .if_o_phy_13_pipe_rxbitslip_req
		output wire [4:0]   o_phy_13_pipe_rxbitslip_va,        //                    .if_o_phy_13_pipe_rxbitslip_va
		input  wire         i_phy_13_pipe_RxBitSlip_Ack,       //                    .if_i_phy_13_pipe_RxBitSlip_Ack
		output wire         o_phy_14_pipe_rxbitslip_req,       //                    .if_o_phy_14_pipe_rxbitslip_req
		output wire [4:0]   o_phy_14_pipe_rxbitslip_va,        //                    .if_o_phy_14_pipe_rxbitslip_va
		input  wire         i_phy_14_pipe_RxBitSlip_Ack,       //                    .if_i_phy_14_pipe_RxBitSlip_Ack
		output wire         o_phy_15_pipe_rxbitslip_req,       //                    .if_o_phy_15_pipe_rxbitslip_req
		output wire [4:0]   o_phy_15_pipe_rxbitslip_va,        //                    .if_o_phy_15_pipe_rxbitslip_va
		input  wire         i_phy_15_pipe_RxBitSlip_Ack        //                    .if_i_phy_15_pipe_RxBitSlip_Ack
	);

	intel_rtile_cxl_top_cxltyp2_ed_intel_rtile_cxl_top_1140_nyq7hii #(
		.ADME_ENABLE                 (1),
		.T1IP_ENABLE                 (0),
		.PF0_MSIX_CAP_EN             (0),
		.PF0_MSIX_TABLE_SIZE         (11'b00000000000),
		.PF0_MSIX_TABLE_MAO          (29'b00000000000000000000000000000),
		.PF0_MSIX_TABLE_BIR          (4'b0000),
		.PF0_MSIX_PBA_MAO            (29'b00000000000000000000000000000),
		.PF0_MSIX_PBA_BIR            (4'b0000),
		.PF1_MSIX_CAP_EN             (0),
		.PF1_MSIX_TABLE_SIZE         (11'b00000000000),
		.PF1_MSIX_TABLE_MAO          (29'b00000000000000000000000000000),
		.PF1_MSIX_TABLE_BIR          (4'b0000),
		.PF1_MSIX_PBA_MAO            (29'b00000000000000000000000000000),
		.PF1_MSIX_PBA_BIR            (4'b0000),
		.PF0_DEVICE_ID               (16'b0000110111011011),
		.PF0_VID                     (16'b1000000010000110),
		.PF0_SVID                    (16'b1000000010000110),
		.PF0_SID                     (16'b0000000000000000),
		.PF1_DEVICE_ID               (16'b0000110111011011),
		.PF1_VID                     (16'b1000000010000110),
		.PF1_SVID                    (16'b1000000010000110),
		.PF1_SID                     (16'b0000000000000000),
		.CXLIPUNIQID                 (32'b00000000000000000000000000000000),
		.DEVCAP_MPSS                 (2),
		.CXL_SCC_EN                  (1),
		.PTMCAP_EN                   (0),
		.PTM_AUTO_UPDATE             (0),
		.PTMRCSR_RFSHTIME            (0),
		.CXL_MEM_DEV_REGBLOCK_EN     (1),
		.CXL_MEM_DEV_REGBLOCK_OFFSET (32'b00000000000110000000000000000000),
		.PF1_BAR01_SIZE              (2),
		.CXL_FREQ_ENC_VAL            (4'b0100),
		.NUM_DCOH_SLICES_ENC_VAL     (0),
		.PF0_CCRID_RID               (8'b00000010),
		.PF0_CCRID_PI                (8'b00000000),
		.PF0_CCRID_SUBCC             (8'b00000000),
		.PF0_CCRID_BCC               (8'b00010010),
		.PF1_CCRID_RID               (8'b00000010),
		.PF1_CCRID_PI                (8'b00000000),
		.PF1_CCRID_SUBCC             (8'b00000000),
		.PF1_CCRID_BCC               (8'b00010010),
		.HDMDECHDR_EN                (1),
		.HDMDECHDR_CAPVER            (4'b0001)
	) intel_rtile_cxl_top_0 (
		.refclk0                           (refclk0),                           //   input,    width = 1,             refclk0.clk
		.refclk1                           (refclk1),                           //   input,    width = 1,             refclk1.clk
		.refclk4                           (refclk4),                           //   input,    width = 1,             refclk4.clk
		.resetn                            (resetn),                            //   input,    width = 1,              resetn.reset_n
		.nInit_done                        (nInit_done),                        //   input,    width = 1,          ninit_done.ninit_done
		.pll_lock_o                        (pll_lock_o),                        //  output,    width = 1,                 pll.pll_lock_o
		.usr2ip_qos_devload                (usr2ip_qos_devload),                //   input,    width = 2,         qos_devload.usr2ip_qos_devload
		.ip2hdm_clk                        (ip2hdm_clk),                        //  output,    width = 1,          ip2hdm_clk.clk
		.ip2hdm_reset_n                    (ip2hdm_reset_n),                    //  output,    width = 1,      ip2hdm_reset_n.reset_n
		.cxl_warm_rst_n                    (cxl_warm_rst_n),                    //  output,    width = 1,      cxl_warm_rst_n.reset_n
		.cxl_cold_rst_n                    (cxl_cold_rst_n),                    //  output,    width = 1,      cxl_cold_rst_n.reset_n
		.mc2ip_memsize                     (mc2ip_memsize),                     //   input,   width = 64,            hdm_size.mem_size_t
		.cxl_rx_n                          (cxl_rx_n),                          //   input,   width = 16,              cxl_rx.cxl_rx_n
		.cxl_rx_p                          (cxl_rx_p),                          //   input,   width = 16,                    .cxl_rx_p
		.cxl_tx_n                          (cxl_tx_n),                          //  output,   width = 16,              cxl_tx.cxl_tx_n
		.cxl_tx_p                          (cxl_tx_p),                          //  output,   width = 16,                    .cxl_tx_p
		.mc2ip_0_sr_status                 (mc2ip_0_sr_status),                 //   input,    width = 5,             mc2ip_0.mc_sr_status
		.ip2cafu_quiesce_req               (ip2cafu_quiesce_req),               //  output,    width = 1,             quiesce.quiesce_req
		.cafu2ip_quiesce_ack               (cafu2ip_quiesce_ack),               //   input,    width = 1,                    .quiesce_ack
		.cafu2ip_aximm0_awid               (cafu2ip_aximm0_awid),               //   input,   width = 12, axi2ccip_wraddr_ch0.awid
		.cafu2ip_aximm0_awaddr             (cafu2ip_aximm0_awaddr),             //   input,   width = 64,                    .awaddr
		.cafu2ip_aximm0_awlen              (cafu2ip_aximm0_awlen),              //   input,   width = 10,                    .awlen
		.cafu2ip_aximm0_awsize             (cafu2ip_aximm0_awsize),             //   input,    width = 3,                    .awsize
		.cafu2ip_aximm0_awburst            (cafu2ip_aximm0_awburst),            //   input,    width = 2,                    .awburst
		.cafu2ip_aximm0_awprot             (cafu2ip_aximm0_awprot),             //   input,    width = 3,                    .awprot
		.cafu2ip_aximm0_awqos              (cafu2ip_aximm0_awqos),              //   input,    width = 4,                    .awqos
		.cafu2ip_aximm0_awuser             (cafu2ip_aximm0_awuser),             //   input,    width = 6,                    .awuser
		.cafu2ip_aximm0_awvalid            (cafu2ip_aximm0_awvalid),            //   input,    width = 1,                    .awvalid
		.cafu2ip_aximm0_awcache            (cafu2ip_aximm0_awcache),            //   input,    width = 4,                    .awcache
		.cafu2ip_aximm0_awlock             (cafu2ip_aximm0_awlock),             //   input,    width = 2,                    .awlock
		.cafu2ip_aximm0_awregion           (cafu2ip_aximm0_awregion),           //   input,    width = 4,                    .awregion
		.cafu2ip_aximm0_awatop             (cafu2ip_aximm0_awatop),             //   input,    width = 6,                    .awatop
		.ip2cafu_aximm0_awready            (ip2cafu_aximm0_awready),            //  output,    width = 1,                    .awready
		.cafu2ip_aximm1_awid               (cafu2ip_aximm1_awid),               //   input,   width = 12, axi2ccip_wraddr_ch1.awid
		.cafu2ip_aximm1_awaddr             (cafu2ip_aximm1_awaddr),             //   input,   width = 64,                    .awaddr
		.cafu2ip_aximm1_awlen              (cafu2ip_aximm1_awlen),              //   input,   width = 10,                    .awlen
		.cafu2ip_aximm1_awsize             (cafu2ip_aximm1_awsize),             //   input,    width = 3,                    .awsize
		.cafu2ip_aximm1_awburst            (cafu2ip_aximm1_awburst),            //   input,    width = 2,                    .awburst
		.cafu2ip_aximm1_awprot             (cafu2ip_aximm1_awprot),             //   input,    width = 3,                    .awprot
		.cafu2ip_aximm1_awqos              (cafu2ip_aximm1_awqos),              //   input,    width = 4,                    .awqos
		.cafu2ip_aximm1_awuser             (cafu2ip_aximm1_awuser),             //   input,    width = 6,                    .awuser
		.cafu2ip_aximm1_awvalid            (cafu2ip_aximm1_awvalid),            //   input,    width = 1,                    .awvalid
		.cafu2ip_aximm1_awcache            (cafu2ip_aximm1_awcache),            //   input,    width = 4,                    .awcache
		.cafu2ip_aximm1_awlock             (cafu2ip_aximm1_awlock),             //   input,    width = 2,                    .awlock
		.cafu2ip_aximm1_awregion           (cafu2ip_aximm1_awregion),           //   input,    width = 4,                    .awregion
		.cafu2ip_aximm1_awatop             (cafu2ip_aximm1_awatop),             //   input,    width = 6,                    .awatop
		.ip2cafu_aximm1_awready            (ip2cafu_aximm1_awready),            //  output,    width = 1,                    .awready
		.cafu2ip_aximm0_wdata              (cafu2ip_aximm0_wdata),              //   input,  width = 512, axi2ccip_wrdata_ch0.wdata
		.cafu2ip_aximm0_wstrb              (cafu2ip_aximm0_wstrb),              //   input,   width = 64,                    .wstrb
		.cafu2ip_aximm0_wlast              (cafu2ip_aximm0_wlast),              //   input,    width = 1,                    .wlast
		.cafu2ip_aximm0_wuser              (cafu2ip_aximm0_wuser),              //   input,    width = 1,                    .wuser
		.cafu2ip_aximm0_wvalid             (cafu2ip_aximm0_wvalid),             //   input,    width = 1,                    .wvalid
		.ip2cafu_aximm0_wready             (ip2cafu_aximm0_wready),             //  output,    width = 1,                    .wready
		.cafu2ip_aximm1_wdata              (cafu2ip_aximm1_wdata),              //   input,  width = 512, axi2ccip_wrdata_ch1.wdata
		.cafu2ip_aximm1_wstrb              (cafu2ip_aximm1_wstrb),              //   input,   width = 64,                    .wstrb
		.cafu2ip_aximm1_wlast              (cafu2ip_aximm1_wlast),              //   input,    width = 1,                    .wlast
		.cafu2ip_aximm1_wuser              (cafu2ip_aximm1_wuser),              //   input,    width = 1,                    .wuser
		.cafu2ip_aximm1_wvalid             (cafu2ip_aximm1_wvalid),             //   input,    width = 1,                    .wvalid
		.ip2cafu_aximm1_wready             (ip2cafu_aximm1_wready),             //  output,    width = 1,                    .wready
		.ip2cafu_aximm0_bid                (ip2cafu_aximm0_bid),                //  output,   width = 12,  axi2ccip_wrrsp_ch0.bid
		.ip2cafu_aximm0_bresp              (ip2cafu_aximm0_bresp),              //  output,    width = 2,                    .bresp
		.ip2cafu_aximm0_buser              (ip2cafu_aximm0_buser),              //  output,    width = 4,                    .buser
		.ip2cafu_aximm0_bvalid             (ip2cafu_aximm0_bvalid),             //  output,    width = 1,                    .bvalid
		.cafu2ip_aximm0_bready             (cafu2ip_aximm0_bready),             //   input,    width = 1,                    .bready
		.ip2cafu_aximm1_bid                (ip2cafu_aximm1_bid),                //  output,   width = 12,  axi2ccip_wrrsp_ch1.bid
		.ip2cafu_aximm1_bresp              (ip2cafu_aximm1_bresp),              //  output,    width = 2,                    .bresp
		.ip2cafu_aximm1_buser              (ip2cafu_aximm1_buser),              //  output,    width = 4,                    .buser
		.ip2cafu_aximm1_bvalid             (ip2cafu_aximm1_bvalid),             //  output,    width = 1,                    .bvalid
		.cafu2ip_aximm1_bready             (cafu2ip_aximm1_bready),             //   input,    width = 1,                    .bready
		.cafu2ip_aximm0_arid               (cafu2ip_aximm0_arid),               //   input,   width = 12, axi2ccip_rdaddr_ch0.arid
		.cafu2ip_aximm0_araddr             (cafu2ip_aximm0_araddr),             //   input,   width = 64,                    .araddr
		.cafu2ip_aximm0_arlen              (cafu2ip_aximm0_arlen),              //   input,   width = 10,                    .arlen
		.cafu2ip_aximm0_arsize             (cafu2ip_aximm0_arsize),             //   input,    width = 3,                    .arsize
		.cafu2ip_aximm0_arburst            (cafu2ip_aximm0_arburst),            //   input,    width = 2,                    .arburst
		.cafu2ip_aximm0_arprot             (cafu2ip_aximm0_arprot),             //   input,    width = 3,                    .arprot
		.cafu2ip_aximm0_arqos              (cafu2ip_aximm0_arqos),              //   input,    width = 4,                    .arqos
		.cafu2ip_aximm0_aruser             (cafu2ip_aximm0_aruser),             //   input,    width = 6,                    .aruser
		.cafu2ip_aximm0_arvalid            (cafu2ip_aximm0_arvalid),            //   input,    width = 1,                    .arvalid
		.cafu2ip_aximm0_arcache            (cafu2ip_aximm0_arcache),            //   input,    width = 4,                    .arcache
		.cafu2ip_aximm0_arlock             (cafu2ip_aximm0_arlock),             //   input,    width = 2,                    .arlock
		.cafu2ip_aximm0_arregion           (cafu2ip_aximm0_arregion),           //   input,    width = 4,                    .arregion
		.ip2cafu_aximm0_arready            (ip2cafu_aximm0_arready),            //  output,    width = 1,                    .arready
		.cafu2ip_aximm1_arid               (cafu2ip_aximm1_arid),               //   input,   width = 12, axi2ccip_rdaddr_ch1.arid
		.cafu2ip_aximm1_araddr             (cafu2ip_aximm1_araddr),             //   input,   width = 64,                    .araddr
		.cafu2ip_aximm1_arlen              (cafu2ip_aximm1_arlen),              //   input,   width = 10,                    .arlen
		.cafu2ip_aximm1_arsize             (cafu2ip_aximm1_arsize),             //   input,    width = 3,                    .arsize
		.cafu2ip_aximm1_arburst            (cafu2ip_aximm1_arburst),            //   input,    width = 2,                    .arburst
		.cafu2ip_aximm1_arprot             (cafu2ip_aximm1_arprot),             //   input,    width = 3,                    .arprot
		.cafu2ip_aximm1_arqos              (cafu2ip_aximm1_arqos),              //   input,    width = 4,                    .arqos
		.cafu2ip_aximm1_aruser             (cafu2ip_aximm1_aruser),             //   input,    width = 6,                    .aruser
		.cafu2ip_aximm1_arvalid            (cafu2ip_aximm1_arvalid),            //   input,    width = 1,                    .arvalid
		.cafu2ip_aximm1_arcache            (cafu2ip_aximm1_arcache),            //   input,    width = 4,                    .arcache
		.cafu2ip_aximm1_arlock             (cafu2ip_aximm1_arlock),             //   input,    width = 2,                    .arlock
		.cafu2ip_aximm1_arregion           (cafu2ip_aximm1_arregion),           //   input,    width = 4,                    .arregion
		.ip2cafu_aximm1_arready            (ip2cafu_aximm1_arready),            //  output,    width = 1,                    .arready
		.ip2cafu_aximm0_rid                (ip2cafu_aximm0_rid),                //  output,   width = 12,  axi2ccip_rdrsp_ch0.rid
		.ip2cafu_aximm0_rdata              (ip2cafu_aximm0_rdata),              //  output,  width = 512,                    .rdata
		.ip2cafu_aximm0_rresp              (ip2cafu_aximm0_rresp),              //  output,    width = 2,                    .rresp
		.ip2cafu_aximm0_rlast              (ip2cafu_aximm0_rlast),              //  output,    width = 1,                    .rlast
		.ip2cafu_aximm0_ruser              (ip2cafu_aximm0_ruser),              //  output,    width = 1,                    .ruser
		.ip2cafu_aximm0_rvalid             (ip2cafu_aximm0_rvalid),             //  output,    width = 1,                    .rvalid
		.cafu2ip_aximm0_rready             (cafu2ip_aximm0_rready),             //   input,    width = 1,                    .rready
		.ip2cafu_aximm1_rid                (ip2cafu_aximm1_rid),                //  output,   width = 12,  axi2ccip_rdrsp_ch1.rid
		.ip2cafu_aximm1_rdata              (ip2cafu_aximm1_rdata),              //  output,  width = 512,                    .rdata
		.ip2cafu_aximm1_rresp              (ip2cafu_aximm1_rresp),              //  output,    width = 2,                    .rresp
		.ip2cafu_aximm1_rlast              (ip2cafu_aximm1_rlast),              //  output,    width = 1,                    .rlast
		.ip2cafu_aximm1_ruser              (ip2cafu_aximm1_ruser),              //  output,    width = 1,                    .ruser
		.ip2cafu_aximm1_rvalid             (ip2cafu_aximm1_rvalid),             //  output,    width = 1,                    .rvalid
		.cafu2ip_aximm1_rready             (cafu2ip_aximm1_rready),             //   input,    width = 1,                    .rready
		.cafu2ip_csr0_cfg_if               (cafu2ip_csr0_cfg_if),               //   input,   width = 96,       cafu_csr0_cfg.cafu2ip_cfg_if
		.ip2cafu_csr0_cfg_if               (ip2cafu_csr0_cfg_if),               //  output,    width = 6,                    .ip2cafu_devsec
		.ip2csr_avmm_clk                   (ip2csr_avmm_clk),                   //  output,    width = 1,             afu_csr.clk
		.ip2csr_avmm_rstn                  (ip2csr_avmm_rstn),                  //  output,    width = 1,                    .rst_n
		.csr2ip_avmm_waitrequest           (csr2ip_avmm_waitrequest),           //   input,    width = 1,                    .waitrequest
		.csr2ip_avmm_readdata              (csr2ip_avmm_readdata),              //   input,   width = 64,                    .readdata
		.csr2ip_avmm_readdatavalid         (csr2ip_avmm_readdatavalid),         //   input,    width = 1,                    .readdatavalid
		.ip2csr_avmm_writedata             (ip2csr_avmm_writedata),             //  output,   width = 64,                    .writedata
		.ip2csr_avmm_poison                (ip2csr_avmm_poison),                //  output,    width = 1,                    .poison
		.ip2csr_avmm_address               (ip2csr_avmm_address),               //  output,   width = 22,                    .address
		.ip2csr_avmm_write                 (ip2csr_avmm_write),                 //  output,    width = 1,                    .write
		.ip2csr_avmm_read                  (ip2csr_avmm_read),                  //  output,    width = 1,                    .read
		.ip2csr_avmm_byteenable            (ip2csr_avmm_byteenable),            //  output,    width = 8,                    .byteenable
		.ip2cafu_avmm_clk                  (ip2cafu_avmm_clk),                  //  output,    width = 1,            cafu_csr.clk
		.ip2cafu_avmm_rstn                 (ip2cafu_avmm_rstn),                 //  output,    width = 1,                    .rstn
		.cafu2ip_avmm_waitrequest          (cafu2ip_avmm_waitrequest),          //   input,    width = 1,                    .waitrequest
		.cafu2ip_avmm_readdata             (cafu2ip_avmm_readdata),             //   input,   width = 64,                    .readdata
		.cafu2ip_avmm_readdatavalid        (cafu2ip_avmm_readdatavalid),        //   input,    width = 1,                    .readdatavalid
		.ip2cafu_avmm_burstcount           (ip2cafu_avmm_burstcount),           //  output,    width = 1,                    .burstcount
		.ip2cafu_avmm_writedata            (ip2cafu_avmm_writedata),            //  output,   width = 64,                    .writedata
		.ip2cafu_avmm_poison               (ip2cafu_avmm_poison),               //  output,    width = 1,                    .poison
		.ip2cafu_avmm_address              (ip2cafu_avmm_address),              //  output,   width = 22,                    .address
		.ip2cafu_avmm_write                (ip2cafu_avmm_write),                //  output,    width = 1,                    .write
		.ip2cafu_avmm_read                 (ip2cafu_avmm_read),                 //  output,    width = 1,                    .read
		.ip2cafu_avmm_byteenable           (ip2cafu_avmm_byteenable),           //  output,    width = 8,                    .byteenable
		.ccv_afu_conf_base_addr_high       (ccv_afu_conf_base_addr_high),       //  output,   width = 32,             ccv_afu.base_addr_high
		.ccv_afu_conf_base_addr_high_valid (ccv_afu_conf_base_addr_high_valid), //  output,    width = 1,                    .base_addr_high_valid
		.ccv_afu_conf_base_addr_low        (ccv_afu_conf_base_addr_low),        //  output,   width = 28,                    .base_addr_low
		.ccv_afu_conf_base_addr_low_valid  (ccv_afu_conf_base_addr_low_valid),  //  output,    width = 1,                    .base_addr_low_valid
		.pf0_max_payload_size              (pf0_max_payload_size),              //  output,    width = 3,            ext_comp.pfo_mpss
		.pf0_max_read_request_size         (pf0_max_read_request_size),         //  output,    width = 3,                    .pf0_mrrs
		.pf0_bus_master_en                 (pf0_bus_master_en),                 //  output,    width = 1,                    .pfo_bus_master_en
		.pf0_memory_access_en              (pf0_memory_access_en),              //  output,    width = 1,                    .pfo_mem_access_en
		.pf1_max_payload_size              (pf1_max_payload_size),              //  output,    width = 3,                    .pf1_mpss
		.pf1_max_read_request_size         (pf1_max_read_request_size),         //  output,    width = 3,                    .pf1_mrrs
		.pf1_bus_master_en                 (pf1_bus_master_en),                 //  output,    width = 1,                    .pf1_bus_master_en
		.pf1_memory_access_en              (pf1_memory_access_en),              //  output,    width = 1,                    .pf1_mem_access_en
		.pf0_msix_enable                   (pf0_msix_enable),                   //  output,    width = 1,  pf0_msix_interface.msix_enable
		.pf0_msix_fn_mask                  (pf0_msix_fn_mask),                  //  output,    width = 1,                    .msix_fn_mask
		.pf1_msix_enable                   (pf1_msix_enable),                   //  output,    width = 1,  pf1_msix_interface.msix_enable
		.pf1_msix_fn_mask                  (pf1_msix_fn_mask),                  //  output,    width = 1,                    .msix_fn_mask
		.dev_serial_num                    (dev_serial_num),                    //   input,   width = 64,                    .dev_serial_num
		.dev_serial_num_valid              (dev_serial_num_valid),              //   input,    width = 1,                    .dev_serial_num_valid
		.ip2uio_tx_ready                   (ip2uio_tx_ready),                   //  output,    width = 1,          usr_tx_st0.ready
		.uio2ip_tx_st0_dvalid              (uio2ip_tx_st0_dvalid),              //   input,    width = 1,                    .dvalid
		.uio2ip_tx_st0_sop                 (uio2ip_tx_st0_sop),                 //   input,    width = 1,                    .sop
		.uio2ip_tx_st0_eop                 (uio2ip_tx_st0_eop),                 //   input,    width = 1,                    .eop
		.uio2ip_tx_st0_data                (uio2ip_tx_st0_data),                //   input,  width = 256,                    .data
		.uio2ip_tx_st0_data_parity         (uio2ip_tx_st0_data_parity),         //   input,    width = 8,                    .data_parity
		.uio2ip_tx_st0_hdr                 (uio2ip_tx_st0_hdr),                 //   input,  width = 128,                    .hdr
		.uio2ip_tx_st0_hdr_parity          (uio2ip_tx_st0_hdr_parity),          //   input,    width = 4,                    .hdr_parity
		.uio2ip_tx_st0_hvalid              (uio2ip_tx_st0_hvalid),              //   input,    width = 1,                    .hvalid
		.uio2ip_tx_st0_prefix              (uio2ip_tx_st0_prefix),              //   input,   width = 32,                    .prefix
		.uio2ip_tx_st0_prefix_parity       (uio2ip_tx_st0_prefix_parity),       //   input,    width = 1,                    .prefix_parity
		.uio2ip_tx_st0_pvalid              (uio2ip_tx_st0_pvalid),              //   input,    width = 1,                    .pvalid
		.uio2ip_tx_st0_empty               (uio2ip_tx_st0_empty),               //   input,    width = 3,                    .empty
		.uio2ip_tx_st0_misc_parity         (uio2ip_tx_st0_misc_parity),         //   input,    width = 1,                    .misc_parity
		.uio2ip_tx_st1_dvalid              (uio2ip_tx_st1_dvalid),              //   input,    width = 1,          usr_tx_st1.dvalid
		.uio2ip_tx_st1_sop                 (uio2ip_tx_st1_sop),                 //   input,    width = 1,                    .sop
		.uio2ip_tx_st1_eop                 (uio2ip_tx_st1_eop),                 //   input,    width = 1,                    .eop
		.uio2ip_tx_st1_data                (uio2ip_tx_st1_data),                //   input,  width = 256,                    .data
		.uio2ip_tx_st1_data_parity         (uio2ip_tx_st1_data_parity),         //   input,    width = 8,                    .data_parity
		.uio2ip_tx_st1_hdr                 (uio2ip_tx_st1_hdr),                 //   input,  width = 128,                    .hdr
		.uio2ip_tx_st1_hdr_parity          (uio2ip_tx_st1_hdr_parity),          //   input,    width = 4,                    .hdr_parity
		.uio2ip_tx_st1_hvalid              (uio2ip_tx_st1_hvalid),              //   input,    width = 1,                    .hvalid
		.uio2ip_tx_st1_prefix              (uio2ip_tx_st1_prefix),              //   input,   width = 32,                    .prefix
		.uio2ip_tx_st1_prefix_parity       (uio2ip_tx_st1_prefix_parity),       //   input,    width = 1,                    .prefix_parity
		.uio2ip_tx_st1_pvalid              (uio2ip_tx_st1_pvalid),              //   input,    width = 1,                    .pvalid
		.uio2ip_tx_st1_empty               (uio2ip_tx_st1_empty),               //   input,    width = 3,                    .empty
		.uio2ip_tx_st1_misc_parity         (uio2ip_tx_st1_misc_parity),         //   input,    width = 1,                    .misc_parity
		.uio2ip_tx_st2_dvalid              (uio2ip_tx_st2_dvalid),              //   input,    width = 1,          usr_tx_st2.dvalid
		.uio2ip_tx_st2_sop                 (uio2ip_tx_st2_sop),                 //   input,    width = 1,                    .sop
		.uio2ip_tx_st2_eop                 (uio2ip_tx_st2_eop),                 //   input,    width = 1,                    .eop
		.uio2ip_tx_st2_data                (uio2ip_tx_st2_data),                //   input,  width = 256,                    .data
		.uio2ip_tx_st2_data_parity         (uio2ip_tx_st2_data_parity),         //   input,    width = 8,                    .data_parity
		.uio2ip_tx_st2_hdr                 (uio2ip_tx_st2_hdr),                 //   input,  width = 128,                    .hdr
		.uio2ip_tx_st2_hdr_parity          (uio2ip_tx_st2_hdr_parity),          //   input,    width = 4,                    .hdr_parity
		.uio2ip_tx_st2_hvalid              (uio2ip_tx_st2_hvalid),              //   input,    width = 1,                    .hvalid
		.uio2ip_tx_st2_prefix              (uio2ip_tx_st2_prefix),              //   input,   width = 32,                    .prefix
		.uio2ip_tx_st2_prefix_parity       (uio2ip_tx_st2_prefix_parity),       //   input,    width = 1,                    .prefix_parity
		.uio2ip_tx_st2_pvalid              (uio2ip_tx_st2_pvalid),              //   input,    width = 1,                    .pvalid
		.uio2ip_tx_st2_empty               (uio2ip_tx_st2_empty),               //   input,    width = 3,                    .empty
		.uio2ip_tx_st2_misc_parity         (uio2ip_tx_st2_misc_parity),         //   input,    width = 1,                    .misc_parity
		.uio2ip_tx_st3_dvalid              (uio2ip_tx_st3_dvalid),              //   input,    width = 1,          usr_tx_st3.dvalid
		.uio2ip_tx_st3_sop                 (uio2ip_tx_st3_sop),                 //   input,    width = 1,                    .sop
		.uio2ip_tx_st3_eop                 (uio2ip_tx_st3_eop),                 //   input,    width = 1,                    .eop
		.uio2ip_tx_st3_data                (uio2ip_tx_st3_data),                //   input,  width = 256,                    .data
		.uio2ip_tx_st3_data_parity         (uio2ip_tx_st3_data_parity),         //   input,    width = 8,                    .data_parity
		.uio2ip_tx_st3_hdr                 (uio2ip_tx_st3_hdr),                 //   input,  width = 128,                    .hdr
		.uio2ip_tx_st3_hdr_parity          (uio2ip_tx_st3_hdr_parity),          //   input,    width = 4,                    .hdr_parity
		.uio2ip_tx_st3_hvalid              (uio2ip_tx_st3_hvalid),              //   input,    width = 1,                    .hvalid
		.uio2ip_tx_st3_prefix              (uio2ip_tx_st3_prefix),              //   input,   width = 32,                    .prefix
		.uio2ip_tx_st3_prefix_parity       (uio2ip_tx_st3_prefix_parity),       //   input,    width = 1,                    .prefix_parity
		.uio2ip_tx_st3_pvalid              (uio2ip_tx_st3_pvalid),              //   input,    width = 1,                    .pvalid
		.uio2ip_tx_st3_empty               (uio2ip_tx_st3_empty),               //   input,    width = 3,                    .empty
		.uio2ip_tx_st3_misc_parity         (uio2ip_tx_st3_misc_parity),         //   input,    width = 1,                    .misc_parity
		.ip2uio_tx_st_Hcrdt_update         (ip2uio_tx_st_Hcrdt_update),         //  output,    width = 3,           usr_tx_st.Hcrdt_update
		.ip2uio_tx_st_Hcrdt_update_cnt     (ip2uio_tx_st_Hcrdt_update_cnt),     //  output,    width = 6,                    .Hcrdt_update_cnt
		.ip2uio_tx_st_Hcrdt_init           (ip2uio_tx_st_Hcrdt_init),           //  output,    width = 3,                    .Hcrdt_init
		.uio2ip_tx_st_Hcrdt_init_ack       (uio2ip_tx_st_Hcrdt_init_ack),       //   input,    width = 3,                    .Hcrdt_init_ack
		.ip2uio_tx_st_Dcrdt_update         (ip2uio_tx_st_Dcrdt_update),         //  output,    width = 3,                    .Dcrdt_update
		.ip2uio_tx_st_Dcrdt_update_cnt     (ip2uio_tx_st_Dcrdt_update_cnt),     //  output,   width = 12,                    .Dcrdt_update_cnt
		.ip2uio_tx_st_Dcrdt_init           (ip2uio_tx_st_Dcrdt_init),           //  output,    width = 3,                    .Dcrdt_init
		.uio2ip_tx_st_Dcrdt_init_ack       (uio2ip_tx_st_Dcrdt_init_ack),       //   input,    width = 3,                    .Dcrdt_init_ack
		.ip2uio_rx_st0_dvalid              (ip2uio_rx_st0_dvalid),              //  output,    width = 1,         usr_rx_st_0.dvalid
		.ip2uio_rx_st0_sop                 (ip2uio_rx_st0_sop),                 //  output,    width = 1,                    .sop
		.ip2uio_rx_st0_eop                 (ip2uio_rx_st0_eop),                 //  output,    width = 1,                    .eop
		.ip2uio_rx_st0_passthrough         (ip2uio_rx_st0_passthrough),         //  output,    width = 1,                    .passthrough
		.ip2uio_rx_st0_data                (ip2uio_rx_st0_data),                //  output,  width = 256,                    .data
		.ip2uio_rx_st0_data_parity         (ip2uio_rx_st0_data_parity),         //  output,    width = 8,                    .data_parity
		.ip2uio_rx_st0_hdr                 (ip2uio_rx_st0_hdr),                 //  output,  width = 128,                    .hdr
		.ip2uio_rx_st0_hdr_parity          (ip2uio_rx_st0_hdr_parity),          //  output,    width = 4,                    .hdr_parity
		.ip2uio_rx_st0_hvalid              (ip2uio_rx_st0_hvalid),              //  output,    width = 1,                    .hvalid
		.ip2uio_rx_st0_prefix              (ip2uio_rx_st0_prefix),              //  output,   width = 32,                    .prefix
		.ip2uio_rx_st0_prefix_parity       (ip2uio_rx_st0_prefix_parity),       //  output,    width = 1,                    .prefix_parity
		.ip2uio_rx_st0_pvalid              (ip2uio_rx_st0_pvalid),              //  output,    width = 1,                    .pvalid
		.ip2uio_rx_st0_bar                 (ip2uio_rx_st0_bar),                 //  output,    width = 3,                    .bar
		.ip2uio_rx_st0_pfnum               (ip2uio_rx_st0_pfnum),               //  output,    width = 3,                    .pfnum
		.ip2uio_rx_st0_misc_parity         (ip2uio_rx_st0_misc_parity),         //  output,    width = 1,                    .misc_parity
		.ip2uio_rx_st0_empty               (ip2uio_rx_st0_empty),               //  output,    width = 3,                    .empty
		.ip2uio_rx_st1_dvalid              (ip2uio_rx_st1_dvalid),              //  output,    width = 1,         usr_rx_st_1.dvalid
		.ip2uio_rx_st1_sop                 (ip2uio_rx_st1_sop),                 //  output,    width = 1,                    .sop
		.ip2uio_rx_st1_eop                 (ip2uio_rx_st1_eop),                 //  output,    width = 1,                    .eop
		.ip2uio_rx_st1_passthrough         (ip2uio_rx_st1_passthrough),         //  output,    width = 1,                    .passthrough
		.ip2uio_rx_st1_data                (ip2uio_rx_st1_data),                //  output,  width = 256,                    .data
		.ip2uio_rx_st1_data_parity         (ip2uio_rx_st1_data_parity),         //  output,    width = 8,                    .data_parity
		.ip2uio_rx_st1_hdr                 (ip2uio_rx_st1_hdr),                 //  output,  width = 128,                    .hdr
		.ip2uio_rx_st1_hdr_parity          (ip2uio_rx_st1_hdr_parity),          //  output,    width = 4,                    .hdr_parity
		.ip2uio_rx_st1_hvalid              (ip2uio_rx_st1_hvalid),              //  output,    width = 1,                    .hvalid
		.ip2uio_rx_st1_prefix              (ip2uio_rx_st1_prefix),              //  output,   width = 32,                    .prefix
		.ip2uio_rx_st1_prefix_parity       (ip2uio_rx_st1_prefix_parity),       //  output,    width = 1,                    .prefix_parity
		.ip2uio_rx_st1_pvalid              (ip2uio_rx_st1_pvalid),              //  output,    width = 1,                    .pvalid
		.ip2uio_rx_st1_bar                 (ip2uio_rx_st1_bar),                 //  output,    width = 3,                    .bar
		.ip2uio_rx_st1_pfnum               (ip2uio_rx_st1_pfnum),               //  output,    width = 3,                    .pfnum
		.ip2uio_rx_st1_misc_parity         (ip2uio_rx_st1_misc_parity),         //  output,    width = 1,                    .misc_parity
		.ip2uio_rx_st1_empty               (ip2uio_rx_st1_empty),               //  output,    width = 3,                    .empty
		.ip2uio_rx_st2_dvalid              (ip2uio_rx_st2_dvalid),              //  output,    width = 1,         usr_rx_st_2.dvalid
		.ip2uio_rx_st2_sop                 (ip2uio_rx_st2_sop),                 //  output,    width = 1,                    .sop
		.ip2uio_rx_st2_eop                 (ip2uio_rx_st2_eop),                 //  output,    width = 1,                    .eop
		.ip2uio_rx_st2_passthrough         (ip2uio_rx_st2_passthrough),         //  output,    width = 1,                    .passthrough
		.ip2uio_rx_st2_data                (ip2uio_rx_st2_data),                //  output,  width = 256,                    .data
		.ip2uio_rx_st2_data_parity         (ip2uio_rx_st2_data_parity),         //  output,    width = 8,                    .data_parity
		.ip2uio_rx_st2_hdr                 (ip2uio_rx_st2_hdr),                 //  output,  width = 128,                    .hdr
		.ip2uio_rx_st2_hdr_parity          (ip2uio_rx_st2_hdr_parity),          //  output,    width = 4,                    .hdr_parity
		.ip2uio_rx_st2_hvalid              (ip2uio_rx_st2_hvalid),              //  output,    width = 1,                    .hvalid
		.ip2uio_rx_st2_prefix              (ip2uio_rx_st2_prefix),              //  output,   width = 32,                    .prefix
		.ip2uio_rx_st2_prefix_parity       (ip2uio_rx_st2_prefix_parity),       //  output,    width = 1,                    .prefix_parity
		.ip2uio_rx_st2_pvalid              (ip2uio_rx_st2_pvalid),              //  output,    width = 1,                    .pvalid
		.ip2uio_rx_st2_bar                 (ip2uio_rx_st2_bar),                 //  output,    width = 3,                    .bar
		.ip2uio_rx_st2_pfnum               (ip2uio_rx_st2_pfnum),               //  output,    width = 3,                    .pfnum
		.ip2uio_rx_st2_misc_parity         (ip2uio_rx_st2_misc_parity),         //  output,    width = 1,                    .misc_parity
		.ip2uio_rx_st2_empty               (ip2uio_rx_st2_empty),               //  output,    width = 3,                    .empty
		.ip2uio_rx_st3_dvalid              (ip2uio_rx_st3_dvalid),              //  output,    width = 1,         usr_rx_st_3.dvalid
		.ip2uio_rx_st3_sop                 (ip2uio_rx_st3_sop),                 //  output,    width = 1,                    .sop
		.ip2uio_rx_st3_eop                 (ip2uio_rx_st3_eop),                 //  output,    width = 1,                    .eop
		.ip2uio_rx_st3_passthrough         (ip2uio_rx_st3_passthrough),         //  output,    width = 1,                    .passthrough
		.ip2uio_rx_st3_data                (ip2uio_rx_st3_data),                //  output,  width = 256,                    .data
		.ip2uio_rx_st3_data_parity         (ip2uio_rx_st3_data_parity),         //  output,    width = 8,                    .data_parity
		.ip2uio_rx_st3_hdr                 (ip2uio_rx_st3_hdr),                 //  output,  width = 128,                    .hdr
		.ip2uio_rx_st3_hdr_parity          (ip2uio_rx_st3_hdr_parity),          //  output,    width = 4,                    .hdr_parity
		.ip2uio_rx_st3_hvalid              (ip2uio_rx_st3_hvalid),              //  output,    width = 1,                    .hvalid
		.ip2uio_rx_st3_prefix              (ip2uio_rx_st3_prefix),              //  output,   width = 32,                    .prefix
		.ip2uio_rx_st3_prefix_parity       (ip2uio_rx_st3_prefix_parity),       //  output,    width = 1,                    .prefix_parity
		.ip2uio_rx_st3_pvalid              (ip2uio_rx_st3_pvalid),              //  output,    width = 1,                    .pvalid
		.ip2uio_rx_st3_bar                 (ip2uio_rx_st3_bar),                 //  output,    width = 3,                    .bar
		.ip2uio_rx_st3_pfnum               (ip2uio_rx_st3_pfnum),               //  output,    width = 3,                    .pfnum
		.ip2uio_rx_st3_misc_parity         (ip2uio_rx_st3_misc_parity),         //  output,    width = 1,                    .misc_parity
		.ip2uio_rx_st3_empty               (ip2uio_rx_st3_empty),               //  output,    width = 3,                    .empty
		.uio2ip_rx_st_Hcrdt_update         (uio2ip_rx_st_Hcrdt_update),         //   input,    width = 3,           usr_rx_st.Hcrdt_update
		.uio2ip_rx_st_Hcrdt_update_cnt     (uio2ip_rx_st_Hcrdt_update_cnt),     //   input,    width = 6,                    .Hcrdt_update_cnt
		.uio2ip_rx_st_Hcrdt_init           (uio2ip_rx_st_Hcrdt_init),           //   input,    width = 3,                    .Hcrdt_init
		.ip2uio_rx_st_Hcrdt_init_ack       (ip2uio_rx_st_Hcrdt_init_ack),       //  output,    width = 3,                    .Hcrdt_init_ack
		.uio2ip_rx_st_Dcrdt_update         (uio2ip_rx_st_Dcrdt_update),         //   input,    width = 3,                    .Dcrdt_update
		.uio2ip_rx_st_Dcrdt_update_cnt     (uio2ip_rx_st_Dcrdt_update_cnt),     //   input,   width = 12,                    .Dcrdt_update_cnt
		.uio2ip_rx_st_Dcrdt_init           (uio2ip_rx_st_Dcrdt_init),           //   input,    width = 3,                    .Dcrdt_init
		.ip2uio_rx_st_Dcrdt_init_ack       (ip2uio_rx_st_Dcrdt_init_ack),       //  output,    width = 3,                    .Dcrdt_init_ack
		.ip2uio_bus_number                 (ip2uio_bus_number),                 //  output,    width = 8,                 uio.usr_bus_number
		.ip2uio_device_number              (ip2uio_device_number),              //  output,    width = 5,                    .usr_device_number
		.ip2cafu_axistd0_tvalid            (ip2cafu_axistd0_tvalid),            //  output,    width = 1,     ip2cafu_axistd0.td0_tvalid
		.ip2cafu_axistd0_tdata             (ip2cafu_axistd0_tdata),             //  output,   width = 72,                    .td0_tdata
		.ip2cafu_axistd0_tstrb             (ip2cafu_axistd0_tstrb),             //  output,    width = 9,                    .td0_tstrb
		.ip2cafu_axistd0_tdest             (ip2cafu_axistd0_tdest),             //  output,    width = 3,                    .td0_tdest
		.ip2cafu_axistd0_tkeep             (ip2cafu_axistd0_tkeep),             //  output,    width = 9,                    .td0_tkeep
		.ip2cafu_axistd0_tlast             (ip2cafu_axistd0_tlast),             //  output,    width = 1,                    .td0_tlast
		.ip2cafu_axistd0_tid               (ip2cafu_axistd0_tid),               //  output,    width = 8,                    .td0_tid
		.ip2cafu_axistd0_tuser             (ip2cafu_axistd0_tuser),             //  output,    width = 8,                    .td0_tuser
		.cafu2ip_axistd0_tready            (cafu2ip_axistd0_tready),            //   input,    width = 1,                    .td0_tready
		.ip2cafu_axisth0_tvalid            (ip2cafu_axisth0_tvalid),            //  output,    width = 1,                    .th0_tvalid
		.ip2cafu_axisth0_tdata             (ip2cafu_axisth0_tdata),             //  output,   width = 72,                    .th0_tdata
		.ip2cafu_axisth0_tstrb             (ip2cafu_axisth0_tstrb),             //  output,    width = 9,                    .th0_tstrb
		.ip2cafu_axisth0_tdest             (ip2cafu_axisth0_tdest),             //  output,    width = 3,                    .th0_tdest
		.ip2cafu_axisth0_tkeep             (ip2cafu_axisth0_tkeep),             //  output,    width = 9,                    .th0_tkeep
		.ip2cafu_axisth0_tlast             (ip2cafu_axisth0_tlast),             //  output,    width = 1,                    .th0_tlast
		.ip2cafu_axisth0_tid               (ip2cafu_axisth0_tid),               //  output,    width = 8,                    .th0_tid
		.ip2cafu_axisth0_tuser             (ip2cafu_axisth0_tuser),             //  output,    width = 8,                    .th0_tuser
		.cafu2ip_axisth0_tready            (cafu2ip_axisth0_tready),            //   input,    width = 1,                    .th0_tready
		.usr2ip_cxlreset_initiate          (usr2ip_cxlreset_initiate),          //   input,    width = 1,       cxl_reset_inf.cxlreset_initiate
		.ip2usr_cxlreset_req               (ip2usr_cxlreset_req),               //  output,    width = 1,                    .cxlreset_req
		.usr2ip_cxlreset_ack               (usr2ip_cxlreset_ack),               //   input,    width = 1,                    .cxlreset_ack
		.ip2usr_cxlreset_error             (ip2usr_cxlreset_error),             //  output,    width = 1,                    .cxlreset_error
		.ip2usr_cxlreset_complete          (ip2usr_cxlreset_complete),          //  output,    width = 1,                    .cxlreset_complete
		.usr2ip_app_err_valid              (usr2ip_app_err_valid),              //   input,    width = 1,         usr_err_inf.err_valid
		.usr2ip_app_err_hdr                (usr2ip_app_err_hdr),                //   input,   width = 32,                    .err_hdr
		.usr2ip_app_err_info               (usr2ip_app_err_info),               //   input,   width = 14,                    .err_info
		.usr2ip_app_err_func_num           (usr2ip_app_err_func_num),           //   input,    width = 3,                    .err_fn_num
		.ip2usr_app_err_ready              (ip2usr_app_err_ready),              //  output,    width = 1,                    .err_rdy
		.ip2usr_aermsg_correctable_valid   (ip2usr_aermsg_correctable_valid),   //  output,    width = 1,                    .aermsg_correctable_valid
		.ip2usr_aermsg_uncorrectable_valid (ip2usr_aermsg_uncorrectable_valid), //  output,    width = 1,                    .aermsg_uncorrectable_valid
		.ip2usr_aermsg_res                 (ip2usr_aermsg_res),                 //  output,    width = 1,                    .aermsg_res
		.ip2usr_aermsg_bts                 (ip2usr_aermsg_bts),                 //  output,    width = 1,                    .aermsg_bts
		.ip2usr_aermsg_bds                 (ip2usr_aermsg_bds),                 //  output,    width = 1,                    .aermsg_bds
		.ip2usr_aermsg_rrs                 (ip2usr_aermsg_rrs),                 //  output,    width = 1,                    .aermsg_rrs
		.ip2usr_aermsg_rtts                (ip2usr_aermsg_rtts),                //  output,    width = 1,                    .aermsg_rtts
		.ip2usr_aermsg_anes                (ip2usr_aermsg_anes),                //  output,    width = 1,                    .aermsg_anes
		.ip2usr_aermsg_cies                (ip2usr_aermsg_cies),                //  output,    width = 1,                    .aermsg_cies
		.ip2usr_aermsg_hlos                (ip2usr_aermsg_hlos),                //  output,    width = 1,                    .aermsg_hlos
		.ip2usr_aermsg_fmt                 (ip2usr_aermsg_fmt),                 //  output,    width = 2,                    .aermsg_fmt
		.ip2usr_aermsg_type                (ip2usr_aermsg_type),                //  output,    width = 5,                    .aermsg_type
		.ip2usr_aermsg_tc                  (ip2usr_aermsg_tc),                  //  output,    width = 3,                    .aermsg_tc
		.ip2usr_aermsg_ido                 (ip2usr_aermsg_ido),                 //  output,    width = 1,                    .aermsg_ido
		.ip2usr_aermsg_th                  (ip2usr_aermsg_th),                  //  output,    width = 1,                    .aermsg_th
		.ip2usr_aermsg_td                  (ip2usr_aermsg_td),                  //  output,    width = 1,                    .aermsg_td
		.ip2usr_aermsg_ep                  (ip2usr_aermsg_ep),                  //  output,    width = 1,                    .aermsg_ep
		.ip2usr_aermsg_ro                  (ip2usr_aermsg_ro),                  //  output,    width = 1,                    .aermsg_ro
		.ip2usr_aermsg_ns                  (ip2usr_aermsg_ns),                  //  output,    width = 1,                    .aermsg_ns
		.ip2usr_aermsg_at                  (ip2usr_aermsg_at),                  //  output,    width = 2,                    .aermsg_at
		.ip2usr_aermsg_length              (ip2usr_aermsg_length),              //  output,   width = 10,                    .aermsg_length
		.ip2usr_aermsg_header              (ip2usr_aermsg_header),              //  output,   width = 96,                    .aermsg_header
		.ip2usr_aermsg_und                 (ip2usr_aermsg_und),                 //  output,    width = 1,                    .aermsg_und
		.ip2usr_aermsg_anf                 (ip2usr_aermsg_anf),                 //  output,    width = 1,                    .aermsg_anf
		.ip2usr_aermsg_dlpes               (ip2usr_aermsg_dlpes),               //  output,    width = 1,                    .aermsg_dlpes
		.ip2usr_aermsg_sdes                (ip2usr_aermsg_sdes),                //  output,    width = 1,                    .aermsg_sdes
		.ip2usr_aermsg_fep                 (ip2usr_aermsg_fep),                 //  output,    width = 5,                    .aermsg_fep
		.ip2usr_aermsg_pts                 (ip2usr_aermsg_pts),                 //  output,    width = 1,                    .aermsg_pts
		.ip2usr_aermsg_fcpes               (ip2usr_aermsg_fcpes),               //  output,    width = 1,                    .aermsg_fcpes
		.ip2usr_aermsg_cts                 (ip2usr_aermsg_cts),                 //  output,    width = 1,                    .aermsg_cts
		.ip2usr_aermsg_cas                 (ip2usr_aermsg_cas),                 //  output,    width = 1,                    .aermsg_cas
		.ip2usr_aermsg_ucs                 (ip2usr_aermsg_ucs),                 //  output,    width = 1,                    .aermsg_ucs
		.ip2usr_aermsg_ros                 (ip2usr_aermsg_ros),                 //  output,    width = 1,                    .aermsg_ros
		.ip2usr_aermsg_mts                 (ip2usr_aermsg_mts),                 //  output,    width = 1,                    .aermsg_mts
		.ip2usr_aermsg_uies                (ip2usr_aermsg_uies),                //  output,    width = 1,                    .aermsg_uies
		.ip2usr_aermsg_mbts                (ip2usr_aermsg_mbts),                //  output,    width = 1,                    .aermsg_mbts
		.ip2usr_aermsg_aebs                (ip2usr_aermsg_aebs),                //  output,    width = 1,                    .aermsg_aebs
		.ip2usr_aermsg_tpbes               (ip2usr_aermsg_tpbes),               //  output,    width = 1,                    .aermsg_tpbes
		.ip2usr_aermsg_ees                 (ip2usr_aermsg_ees),                 //  output,    width = 1,                    .aermsg_ees
		.ip2usr_aermsg_ures                (ip2usr_aermsg_ures),                //  output,    width = 1,                    .aermsg_ures
		.ip2usr_aermsg_avs                 (ip2usr_aermsg_avs),                 //  output,    width = 1,                    .aermsg_avs
		.ip2usr_serr_out                   (ip2usr_serr_out),                   //  output,    width = 1,                    .serr_out
		.ip2usr_debug_waitrequest          (ip2usr_debug_waitrequest),          //  output,    width = 1,                    .dbg_waitreq
		.ip2usr_debug_readdata             (ip2usr_debug_readdata),             //  output,   width = 32,                    .dbg_rddata
		.ip2usr_debug_readdatavalid        (ip2usr_debug_readdatavalid),        //  output,    width = 1,                    .dbg_drvalid
		.usr2ip_debug_writedata            (usr2ip_debug_writedata),            //   input,   width = 32,                    .dbg_wrad
		.usr2ip_debug_address              (usr2ip_debug_address),              //   input,   width = 32,                    .dbg_add
		.usr2ip_debug_write                (usr2ip_debug_write),                //   input,    width = 1,                    .dbg_wrt
		.usr2ip_debug_read                 (usr2ip_debug_read),                 //   input,    width = 1,                    .dbg_read
		.usr2ip_debug_byteenable           (usr2ip_debug_byteenable),           //   input,    width = 4,                    .dbg_byten
		.ip2hdm_aximm0_awvalid             (ip2hdm_aximm0_awvalid),             //  output,    width = 1,       ip2hdm_aximm0.awvalid
		.ip2hdm_aximm0_awid                (ip2hdm_aximm0_awid),                //  output,    width = 8,                    .awid
		.ip2hdm_aximm0_awaddr              (ip2hdm_aximm0_awaddr),              //  output,   width = 52,                    .awaddr
		.ip2hdm_aximm0_awlen               (ip2hdm_aximm0_awlen),               //  output,   width = 10,                    .awlen
		.ip2hdm_aximm0_awregion            (ip2hdm_aximm0_awregion),            //  output,    width = 4,                    .awregion
		.ip2hdm_aximm0_awuser              (ip2hdm_aximm0_awuser),              //  output,    width = 1,                    .awuser
		.ip2hdm_aximm0_awsize              (ip2hdm_aximm0_awsize),              //  output,    width = 3,                    .awsize
		.ip2hdm_aximm0_awburst             (ip2hdm_aximm0_awburst),             //  output,    width = 2,                    .awburst
		.ip2hdm_aximm0_awprot              (ip2hdm_aximm0_awprot),              //  output,    width = 3,                    .awport
		.ip2hdm_aximm0_awqos               (ip2hdm_aximm0_awqos),               //  output,    width = 4,                    .awqos
		.ip2hdm_aximm0_awcache             (ip2hdm_aximm0_awcache),             //  output,    width = 4,                    .awcache
		.ip2hdm_aximm0_awlock              (ip2hdm_aximm0_awlock),              //  output,    width = 2,                    .awlock
		.hdm2ip_aximm0_awready             (hdm2ip_aximm0_awready),             //   input,    width = 1,                    .awready
		.ip2hdm_aximm0_wvalid              (ip2hdm_aximm0_wvalid),              //  output,    width = 1,                    .wvalid
		.ip2hdm_aximm0_wdata               (ip2hdm_aximm0_wdata),               //  output,  width = 512,                    .wdata
		.ip2hdm_aximm0_wstrb               (ip2hdm_aximm0_wstrb),               //  output,   width = 64,                    .wstrb
		.ip2hdm_aximm0_wlast               (ip2hdm_aximm0_wlast),               //  output,    width = 1,                    .wlast
		.ip2hdm_aximm0_wuser               (ip2hdm_aximm0_wuser),               //  output,    width = 1,                    .wuser
		.hdm2ip_aximm0_wready              (hdm2ip_aximm0_wready),              //   input,    width = 1,                    .wready
		.hdm2ip_aximm0_bvalid              (hdm2ip_aximm0_bvalid),              //   input,    width = 1,                    .bvlaid
		.hdm2ip_aximm0_bid                 (hdm2ip_aximm0_bid),                 //   input,    width = 8,                    .bid
		.hdm2ip_aximm0_buser               (hdm2ip_aximm0_buser),               //   input,    width = 1,                    .buser
		.hdm2ip_aximm0_bresp               (hdm2ip_aximm0_bresp),               //   input,    width = 2,                    .brsp
		.ip2hdm_aximm0_bready              (ip2hdm_aximm0_bready),              //  output,    width = 1,                    .bready
		.ip2hdm_aximm0_arvalid             (ip2hdm_aximm0_arvalid),             //  output,    width = 1,                    .arvalid
		.ip2hdm_aximm0_arid                (ip2hdm_aximm0_arid),                //  output,    width = 8,                    .arid
		.ip2hdm_aximm0_araddr              (ip2hdm_aximm0_araddr),              //  output,   width = 52,                    .araddr
		.ip2hdm_aximm0_arlen               (ip2hdm_aximm0_arlen),               //  output,   width = 10,                    .arlen
		.ip2hdm_aximm0_arregion            (ip2hdm_aximm0_arregion),            //  output,    width = 4,                    .arregion
		.ip2hdm_aximm0_aruser              (ip2hdm_aximm0_aruser),              //  output,    width = 1,                    .aruser
		.ip2hdm_aximm0_arsize              (ip2hdm_aximm0_arsize),              //  output,    width = 3,                    .arsize
		.ip2hdm_aximm0_arburst             (ip2hdm_aximm0_arburst),             //  output,    width = 2,                    .arburst
		.ip2hdm_aximm0_arprot              (ip2hdm_aximm0_arprot),              //  output,    width = 3,                    .arport
		.ip2hdm_aximm0_arqos               (ip2hdm_aximm0_arqos),               //  output,    width = 4,                    .arqos
		.ip2hdm_aximm0_arcache             (ip2hdm_aximm0_arcache),             //  output,    width = 4,                    .arcache
		.ip2hdm_aximm0_arlock              (ip2hdm_aximm0_arlock),              //  output,    width = 2,                    .arlock
		.hdm2ip_aximm0_arready             (hdm2ip_aximm0_arready),             //   input,    width = 1,                    .arready
		.hdm2ip_aximm0_rvalid              (hdm2ip_aximm0_rvalid),              //   input,    width = 1,                    .rvalid
		.hdm2ip_aximm0_rlast               (hdm2ip_aximm0_rlast),               //   input,    width = 1,                    .rlast
		.hdm2ip_aximm0_rid                 (hdm2ip_aximm0_rid),                 //   input,    width = 8,                    .rid
		.hdm2ip_aximm0_rdata               (hdm2ip_aximm0_rdata),               //   input,  width = 512,                    .rdata
		.hdm2ip_aximm0_ruser               (hdm2ip_aximm0_ruser),               //   input,    width = 1,                    .ruser
		.hdm2ip_aximm0_rresp               (hdm2ip_aximm0_rresp),               //   input,    width = 2,                    .rresp
		.ip2hdm_aximm0_rready              (ip2hdm_aximm0_rready),              //  output,    width = 1,                    .rready
		.ip2usr_gpf_ph2_req_o              (ip2usr_gpf_ph2_req_o),              //  output,    width = 1,             gpf_ph2.gpf_req
		.usr2ip_gpf_ph2_ack_i              (usr2ip_gpf_ph2_ack_i),              //   input,    width = 1,                    .gpf_ack
		.usr2ip_cache_evict_policy         (usr2ip_cache_evict_policy),         //   input,    width = 2,         cache_evict.cache_evict_policy
		.phy_sys_ial_0__pipe_Reset_l       (phy_sys_ial_0__pipe_Reset_l),       //  output,    width = 1,     pipe_mode_rtile.if_phy_sys_ial_0__pipe_Reset_l
		.phy_sys_ial_1__pipe_Reset_l       (phy_sys_ial_1__pipe_Reset_l),       //  output,    width = 1,                    .if_phy_sys_ial_1__pipe_Reset_l
		.phy_sys_ial_2__pipe_Reset_l       (phy_sys_ial_2__pipe_Reset_l),       //  output,    width = 1,                    .if_phy_sys_ial_2__pipe_Reset_l
		.phy_sys_ial_3__pipe_Reset_l       (phy_sys_ial_3__pipe_Reset_l),       //  output,    width = 1,                    .if_phy_sys_ial_3__pipe_Reset_l
		.phy_sys_ial_4__pipe_Reset_l       (phy_sys_ial_4__pipe_Reset_l),       //  output,    width = 1,                    .if_phy_sys_ial_4__pipe_Reset_l
		.phy_sys_ial_5__pipe_Reset_l       (phy_sys_ial_5__pipe_Reset_l),       //  output,    width = 1,                    .if_phy_sys_ial_5__pipe_Reset_l
		.phy_sys_ial_6__pipe_Reset_l       (phy_sys_ial_6__pipe_Reset_l),       //  output,    width = 1,                    .if_phy_sys_ial_6__pipe_Reset_l
		.phy_sys_ial_7__pipe_Reset_l       (phy_sys_ial_7__pipe_Reset_l),       //  output,    width = 1,                    .if_phy_sys_ial_7__pipe_Reset_l
		.phy_sys_ial_8__pipe_Reset_l       (phy_sys_ial_8__pipe_Reset_l),       //  output,    width = 1,                    .if_phy_sys_ial_8__pipe_Reset_l
		.phy_sys_ial_9__pipe_Reset_l       (phy_sys_ial_9__pipe_Reset_l),       //  output,    width = 1,                    .if_phy_sys_ial_9__pipe_Reset_l
		.phy_sys_ial_10__pipe_Reset_l      (phy_sys_ial_10__pipe_Reset_l),      //  output,    width = 1,                    .if_phy_sys_ial_10__pipe_Reset_l
		.phy_sys_ial_11__pipe_Reset_l      (phy_sys_ial_11__pipe_Reset_l),      //  output,    width = 1,                    .if_phy_sys_ial_11__pipe_Reset_l
		.phy_sys_ial_12__pipe_Reset_l      (phy_sys_ial_12__pipe_Reset_l),      //  output,    width = 1,                    .if_phy_sys_ial_12__pipe_Reset_l
		.phy_sys_ial_13__pipe_Reset_l      (phy_sys_ial_13__pipe_Reset_l),      //  output,    width = 1,                    .if_phy_sys_ial_13__pipe_Reset_l
		.phy_sys_ial_14__pipe_Reset_l      (phy_sys_ial_14__pipe_Reset_l),      //  output,    width = 1,                    .if_phy_sys_ial_14__pipe_Reset_l
		.phy_sys_ial_15__pipe_Reset_l      (phy_sys_ial_15__pipe_Reset_l),      //  output,    width = 1,                    .if_phy_sys_ial_15__pipe_Reset_l
		.o_phy_0_pipe_TxDataValid          (o_phy_0_pipe_TxDataValid),          //  output,    width = 1,                    .if_o_phy_0_pipe_TxDataValid
		.o_phy_0_pipe_TxData               (o_phy_0_pipe_TxData),               //  output,   width = 40,                    .if_o_phy_0_pipe_TxData
		.o_phy_0_pipe_TxDetRxLpbk          (o_phy_0_pipe_TxDetRxLpbk),          //  output,    width = 1,                    .if_o_phy_0_pipe_TxDetRxLpbk
		.o_phy_0_pipe_TxElecIdle           (o_phy_0_pipe_TxElecIdle),           //  output,    width = 4,                    .if_o_phy_0_pipe_TxElecIdle
		.o_phy_0_pipe_PowerDown            (o_phy_0_pipe_PowerDown),            //  output,    width = 4,                    .if_o_phy_0_pipe_PowerDown
		.o_phy_0_pipe_Rate                 (o_phy_0_pipe_Rate),                 //  output,    width = 3,                    .if_o_phy_0_pipe_Rate
		.o_phy_0_pipe_PclkChangeAck        (o_phy_0_pipe_PclkChangeAck),        //  output,    width = 1,                    .if_o_phy_0_pipe_PclkChangeAck
		.o_phy_0_pipe_PCLKRate             (o_phy_0_pipe_PCLKRate),             //  output,    width = 3,                    .if_o_phy_0_pipe_PCLKRate
		.o_phy_0_pipe_Width                (o_phy_0_pipe_Width),                //  output,    width = 2,                    .if_o_phy_0_pipe_Width
		.o_phy_0_pipe_PCLK                 (o_phy_0_pipe_PCLK),                 //  output,    width = 1,                    .if_o_phy_0_pipe_PCLK
		.o_phy_0_pipe_rxelecidle_disable   (o_phy_0_pipe_rxelecidle_disable),   //  output,    width = 1,                    .if_o_phy_0_pipe_rxelecidle_disable
		.o_phy_0_pipe_txcmnmode_disable    (o_phy_0_pipe_txcmnmode_disable),    //  output,    width = 1,                    .if_o_phy_0_pipe_txcmnmode_disable
		.o_phy_0_pipe_srisenable           (o_phy_0_pipe_srisenable),           //  output,    width = 1,                    .if_o_phy_0_pipe_srisenable
		.i_phy_0_pipe_RxClk                (i_phy_0_pipe_RxClk),                //   input,    width = 1,                    .if_i_phy_0_pipe_RxClk
		.i_phy_0_pipe_RxValid              (i_phy_0_pipe_RxValid),              //   input,    width = 1,                    .if_i_phy_0_pipe_RxValid
		.i_phy_0_pipe_RxData               (i_phy_0_pipe_RxData),               //   input,   width = 40,                    .if_i_phy_0_pipe_RxData
		.i_phy_0_pipe_RxElecIdle           (i_phy_0_pipe_RxElecIdle),           //   input,    width = 1,                    .if_i_phy_0_pipe_RxElecIdle
		.i_phy_0_pipe_RxStatus             (i_phy_0_pipe_RxStatus),             //   input,    width = 3,                    .if_i_phy_0_pipe_RxStatus
		.i_phy_0_pipe_RxStandbyStatus      (i_phy_0_pipe_RxStandbyStatus),      //   input,    width = 1,                    .if_i_phy_0_pipe_RxStandbyStatus
		.o_phy_0_pipe_RxStandby            (o_phy_0_pipe_RxStandby),            //  output,    width = 1,                    .if_o_phy_0_pipe_RxStandby
		.o_phy_0_pipe_RxTermination        (o_phy_0_pipe_RxTermination),        //  output,    width = 1,                    .if_o_phy_0_pipe_RxTermination
		.o_phy_0_pipe_RxWidth              (o_phy_0_pipe_RxWidth),              //  output,    width = 2,                    .if_o_phy_0_pipe_RxWidth
		.i_phy_0_pipe_PhyStatus            (i_phy_0_pipe_PhyStatus),            //   input,    width = 1,                    .if_i_phy_0_pipe_PhyStatus
		.i_phy_0_pipe_PclkChangeOk         (i_phy_0_pipe_PclkChangeOk),         //   input,    width = 1,                    .if_i_phy_0_pipe_PclkChangeOk
		.o_phy_0_pipe_M2P_MessageBus       (o_phy_0_pipe_M2P_MessageBus),       //  output,    width = 8,                    .if_o_phy_0_pipe_M2P_MessageBus
		.i_phy_0_pipe_P2M_MessageBus       (i_phy_0_pipe_P2M_MessageBus),       //   input,    width = 8,                    .if_i_phy_0_pipe_P2M_MessageBus
		.o_phy_1_pipe_TxDataValid          (o_phy_1_pipe_TxDataValid),          //  output,    width = 1,                    .if_o_phy_1_pipe_TxDataValid
		.o_phy_1_pipe_TxData               (o_phy_1_pipe_TxData),               //  output,   width = 40,                    .if_o_phy_1_pipe_TxData
		.o_phy_1_pipe_TxDetRxLpbk          (o_phy_1_pipe_TxDetRxLpbk),          //  output,    width = 1,                    .if_o_phy_1_pipe_TxDetRxLpbk
		.o_phy_1_pipe_TxElecIdle           (o_phy_1_pipe_TxElecIdle),           //  output,    width = 4,                    .if_o_phy_1_pipe_TxElecIdle
		.o_phy_1_pipe_PowerDown            (o_phy_1_pipe_PowerDown),            //  output,    width = 4,                    .if_o_phy_1_pipe_PowerDown
		.o_phy_1_pipe_Rate                 (o_phy_1_pipe_Rate),                 //  output,    width = 3,                    .if_o_phy_1_pipe_Rate
		.o_phy_1_pipe_PclkChangeAck        (o_phy_1_pipe_PclkChangeAck),        //  output,    width = 1,                    .if_o_phy_1_pipe_PclkChangeAck
		.o_phy_1_pipe_PCLKRate             (o_phy_1_pipe_PCLKRate),             //  output,    width = 3,                    .if_o_phy_1_pipe_PCLKRate
		.o_phy_1_pipe_Width                (o_phy_1_pipe_Width),                //  output,    width = 2,                    .if_o_phy_1_pipe_Width
		.o_phy_1_pipe_PCLK                 (o_phy_1_pipe_PCLK),                 //  output,    width = 1,                    .if_o_phy_1_pipe_PCLK
		.o_phy_1_pipe_rxelecidle_disable   (o_phy_1_pipe_rxelecidle_disable),   //  output,    width = 1,                    .if_o_phy_1_pipe_rxelecidle_disable
		.o_phy_1_pipe_txcmnmode_disable    (o_phy_1_pipe_txcmnmode_disable),    //  output,    width = 1,                    .if_o_phy_1_pipe_txcmnmode_disable
		.o_phy_1_pipe_srisenable           (o_phy_1_pipe_srisenable),           //  output,    width = 1,                    .if_o_phy_1_pipe_srisenable
		.i_phy_1_pipe_RxClk                (i_phy_1_pipe_RxClk),                //   input,    width = 1,                    .if_i_phy_1_pipe_RxClk
		.i_phy_1_pipe_RxValid              (i_phy_1_pipe_RxValid),              //   input,    width = 1,                    .if_i_phy_1_pipe_RxValid
		.i_phy_1_pipe_RxData               (i_phy_1_pipe_RxData),               //   input,   width = 40,                    .if_i_phy_1_pipe_RxData
		.i_phy_1_pipe_RxElecIdle           (i_phy_1_pipe_RxElecIdle),           //   input,    width = 1,                    .if_i_phy_1_pipe_RxElecIdle
		.i_phy_1_pipe_RxStatus             (i_phy_1_pipe_RxStatus),             //   input,    width = 3,                    .if_i_phy_1_pipe_RxStatus
		.i_phy_1_pipe_RxStandbyStatus      (i_phy_1_pipe_RxStandbyStatus),      //   input,    width = 1,                    .if_i_phy_1_pipe_RxStandbyStatus
		.o_phy_1_pipe_RxStandby            (o_phy_1_pipe_RxStandby),            //  output,    width = 1,                    .if_o_phy_1_pipe_RxStandby
		.o_phy_1_pipe_RxTermination        (o_phy_1_pipe_RxTermination),        //  output,    width = 1,                    .if_o_phy_1_pipe_RxTermination
		.o_phy_1_pipe_RxWidth              (o_phy_1_pipe_RxWidth),              //  output,    width = 2,                    .if_o_phy_1_pipe_RxWidth
		.i_phy_1_pipe_PhyStatus            (i_phy_1_pipe_PhyStatus),            //   input,    width = 1,                    .if_i_phy_1_pipe_PhyStatus
		.i_phy_1_pipe_PclkChangeOk         (i_phy_1_pipe_PclkChangeOk),         //   input,    width = 1,                    .if_i_phy_1_pipe_PclkChangeOk
		.o_phy_1_pipe_M2P_MessageBus       (o_phy_1_pipe_M2P_MessageBus),       //  output,    width = 8,                    .if_o_phy_1_pipe_M2P_MessageBus
		.i_phy_1_pipe_P2M_MessageBus       (i_phy_1_pipe_P2M_MessageBus),       //   input,    width = 8,                    .if_i_phy_1_pipe_P2M_MessageBus
		.o_phy_2_pipe_TxDataValid          (o_phy_2_pipe_TxDataValid),          //  output,    width = 1,                    .if_o_phy_2_pipe_TxDataValid
		.o_phy_2_pipe_TxData               (o_phy_2_pipe_TxData),               //  output,   width = 40,                    .if_o_phy_2_pipe_TxData
		.o_phy_2_pipe_TxDetRxLpbk          (o_phy_2_pipe_TxDetRxLpbk),          //  output,    width = 1,                    .if_o_phy_2_pipe_TxDetRxLpbk
		.o_phy_2_pipe_TxElecIdle           (o_phy_2_pipe_TxElecIdle),           //  output,    width = 4,                    .if_o_phy_2_pipe_TxElecIdle
		.o_phy_2_pipe_PowerDown            (o_phy_2_pipe_PowerDown),            //  output,    width = 4,                    .if_o_phy_2_pipe_PowerDown
		.o_phy_2_pipe_Rate                 (o_phy_2_pipe_Rate),                 //  output,    width = 3,                    .if_o_phy_2_pipe_Rate
		.o_phy_2_pipe_PclkChangeAck        (o_phy_2_pipe_PclkChangeAck),        //  output,    width = 1,                    .if_o_phy_2_pipe_PclkChangeAck
		.o_phy_2_pipe_PCLKRate             (o_phy_2_pipe_PCLKRate),             //  output,    width = 3,                    .if_o_phy_2_pipe_PCLKRate
		.o_phy_2_pipe_Width                (o_phy_2_pipe_Width),                //  output,    width = 2,                    .if_o_phy_2_pipe_Width
		.o_phy_2_pipe_PCLK                 (o_phy_2_pipe_PCLK),                 //  output,    width = 1,                    .if_o_phy_2_pipe_PCLK
		.o_phy_2_pipe_rxelecidle_disable   (o_phy_2_pipe_rxelecidle_disable),   //  output,    width = 1,                    .if_o_phy_2_pipe_rxelecidle_disable
		.o_phy_2_pipe_txcmnmode_disable    (o_phy_2_pipe_txcmnmode_disable),    //  output,    width = 1,                    .if_o_phy_2_pipe_txcmnmode_disable
		.o_phy_2_pipe_srisenable           (o_phy_2_pipe_srisenable),           //  output,    width = 1,                    .if_o_phy_2_pipe_srisenable
		.i_phy_2_pipe_RxClk                (i_phy_2_pipe_RxClk),                //   input,    width = 1,                    .if_i_phy_2_pipe_RxClk
		.i_phy_2_pipe_RxValid              (i_phy_2_pipe_RxValid),              //   input,    width = 1,                    .if_i_phy_2_pipe_RxValid
		.i_phy_2_pipe_RxData               (i_phy_2_pipe_RxData),               //   input,   width = 40,                    .if_i_phy_2_pipe_RxData
		.i_phy_2_pipe_RxElecIdle           (i_phy_2_pipe_RxElecIdle),           //   input,    width = 1,                    .if_i_phy_2_pipe_RxElecIdle
		.i_phy_2_pipe_RxStatus             (i_phy_2_pipe_RxStatus),             //   input,    width = 3,                    .if_i_phy_2_pipe_RxStatus
		.i_phy_2_pipe_RxStandbyStatus      (i_phy_2_pipe_RxStandbyStatus),      //   input,    width = 1,                    .if_i_phy_2_pipe_RxStandbyStatus
		.o_phy_2_pipe_RxStandby            (o_phy_2_pipe_RxStandby),            //  output,    width = 1,                    .if_o_phy_2_pipe_RxStandby
		.o_phy_2_pipe_RxTermination        (o_phy_2_pipe_RxTermination),        //  output,    width = 1,                    .if_o_phy_2_pipe_RxTermination
		.o_phy_2_pipe_RxWidth              (o_phy_2_pipe_RxWidth),              //  output,    width = 2,                    .if_o_phy_2_pipe_RxWidth
		.i_phy_2_pipe_PhyStatus            (i_phy_2_pipe_PhyStatus),            //   input,    width = 1,                    .if_i_phy_2_pipe_PhyStatus
		.i_phy_2_pipe_PclkChangeOk         (i_phy_2_pipe_PclkChangeOk),         //   input,    width = 1,                    .if_i_phy_2_pipe_PclkChangeOk
		.o_phy_2_pipe_M2P_MessageBus       (o_phy_2_pipe_M2P_MessageBus),       //  output,    width = 8,                    .if_o_phy_2_pipe_M2P_MessageBus
		.i_phy_2_pipe_P2M_MessageBus       (i_phy_2_pipe_P2M_MessageBus),       //   input,    width = 8,                    .if_i_phy_2_pipe_P2M_MessageBus
		.o_phy_3_pipe_TxDataValid          (o_phy_3_pipe_TxDataValid),          //  output,    width = 1,                    .if_o_phy_3_pipe_TxDataValid
		.o_phy_3_pipe_TxData               (o_phy_3_pipe_TxData),               //  output,   width = 40,                    .if_o_phy_3_pipe_TxData
		.o_phy_3_pipe_TxDetRxLpbk          (o_phy_3_pipe_TxDetRxLpbk),          //  output,    width = 1,                    .if_o_phy_3_pipe_TxDetRxLpbk
		.o_phy_3_pipe_TxElecIdle           (o_phy_3_pipe_TxElecIdle),           //  output,    width = 4,                    .if_o_phy_3_pipe_TxElecIdle
		.o_phy_3_pipe_PowerDown            (o_phy_3_pipe_PowerDown),            //  output,    width = 4,                    .if_o_phy_3_pipe_PowerDown
		.o_phy_3_pipe_Rate                 (o_phy_3_pipe_Rate),                 //  output,    width = 3,                    .if_o_phy_3_pipe_Rate
		.o_phy_3_pipe_PclkChangeAck        (o_phy_3_pipe_PclkChangeAck),        //  output,    width = 1,                    .if_o_phy_3_pipe_PclkChangeAck
		.o_phy_3_pipe_PCLKRate             (o_phy_3_pipe_PCLKRate),             //  output,    width = 3,                    .if_o_phy_3_pipe_PCLKRate
		.o_phy_3_pipe_Width                (o_phy_3_pipe_Width),                //  output,    width = 2,                    .if_o_phy_3_pipe_Width
		.o_phy_3_pipe_PCLK                 (o_phy_3_pipe_PCLK),                 //  output,    width = 1,                    .if_o_phy_3_pipe_PCLK
		.o_phy_3_pipe_rxelecidle_disable   (o_phy_3_pipe_rxelecidle_disable),   //  output,    width = 1,                    .if_o_phy_3_pipe_rxelecidle_disable
		.o_phy_3_pipe_txcmnmode_disable    (o_phy_3_pipe_txcmnmode_disable),    //  output,    width = 1,                    .if_o_phy_3_pipe_txcmnmode_disable
		.o_phy_3_pipe_srisenable           (o_phy_3_pipe_srisenable),           //  output,    width = 1,                    .if_o_phy_3_pipe_srisenable
		.i_phy_3_pipe_RxClk                (i_phy_3_pipe_RxClk),                //   input,    width = 1,                    .if_i_phy_3_pipe_RxClk
		.i_phy_3_pipe_RxValid              (i_phy_3_pipe_RxValid),              //   input,    width = 1,                    .if_i_phy_3_pipe_RxValid
		.i_phy_3_pipe_RxData               (i_phy_3_pipe_RxData),               //   input,   width = 40,                    .if_i_phy_3_pipe_RxData
		.i_phy_3_pipe_RxElecIdle           (i_phy_3_pipe_RxElecIdle),           //   input,    width = 1,                    .if_i_phy_3_pipe_RxElecIdle
		.i_phy_3_pipe_RxStatus             (i_phy_3_pipe_RxStatus),             //   input,    width = 3,                    .if_i_phy_3_pipe_RxStatus
		.i_phy_3_pipe_RxStandbyStatus      (i_phy_3_pipe_RxStandbyStatus),      //   input,    width = 1,                    .if_i_phy_3_pipe_RxStandbyStatus
		.o_phy_3_pipe_RxStandby            (o_phy_3_pipe_RxStandby),            //  output,    width = 1,                    .if_o_phy_3_pipe_RxStandby
		.o_phy_3_pipe_RxTermination        (o_phy_3_pipe_RxTermination),        //  output,    width = 1,                    .if_o_phy_3_pipe_RxTermination
		.o_phy_3_pipe_RxWidth              (o_phy_3_pipe_RxWidth),              //  output,    width = 2,                    .if_o_phy_3_pipe_RxWidth
		.i_phy_3_pipe_PhyStatus            (i_phy_3_pipe_PhyStatus),            //   input,    width = 1,                    .if_i_phy_3_pipe_PhyStatus
		.i_phy_3_pipe_PclkChangeOk         (i_phy_3_pipe_PclkChangeOk),         //   input,    width = 1,                    .if_i_phy_3_pipe_PclkChangeOk
		.o_phy_3_pipe_M2P_MessageBus       (o_phy_3_pipe_M2P_MessageBus),       //  output,    width = 8,                    .if_o_phy_3_pipe_M2P_MessageBus
		.i_phy_3_pipe_P2M_MessageBus       (i_phy_3_pipe_P2M_MessageBus),       //   input,    width = 8,                    .if_i_phy_3_pipe_P2M_MessageBus
		.o_phy_4_pipe_TxDataValid          (o_phy_4_pipe_TxDataValid),          //  output,    width = 1,                    .if_o_phy_4_pipe_TxDataValid
		.o_phy_4_pipe_TxData               (o_phy_4_pipe_TxData),               //  output,   width = 40,                    .if_o_phy_4_pipe_TxData
		.o_phy_4_pipe_TxDetRxLpbk          (o_phy_4_pipe_TxDetRxLpbk),          //  output,    width = 1,                    .if_o_phy_4_pipe_TxDetRxLpbk
		.o_phy_4_pipe_TxElecIdle           (o_phy_4_pipe_TxElecIdle),           //  output,    width = 4,                    .if_o_phy_4_pipe_TxElecIdle
		.o_phy_4_pipe_PowerDown            (o_phy_4_pipe_PowerDown),            //  output,    width = 4,                    .if_o_phy_4_pipe_PowerDown
		.o_phy_4_pipe_Rate                 (o_phy_4_pipe_Rate),                 //  output,    width = 3,                    .if_o_phy_4_pipe_Rate
		.o_phy_4_pipe_PclkChangeAck        (o_phy_4_pipe_PclkChangeAck),        //  output,    width = 1,                    .if_o_phy_4_pipe_PclkChangeAck
		.o_phy_4_pipe_PCLKRate             (o_phy_4_pipe_PCLKRate),             //  output,    width = 3,                    .if_o_phy_4_pipe_PCLKRate
		.o_phy_4_pipe_Width                (o_phy_4_pipe_Width),                //  output,    width = 2,                    .if_o_phy_4_pipe_Width
		.o_phy_4_pipe_PCLK                 (o_phy_4_pipe_PCLK),                 //  output,    width = 1,                    .if_o_phy_4_pipe_PCLK
		.o_phy_4_pipe_rxelecidle_disable   (o_phy_4_pipe_rxelecidle_disable),   //  output,    width = 1,                    .if_o_phy_4_pipe_rxelecidle_disable
		.o_phy_4_pipe_txcmnmode_disable    (o_phy_4_pipe_txcmnmode_disable),    //  output,    width = 1,                    .if_o_phy_4_pipe_txcmnmode_disable
		.o_phy_4_pipe_srisenable           (o_phy_4_pipe_srisenable),           //  output,    width = 1,                    .if_o_phy_4_pipe_srisenable
		.i_phy_4_pipe_RxClk                (i_phy_4_pipe_RxClk),                //   input,    width = 1,                    .if_i_phy_4_pipe_RxClk
		.i_phy_4_pipe_RxValid              (i_phy_4_pipe_RxValid),              //   input,    width = 1,                    .if_i_phy_4_pipe_RxValid
		.i_phy_4_pipe_RxData               (i_phy_4_pipe_RxData),               //   input,   width = 40,                    .if_i_phy_4_pipe_RxData
		.i_phy_4_pipe_RxElecIdle           (i_phy_4_pipe_RxElecIdle),           //   input,    width = 1,                    .if_i_phy_4_pipe_RxElecIdle
		.i_phy_4_pipe_RxStatus             (i_phy_4_pipe_RxStatus),             //   input,    width = 3,                    .if_i_phy_4_pipe_RxStatus
		.i_phy_4_pipe_RxStandbyStatus      (i_phy_4_pipe_RxStandbyStatus),      //   input,    width = 1,                    .if_i_phy_4_pipe_RxStandbyStatus
		.o_phy_4_pipe_RxStandby            (o_phy_4_pipe_RxStandby),            //  output,    width = 1,                    .if_o_phy_4_pipe_RxStandby
		.o_phy_4_pipe_RxTermination        (o_phy_4_pipe_RxTermination),        //  output,    width = 1,                    .if_o_phy_4_pipe_RxTermination
		.o_phy_4_pipe_RxWidth              (o_phy_4_pipe_RxWidth),              //  output,    width = 2,                    .if_o_phy_4_pipe_RxWidth
		.i_phy_4_pipe_PhyStatus            (i_phy_4_pipe_PhyStatus),            //   input,    width = 1,                    .if_i_phy_4_pipe_PhyStatus
		.i_phy_4_pipe_PclkChangeOk         (i_phy_4_pipe_PclkChangeOk),         //   input,    width = 1,                    .if_i_phy_4_pipe_PclkChangeOk
		.o_phy_4_pipe_M2P_MessageBus       (o_phy_4_pipe_M2P_MessageBus),       //  output,    width = 8,                    .if_o_phy_4_pipe_M2P_MessageBus
		.i_phy_4_pipe_P2M_MessageBus       (i_phy_4_pipe_P2M_MessageBus),       //   input,    width = 8,                    .if_i_phy_4_pipe_P2M_MessageBus
		.o_phy_5_pipe_TxDataValid          (o_phy_5_pipe_TxDataValid),          //  output,    width = 1,                    .if_o_phy_5_pipe_TxDataValid
		.o_phy_5_pipe_TxData               (o_phy_5_pipe_TxData),               //  output,   width = 40,                    .if_o_phy_5_pipe_TxData
		.o_phy_5_pipe_TxDetRxLpbk          (o_phy_5_pipe_TxDetRxLpbk),          //  output,    width = 1,                    .if_o_phy_5_pipe_TxDetRxLpbk
		.o_phy_5_pipe_TxElecIdle           (o_phy_5_pipe_TxElecIdle),           //  output,    width = 4,                    .if_o_phy_5_pipe_TxElecIdle
		.o_phy_5_pipe_PowerDown            (o_phy_5_pipe_PowerDown),            //  output,    width = 4,                    .if_o_phy_5_pipe_PowerDown
		.o_phy_5_pipe_Rate                 (o_phy_5_pipe_Rate),                 //  output,    width = 3,                    .if_o_phy_5_pipe_Rate
		.o_phy_5_pipe_PclkChangeAck        (o_phy_5_pipe_PclkChangeAck),        //  output,    width = 1,                    .if_o_phy_5_pipe_PclkChangeAck
		.o_phy_5_pipe_PCLKRate             (o_phy_5_pipe_PCLKRate),             //  output,    width = 3,                    .if_o_phy_5_pipe_PCLKRate
		.o_phy_5_pipe_Width                (o_phy_5_pipe_Width),                //  output,    width = 2,                    .if_o_phy_5_pipe_Width
		.o_phy_5_pipe_PCLK                 (o_phy_5_pipe_PCLK),                 //  output,    width = 1,                    .if_o_phy_5_pipe_PCLK
		.o_phy_5_pipe_rxelecidle_disable   (o_phy_5_pipe_rxelecidle_disable),   //  output,    width = 1,                    .if_o_phy_5_pipe_rxelecidle_disable
		.o_phy_5_pipe_txcmnmode_disable    (o_phy_5_pipe_txcmnmode_disable),    //  output,    width = 1,                    .if_o_phy_5_pipe_txcmnmode_disable
		.o_phy_5_pipe_srisenable           (o_phy_5_pipe_srisenable),           //  output,    width = 1,                    .if_o_phy_5_pipe_srisenable
		.i_phy_5_pipe_RxClk                (i_phy_5_pipe_RxClk),                //   input,    width = 1,                    .if_i_phy_5_pipe_RxClk
		.i_phy_5_pipe_RxValid              (i_phy_5_pipe_RxValid),              //   input,    width = 1,                    .if_i_phy_5_pipe_RxValid
		.i_phy_5_pipe_RxData               (i_phy_5_pipe_RxData),               //   input,   width = 40,                    .if_i_phy_5_pipe_RxData
		.i_phy_5_pipe_RxElecIdle           (i_phy_5_pipe_RxElecIdle),           //   input,    width = 1,                    .if_i_phy_5_pipe_RxElecIdle
		.i_phy_5_pipe_RxStatus             (i_phy_5_pipe_RxStatus),             //   input,    width = 3,                    .if_i_phy_5_pipe_RxStatus
		.i_phy_5_pipe_RxStandbyStatus      (i_phy_5_pipe_RxStandbyStatus),      //   input,    width = 1,                    .if_i_phy_5_pipe_RxStandbyStatus
		.o_phy_5_pipe_RxStandby            (o_phy_5_pipe_RxStandby),            //  output,    width = 1,                    .if_o_phy_5_pipe_RxStandby
		.o_phy_5_pipe_RxTermination        (o_phy_5_pipe_RxTermination),        //  output,    width = 1,                    .if_o_phy_5_pipe_RxTermination
		.o_phy_5_pipe_RxWidth              (o_phy_5_pipe_RxWidth),              //  output,    width = 2,                    .if_o_phy_5_pipe_RxWidth
		.i_phy_5_pipe_PhyStatus            (i_phy_5_pipe_PhyStatus),            //   input,    width = 1,                    .if_i_phy_5_pipe_PhyStatus
		.i_phy_5_pipe_PclkChangeOk         (i_phy_5_pipe_PclkChangeOk),         //   input,    width = 1,                    .if_i_phy_5_pipe_PclkChangeOk
		.o_phy_5_pipe_M2P_MessageBus       (o_phy_5_pipe_M2P_MessageBus),       //  output,    width = 8,                    .if_o_phy_5_pipe_M2P_MessageBus
		.i_phy_5_pipe_P2M_MessageBus       (i_phy_5_pipe_P2M_MessageBus),       //   input,    width = 8,                    .if_i_phy_5_pipe_P2M_MessageBus
		.o_phy_6_pipe_TxDataValid          (o_phy_6_pipe_TxDataValid),          //  output,    width = 1,                    .if_o_phy_6_pipe_TxDataValid
		.o_phy_6_pipe_TxData               (o_phy_6_pipe_TxData),               //  output,   width = 40,                    .if_o_phy_6_pipe_TxData
		.o_phy_6_pipe_TxDetRxLpbk          (o_phy_6_pipe_TxDetRxLpbk),          //  output,    width = 1,                    .if_o_phy_6_pipe_TxDetRxLpbk
		.o_phy_6_pipe_TxElecIdle           (o_phy_6_pipe_TxElecIdle),           //  output,    width = 4,                    .if_o_phy_6_pipe_TxElecIdle
		.o_phy_6_pipe_PowerDown            (o_phy_6_pipe_PowerDown),            //  output,    width = 4,                    .if_o_phy_6_pipe_PowerDown
		.o_phy_6_pipe_Rate                 (o_phy_6_pipe_Rate),                 //  output,    width = 3,                    .if_o_phy_6_pipe_Rate
		.o_phy_6_pipe_PclkChangeAck        (o_phy_6_pipe_PclkChangeAck),        //  output,    width = 1,                    .if_o_phy_6_pipe_PclkChangeAck
		.o_phy_6_pipe_PCLKRate             (o_phy_6_pipe_PCLKRate),             //  output,    width = 3,                    .if_o_phy_6_pipe_PCLKRate
		.o_phy_6_pipe_Width                (o_phy_6_pipe_Width),                //  output,    width = 2,                    .if_o_phy_6_pipe_Width
		.o_phy_6_pipe_PCLK                 (o_phy_6_pipe_PCLK),                 //  output,    width = 1,                    .if_o_phy_6_pipe_PCLK
		.o_phy_6_pipe_rxelecidle_disable   (o_phy_6_pipe_rxelecidle_disable),   //  output,    width = 1,                    .if_o_phy_6_pipe_rxelecidle_disable
		.o_phy_6_pipe_txcmnmode_disable    (o_phy_6_pipe_txcmnmode_disable),    //  output,    width = 1,                    .if_o_phy_6_pipe_txcmnmode_disable
		.o_phy_6_pipe_srisenable           (o_phy_6_pipe_srisenable),           //  output,    width = 1,                    .if_o_phy_6_pipe_srisenable
		.i_phy_6_pipe_RxClk                (i_phy_6_pipe_RxClk),                //   input,    width = 1,                    .if_i_phy_6_pipe_RxClk
		.i_phy_6_pipe_RxValid              (i_phy_6_pipe_RxValid),              //   input,    width = 1,                    .if_i_phy_6_pipe_RxValid
		.i_phy_6_pipe_RxData               (i_phy_6_pipe_RxData),               //   input,   width = 40,                    .if_i_phy_6_pipe_RxData
		.i_phy_6_pipe_RxElecIdle           (i_phy_6_pipe_RxElecIdle),           //   input,    width = 1,                    .if_i_phy_6_pipe_RxElecIdle
		.i_phy_6_pipe_RxStatus             (i_phy_6_pipe_RxStatus),             //   input,    width = 3,                    .if_i_phy_6_pipe_RxStatus
		.i_phy_6_pipe_RxStandbyStatus      (i_phy_6_pipe_RxStandbyStatus),      //   input,    width = 1,                    .if_i_phy_6_pipe_RxStandbyStatus
		.o_phy_6_pipe_RxStandby            (o_phy_6_pipe_RxStandby),            //  output,    width = 1,                    .if_o_phy_6_pipe_RxStandby
		.o_phy_6_pipe_RxTermination        (o_phy_6_pipe_RxTermination),        //  output,    width = 1,                    .if_o_phy_6_pipe_RxTermination
		.o_phy_6_pipe_RxWidth              (o_phy_6_pipe_RxWidth),              //  output,    width = 2,                    .if_o_phy_6_pipe_RxWidth
		.i_phy_6_pipe_PhyStatus            (i_phy_6_pipe_PhyStatus),            //   input,    width = 1,                    .if_i_phy_6_pipe_PhyStatus
		.i_phy_6_pipe_PclkChangeOk         (i_phy_6_pipe_PclkChangeOk),         //   input,    width = 1,                    .if_i_phy_6_pipe_PclkChangeOk
		.o_phy_6_pipe_M2P_MessageBus       (o_phy_6_pipe_M2P_MessageBus),       //  output,    width = 8,                    .if_o_phy_6_pipe_M2P_MessageBus
		.i_phy_6_pipe_P2M_MessageBus       (i_phy_6_pipe_P2M_MessageBus),       //   input,    width = 8,                    .if_i_phy_6_pipe_P2M_MessageBus
		.o_phy_7_pipe_TxDataValid          (o_phy_7_pipe_TxDataValid),          //  output,    width = 1,                    .if_o_phy_7_pipe_TxDataValid
		.o_phy_7_pipe_TxData               (o_phy_7_pipe_TxData),               //  output,   width = 40,                    .if_o_phy_7_pipe_TxData
		.o_phy_7_pipe_TxDetRxLpbk          (o_phy_7_pipe_TxDetRxLpbk),          //  output,    width = 1,                    .if_o_phy_7_pipe_TxDetRxLpbk
		.o_phy_7_pipe_TxElecIdle           (o_phy_7_pipe_TxElecIdle),           //  output,    width = 4,                    .if_o_phy_7_pipe_TxElecIdle
		.o_phy_7_pipe_PowerDown            (o_phy_7_pipe_PowerDown),            //  output,    width = 4,                    .if_o_phy_7_pipe_PowerDown
		.o_phy_7_pipe_Rate                 (o_phy_7_pipe_Rate),                 //  output,    width = 3,                    .if_o_phy_7_pipe_Rate
		.o_phy_7_pipe_PclkChangeAck        (o_phy_7_pipe_PclkChangeAck),        //  output,    width = 1,                    .if_o_phy_7_pipe_PclkChangeAck
		.o_phy_7_pipe_PCLKRate             (o_phy_7_pipe_PCLKRate),             //  output,    width = 3,                    .if_o_phy_7_pipe_PCLKRate
		.o_phy_7_pipe_Width                (o_phy_7_pipe_Width),                //  output,    width = 2,                    .if_o_phy_7_pipe_Width
		.o_phy_7_pipe_PCLK                 (o_phy_7_pipe_PCLK),                 //  output,    width = 1,                    .if_o_phy_7_pipe_PCLK
		.o_phy_7_pipe_rxelecidle_disable   (o_phy_7_pipe_rxelecidle_disable),   //  output,    width = 1,                    .if_o_phy_7_pipe_rxelecidle_disable
		.o_phy_7_pipe_txcmnmode_disable    (o_phy_7_pipe_txcmnmode_disable),    //  output,    width = 1,                    .if_o_phy_7_pipe_txcmnmode_disable
		.o_phy_7_pipe_srisenable           (o_phy_7_pipe_srisenable),           //  output,    width = 1,                    .if_o_phy_7_pipe_srisenable
		.i_phy_7_pipe_RxClk                (i_phy_7_pipe_RxClk),                //   input,    width = 1,                    .if_i_phy_7_pipe_RxClk
		.i_phy_7_pipe_RxValid              (i_phy_7_pipe_RxValid),              //   input,    width = 1,                    .if_i_phy_7_pipe_RxValid
		.i_phy_7_pipe_RxData               (i_phy_7_pipe_RxData),               //   input,   width = 40,                    .if_i_phy_7_pipe_RxData
		.i_phy_7_pipe_RxElecIdle           (i_phy_7_pipe_RxElecIdle),           //   input,    width = 1,                    .if_i_phy_7_pipe_RxElecIdle
		.i_phy_7_pipe_RxStatus             (i_phy_7_pipe_RxStatus),             //   input,    width = 3,                    .if_i_phy_7_pipe_RxStatus
		.i_phy_7_pipe_RxStandbyStatus      (i_phy_7_pipe_RxStandbyStatus),      //   input,    width = 1,                    .if_i_phy_7_pipe_RxStandbyStatus
		.o_phy_7_pipe_RxStandby            (o_phy_7_pipe_RxStandby),            //  output,    width = 1,                    .if_o_phy_7_pipe_RxStandby
		.o_phy_7_pipe_RxTermination        (o_phy_7_pipe_RxTermination),        //  output,    width = 1,                    .if_o_phy_7_pipe_RxTermination
		.o_phy_7_pipe_RxWidth              (o_phy_7_pipe_RxWidth),              //  output,    width = 2,                    .if_o_phy_7_pipe_RxWidth
		.i_phy_7_pipe_PhyStatus            (i_phy_7_pipe_PhyStatus),            //   input,    width = 1,                    .if_i_phy_7_pipe_PhyStatus
		.i_phy_7_pipe_PclkChangeOk         (i_phy_7_pipe_PclkChangeOk),         //   input,    width = 1,                    .if_i_phy_7_pipe_PclkChangeOk
		.o_phy_7_pipe_M2P_MessageBus       (o_phy_7_pipe_M2P_MessageBus),       //  output,    width = 8,                    .if_o_phy_7_pipe_M2P_MessageBus
		.i_phy_7_pipe_P2M_MessageBus       (i_phy_7_pipe_P2M_MessageBus),       //   input,    width = 8,                    .if_i_phy_7_pipe_P2M_MessageBus
		.o_phy_8_pipe_TxDataValid          (o_phy_8_pipe_TxDataValid),          //  output,    width = 1,                    .if_o_phy_8_pipe_TxDataValid
		.o_phy_8_pipe_TxData               (o_phy_8_pipe_TxData),               //  output,   width = 40,                    .if_o_phy_8_pipe_TxData
		.o_phy_8_pipe_TxDetRxLpbk          (o_phy_8_pipe_TxDetRxLpbk),          //  output,    width = 1,                    .if_o_phy_8_pipe_TxDetRxLpbk
		.o_phy_8_pipe_TxElecIdle           (o_phy_8_pipe_TxElecIdle),           //  output,    width = 4,                    .if_o_phy_8_pipe_TxElecIdle
		.o_phy_8_pipe_PowerDown            (o_phy_8_pipe_PowerDown),            //  output,    width = 4,                    .if_o_phy_8_pipe_PowerDown
		.o_phy_8_pipe_Rate                 (o_phy_8_pipe_Rate),                 //  output,    width = 3,                    .if_o_phy_8_pipe_Rate
		.o_phy_8_pipe_PclkChangeAck        (o_phy_8_pipe_PclkChangeAck),        //  output,    width = 1,                    .if_o_phy_8_pipe_PclkChangeAck
		.o_phy_8_pipe_PCLKRate             (o_phy_8_pipe_PCLKRate),             //  output,    width = 3,                    .if_o_phy_8_pipe_PCLKRate
		.o_phy_8_pipe_Width                (o_phy_8_pipe_Width),                //  output,    width = 2,                    .if_o_phy_8_pipe_Width
		.o_phy_8_pipe_PCLK                 (o_phy_8_pipe_PCLK),                 //  output,    width = 1,                    .if_o_phy_8_pipe_PCLK
		.o_phy_8_pipe_rxelecidle_disable   (o_phy_8_pipe_rxelecidle_disable),   //  output,    width = 1,                    .if_o_phy_8_pipe_rxelecidle_disable
		.o_phy_8_pipe_txcmnmode_disable    (o_phy_8_pipe_txcmnmode_disable),    //  output,    width = 1,                    .if_o_phy_8_pipe_txcmnmode_disable
		.o_phy_8_pipe_srisenable           (o_phy_8_pipe_srisenable),           //  output,    width = 1,                    .if_o_phy_8_pipe_srisenable
		.i_phy_8_pipe_RxClk                (i_phy_8_pipe_RxClk),                //   input,    width = 1,                    .if_i_phy_8_pipe_RxClk
		.i_phy_8_pipe_RxValid              (i_phy_8_pipe_RxValid),              //   input,    width = 1,                    .if_i_phy_8_pipe_RxValid
		.i_phy_8_pipe_RxData               (i_phy_8_pipe_RxData),               //   input,   width = 40,                    .if_i_phy_8_pipe_RxData
		.i_phy_8_pipe_RxElecIdle           (i_phy_8_pipe_RxElecIdle),           //   input,    width = 1,                    .if_i_phy_8_pipe_RxElecIdle
		.i_phy_8_pipe_RxStatus             (i_phy_8_pipe_RxStatus),             //   input,    width = 3,                    .if_i_phy_8_pipe_RxStatus
		.i_phy_8_pipe_RxStandbyStatus      (i_phy_8_pipe_RxStandbyStatus),      //   input,    width = 1,                    .if_i_phy_8_pipe_RxStandbyStatus
		.o_phy_8_pipe_RxStandby            (o_phy_8_pipe_RxStandby),            //  output,    width = 1,                    .if_o_phy_8_pipe_RxStandby
		.o_phy_8_pipe_RxTermination        (o_phy_8_pipe_RxTermination),        //  output,    width = 1,                    .if_o_phy_8_pipe_RxTermination
		.o_phy_8_pipe_RxWidth              (o_phy_8_pipe_RxWidth),              //  output,    width = 2,                    .if_o_phy_8_pipe_RxWidth
		.i_phy_8_pipe_PhyStatus            (i_phy_8_pipe_PhyStatus),            //   input,    width = 1,                    .if_i_phy_8_pipe_PhyStatus
		.i_phy_8_pipe_PclkChangeOk         (i_phy_8_pipe_PclkChangeOk),         //   input,    width = 1,                    .if_i_phy_8_pipe_PclkChangeOk
		.o_phy_8_pipe_M2P_MessageBus       (o_phy_8_pipe_M2P_MessageBus),       //  output,    width = 8,                    .if_o_phy_8_pipe_M2P_MessageBus
		.i_phy_8_pipe_P2M_MessageBus       (i_phy_8_pipe_P2M_MessageBus),       //   input,    width = 8,                    .if_i_phy_8_pipe_P2M_MessageBus
		.o_phy_9_pipe_TxDataValid          (o_phy_9_pipe_TxDataValid),          //  output,    width = 1,                    .if_o_phy_9_pipe_TxDataValid
		.o_phy_9_pipe_TxData               (o_phy_9_pipe_TxData),               //  output,   width = 40,                    .if_o_phy_9_pipe_TxData
		.o_phy_9_pipe_TxDetRxLpbk          (o_phy_9_pipe_TxDetRxLpbk),          //  output,    width = 1,                    .if_o_phy_9_pipe_TxDetRxLpbk
		.o_phy_9_pipe_TxElecIdle           (o_phy_9_pipe_TxElecIdle),           //  output,    width = 4,                    .if_o_phy_9_pipe_TxElecIdle
		.o_phy_9_pipe_PowerDown            (o_phy_9_pipe_PowerDown),            //  output,    width = 4,                    .if_o_phy_9_pipe_PowerDown
		.o_phy_9_pipe_Rate                 (o_phy_9_pipe_Rate),                 //  output,    width = 3,                    .if_o_phy_9_pipe_Rate
		.o_phy_9_pipe_PclkChangeAck        (o_phy_9_pipe_PclkChangeAck),        //  output,    width = 1,                    .if_o_phy_9_pipe_PclkChangeAck
		.o_phy_9_pipe_PCLKRate             (o_phy_9_pipe_PCLKRate),             //  output,    width = 3,                    .if_o_phy_9_pipe_PCLKRate
		.o_phy_9_pipe_Width                (o_phy_9_pipe_Width),                //  output,    width = 2,                    .if_o_phy_9_pipe_Width
		.o_phy_9_pipe_PCLK                 (o_phy_9_pipe_PCLK),                 //  output,    width = 1,                    .if_o_phy_9_pipe_PCLK
		.o_phy_9_pipe_rxelecidle_disable   (o_phy_9_pipe_rxelecidle_disable),   //  output,    width = 1,                    .if_o_phy_9_pipe_rxelecidle_disable
		.o_phy_9_pipe_txcmnmode_disable    (o_phy_9_pipe_txcmnmode_disable),    //  output,    width = 1,                    .if_o_phy_9_pipe_txcmnmode_disable
		.o_phy_9_pipe_srisenable           (o_phy_9_pipe_srisenable),           //  output,    width = 1,                    .if_o_phy_9_pipe_srisenable
		.i_phy_9_pipe_RxClk                (i_phy_9_pipe_RxClk),                //   input,    width = 1,                    .if_i_phy_9_pipe_RxClk
		.i_phy_9_pipe_RxValid              (i_phy_9_pipe_RxValid),              //   input,    width = 1,                    .if_i_phy_9_pipe_RxValid
		.i_phy_9_pipe_RxData               (i_phy_9_pipe_RxData),               //   input,   width = 40,                    .if_i_phy_9_pipe_RxData
		.i_phy_9_pipe_RxElecIdle           (i_phy_9_pipe_RxElecIdle),           //   input,    width = 1,                    .if_i_phy_9_pipe_RxElecIdle
		.i_phy_9_pipe_RxStatus             (i_phy_9_pipe_RxStatus),             //   input,    width = 3,                    .if_i_phy_9_pipe_RxStatus
		.i_phy_9_pipe_RxStandbyStatus      (i_phy_9_pipe_RxStandbyStatus),      //   input,    width = 1,                    .if_i_phy_9_pipe_RxStandbyStatus
		.o_phy_9_pipe_RxStandby            (o_phy_9_pipe_RxStandby),            //  output,    width = 1,                    .if_o_phy_9_pipe_RxStandby
		.o_phy_9_pipe_RxTermination        (o_phy_9_pipe_RxTermination),        //  output,    width = 1,                    .if_o_phy_9_pipe_RxTermination
		.o_phy_9_pipe_RxWidth              (o_phy_9_pipe_RxWidth),              //  output,    width = 2,                    .if_o_phy_9_pipe_RxWidth
		.i_phy_9_pipe_PhyStatus            (i_phy_9_pipe_PhyStatus),            //   input,    width = 1,                    .if_i_phy_9_pipe_PhyStatus
		.i_phy_9_pipe_PclkChangeOk         (i_phy_9_pipe_PclkChangeOk),         //   input,    width = 1,                    .if_i_phy_9_pipe_PclkChangeOk
		.o_phy_9_pipe_M2P_MessageBus       (o_phy_9_pipe_M2P_MessageBus),       //  output,    width = 8,                    .if_o_phy_9_pipe_M2P_MessageBus
		.i_phy_9_pipe_P2M_MessageBus       (i_phy_9_pipe_P2M_MessageBus),       //   input,    width = 8,                    .if_i_phy_9_pipe_P2M_MessageBus
		.o_phy_10_pipe_TxDataValid         (o_phy_10_pipe_TxDataValid),         //  output,    width = 1,                    .if_o_phy_10_pipe_TxDataValid
		.o_phy_10_pipe_TxData              (o_phy_10_pipe_TxData),              //  output,   width = 40,                    .if_o_phy_10_pipe_TxData
		.o_phy_10_pipe_TxDetRxLpbk         (o_phy_10_pipe_TxDetRxLpbk),         //  output,    width = 1,                    .if_o_phy_10_pipe_TxDetRxLpbk
		.o_phy_10_pipe_TxElecIdle          (o_phy_10_pipe_TxElecIdle),          //  output,    width = 4,                    .if_o_phy_10_pipe_TxElecIdle
		.o_phy_10_pipe_PowerDown           (o_phy_10_pipe_PowerDown),           //  output,    width = 4,                    .if_o_phy_10_pipe_PowerDown
		.o_phy_10_pipe_Rate                (o_phy_10_pipe_Rate),                //  output,    width = 3,                    .if_o_phy_10_pipe_Rate
		.o_phy_10_pipe_PclkChangeAck       (o_phy_10_pipe_PclkChangeAck),       //  output,    width = 1,                    .if_o_phy_10_pipe_PclkChangeAck
		.o_phy_10_pipe_PCLKRate            (o_phy_10_pipe_PCLKRate),            //  output,    width = 3,                    .if_o_phy_10_pipe_PCLKRate
		.o_phy_10_pipe_Width               (o_phy_10_pipe_Width),               //  output,    width = 2,                    .if_o_phy_10_pipe_Width
		.o_phy_10_pipe_PCLK                (o_phy_10_pipe_PCLK),                //  output,    width = 1,                    .if_o_phy_10_pipe_PCLK
		.o_phy_10_pipe_rxelecidle_disable  (o_phy_10_pipe_rxelecidle_disable),  //  output,    width = 1,                    .if_o_phy_10_pipe_rxelecidle_disable
		.o_phy_10_pipe_txcmnmode_disable   (o_phy_10_pipe_txcmnmode_disable),   //  output,    width = 1,                    .if_o_phy_10_pipe_txcmnmode_disable
		.o_phy_10_pipe_srisenable          (o_phy_10_pipe_srisenable),          //  output,    width = 1,                    .if_o_phy_10_pipe_srisenable
		.i_phy_10_pipe_RxClk               (i_phy_10_pipe_RxClk),               //   input,    width = 1,                    .if_i_phy_10_pipe_RxClk
		.i_phy_10_pipe_RxValid             (i_phy_10_pipe_RxValid),             //   input,    width = 1,                    .if_i_phy_10_pipe_RxValid
		.i_phy_10_pipe_RxData              (i_phy_10_pipe_RxData),              //   input,   width = 40,                    .if_i_phy_10_pipe_RxData
		.i_phy_10_pipe_RxElecIdle          (i_phy_10_pipe_RxElecIdle),          //   input,    width = 1,                    .if_i_phy_10_pipe_RxElecIdle
		.i_phy_10_pipe_RxStatus            (i_phy_10_pipe_RxStatus),            //   input,    width = 3,                    .if_i_phy_10_pipe_RxStatus
		.i_phy_10_pipe_RxStandbyStatus     (i_phy_10_pipe_RxStandbyStatus),     //   input,    width = 1,                    .if_i_phy_10_pipe_RxStandbyStatus
		.o_phy_10_pipe_RxStandby           (o_phy_10_pipe_RxStandby),           //  output,    width = 1,                    .if_o_phy_10_pipe_RxStandby
		.o_phy_10_pipe_RxTermination       (o_phy_10_pipe_RxTermination),       //  output,    width = 1,                    .if_o_phy_10_pipe_RxTermination
		.o_phy_10_pipe_RxWidth             (o_phy_10_pipe_RxWidth),             //  output,    width = 2,                    .if_o_phy_10_pipe_RxWidth
		.i_phy_10_pipe_PhyStatus           (i_phy_10_pipe_PhyStatus),           //   input,    width = 1,                    .if_i_phy_10_pipe_PhyStatus
		.i_phy_10_pipe_PclkChangeOk        (i_phy_10_pipe_PclkChangeOk),        //   input,    width = 1,                    .if_i_phy_10_pipe_PclkChangeOk
		.o_phy_10_pipe_M2P_MessageBus      (o_phy_10_pipe_M2P_MessageBus),      //  output,    width = 8,                    .if_o_phy_10_pipe_M2P_MessageBus
		.i_phy_10_pipe_P2M_MessageBus      (i_phy_10_pipe_P2M_MessageBus),      //   input,    width = 8,                    .if_i_phy_10_pipe_P2M_MessageBus
		.o_phy_11_pipe_TxDataValid         (o_phy_11_pipe_TxDataValid),         //  output,    width = 1,                    .if_o_phy_11_pipe_TxDataValid
		.o_phy_11_pipe_TxData              (o_phy_11_pipe_TxData),              //  output,   width = 40,                    .if_o_phy_11_pipe_TxData
		.o_phy_11_pipe_TxDetRxLpbk         (o_phy_11_pipe_TxDetRxLpbk),         //  output,    width = 1,                    .if_o_phy_11_pipe_TxDetRxLpbk
		.o_phy_11_pipe_TxElecIdle          (o_phy_11_pipe_TxElecIdle),          //  output,    width = 4,                    .if_o_phy_11_pipe_TxElecIdle
		.o_phy_11_pipe_PowerDown           (o_phy_11_pipe_PowerDown),           //  output,    width = 4,                    .if_o_phy_11_pipe_PowerDown
		.o_phy_11_pipe_Rate                (o_phy_11_pipe_Rate),                //  output,    width = 3,                    .if_o_phy_11_pipe_Rate
		.o_phy_11_pipe_PclkChangeAck       (o_phy_11_pipe_PclkChangeAck),       //  output,    width = 1,                    .if_o_phy_11_pipe_PclkChangeAck
		.o_phy_11_pipe_PCLKRate            (o_phy_11_pipe_PCLKRate),            //  output,    width = 3,                    .if_o_phy_11_pipe_PCLKRate
		.o_phy_11_pipe_Width               (o_phy_11_pipe_Width),               //  output,    width = 2,                    .if_o_phy_11_pipe_Width
		.o_phy_11_pipe_PCLK                (o_phy_11_pipe_PCLK),                //  output,    width = 1,                    .if_o_phy_11_pipe_PCLK
		.o_phy_11_pipe_rxelecidle_disable  (o_phy_11_pipe_rxelecidle_disable),  //  output,    width = 1,                    .if_o_phy_11_pipe_rxelecidle_disable
		.o_phy_11_pipe_txcmnmode_disable   (o_phy_11_pipe_txcmnmode_disable),   //  output,    width = 1,                    .if_o_phy_11_pipe_txcmnmode_disable
		.o_phy_11_pipe_srisenable          (o_phy_11_pipe_srisenable),          //  output,    width = 1,                    .if_o_phy_11_pipe_srisenable
		.i_phy_11_pipe_RxClk               (i_phy_11_pipe_RxClk),               //   input,    width = 1,                    .if_i_phy_11_pipe_RxClk
		.i_phy_11_pipe_RxValid             (i_phy_11_pipe_RxValid),             //   input,    width = 1,                    .if_i_phy_11_pipe_RxValid
		.i_phy_11_pipe_RxData              (i_phy_11_pipe_RxData),              //   input,   width = 40,                    .if_i_phy_11_pipe_RxData
		.i_phy_11_pipe_RxElecIdle          (i_phy_11_pipe_RxElecIdle),          //   input,    width = 1,                    .if_i_phy_11_pipe_RxElecIdle
		.i_phy_11_pipe_RxStatus            (i_phy_11_pipe_RxStatus),            //   input,    width = 3,                    .if_i_phy_11_pipe_RxStatus
		.i_phy_11_pipe_RxStandbyStatus     (i_phy_11_pipe_RxStandbyStatus),     //   input,    width = 1,                    .if_i_phy_11_pipe_RxStandbyStatus
		.o_phy_11_pipe_RxStandby           (o_phy_11_pipe_RxStandby),           //  output,    width = 1,                    .if_o_phy_11_pipe_RxStandby
		.o_phy_11_pipe_RxTermination       (o_phy_11_pipe_RxTermination),       //  output,    width = 1,                    .if_o_phy_11_pipe_RxTermination
		.o_phy_11_pipe_RxWidth             (o_phy_11_pipe_RxWidth),             //  output,    width = 2,                    .if_o_phy_11_pipe_RxWidth
		.i_phy_11_pipe_PhyStatus           (i_phy_11_pipe_PhyStatus),           //   input,    width = 1,                    .if_i_phy_11_pipe_PhyStatus
		.i_phy_11_pipe_PclkChangeOk        (i_phy_11_pipe_PclkChangeOk),        //   input,    width = 1,                    .if_i_phy_11_pipe_PclkChangeOk
		.o_phy_11_pipe_M2P_MessageBus      (o_phy_11_pipe_M2P_MessageBus),      //  output,    width = 8,                    .if_o_phy_11_pipe_M2P_MessageBus
		.i_phy_11_pipe_P2M_MessageBus      (i_phy_11_pipe_P2M_MessageBus),      //   input,    width = 8,                    .if_i_phy_11_pipe_P2M_MessageBus
		.o_phy_12_pipe_TxDataValid         (o_phy_12_pipe_TxDataValid),         //  output,    width = 1,                    .if_o_phy_12_pipe_TxDataValid
		.o_phy_12_pipe_TxData              (o_phy_12_pipe_TxData),              //  output,   width = 40,                    .if_o_phy_12_pipe_TxData
		.o_phy_12_pipe_TxDetRxLpbk         (o_phy_12_pipe_TxDetRxLpbk),         //  output,    width = 1,                    .if_o_phy_12_pipe_TxDetRxLpbk
		.o_phy_12_pipe_TxElecIdle          (o_phy_12_pipe_TxElecIdle),          //  output,    width = 4,                    .if_o_phy_12_pipe_TxElecIdle
		.o_phy_12_pipe_PowerDown           (o_phy_12_pipe_PowerDown),           //  output,    width = 4,                    .if_o_phy_12_pipe_PowerDown
		.o_phy_12_pipe_Rate                (o_phy_12_pipe_Rate),                //  output,    width = 3,                    .if_o_phy_12_pipe_Rate
		.o_phy_12_pipe_PclkChangeAck       (o_phy_12_pipe_PclkChangeAck),       //  output,    width = 1,                    .if_o_phy_12_pipe_PclkChangeAck
		.o_phy_12_pipe_PCLKRate            (o_phy_12_pipe_PCLKRate),            //  output,    width = 3,                    .if_o_phy_12_pipe_PCLKRate
		.o_phy_12_pipe_Width               (o_phy_12_pipe_Width),               //  output,    width = 2,                    .if_o_phy_12_pipe_Width
		.o_phy_12_pipe_PCLK                (o_phy_12_pipe_PCLK),                //  output,    width = 1,                    .if_o_phy_12_pipe_PCLK
		.o_phy_12_pipe_rxelecidle_disable  (o_phy_12_pipe_rxelecidle_disable),  //  output,    width = 1,                    .if_o_phy_12_pipe_rxelecidle_disable
		.o_phy_12_pipe_txcmnmode_disable   (o_phy_12_pipe_txcmnmode_disable),   //  output,    width = 1,                    .if_o_phy_12_pipe_txcmnmode_disable
		.o_phy_12_pipe_srisenable          (o_phy_12_pipe_srisenable),          //  output,    width = 1,                    .if_o_phy_12_pipe_srisenable
		.i_phy_12_pipe_RxClk               (i_phy_12_pipe_RxClk),               //   input,    width = 1,                    .if_i_phy_12_pipe_RxClk
		.i_phy_12_pipe_RxValid             (i_phy_12_pipe_RxValid),             //   input,    width = 1,                    .if_i_phy_12_pipe_RxValid
		.i_phy_12_pipe_RxData              (i_phy_12_pipe_RxData),              //   input,   width = 40,                    .if_i_phy_12_pipe_RxData
		.i_phy_12_pipe_RxElecIdle          (i_phy_12_pipe_RxElecIdle),          //   input,    width = 1,                    .if_i_phy_12_pipe_RxElecIdle
		.i_phy_12_pipe_RxStatus            (i_phy_12_pipe_RxStatus),            //   input,    width = 3,                    .if_i_phy_12_pipe_RxStatus
		.i_phy_12_pipe_RxStandbyStatus     (i_phy_12_pipe_RxStandbyStatus),     //   input,    width = 1,                    .if_i_phy_12_pipe_RxStandbyStatus
		.o_phy_12_pipe_RxStandby           (o_phy_12_pipe_RxStandby),           //  output,    width = 1,                    .if_o_phy_12_pipe_RxStandby
		.o_phy_12_pipe_RxTermination       (o_phy_12_pipe_RxTermination),       //  output,    width = 1,                    .if_o_phy_12_pipe_RxTermination
		.o_phy_12_pipe_RxWidth             (o_phy_12_pipe_RxWidth),             //  output,    width = 2,                    .if_o_phy_12_pipe_RxWidth
		.i_phy_12_pipe_PhyStatus           (i_phy_12_pipe_PhyStatus),           //   input,    width = 1,                    .if_i_phy_12_pipe_PhyStatus
		.i_phy_12_pipe_PclkChangeOk        (i_phy_12_pipe_PclkChangeOk),        //   input,    width = 1,                    .if_i_phy_12_pipe_PclkChangeOk
		.o_phy_12_pipe_M2P_MessageBus      (o_phy_12_pipe_M2P_MessageBus),      //  output,    width = 8,                    .if_o_phy_12_pipe_M2P_MessageBus
		.i_phy_12_pipe_P2M_MessageBus      (i_phy_12_pipe_P2M_MessageBus),      //   input,    width = 8,                    .if_i_phy_12_pipe_P2M_MessageBus
		.o_phy_13_pipe_TxDataValid         (o_phy_13_pipe_TxDataValid),         //  output,    width = 1,                    .if_o_phy_13_pipe_TxDataValid
		.o_phy_13_pipe_TxData              (o_phy_13_pipe_TxData),              //  output,   width = 40,                    .if_o_phy_13_pipe_TxData
		.o_phy_13_pipe_TxDetRxLpbk         (o_phy_13_pipe_TxDetRxLpbk),         //  output,    width = 1,                    .if_o_phy_13_pipe_TxDetRxLpbk
		.o_phy_13_pipe_TxElecIdle          (o_phy_13_pipe_TxElecIdle),          //  output,    width = 4,                    .if_o_phy_13_pipe_TxElecIdle
		.o_phy_13_pipe_PowerDown           (o_phy_13_pipe_PowerDown),           //  output,    width = 4,                    .if_o_phy_13_pipe_PowerDown
		.o_phy_13_pipe_Rate                (o_phy_13_pipe_Rate),                //  output,    width = 3,                    .if_o_phy_13_pipe_Rate
		.o_phy_13_pipe_PclkChangeAck       (o_phy_13_pipe_PclkChangeAck),       //  output,    width = 1,                    .if_o_phy_13_pipe_PclkChangeAck
		.o_phy_13_pipe_PCLKRate            (o_phy_13_pipe_PCLKRate),            //  output,    width = 3,                    .if_o_phy_13_pipe_PCLKRate
		.o_phy_13_pipe_Width               (o_phy_13_pipe_Width),               //  output,    width = 2,                    .if_o_phy_13_pipe_Width
		.o_phy_13_pipe_PCLK                (o_phy_13_pipe_PCLK),                //  output,    width = 1,                    .if_o_phy_13_pipe_PCLK
		.o_phy_13_pipe_rxelecidle_disable  (o_phy_13_pipe_rxelecidle_disable),  //  output,    width = 1,                    .if_o_phy_13_pipe_rxelecidle_disable
		.o_phy_13_pipe_txcmnmode_disable   (o_phy_13_pipe_txcmnmode_disable),   //  output,    width = 1,                    .if_o_phy_13_pipe_txcmnmode_disable
		.o_phy_13_pipe_srisenable          (o_phy_13_pipe_srisenable),          //  output,    width = 1,                    .if_o_phy_13_pipe_srisenable
		.i_phy_13_pipe_RxClk               (i_phy_13_pipe_RxClk),               //   input,    width = 1,                    .if_i_phy_13_pipe_RxClk
		.i_phy_13_pipe_RxValid             (i_phy_13_pipe_RxValid),             //   input,    width = 1,                    .if_i_phy_13_pipe_RxValid
		.i_phy_13_pipe_RxData              (i_phy_13_pipe_RxData),              //   input,   width = 40,                    .if_i_phy_13_pipe_RxData
		.i_phy_13_pipe_RxElecIdle          (i_phy_13_pipe_RxElecIdle),          //   input,    width = 1,                    .if_i_phy_13_pipe_RxElecIdle
		.i_phy_13_pipe_RxStatus            (i_phy_13_pipe_RxStatus),            //   input,    width = 3,                    .if_i_phy_13_pipe_RxStatus
		.i_phy_13_pipe_RxStandbyStatus     (i_phy_13_pipe_RxStandbyStatus),     //   input,    width = 1,                    .if_i_phy_13_pipe_RxStandbyStatus
		.o_phy_13_pipe_RxStandby           (o_phy_13_pipe_RxStandby),           //  output,    width = 1,                    .if_o_phy_13_pipe_RxStandby
		.o_phy_13_pipe_RxTermination       (o_phy_13_pipe_RxTermination),       //  output,    width = 1,                    .if_o_phy_13_pipe_RxTermination
		.o_phy_13_pipe_RxWidth             (o_phy_13_pipe_RxWidth),             //  output,    width = 2,                    .if_o_phy_13_pipe_RxWidth
		.i_phy_13_pipe_PhyStatus           (i_phy_13_pipe_PhyStatus),           //   input,    width = 1,                    .if_i_phy_13_pipe_PhyStatus
		.i_phy_13_pipe_PclkChangeOk        (i_phy_13_pipe_PclkChangeOk),        //   input,    width = 1,                    .if_i_phy_13_pipe_PclkChangeOk
		.o_phy_13_pipe_M2P_MessageBus      (o_phy_13_pipe_M2P_MessageBus),      //  output,    width = 8,                    .if_o_phy_13_pipe_M2P_MessageBus
		.i_phy_13_pipe_P2M_MessageBus      (i_phy_13_pipe_P2M_MessageBus),      //   input,    width = 8,                    .if_i_phy_13_pipe_P2M_MessageBus
		.o_phy_14_pipe_TxDataValid         (o_phy_14_pipe_TxDataValid),         //  output,    width = 1,                    .if_o_phy_14_pipe_TxDataValid
		.o_phy_14_pipe_TxData              (o_phy_14_pipe_TxData),              //  output,   width = 40,                    .if_o_phy_14_pipe_TxData
		.o_phy_14_pipe_TxDetRxLpbk         (o_phy_14_pipe_TxDetRxLpbk),         //  output,    width = 1,                    .if_o_phy_14_pipe_TxDetRxLpbk
		.o_phy_14_pipe_TxElecIdle          (o_phy_14_pipe_TxElecIdle),          //  output,    width = 4,                    .if_o_phy_14_pipe_TxElecIdle
		.o_phy_14_pipe_PowerDown           (o_phy_14_pipe_PowerDown),           //  output,    width = 4,                    .if_o_phy_14_pipe_PowerDown
		.o_phy_14_pipe_Rate                (o_phy_14_pipe_Rate),                //  output,    width = 3,                    .if_o_phy_14_pipe_Rate
		.o_phy_14_pipe_PclkChangeAck       (o_phy_14_pipe_PclkChangeAck),       //  output,    width = 1,                    .if_o_phy_14_pipe_PclkChangeAck
		.o_phy_14_pipe_PCLKRate            (o_phy_14_pipe_PCLKRate),            //  output,    width = 3,                    .if_o_phy_14_pipe_PCLKRate
		.o_phy_14_pipe_Width               (o_phy_14_pipe_Width),               //  output,    width = 2,                    .if_o_phy_14_pipe_Width
		.o_phy_14_pipe_PCLK                (o_phy_14_pipe_PCLK),                //  output,    width = 1,                    .if_o_phy_14_pipe_PCLK
		.o_phy_14_pipe_rxelecidle_disable  (o_phy_14_pipe_rxelecidle_disable),  //  output,    width = 1,                    .if_o_phy_14_pipe_rxelecidle_disable
		.o_phy_14_pipe_txcmnmode_disable   (o_phy_14_pipe_txcmnmode_disable),   //  output,    width = 1,                    .if_o_phy_14_pipe_txcmnmode_disable
		.o_phy_14_pipe_srisenable          (o_phy_14_pipe_srisenable),          //  output,    width = 1,                    .if_o_phy_14_pipe_srisenable
		.i_phy_14_pipe_RxClk               (i_phy_14_pipe_RxClk),               //   input,    width = 1,                    .if_i_phy_14_pipe_RxClk
		.i_phy_14_pipe_RxValid             (i_phy_14_pipe_RxValid),             //   input,    width = 1,                    .if_i_phy_14_pipe_RxValid
		.i_phy_14_pipe_RxData              (i_phy_14_pipe_RxData),              //   input,   width = 40,                    .if_i_phy_14_pipe_RxData
		.i_phy_14_pipe_RxElecIdle          (i_phy_14_pipe_RxElecIdle),          //   input,    width = 1,                    .if_i_phy_14_pipe_RxElecIdle
		.i_phy_14_pipe_RxStatus            (i_phy_14_pipe_RxStatus),            //   input,    width = 3,                    .if_i_phy_14_pipe_RxStatus
		.i_phy_14_pipe_RxStandbyStatus     (i_phy_14_pipe_RxStandbyStatus),     //   input,    width = 1,                    .if_i_phy_14_pipe_RxStandbyStatus
		.o_phy_14_pipe_RxStandby           (o_phy_14_pipe_RxStandby),           //  output,    width = 1,                    .if_o_phy_14_pipe_RxStandby
		.o_phy_14_pipe_RxTermination       (o_phy_14_pipe_RxTermination),       //  output,    width = 1,                    .if_o_phy_14_pipe_RxTermination
		.o_phy_14_pipe_RxWidth             (o_phy_14_pipe_RxWidth),             //  output,    width = 2,                    .if_o_phy_14_pipe_RxWidth
		.i_phy_14_pipe_PhyStatus           (i_phy_14_pipe_PhyStatus),           //   input,    width = 1,                    .if_i_phy_14_pipe_PhyStatus
		.i_phy_14_pipe_PclkChangeOk        (i_phy_14_pipe_PclkChangeOk),        //   input,    width = 1,                    .if_i_phy_14_pipe_PclkChangeOk
		.o_phy_14_pipe_M2P_MessageBus      (o_phy_14_pipe_M2P_MessageBus),      //  output,    width = 8,                    .if_o_phy_14_pipe_M2P_MessageBus
		.i_phy_14_pipe_P2M_MessageBus      (i_phy_14_pipe_P2M_MessageBus),      //   input,    width = 8,                    .if_i_phy_14_pipe_P2M_MessageBus
		.o_phy_15_pipe_TxDataValid         (o_phy_15_pipe_TxDataValid),         //  output,    width = 1,                    .if_o_phy_15_pipe_TxDataValid
		.o_phy_15_pipe_TxData              (o_phy_15_pipe_TxData),              //  output,   width = 40,                    .if_o_phy_15_pipe_TxData
		.o_phy_15_pipe_TxDetRxLpbk         (o_phy_15_pipe_TxDetRxLpbk),         //  output,    width = 1,                    .if_o_phy_15_pipe_TxDetRxLpbk
		.o_phy_15_pipe_TxElecIdle          (o_phy_15_pipe_TxElecIdle),          //  output,    width = 4,                    .if_o_phy_15_pipe_TxElecIdle
		.o_phy_15_pipe_PowerDown           (o_phy_15_pipe_PowerDown),           //  output,    width = 4,                    .if_o_phy_15_pipe_PowerDown
		.o_phy_15_pipe_Rate                (o_phy_15_pipe_Rate),                //  output,    width = 3,                    .if_o_phy_15_pipe_Rate
		.o_phy_15_pipe_PclkChangeAck       (o_phy_15_pipe_PclkChangeAck),       //  output,    width = 1,                    .if_o_phy_15_pipe_PclkChangeAck
		.o_phy_15_pipe_PCLKRate            (o_phy_15_pipe_PCLKRate),            //  output,    width = 3,                    .if_o_phy_15_pipe_PCLKRate
		.o_phy_15_pipe_Width               (o_phy_15_pipe_Width),               //  output,    width = 2,                    .if_o_phy_15_pipe_Width
		.o_phy_15_pipe_PCLK                (o_phy_15_pipe_PCLK),                //  output,    width = 1,                    .if_o_phy_15_pipe_PCLK
		.o_phy_15_pipe_rxelecidle_disable  (o_phy_15_pipe_rxelecidle_disable),  //  output,    width = 1,                    .if_o_phy_15_pipe_rxelecidle_disable
		.o_phy_15_pipe_txcmnmode_disable   (o_phy_15_pipe_txcmnmode_disable),   //  output,    width = 1,                    .if_o_phy_15_pipe_txcmnmode_disable
		.o_phy_15_pipe_srisenable          (o_phy_15_pipe_srisenable),          //  output,    width = 1,                    .if_o_phy_15_pipe_srisenable
		.i_phy_15_pipe_RxClk               (i_phy_15_pipe_RxClk),               //   input,    width = 1,                    .if_i_phy_15_pipe_RxClk
		.i_phy_15_pipe_RxValid             (i_phy_15_pipe_RxValid),             //   input,    width = 1,                    .if_i_phy_15_pipe_RxValid
		.i_phy_15_pipe_RxData              (i_phy_15_pipe_RxData),              //   input,   width = 40,                    .if_i_phy_15_pipe_RxData
		.i_phy_15_pipe_RxElecIdle          (i_phy_15_pipe_RxElecIdle),          //   input,    width = 1,                    .if_i_phy_15_pipe_RxElecIdle
		.i_phy_15_pipe_RxStatus            (i_phy_15_pipe_RxStatus),            //   input,    width = 3,                    .if_i_phy_15_pipe_RxStatus
		.i_phy_15_pipe_RxStandbyStatus     (i_phy_15_pipe_RxStandbyStatus),     //   input,    width = 1,                    .if_i_phy_15_pipe_RxStandbyStatus
		.o_phy_15_pipe_RxStandby           (o_phy_15_pipe_RxStandby),           //  output,    width = 1,                    .if_o_phy_15_pipe_RxStandby
		.o_phy_15_pipe_RxTermination       (o_phy_15_pipe_RxTermination),       //  output,    width = 1,                    .if_o_phy_15_pipe_RxTermination
		.o_phy_15_pipe_RxWidth             (o_phy_15_pipe_RxWidth),             //  output,    width = 2,                    .if_o_phy_15_pipe_RxWidth
		.i_phy_15_pipe_PhyStatus           (i_phy_15_pipe_PhyStatus),           //   input,    width = 1,                    .if_i_phy_15_pipe_PhyStatus
		.i_phy_15_pipe_PclkChangeOk        (i_phy_15_pipe_PclkChangeOk),        //   input,    width = 1,                    .if_i_phy_15_pipe_PclkChangeOk
		.o_phy_15_pipe_M2P_MessageBus      (o_phy_15_pipe_M2P_MessageBus),      //  output,    width = 8,                    .if_o_phy_15_pipe_M2P_MessageBus
		.i_phy_15_pipe_P2M_MessageBus      (i_phy_15_pipe_P2M_MessageBus),      //   input,    width = 8,                    .if_i_phy_15_pipe_P2M_MessageBus
		.o_phy_0_pipe_rxbitslip_req        (o_phy_0_pipe_rxbitslip_req),        //  output,    width = 1,                    .if_o_phy_0_pipe_rxbitslip_req
		.o_phy_0_pipe_rxbitslip_va         (o_phy_0_pipe_rxbitslip_va),         //  output,    width = 5,                    .if_o_phy_0_pipe_rxbitslip_va
		.i_phy_0_pipe_RxBitSlip_Ack        (i_phy_0_pipe_RxBitSlip_Ack),        //   input,    width = 1,                    .if_i_phy_0_pipe_RxBitSlip_Ack
		.o_phy_1_pipe_rxbitslip_req        (o_phy_1_pipe_rxbitslip_req),        //  output,    width = 1,                    .if_o_phy_1_pipe_rxbitslip_req
		.o_phy_1_pipe_rxbitslip_va         (o_phy_1_pipe_rxbitslip_va),         //  output,    width = 5,                    .if_o_phy_1_pipe_rxbitslip_va
		.i_phy_1_pipe_RxBitSlip_Ack        (i_phy_1_pipe_RxBitSlip_Ack),        //   input,    width = 1,                    .if_i_phy_1_pipe_RxBitSlip_Ack
		.o_phy_2_pipe_rxbitslip_req        (o_phy_2_pipe_rxbitslip_req),        //  output,    width = 1,                    .if_o_phy_2_pipe_rxbitslip_req
		.o_phy_2_pipe_rxbitslip_va         (o_phy_2_pipe_rxbitslip_va),         //  output,    width = 5,                    .if_o_phy_2_pipe_rxbitslip_va
		.i_phy_2_pipe_RxBitSlip_Ack        (i_phy_2_pipe_RxBitSlip_Ack),        //   input,    width = 1,                    .if_i_phy_2_pipe_RxBitSlip_Ack
		.o_phy_3_pipe_rxbitslip_req        (o_phy_3_pipe_rxbitslip_req),        //  output,    width = 1,                    .if_o_phy_3_pipe_rxbitslip_req
		.o_phy_3_pipe_rxbitslip_va         (o_phy_3_pipe_rxbitslip_va),         //  output,    width = 5,                    .if_o_phy_3_pipe_rxbitslip_va
		.i_phy_3_pipe_RxBitSlip_Ack        (i_phy_3_pipe_RxBitSlip_Ack),        //   input,    width = 1,                    .if_i_phy_3_pipe_RxBitSlip_Ack
		.o_phy_4_pipe_rxbitslip_req        (o_phy_4_pipe_rxbitslip_req),        //  output,    width = 1,                    .if_o_phy_4_pipe_rxbitslip_req
		.o_phy_4_pipe_rxbitslip_va         (o_phy_4_pipe_rxbitslip_va),         //  output,    width = 5,                    .if_o_phy_4_pipe_rxbitslip_va
		.i_phy_4_pipe_RxBitSlip_Ack        (i_phy_4_pipe_RxBitSlip_Ack),        //   input,    width = 1,                    .if_i_phy_4_pipe_RxBitSlip_Ack
		.o_phy_5_pipe_rxbitslip_req        (o_phy_5_pipe_rxbitslip_req),        //  output,    width = 1,                    .if_o_phy_5_pipe_rxbitslip_req
		.o_phy_5_pipe_rxbitslip_va         (o_phy_5_pipe_rxbitslip_va),         //  output,    width = 5,                    .if_o_phy_5_pipe_rxbitslip_va
		.i_phy_5_pipe_RxBitSlip_Ack        (i_phy_5_pipe_RxBitSlip_Ack),        //   input,    width = 1,                    .if_i_phy_5_pipe_RxBitSlip_Ack
		.o_phy_6_pipe_rxbitslip_req        (o_phy_6_pipe_rxbitslip_req),        //  output,    width = 1,                    .if_o_phy_6_pipe_rxbitslip_req
		.o_phy_6_pipe_rxbitslip_va         (o_phy_6_pipe_rxbitslip_va),         //  output,    width = 5,                    .if_o_phy_6_pipe_rxbitslip_va
		.i_phy_6_pipe_RxBitSlip_Ack        (i_phy_6_pipe_RxBitSlip_Ack),        //   input,    width = 1,                    .if_i_phy_6_pipe_RxBitSlip_Ack
		.o_phy_7_pipe_rxbitslip_req        (o_phy_7_pipe_rxbitslip_req),        //  output,    width = 1,                    .if_o_phy_7_pipe_rxbitslip_req
		.o_phy_7_pipe_rxbitslip_va         (o_phy_7_pipe_rxbitslip_va),         //  output,    width = 5,                    .if_o_phy_7_pipe_rxbitslip_va
		.i_phy_7_pipe_RxBitSlip_Ack        (i_phy_7_pipe_RxBitSlip_Ack),        //   input,    width = 1,                    .if_i_phy_7_pipe_RxBitSlip_Ack
		.o_phy_8_pipe_rxbitslip_req        (o_phy_8_pipe_rxbitslip_req),        //  output,    width = 1,                    .if_o_phy_8_pipe_rxbitslip_req
		.o_phy_8_pipe_rxbitslip_va         (o_phy_8_pipe_rxbitslip_va),         //  output,    width = 5,                    .if_o_phy_8_pipe_rxbitslip_va
		.i_phy_8_pipe_RxBitSlip_Ack        (i_phy_8_pipe_RxBitSlip_Ack),        //   input,    width = 1,                    .if_i_phy_8_pipe_RxBitSlip_Ack
		.o_phy_9_pipe_rxbitslip_req        (o_phy_9_pipe_rxbitslip_req),        //  output,    width = 1,                    .if_o_phy_9_pipe_rxbitslip_req
		.o_phy_9_pipe_rxbitslip_va         (o_phy_9_pipe_rxbitslip_va),         //  output,    width = 5,                    .if_o_phy_9_pipe_rxbitslip_va
		.i_phy_9_pipe_RxBitSlip_Ack        (i_phy_9_pipe_RxBitSlip_Ack),        //   input,    width = 1,                    .if_i_phy_9_pipe_RxBitSlip_Ack
		.o_phy_10_pipe_rxbitslip_req       (o_phy_10_pipe_rxbitslip_req),       //  output,    width = 1,                    .if_o_phy_10_pipe_rxbitslip_req
		.o_phy_10_pipe_rxbitslip_va        (o_phy_10_pipe_rxbitslip_va),        //  output,    width = 5,                    .if_o_phy_10_pipe_rxbitslip_va
		.i_phy_10_pipe_RxBitSlip_Ack       (i_phy_10_pipe_RxBitSlip_Ack),       //   input,    width = 1,                    .if_i_phy_10_pipe_RxBitSlip_Ack
		.o_phy_11_pipe_rxbitslip_req       (o_phy_11_pipe_rxbitslip_req),       //  output,    width = 1,                    .if_o_phy_11_pipe_rxbitslip_req
		.o_phy_11_pipe_rxbitslip_va        (o_phy_11_pipe_rxbitslip_va),        //  output,    width = 5,                    .if_o_phy_11_pipe_rxbitslip_va
		.i_phy_11_pipe_RxBitSlip_Ack       (i_phy_11_pipe_RxBitSlip_Ack),       //   input,    width = 1,                    .if_i_phy_11_pipe_RxBitSlip_Ack
		.o_phy_12_pipe_rxbitslip_req       (o_phy_12_pipe_rxbitslip_req),       //  output,    width = 1,                    .if_o_phy_12_pipe_rxbitslip_req
		.o_phy_12_pipe_rxbitslip_va        (o_phy_12_pipe_rxbitslip_va),        //  output,    width = 5,                    .if_o_phy_12_pipe_rxbitslip_va
		.i_phy_12_pipe_RxBitSlip_Ack       (i_phy_12_pipe_RxBitSlip_Ack),       //   input,    width = 1,                    .if_i_phy_12_pipe_RxBitSlip_Ack
		.o_phy_13_pipe_rxbitslip_req       (o_phy_13_pipe_rxbitslip_req),       //  output,    width = 1,                    .if_o_phy_13_pipe_rxbitslip_req
		.o_phy_13_pipe_rxbitslip_va        (o_phy_13_pipe_rxbitslip_va),        //  output,    width = 5,                    .if_o_phy_13_pipe_rxbitslip_va
		.i_phy_13_pipe_RxBitSlip_Ack       (i_phy_13_pipe_RxBitSlip_Ack),       //   input,    width = 1,                    .if_i_phy_13_pipe_RxBitSlip_Ack
		.o_phy_14_pipe_rxbitslip_req       (o_phy_14_pipe_rxbitslip_req),       //  output,    width = 1,                    .if_o_phy_14_pipe_rxbitslip_req
		.o_phy_14_pipe_rxbitslip_va        (o_phy_14_pipe_rxbitslip_va),        //  output,    width = 5,                    .if_o_phy_14_pipe_rxbitslip_va
		.i_phy_14_pipe_RxBitSlip_Ack       (i_phy_14_pipe_RxBitSlip_Ack),       //   input,    width = 1,                    .if_i_phy_14_pipe_RxBitSlip_Ack
		.o_phy_15_pipe_rxbitslip_req       (o_phy_15_pipe_rxbitslip_req),       //  output,    width = 1,                    .if_o_phy_15_pipe_rxbitslip_req
		.o_phy_15_pipe_rxbitslip_va        (o_phy_15_pipe_rxbitslip_va),        //  output,    width = 5,                    .if_o_phy_15_pipe_rxbitslip_va
		.i_phy_15_pipe_RxBitSlip_Ack       (i_phy_15_pipe_RxBitSlip_Ack)        //   input,    width = 1,                    .if_i_phy_15_pipe_RxBitSlip_Ack
	);

endmodule
