# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do register64_32x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:46 on Oct 15,2021
# vlog -reportprogress 300 ./register64_32x.sv 
# -- Compiling module register64_32x
# -- Compiling module register64_32x_testbench
# 
# Top level modules:
# 	register64_32x_testbench
# End time: 12:48:46 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:46 on Oct 15,2021
# vlog -reportprogress 300 ./register64.sv 
# -- Compiling module register64
# -- Compiling module register64_testbench
# 
# Top level modules:
# 	register64_testbench
# End time: 12:48:46 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:46 on Oct 15,2021
# vlog -reportprogress 300 ./eD_FF.sv 
# -- Compiling module eD_FF
# -- Compiling module eD_FF_testbench
# 
# Top level modules:
# 	eD_FF_testbench
# End time: 12:48:46 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:46 on Oct 15,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 12:48:46 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work register64_32x_testbench 
# Start time: 12:48:47 on Oct 15,2021
# Loading sv_std.std
# Loading work.register64_32x_testbench
# Loading work.register64_32x
# Loading work.register64
# Loading work.eD_FF
# Loading work.mux2_1
# Loading work.D_FF
# ** Warning: (vsim-3015) ./register64_32x.sv(14): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/zero_register File: ./register64.sv
# ** Warning: (vsim-3015) ./register64_32x.sv(14): [PCDPC] - Port size (64) does not match connection size (32) for port 'din'. The port definition is at: ./register64.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /register64_32x_testbench/dut/zero_register File: ./register64.sv
# ** Warning: Design size of 6178 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft7t6da6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7t6da6
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./register64_32x.sv(45)
#    Time: 1850 ps  Iteration: 1  Instance: /register64_32x_testbench
# Break in Module register64_32x_testbench at ./register64_32x.sv line 45
# End time: 12:59:53 on Oct 15,2021, Elapsed time: 0:11:06
# Errors: 0, Warnings: 5
