# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do audio1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/code/Max10/audio1 {C:/code/Max10/audio1/clock_div.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:17 on Sep 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/code/Max10/audio1" C:/code/Max10/audio1/clock_div.v 
# -- Compiling module clock_div
# 
# Top level modules:
# 	clock_div
# End time: 18:12:17 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/code/Max10/audio1 {C:/code/Max10/audio1/audio1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:17 on Sep 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/code/Max10/audio1" C:/code/Max10/audio1/audio1.v 
# -- Compiling module audio1
# 
# Top level modules:
# 	audio1
# End time: 18:12:17 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/code/Max10/audio1 {C:/code/Max10/audio1/PLL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:17 on Sep 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/code/Max10/audio1" C:/code/Max10/audio1/PLL.v 
# -- Compiling module PLL
# 
# Top level modules:
# 	PLL
# End time: 18:12:17 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/code/Max10/audio1 {C:/code/Max10/audio1/i2s_decode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:17 on Sep 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/code/Max10/audio1" C:/code/Max10/audio1/i2s_decode.v 
# -- Compiling module i2s_decode
# 
# Top level modules:
# 	i2s_decode
# End time: 18:12:17 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/code/Max10/audio1 {C:/code/Max10/audio1/i2s_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:17 on Sep 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/code/Max10/audio1" C:/code/Max10/audio1/i2s_encode.v 
# -- Compiling module i2s_encode
# 
# Top level modules:
# 	i2s_encode
# End time: 18:12:17 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/code/Max10/audio1/db {C:/code/Max10/audio1/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:17 on Sep 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/code/Max10/audio1/db" C:/code/Max10/audio1/db/pll_altpll.v 
# -- Compiling module PLL_altpll
# 
# Top level modules:
# 	PLL_altpll
# End time: 18:12:17 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.audio1
# vsim work.audio1 
# Start time: 18:15:04 on Sep 09,2021
# Loading work.audio1
# Loading work.PLL
# ** Error: (vsim-3033) C:/code/Max10/audio1/PLL.v(66): Instantiation of 'altpll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /audio1/PL0 File: C:/code/Max10/audio1/PLL.v
#         Searched libraries:
#             C:/code/Max10/audio1/simulation/modelsim/rtl_work
# Loading work.clock_div
# Loading work.i2s_decode
# Loading work.i2s_encode
# Error loading design
# End time: 18:15:05 on Sep 09,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.audio1
# vsim work.audio1 
# Start time: 18:15:15 on Sep 09,2021
# Loading work.audio1
# Loading work.PLL
# ** Error: (vsim-3033) C:/code/Max10/audio1/PLL.v(66): Instantiation of 'altpll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /audio1/PL0 File: C:/code/Max10/audio1/PLL.v
#         Searched libraries:
#             C:/code/Max10/audio1/simulation/modelsim/rtl_work
# Loading work.clock_div
# Loading work.i2s_decode
# Loading work.i2s_encode
# Error loading design
# End time: 18:15:15 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.audio1
# vsim work.audio1 
# Start time: 18:15:38 on Sep 09,2021
# Loading work.audio1
# Loading work.PLL
# ** Error: (vsim-3033) C:/code/Max10/audio1/PLL.v(66): Instantiation of 'altpll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /audio1/PL0 File: C:/code/Max10/audio1/PLL.v
#         Searched libraries:
#             C:/code/Max10/audio1/simulation/modelsim/rtl_work
# Loading work.clock_div
# Loading work.i2s_decode
# Loading work.i2s_encode
# Error loading design
# End time: 18:15:39 on Sep 09,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
