[2025-09-17 22:46:38] START suite=cs trace=streaming_phase4_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase4_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2662119 heartbeat IPC: 3.756 cumulative IPC: 3.756 (Simulation time: 00 hr 00 min 32 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5135618 heartbeat IPC: 4.043 cumulative IPC: 3.894 (Simulation time: 00 hr 01 min 03 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5135618 cumulative IPC: 3.894 (Simulation time: 00 hr 01 min 03 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5135618 cumulative IPC: 3.894 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 17260216 heartbeat IPC: 0.8248 cumulative IPC: 0.8248 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 30121887 heartbeat IPC: 0.7775 cumulative IPC: 0.8004 (Simulation time: 00 hr 03 min 32 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 43094829 heartbeat IPC: 0.7708 cumulative IPC: 0.7903 (Simulation time: 00 hr 04 min 43 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 56215584 heartbeat IPC: 0.7622 cumulative IPC: 0.7831 (Simulation time: 00 hr 05 min 57 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 69658298 heartbeat IPC: 0.7439 cumulative IPC: 0.7749 (Simulation time: 00 hr 07 min 13 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 84049008 heartbeat IPC: 0.6949 cumulative IPC: 0.7603 (Simulation time: 00 hr 07 min 57 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 98865166 heartbeat IPC: 0.6749 cumulative IPC: 0.7468 (Simulation time: 00 hr 08 min 44 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase4_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000013 cycles: 115241900 heartbeat IPC: 0.6106 cumulative IPC: 0.7266 (Simulation time: 00 hr 09 min 34 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 129160756 heartbeat IPC: 0.7184 cumulative IPC: 0.7257 (Simulation time: 00 hr 10 min 13 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 138139415 cumulative IPC: 0.7239 (Simulation time: 00 hr 10 min 53 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 138139415 cumulative IPC: 0.7239 (Simulation time: 00 hr 10 min 53 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase4_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7239 instructions: 100000001 cycles: 138139415
CPU 0 Branch Prediction Accuracy: 97.37% MPKI: 0.2182 Average ROB Occupancy at Mispredict: 4921
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00994
BRANCH_INDIRECT: 0.1997
BRANCH_CONDITIONAL: 0.00854
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 888966
LQ_STALL: 195150
SQ_STALL: 156318


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 328.1091
REPLAY_LOAD: 164.57199
NON_REPLAY_LOAD: 41.25738

== Total ==
ADDR_TRANS: 270690
REPLAY_LOAD: 210323
NON_REPLAY_LOAD: 407953

== Counts ==
ADDR_TRANS: 825
REPLAY_LOAD: 1278
NON_REPLAY_LOAD: 9888

cpu0->cpu0_STLB TOTAL        ACCESS:     970328 HIT:     949220 MISS:      21108 MSHR_MERGE:          4
cpu0->cpu0_STLB LOAD         ACCESS:     970328 HIT:     949220 MISS:      21108 MSHR_MERGE:          4
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 453.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4401205 HIT:    3625124 MISS:     776081 MSHR_MERGE:     130326
cpu0->cpu0_L2C LOAD         ACCESS:    2771476 HIT:    2597066 MISS:     174410 MSHR_MERGE:      17575
cpu0->cpu0_L2C RFO          ACCESS:     144855 HIT:      79628 MISS:      65227 MSHR_MERGE:          3
cpu0->cpu0_L2C PREFETCH     ACCESS:    1143434 HIT:     647362 MISS:     496072 MSHR_MERGE:     112748
cpu0->cpu0_L2C WRITE        ACCESS:     299708 HIT:     298424 MISS:       1284 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      41732 HIT:       2644 MISS:      39088 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1061860 ISSUED:    1061659 USEFUL:     335774 USELESS:      16487
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 91.47 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    8225421 HIT:    5691128 MISS:    2534293 MSHR_MERGE:     528687
cpu0->cpu0_L1I LOAD         ACCESS:    8225421 HIT:    5691128 MISS:    2534293 MSHR_MERGE:     528687
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.5 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   19798036 HIT:   17543299 MISS:    2254737 MSHR_MERGE:    1220369
cpu0->cpu0_L1D LOAD         ACCESS:   13751502 HIT:   12370485 MISS:    1381017 MSHR_MERGE:     615145
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     909980 HIT:     704589 MISS:     205391 MSHR_MERGE:     123498
cpu0->cpu0_L1D WRITE        ACCESS:    5087327 HIT:    4461105 MISS:     626222 MSHR_MERGE:     481351
cpu0->cpu0_L1D TRANSLATION  ACCESS:      49227 HIT:       7120 MISS:      42107 MSHR_MERGE:        375
cpu0->cpu0_L1D PREFETCH REQUESTED:     966362 ISSUED:     909980 USEFUL:      47356 USELESS:      12835
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 36.48 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6559822 HIT:    6086981 MISS:     472841 MSHR_MERGE:     198402
cpu0->cpu0_ITLB LOAD         ACCESS:    6559822 HIT:    6086981 MISS:     472841 MSHR_MERGE:     198402
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.37 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   18319752 HIT:   17356874 MISS:     962878 MSHR_MERGE:     266989
cpu0->cpu0_DTLB LOAD         ACCESS:   18319752 HIT:   17356874 MISS:     962878 MSHR_MERGE:     266989
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 18.16 cycles
cpu0->LLC TOTAL        ACCESS:     759805 HIT:     217117 MISS:     542688 MSHR_MERGE:       5299
cpu0->LLC LOAD         ACCESS:     156835 HIT:      67414 MISS:      89421 MSHR_MERGE:        152
cpu0->LLC RFO          ACCESS:      65224 HIT:      21102 MISS:      44122 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     383324 HIT:       9340 MISS:     373984 MSHR_MERGE:       5147
cpu0->LLC WRITE        ACCESS:     115334 HIT:     114056 MISS:       1278 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      39088 HIT:       5205 MISS:      33883 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      80032
  ROW_BUFFER_MISS:     456077
  AVG DBUS CONGESTED CYCLE: 6.607
Channel 0 WQ ROW_BUFFER_HIT:       9398
  ROW_BUFFER_MISS:      54288
  FULL:          0
Channel 0 REFRESHES ISSUED:      11512

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       518876       162338        36384        18484
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           45          137          372        12346
  STLB miss resolved @ L2C                0           36          321          792         3061
  STLB miss resolved @ LLC                0           39          444         1937         4090
  STLB miss resolved @ MEM                0           50         1464         4213        26781

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             116135        16108       291490         3055         2201
---------------------------------------------------------------
  STLB miss resolved @ L1D                7            3           38           96          390
  STLB miss resolved @ L2C                2            4           41           79          129
  STLB miss resolved @ LLC                3            3           50          221          197
  STLB miss resolved @ MEM               31           10          154          432         1839
[2025-09-17 22:57:32] END   suite=cs trace=streaming_phase4_core2 (rc=0)
