Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Sun Jun  9 10:23:04 2024
| Host             : MOERJIE_PC running 64-bit major release  (build 9200)
| Command          : report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
| Design           : top_wrapper
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.408        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.246        |
| Device Static (W)        | 0.162        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 84.3         |
| Junction Temperature (C) | 25.7         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.023 |        3 |       --- |             --- |
| Slice Logic             |     0.004 |     4742 |       --- |             --- |
|   LUT as Logic          |     0.003 |      616 |    203800 |            0.30 |
|   Register              |    <0.001 |     2663 |    407600 |            0.65 |
|   CARRY4                |    <0.001 |       50 |     50950 |            0.10 |
|   LUT as Shift Register |    <0.001 |      674 |     64000 |            1.05 |
|   Others                |     0.000 |      584 |       --- |             --- |
|   F7/F8 Muxes           |     0.000 |        8 |    203800 |           <0.01 |
| Signals                 |     0.009 |     7127 |       --- |             --- |
| Block RAM               |     0.033 |     16.5 |       445 |            3.71 |
| DSPs                    |     0.170 |       85 |       840 |           10.12 |
| I/O                     |     0.007 |        4 |       500 |            0.80 |
| Static Power            |     0.162 |          |           |                 |
| Total                   |     0.408 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.307 |       0.238 |      0.070 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.030 |       0.002 |      0.028 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.005 |       0.003 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------+---------------------+-----------------+
| Clock               | Domain              | Constraint (ns) |
+---------------------+---------------------+-----------------+
| CLK_IN_D_0_clk_p[0] | CLK_IN_D_0_clk_p[0] |             5.0 |
+---------------------+---------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| top_wrapper                |     0.246 |
|   top_i                    |     0.243 |
|     DataSource_Scrambler_0 |     0.032 |
|       inst                 |     0.032 |
|     Interleaver_0          |     0.011 |
|       inst                 |     0.011 |
|     RS_Enc_0               |     0.001 |
|       inst                 |     0.001 |
|     dds_compiler_0         |     0.005 |
|       U0                   |     0.005 |
|     dds_compiler_1         |     0.006 |
|       U0                   |     0.006 |
|     fir_compiler_0         |     0.088 |
|       U0                   |     0.088 |
|     fir_compiler_1         |     0.088 |
|       U0                   |     0.088 |
|     mult_gen_0             |     0.003 |
|       U0                   |     0.003 |
|     mult_gen_1             |     0.003 |
|       U0                   |     0.003 |
|     util_ds_buf_0          |     0.004 |
|       U0                   |     0.004 |
+----------------------------+-----------+


