Reading netlist file: "/home/sdev/Workspace/GowinEDA/GW1N-9C/VerilogBasics/impl/gwsynthesis/project.vg"
Parsing netlist file "/home/sdev/Workspace/GowinEDA/GW1N-9C/VerilogBasics/impl/gwsynthesis/project.vg" completed
Processing netlist completed
Reading constraint file: "/home/sdev/Workspace/GowinEDA/TangNano-9K-example-main/led/src/9K_LED_project.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "/home/sdev/Workspace/GowinEDA/GW1N-9C/VerilogBasics/impl/pnr/project.power.html" completed
Generate file "/home/sdev/Workspace/GowinEDA/GW1N-9C/VerilogBasics/impl/pnr/project.pin.html" completed
Generate file "/home/sdev/Workspace/GowinEDA/GW1N-9C/VerilogBasics/impl/pnr/project.rpt.html" completed
Generate file "/home/sdev/Workspace/GowinEDA/GW1N-9C/VerilogBasics/impl/pnr/project.rpt.txt" completed
Generate file "/home/sdev/Workspace/GowinEDA/GW1N-9C/VerilogBasics/impl/pnr/project.tr.html" completed
Sun Jun 26 13:08:31 2022

