module wideexpr_00579(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[1]?s6:{2'b11,4'sb0000,(ctrl[2]?s5:(ctrl[1]?3'sb001:s0))});
  assign y1 = (6'sb010001)<<<({(((ctrl[6]?5'sb00010:1'sb1))|($signed(5'sb00110)))^(((s4)<<<(1'sb1))<<<({3'sb011,u3,u1})),((s3)>>>($signed(s7)))<<<(($signed(s4))>>((1'b1)<(s6))),s3,({1{(2'sb00)-(3'sb111)}})>>((ctrl[3]?(3'sb010)^(s2):(3'sb101)!=(s2)))});
  assign y2 = ($signed((+(s1))|($signed(u3))))>>>($unsigned(-(s2)));
  assign y3 = $signed({4{($signed($signed((3'sb101)<<<(u7))))&((s4)-($signed((3'sb111)==(s5))))}});
  assign y4 = (ctrl[1]?!(((s6)|($signed((4'sb1100)-((ctrl[1]?(+(1'b0))<<(|(6'sb010110)):((s2)^~(2'sb00))^((ctrl[3]?s1:1'sb0)))))))<($signed(s7))):(ctrl[1]?|(s7):(5'sb11100)>(5'sb01001)));
  assign y5 = (($signed({4{u7}}))>>>(($signed((ctrl[7]?s6:(s5)>>(s4))))^~((((s5)-(s4))>>>({6'sb101011,u5}))+((4'sb0011)>>((4'b1100)<<<(2'sb10))))))>>(u6);
  assign y6 = (^(2'sb01))<<<(((1'sb1)&(-({3{$signed($unsigned(u7))}})))>>(2'sb10));
  assign y7 = (-(($signed(+({((s3)&(s6))>>({s3,1'sb0}),^((ctrl[4]?4'sb0011:s6)),$signed(+(2'sb00))})))<<<((((ctrl[2]?(3'sb010)>>>((1'b1)+(3'sb101)):5'sb11100))^~(+((s0)-((ctrl[3]?u6:s4)))))<<<(((ctrl[6]?$signed(s1):((u5)<<<(s5))-({2{2'b11}})))^~($unsigned(((2'sb10)^(6'sb010111))^~((s4)<<(s7))))))))-(+((ctrl[7]?(u4)>>(5'sb00100):~|(+($signed(((4'sb0111)^(s0))^~(s5)))))));
endmodule
