
Loading design for application trce from file pid_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Tue Jul 29 19:10:13 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o PID_impl1.twr -gui -msgset C:/Users/SemeghiniLab/Harvard University Dropbox/Haley Nguyen/RbYb lab/14 Lattice Files/PID/promote.xml PID_impl1.ncd PID_impl1.prf 
Design file:     pid_impl1.ncd
Preference file: pid_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "i_clk_c" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "clk_100mhz" 100.000000 MHz ;
            325 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 7.244ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_counter_16__i1  (from clk_100mhz +)
   Destination:    FF         Data in        r_counter_16__i24  (to clk_100mhz +)

   Delay:               2.678ns  (72.0% logic, 28.0% route), 13 logic levels.

 Constraint Details:

      2.678ns physical path delay SLICE_12 to SLICE_0 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.078ns DIN_SET requirement (totaling 9.922ns) by 7.244ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.370    R25C10B.CLK to     R25C10B.Q0 SLICE_12 (from clk_100mhz)
ROUTE         1     0.751     R25C10B.Q0 to     R25C10B.B0 n24
C0TOFCO_DE  ---     0.561     R25C10B.B0 to    R25C10B.FCO SLICE_12
ROUTE         1     0.000    R25C10B.FCO to    R25C10C.FCI n241
FCITOFCO_D  ---     0.068    R25C10C.FCI to    R25C10C.FCO SLICE_10
ROUTE         1     0.000    R25C10C.FCO to    R25C11A.FCI n242
FCITOFCO_D  ---     0.068    R25C11A.FCI to    R25C11A.FCO SLICE_9
ROUTE         1     0.000    R25C11A.FCO to    R25C11B.FCI n243
FCITOFCO_D  ---     0.068    R25C11B.FCI to    R25C11B.FCO SLICE_8
ROUTE         1     0.000    R25C11B.FCO to    R25C11C.FCI n244
FCITOFCO_D  ---     0.068    R25C11C.FCI to    R25C11C.FCO SLICE_7
ROUTE         1     0.000    R25C11C.FCO to    R25C12A.FCI n245
FCITOFCO_D  ---     0.068    R25C12A.FCI to    R25C12A.FCO SLICE_6
ROUTE         1     0.000    R25C12A.FCO to    R25C12B.FCI n246
FCITOFCO_D  ---     0.068    R25C12B.FCI to    R25C12B.FCO SLICE_5
ROUTE         1     0.000    R25C12B.FCO to    R25C12C.FCI n247
FCITOFCO_D  ---     0.068    R25C12C.FCI to    R25C12C.FCO SLICE_4
ROUTE         1     0.000    R25C12C.FCO to    R25C13A.FCI n248
FCITOFCO_D  ---     0.068    R25C13A.FCI to    R25C13A.FCO SLICE_3
ROUTE         1     0.000    R25C13A.FCO to    R25C13B.FCI n249
FCITOFCO_D  ---     0.068    R25C13B.FCI to    R25C13B.FCO SLICE_2
ROUTE         1     0.000    R25C13B.FCO to    R25C13C.FCI n250
FCITOFCO_D  ---     0.068    R25C13C.FCI to    R25C13C.FCO SLICE_1
ROUTE         1     0.000    R25C13C.FCO to    R25C14A.FCI n251
FCITOF1_DE  ---     0.316    R25C14A.FCI to     R25C14A.F1 SLICE_0
ROUTE         1     0.000     R25C14A.F1 to    R25C14A.DI1 n106 (to clk_100mhz)
                  --------
                    2.678   (72.0% logic, 28.0% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.080    ULPLL.CLKOP to    R25C10B.CLK clk_100mhz
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.080    ULPLL.CLKOP to    R25C14A.CLK clk_100mhz
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.312ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_counter_16__i1  (from clk_100mhz +)
   Destination:    FF         Data in        r_counter_16__i22  (to clk_100mhz +)

   Delay:               2.610ns  (71.2% logic, 28.8% route), 12 logic levels.

 Constraint Details:

      2.610ns physical path delay SLICE_12 to SLICE_1 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.078ns DIN_SET requirement (totaling 9.922ns) by 7.312ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.370    R25C10B.CLK to     R25C10B.Q0 SLICE_12 (from clk_100mhz)
ROUTE         1     0.751     R25C10B.Q0 to     R25C10B.B0 n24
C0TOFCO_DE  ---     0.561     R25C10B.B0 to    R25C10B.FCO SLICE_12
ROUTE         1     0.000    R25C10B.FCO to    R25C10C.FCI n241
FCITOFCO_D  ---     0.068    R25C10C.FCI to    R25C10C.FCO SLICE_10
ROUTE         1     0.000    R25C10C.FCO to    R25C11A.FCI n242
FCITOFCO_D  ---     0.068    R25C11A.FCI to    R25C11A.FCO SLICE_9
ROUTE         1     0.000    R25C11A.FCO to    R25C11B.FCI n243
FCITOFCO_D  ---     0.068    R25C11B.FCI to    R25C11B.FCO SLICE_8
ROUTE         1     0.000    R25C11B.FCO to    R25C11C.FCI n244
FCITOFCO_D  ---     0.068    R25C11C.FCI to    R25C11C.FCO SLICE_7
ROUTE         1     0.000    R25C11C.FCO to    R25C12A.FCI n245
FCITOFCO_D  ---     0.068    R25C12A.FCI to    R25C12A.FCO SLICE_6
ROUTE         1     0.000    R25C12A.FCO to    R25C12B.FCI n246
FCITOFCO_D  ---     0.068    R25C12B.FCI to    R25C12B.FCO SLICE_5
ROUTE         1     0.000    R25C12B.FCO to    R25C12C.FCI n247
FCITOFCO_D  ---     0.068    R25C12C.FCI to    R25C12C.FCO SLICE_4
ROUTE         1     0.000    R25C12C.FCO to    R25C13A.FCI n248
FCITOFCO_D  ---     0.068    R25C13A.FCI to    R25C13A.FCO SLICE_3
ROUTE         1     0.000    R25C13A.FCO to    R25C13B.FCI n249
FCITOFCO_D  ---     0.068    R25C13B.FCI to    R25C13B.FCO SLICE_2
ROUTE         1     0.000    R25C13B.FCO to    R25C13C.FCI n250
FCITOF1_DE  ---     0.316    R25C13C.FCI to     R25C13C.F1 SLICE_1
ROUTE         1     0.000     R25C13C.F1 to    R25C13C.DI1 n108 (to clk_100mhz)
                  --------
                    2.610   (71.2% logic, 28.8% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.080    ULPLL.CLKOP to    R25C10B.CLK clk_100mhz
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.080    ULPLL.CLKOP to    R25C13C.CLK clk_100mhz
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.316ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_counter_16__i1  (from clk_100mhz +)
   Destination:    FF         Data in        r_counter_16__i23  (to clk_100mhz +)

   Delay:               2.606ns  (71.2% logic, 28.8% route), 13 logic levels.

 Constraint Details:

      2.606ns physical path delay SLICE_12 to SLICE_0 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.078ns DIN_SET requirement (totaling 9.922ns) by 7.316ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.370    R25C10B.CLK to     R25C10B.Q0 SLICE_12 (from clk_100mhz)
ROUTE         1     0.751     R25C10B.Q0 to     R25C10B.B0 n24
C0TOFCO_DE  ---     0.561     R25C10B.B0 to    R25C10B.FCO SLICE_12
ROUTE         1     0.000    R25C10B.FCO to    R25C10C.FCI n241
FCITOFCO_D  ---     0.068    R25C10C.FCI to    R25C10C.FCO SLICE_10
ROUTE         1     0.000    R25C10C.FCO to    R25C11A.FCI n242
FCITOFCO_D  ---     0.068    R25C11A.FCI to    R25C11A.FCO SLICE_9
ROUTE         1     0.000    R25C11A.FCO to    R25C11B.FCI n243
FCITOFCO_D  ---     0.068    R25C11B.FCI to    R25C11B.FCO SLICE_8
ROUTE         1     0.000    R25C11B.FCO to    R25C11C.FCI n244
FCITOFCO_D  ---     0.068    R25C11C.FCI to    R25C11C.FCO SLICE_7
ROUTE         1     0.000    R25C11C.FCO to    R25C12A.FCI n245
FCITOFCO_D  ---     0.068    R25C12A.FCI to    R25C12A.FCO SLICE_6
ROUTE         1     0.000    R25C12A.FCO to    R25C12B.FCI n246
FCITOFCO_D  ---     0.068    R25C12B.FCI to    R25C12B.FCO SLICE_5
ROUTE         1     0.000    R25C12B.FCO to    R25C12C.FCI n247
FCITOFCO_D  ---     0.068    R25C12C.FCI to    R25C12C.FCO SLICE_4
ROUTE         1     0.000    R25C12C.FCO to    R25C13A.FCI n248
FCITOFCO_D  ---     0.068    R25C13A.FCI to    R25C13A.FCO SLICE_3
ROUTE         1     0.000    R25C13A.FCO to    R25C13B.FCI n249
FCITOFCO_D  ---     0.068    R25C13B.FCI to    R25C13B.FCO SLICE_2
ROUTE         1     0.000    R25C13B.FCO to    R25C13C.FCI n250
FCITOFCO_D  ---     0.068    R25C13C.FCI to    R25C13C.FCO SLICE_1
ROUTE         1     0.000    R25C13C.FCO to    R25C14A.FCI n251
FCITOF0_DE  ---     0.244    R25C14A.FCI to     R25C14A.F0 SLICE_0
ROUTE         1     0.000     R25C14A.F0 to    R25C14A.DI0 n107 (to clk_100mhz)
                  --------
                    2.606   (71.2% logic, 28.8% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.080    ULPLL.CLKOP to    R25C10B.CLK clk_100mhz
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.080    ULPLL.CLKOP to    R25C14A.CLK clk_100mhz
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_counter_16__i1  (from clk_100mhz +)
   Destination:    FF         Data in        r_counter_16__i20  (to clk_100mhz +)

   Delay:               2.542ns  (70.5% logic, 29.5% route), 11 logic levels.

 Constraint Details:

      2.542ns physical path delay SLICE_12 to SLICE_2 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.078ns DIN_SET requirement (totaling 9.922ns) by 7.380ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.370    R25C10B.CLK to     R25C10B.Q0 SLICE_12 (from clk_100mhz)
ROUTE         1     0.751     R25C10B.Q0 to     R25C10B.B0 n24
C0TOFCO_DE  ---     0.561     R25C10B.B0 to    R25C10B.FCO SLICE_12
ROUTE         1     0.000    R25C10B.FCO to    R25C10C.FCI n241
FCITOFCO_D  ---     0.068    R25C10C.FCI to    R25C10C.FCO SLICE_10
ROUTE         1     0.000    R25C10C.FCO to    R25C11A.FCI n242
FCITOFCO_D  ---     0.068    R25C11A.FCI to    R25C11A.FCO SLICE_9
ROUTE         1     0.000    R25C11A.FCO to    R25C11B.FCI n243
FCITOFCO_D  ---     0.068    R25C11B.FCI to    R25C11B.FCO SLICE_8
ROUTE         1     0.000    R25C11B.FCO to    R25C11C.FCI n244
FCITOFCO_D  ---     0.068    R25C11C.FCI to    R25C11C.FCO SLICE_7
ROUTE         1     0.000    R25C11C.FCO to    R25C12A.FCI n245
FCITOFCO_D  ---     0.068    R25C12A.FCI to    R25C12A.FCO SLICE_6
ROUTE         1     0.000    R25C12A.FCO to    R25C12B.FCI n246
FCITOFCO_D  ---     0.068    R25C12B.FCI to    R25C12B.FCO SLICE_5
ROUTE         1     0.000    R25C12B.FCO to    R25C12C.FCI n247
FCITOFCO_D  ---     0.068    R25C12C.FCI to    R25C12C.FCO SLICE_4
ROUTE         1     0.000    R25C12C.FCO to    R25C13A.FCI n248
FCITOFCO_D  ---     0.068    R25C13A.FCI to    R25C13A.FCO SLICE_3
ROUTE         1     0.000    R25C13A.FCO to    R25C13B.FCI n249
FCITOF1_DE  ---     0.316    R25C13B.FCI to     R25C13B.F1 SLICE_2
ROUTE         1     0.000     R25C13B.F1 to    R25C13B.DI1 n110 (to clk_100mhz)
                  --------
                    2.542   (70.5% logic, 29.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.080    ULPLL.CLKOP to    R25C10B.CLK clk_100mhz
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.080    ULPLL.CLKOP to    R25C13B.CLK clk_100mhz
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_counter_16__i5  (from clk_100mhz +)
   Destination:    FF         Data in        r_counter_16__i24  (to clk_100mhz +)

   Delay:               2.542ns  (70.5% logic, 29.5% route), 11 logic levels.

 Constraint Details:

      2.542ns physical path delay SLICE_9 to SLICE_0 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.078ns DIN_SET requirement (totaling 9.922ns) by 7.380ns

 Physical Path Details:

      Data path SLICE_9 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.370    R25C11A.CLK to     R25C11A.Q0 SLICE_9 (from clk_100mhz)
ROUTE         1     0.751     R25C11A.Q0 to     R25C11A.B0 n20
C0TOFCO_DE  ---     0.561     R25C11A.B0 to    R25C11A.FCO SLICE_9
ROUTE         1     0.000    R25C11A.FCO to    R25C11B.FCI n243
FCITOFCO_D  ---     0.068    R25C11B.FCI to    R25C11B.FCO SLICE_8
ROUTE         1     0.000    R25C11B.FCO to    R25C11C.FCI n244
FCITOFCO_D  ---     0.068    R25C11C.FCI to    R25C11C.FCO SLICE_7
ROUTE         1     0.000    R25C11C.FCO to    R25C12A.FCI n245
FCITOFCO_D  ---     0.068    R25C12A.FCI to    R25C12A.FCO SLICE_6
ROUTE         1     0.000    R25C12A.FCO to    R25C12B.FCI n246
FCITOFCO_D  ---     0.068    R25C12B.FCI to    R25C12B.FCO SLICE_5
ROUTE         1     0.000    R25C12B.FCO to    R25C12C.FCI n247
FCITOFCO_D  ---     0.068    R25C12C.FCI to    R25C12C.FCO SLICE_4
ROUTE         1     0.000    R25C12C.FCO to    R25C13A.FCI n248
FCITOFCO_D  ---     0.068    R25C13A.FCI to    R25C13A.FCO SLICE_3
ROUTE         1     0.000    R25C13A.FCO to    R25C13B.FCI n249
FCITOFCO_D  ---     0.068    R25C13B.FCI to    R25C13B.FCO SLICE_2
ROUTE         1     0.000    R25C13B.FCO to    R25C13C.FCI n250
FCITOFCO_D  ---     0.068    R25C13C.FCI to    R25C13C.FCO SLICE_1
ROUTE         1     0.000    R25C13C.FCO to    R25C14A.FCI n251
FCITOF1_DE  ---     0.316    R25C14A.FCI to     R25C14A.F1 SLICE_0
ROUTE         1     0.000     R25C14A.F1 to    R25C14A.DI1 n106 (to clk_100mhz)
                  --------
                    2.542   (70.5% logic, 29.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.080    ULPLL.CLKOP to    R25C11A.CLK clk_100mhz
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.080    ULPLL.CLKOP to    R25C14A.CLK clk_100mhz
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.384ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_counter_16__i1  (from clk_100mhz +)
   Destination:    FF         Data in        r_counter_16__i21  (to clk_100mhz +)

   Delay:               2.538ns  (70.4% logic, 29.6% route), 12 logic levels.

 Constraint Details:

      2.538ns physical path delay SLICE_12 to SLICE_1 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.078ns DIN_SET requirement (totaling 9.922ns) by 7.384ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.370    R25C10B.CLK to     R25C10B.Q0 SLICE_12 (from clk_100mhz)
ROUTE         1     0.751     R25C10B.Q0 to     R25C10B.B0 n24
C0TOFCO_DE  ---     0.561     R25C10B.B0 to    R25C10B.FCO SLICE_12
ROUTE         1     0.000    R25C10B.FCO to    R25C10C.FCI n241
FCITOFCO_D  ---     0.068    R25C10C.FCI to    R25C10C.FCO SLICE_10
ROUTE         1     0.000    R25C10C.FCO to    R25C11A.FCI n242
FCITOFCO_D  ---     0.068    R25C11A.FCI to    R25C11A.FCO SLICE_9
ROUTE         1     0.000    R25C11A.FCO to    R25C11B.FCI n243
FCITOFCO_D  ---     0.068    R25C11B.FCI to    R25C11B.FCO SLICE_8
ROUTE         1     0.000    R25C11B.FCO to    R25C11C.FCI n244
FCITOFCO_D  ---     0.068    R25C11C.FCI to    R25C11C.FCO SLICE_7
ROUTE         1     0.000    R25C11C.FCO to    R25C12A.FCI n245
FCITOFCO_D  ---     0.068    R25C12A.FCI to    R25C12A.FCO SLICE_6
ROUTE         1     0.000    R25C12A.FCO to    R25C12B.FCI n246
FCITOFCO_D  ---     0.068    R25C12B.FCI to    R25C12B.FCO SLICE_5
ROUTE         1     0.000    R25C12B.FCO to    R25C12C.FCI n247
FCITOFCO_D  ---     0.068    R25C12C.FCI to    R25C12C.FCO SLICE_4
ROUTE         1     0.000    R25C12C.FCO to    R25C13A.FCI n248
FCITOFCO_D  ---     0.068    R25C13A.FCI to    R25C13A.FCO SLICE_3
ROUTE         1     0.000    R25C13A.FCO to    R25C13B.FCI n249
FCITOFCO_D  ---     0.068    R25C13B.FCI to    R25C13B.FCO SLICE_2
ROUTE         1     0.000    R25C13B.FCO to    R25C13C.FCI n250
FCITOF0_DE  ---     0.244    R25C13C.FCI to     R25C13C.F0 SLICE_1
ROUTE         1     0.000     R25C13C.F0 to    R25C13C.DI0 n109 (to clk_100mhz)
                  --------
                    2.538   (70.4% logic, 29.6% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.080    ULPLL.CLKOP to    R25C10B.CLK clk_100mhz
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.080    ULPLL.CLKOP to    R25C13C.CLK clk_100mhz
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.399ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_counter_16__i3  (from clk_100mhz +)
   Destination:    FF         Data in        r_counter_16__i24  (to clk_100mhz +)

   Delay:               2.523ns  (73.7% logic, 26.3% route), 12 logic levels.

 Constraint Details:

      2.523ns physical path delay SLICE_10 to SLICE_0 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.078ns DIN_SET requirement (totaling 9.922ns) by 7.399ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.370    R25C10C.CLK to     R25C10C.Q0 SLICE_10 (from clk_100mhz)
ROUTE         1     0.664     R25C10C.Q0 to     R25C10C.A0 n22
C0TOFCO_DE  ---     0.561     R25C10C.A0 to    R25C10C.FCO SLICE_10
ROUTE         1     0.000    R25C10C.FCO to    R25C11A.FCI n242
FCITOFCO_D  ---     0.068    R25C11A.FCI to    R25C11A.FCO SLICE_9
ROUTE         1     0.000    R25C11A.FCO to    R25C11B.FCI n243
FCITOFCO_D  ---     0.068    R25C11B.FCI to    R25C11B.FCO SLICE_8
ROUTE         1     0.000    R25C11B.FCO to    R25C11C.FCI n244
FCITOFCO_D  ---     0.068    R25C11C.FCI to    R25C11C.FCO SLICE_7
ROUTE         1     0.000    R25C11C.FCO to    R25C12A.FCI n245
FCITOFCO_D  ---     0.068    R25C12A.FCI to    R25C12A.FCO SLICE_6
ROUTE         1     0.000    R25C12A.FCO to    R25C12B.FCI n246
FCITOFCO_D  ---     0.068    R25C12B.FCI to    R25C12B.FCO SLICE_5
ROUTE         1     0.000    R25C12B.FCO to    R25C12C.FCI n247
FCITOFCO_D  ---     0.068    R25C12C.FCI to    R25C12C.FCO SLICE_4
ROUTE         1     0.000    R25C12C.FCO to    R25C13A.FCI n248
FCITOFCO_D  ---     0.068    R25C13A.FCI to    R25C13A.FCO SLICE_3
ROUTE         1     0.000    R25C13A.FCO to    R25C13B.FCI n249
FCITOFCO_D  ---     0.068    R25C13B.FCI to    R25C13B.FCO SLICE_2
ROUTE         1     0.000    R25C13B.FCO to    R25C13C.FCI n250
FCITOFCO_D  ---     0.068    R25C13C.FCI to    R25C13C.FCO SLICE_1
ROUTE         1     0.000    R25C13C.FCO to    R25C14A.FCI n251
FCITOF1_DE  ---     0.316    R25C14A.FCI to     R25C14A.F1 SLICE_0
ROUTE         1     0.000     R25C14A.F1 to    R25C14A.DI1 n106 (to clk_100mhz)
                  --------
                    2.523   (73.7% logic, 26.3% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.080    ULPLL.CLKOP to    R25C10C.CLK clk_100mhz
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.080    ULPLL.CLKOP to    R25C14A.CLK clk_100mhz
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.448ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_counter_16__i1  (from clk_100mhz +)
   Destination:    FF         Data in        r_counter_16__i18  (to clk_100mhz +)

   Delay:               2.474ns  (69.6% logic, 30.4% route), 10 logic levels.

 Constraint Details:

      2.474ns physical path delay SLICE_12 to SLICE_3 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.078ns DIN_SET requirement (totaling 9.922ns) by 7.448ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.370    R25C10B.CLK to     R25C10B.Q0 SLICE_12 (from clk_100mhz)
ROUTE         1     0.751     R25C10B.Q0 to     R25C10B.B0 n24
C0TOFCO_DE  ---     0.561     R25C10B.B0 to    R25C10B.FCO SLICE_12
ROUTE         1     0.000    R25C10B.FCO to    R25C10C.FCI n241
FCITOFCO_D  ---     0.068    R25C10C.FCI to    R25C10C.FCO SLICE_10
ROUTE         1     0.000    R25C10C.FCO to    R25C11A.FCI n242
FCITOFCO_D  ---     0.068    R25C11A.FCI to    R25C11A.FCO SLICE_9
ROUTE         1     0.000    R25C11A.FCO to    R25C11B.FCI n243
FCITOFCO_D  ---     0.068    R25C11B.FCI to    R25C11B.FCO SLICE_8
ROUTE         1     0.000    R25C11B.FCO to    R25C11C.FCI n244
FCITOFCO_D  ---     0.068    R25C11C.FCI to    R25C11C.FCO SLICE_7
ROUTE         1     0.000    R25C11C.FCO to    R25C12A.FCI n245
FCITOFCO_D  ---     0.068    R25C12A.FCI to    R25C12A.FCO SLICE_6
ROUTE         1     0.000    R25C12A.FCO to    R25C12B.FCI n246
FCITOFCO_D  ---     0.068    R25C12B.FCI to    R25C12B.FCO SLICE_5
ROUTE         1     0.000    R25C12B.FCO to    R25C12C.FCI n247
FCITOFCO_D  ---     0.068    R25C12C.FCI to    R25C12C.FCO SLICE_4
ROUTE         1     0.000    R25C12C.FCO to    R25C13A.FCI n248
FCITOF1_DE  ---     0.316    R25C13A.FCI to     R25C13A.F1 SLICE_3
ROUTE         1     0.000     R25C13A.F1 to    R25C13A.DI1 n112 (to clk_100mhz)
                  --------
                    2.474   (69.6% logic, 30.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.080    ULPLL.CLKOP to    R25C10B.CLK clk_100mhz
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.080    ULPLL.CLKOP to    R25C13A.CLK clk_100mhz
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.448ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_counter_16__i7  (from clk_100mhz +)
   Destination:    FF         Data in        r_counter_16__i24  (to clk_100mhz +)

   Delay:               2.474ns  (69.6% logic, 30.4% route), 10 logic levels.

 Constraint Details:

      2.474ns physical path delay SLICE_8 to SLICE_0 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.078ns DIN_SET requirement (totaling 9.922ns) by 7.448ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.370    R25C11B.CLK to     R25C11B.Q0 SLICE_8 (from clk_100mhz)
ROUTE         1     0.751     R25C11B.Q0 to     R25C11B.B0 n18
C0TOFCO_DE  ---     0.561     R25C11B.B0 to    R25C11B.FCO SLICE_8
ROUTE         1     0.000    R25C11B.FCO to    R25C11C.FCI n244
FCITOFCO_D  ---     0.068    R25C11C.FCI to    R25C11C.FCO SLICE_7
ROUTE         1     0.000    R25C11C.FCO to    R25C12A.FCI n245
FCITOFCO_D  ---     0.068    R25C12A.FCI to    R25C12A.FCO SLICE_6
ROUTE         1     0.000    R25C12A.FCO to    R25C12B.FCI n246
FCITOFCO_D  ---     0.068    R25C12B.FCI to    R25C12B.FCO SLICE_5
ROUTE         1     0.000    R25C12B.FCO to    R25C12C.FCI n247
FCITOFCO_D  ---     0.068    R25C12C.FCI to    R25C12C.FCO SLICE_4
ROUTE         1     0.000    R25C12C.FCO to    R25C13A.FCI n248
FCITOFCO_D  ---     0.068    R25C13A.FCI to    R25C13A.FCO SLICE_3
ROUTE         1     0.000    R25C13A.FCO to    R25C13B.FCI n249
FCITOFCO_D  ---     0.068    R25C13B.FCI to    R25C13B.FCO SLICE_2
ROUTE         1     0.000    R25C13B.FCO to    R25C13C.FCI n250
FCITOFCO_D  ---     0.068    R25C13C.FCI to    R25C13C.FCO SLICE_1
ROUTE         1     0.000    R25C13C.FCO to    R25C14A.FCI n251
FCITOF1_DE  ---     0.316    R25C14A.FCI to     R25C14A.F1 SLICE_0
ROUTE         1     0.000     R25C14A.F1 to    R25C14A.DI1 n106 (to clk_100mhz)
                  --------
                    2.474   (69.6% logic, 30.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.080    ULPLL.CLKOP to    R25C11B.CLK clk_100mhz
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.080    ULPLL.CLKOP to    R25C14A.CLK clk_100mhz
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.448ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_counter_16__i5  (from clk_100mhz +)
   Destination:    FF         Data in        r_counter_16__i22  (to clk_100mhz +)

   Delay:               2.474ns  (69.6% logic, 30.4% route), 10 logic levels.

 Constraint Details:

      2.474ns physical path delay SLICE_9 to SLICE_1 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.078ns DIN_SET requirement (totaling 9.922ns) by 7.448ns

 Physical Path Details:

      Data path SLICE_9 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.370    R25C11A.CLK to     R25C11A.Q0 SLICE_9 (from clk_100mhz)
ROUTE         1     0.751     R25C11A.Q0 to     R25C11A.B0 n20
C0TOFCO_DE  ---     0.561     R25C11A.B0 to    R25C11A.FCO SLICE_9
ROUTE         1     0.000    R25C11A.FCO to    R25C11B.FCI n243
FCITOFCO_D  ---     0.068    R25C11B.FCI to    R25C11B.FCO SLICE_8
ROUTE         1     0.000    R25C11B.FCO to    R25C11C.FCI n244
FCITOFCO_D  ---     0.068    R25C11C.FCI to    R25C11C.FCO SLICE_7
ROUTE         1     0.000    R25C11C.FCO to    R25C12A.FCI n245
FCITOFCO_D  ---     0.068    R25C12A.FCI to    R25C12A.FCO SLICE_6
ROUTE         1     0.000    R25C12A.FCO to    R25C12B.FCI n246
FCITOFCO_D  ---     0.068    R25C12B.FCI to    R25C12B.FCO SLICE_5
ROUTE         1     0.000    R25C12B.FCO to    R25C12C.FCI n247
FCITOFCO_D  ---     0.068    R25C12C.FCI to    R25C12C.FCO SLICE_4
ROUTE         1     0.000    R25C12C.FCO to    R25C13A.FCI n248
FCITOFCO_D  ---     0.068    R25C13A.FCI to    R25C13A.FCO SLICE_3
ROUTE         1     0.000    R25C13A.FCO to    R25C13B.FCI n249
FCITOFCO_D  ---     0.068    R25C13B.FCI to    R25C13B.FCO SLICE_2
ROUTE         1     0.000    R25C13B.FCO to    R25C13C.FCI n250
FCITOF1_DE  ---     0.316    R25C13C.FCI to     R25C13C.F1 SLICE_1
ROUTE         1     0.000     R25C13C.F1 to    R25C13C.DI1 n108 (to clk_100mhz)
                  --------
                    2.474   (69.6% logic, 30.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.080    ULPLL.CLKOP to    R25C11A.CLK clk_100mhz
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.080    ULPLL.CLKOP to    R25C13C.CLK clk_100mhz
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

Report:  362.845MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "i_clk_c" 50.000000 MHz ; |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk_100mhz" 100.000000   |             |             |
MHz ;                                   |  100.000 MHz|  362.845 MHz|  13  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: i_clk_c   Source: i_clk.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_100mhz   Source: u_pll/PLLInst_0.CLKOP   Loads: 14
   Covered under: FREQUENCY NET "clk_100mhz" 100.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 325 paths, 2 nets, and 116 connections (98.31% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Tue Jul 29 19:10:13 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o PID_impl1.twr -gui -msgset C:/Users/SemeghiniLab/Harvard University Dropbox/Haley Nguyen/RbYb lab/14 Lattice Files/PID/promote.xml PID_impl1.ncd PID_impl1.prf 
Design file:     pid_impl1.ncd
Preference file: pid_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "i_clk_c" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "clk_100mhz" 100.000000 MHz ;
            325 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_counter_16__i22  (from clk_100mhz +)
   Destination:    FF         Data in        r_counter_16__i22  (to clk_100mhz +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay SLICE_1 to SLICE_1 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C13C.CLK to     R25C13C.Q1 SLICE_1 (from clk_100mhz)
ROUTE         1     0.150     R25C13C.Q1 to     R25C13C.B1 n3
CTOF_DEL    ---     0.059     R25C13C.B1 to     R25C13C.F1 SLICE_1
ROUTE         1     0.000     R25C13C.F1 to    R25C13C.DI1 n108 (to clk_100mhz)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.300    ULPLL.CLKOP to    R25C13C.CLK clk_100mhz
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.300    ULPLL.CLKOP to    R25C13C.CLK clk_100mhz
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_counter_16__i4  (from clk_100mhz +)
   Destination:    FF         Data in        r_counter_16__i4  (to clk_100mhz +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay SLICE_10 to SLICE_10 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C10C.CLK to     R25C10C.Q1 SLICE_10 (from clk_100mhz)
ROUTE         1     0.150     R25C10C.Q1 to     R25C10C.B1 n21
CTOF_DEL    ---     0.059     R25C10C.B1 to     R25C10C.F1 SLICE_10
ROUTE         1     0.000     R25C10C.F1 to    R25C10C.DI1 n126 (to clk_100mhz)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.300    ULPLL.CLKOP to    R25C10C.CLK clk_100mhz
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.300    ULPLL.CLKOP to    R25C10C.CLK clk_100mhz
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_counter_16__i0  (from clk_100mhz +)
   Destination:    FF         Data in        r_counter_16__i0  (to clk_100mhz +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay SLICE_11 to SLICE_11 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C10A.CLK to     R25C10A.Q1 SLICE_11 (from clk_100mhz)
ROUTE         1     0.150     R25C10A.Q1 to     R25C10A.B1 n25
CTOF_DEL    ---     0.059     R25C10A.B1 to     R25C10A.F1 SLICE_11
ROUTE         1     0.000     R25C10A.F1 to    R25C10A.DI1 n130 (to clk_100mhz)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.300    ULPLL.CLKOP to    R25C10A.CLK clk_100mhz
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.300    ULPLL.CLKOP to    R25C10A.CLK clk_100mhz
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_counter_16__i2  (from clk_100mhz +)
   Destination:    FF         Data in        r_counter_16__i2  (to clk_100mhz +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay SLICE_12 to SLICE_12 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C10B.CLK to     R25C10B.Q1 SLICE_12 (from clk_100mhz)
ROUTE         1     0.150     R25C10B.Q1 to     R25C10B.B1 n23
CTOF_DEL    ---     0.059     R25C10B.B1 to     R25C10B.F1 SLICE_12
ROUTE         1     0.000     R25C10B.F1 to    R25C10B.DI1 n128 (to clk_100mhz)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.300    ULPLL.CLKOP to    R25C10B.CLK clk_100mhz
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.300    ULPLL.CLKOP to    R25C10B.CLK clk_100mhz
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_counter_16__i20  (from clk_100mhz +)
   Destination:    FF         Data in        r_counter_16__i20  (to clk_100mhz +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay SLICE_2 to SLICE_2 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C13B.CLK to     R25C13B.Q1 SLICE_2 (from clk_100mhz)
ROUTE         1     0.150     R25C13B.Q1 to     R25C13B.B1 n5
CTOF_DEL    ---     0.059     R25C13B.B1 to     R25C13B.F1 SLICE_2
ROUTE         1     0.000     R25C13B.F1 to    R25C13B.DI1 n110 (to clk_100mhz)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.300    ULPLL.CLKOP to    R25C13B.CLK clk_100mhz
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.300    ULPLL.CLKOP to    R25C13B.CLK clk_100mhz
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_counter_16__i18  (from clk_100mhz +)
   Destination:    FF         Data in        r_counter_16__i18  (to clk_100mhz +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay SLICE_3 to SLICE_3 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C13A.CLK to     R25C13A.Q1 SLICE_3 (from clk_100mhz)
ROUTE         1     0.150     R25C13A.Q1 to     R25C13A.B1 n7
CTOF_DEL    ---     0.059     R25C13A.B1 to     R25C13A.F1 SLICE_3
ROUTE         1     0.000     R25C13A.F1 to    R25C13A.DI1 n112 (to clk_100mhz)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.300    ULPLL.CLKOP to    R25C13A.CLK clk_100mhz
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.300    ULPLL.CLKOP to    R25C13A.CLK clk_100mhz
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_counter_16__i16  (from clk_100mhz +)
   Destination:    FF         Data in        r_counter_16__i16  (to clk_100mhz +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay SLICE_4 to SLICE_4 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C12C.CLK to     R25C12C.Q1 SLICE_4 (from clk_100mhz)
ROUTE         1     0.150     R25C12C.Q1 to     R25C12C.B1 n9
CTOF_DEL    ---     0.059     R25C12C.B1 to     R25C12C.F1 SLICE_4
ROUTE         1     0.000     R25C12C.F1 to    R25C12C.DI1 n114 (to clk_100mhz)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.300    ULPLL.CLKOP to    R25C12C.CLK clk_100mhz
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.300    ULPLL.CLKOP to    R25C12C.CLK clk_100mhz
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_counter_16__i14  (from clk_100mhz +)
   Destination:    FF         Data in        r_counter_16__i14  (to clk_100mhz +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay SLICE_5 to SLICE_5 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path SLICE_5 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C12B.CLK to     R25C12B.Q1 SLICE_5 (from clk_100mhz)
ROUTE         1     0.150     R25C12B.Q1 to     R25C12B.B1 n11
CTOF_DEL    ---     0.059     R25C12B.B1 to     R25C12B.F1 SLICE_5
ROUTE         1     0.000     R25C12B.F1 to    R25C12B.DI1 n116 (to clk_100mhz)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.300    ULPLL.CLKOP to    R25C12B.CLK clk_100mhz
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.300    ULPLL.CLKOP to    R25C12B.CLK clk_100mhz
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_counter_16__i12  (from clk_100mhz +)
   Destination:    FF         Data in        r_counter_16__i12  (to clk_100mhz +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay SLICE_6 to SLICE_6 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path SLICE_6 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C12A.CLK to     R25C12A.Q1 SLICE_6 (from clk_100mhz)
ROUTE         1     0.150     R25C12A.Q1 to     R25C12A.B1 n13
CTOF_DEL    ---     0.059     R25C12A.B1 to     R25C12A.F1 SLICE_6
ROUTE         1     0.000     R25C12A.F1 to    R25C12A.DI1 n118 (to clk_100mhz)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.300    ULPLL.CLKOP to    R25C12A.CLK clk_100mhz
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.300    ULPLL.CLKOP to    R25C12A.CLK clk_100mhz
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_counter_16__i10  (from clk_100mhz +)
   Destination:    FF         Data in        r_counter_16__i10  (to clk_100mhz +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay SLICE_7 to SLICE_7 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path SLICE_7 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C11C.CLK to     R25C11C.Q1 SLICE_7 (from clk_100mhz)
ROUTE         1     0.150     R25C11C.Q1 to     R25C11C.B1 n15
CTOF_DEL    ---     0.059     R25C11C.B1 to     R25C11C.F1 SLICE_7
ROUTE         1     0.000     R25C11C.F1 to    R25C11C.DI1 n120 (to clk_100mhz)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.300    ULPLL.CLKOP to    R25C11C.CLK clk_100mhz
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.300    ULPLL.CLKOP to    R25C11C.CLK clk_100mhz
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "i_clk_c" 50.000000 MHz ; |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk_100mhz" 100.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.328 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: i_clk_c   Source: i_clk.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_100mhz   Source: u_pll/PLLInst_0.CLKOP   Loads: 14
   Covered under: FREQUENCY NET "clk_100mhz" 100.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 325 paths, 2 nets, and 116 connections (98.31% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

