open_project bicg
add_files /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/bicg/generate/bicg/bicg.cpp
set_top bicg
open_solution solution1
create_clock -period 5 -name default
set_part {xcvu9p-flga2104-2-e}
csynth_design
exit
