IR  [8] TDI:  01110100 (Run instruction)
DR  [1] TDI:  0
DR  [33] TDI:  101111100001100111111101110100110 (op=xo (extended), XO=mtspr, RS = 1, SPRN = 0x3b2 //SPR(0x3f3) [data debug register] is loaded with contents of RS
DR  [1] TDI:  1
DR  [1] TDI:  1
IR  [8] TDI:  10110100 (debug register)
DR  [33] TDI:  000000000000000000000000010110100 (debug read register)
IR  [8] TDI:  01110100 (Run instruction)
DR  [1] TDI:  1
IR  [8] TDI:  01110100 (Run instruction)
DR  [1] TDI:  1
IR  [8] TDI:  10110100 (debug register)
DR  [33] TDI:  000000000000000000000000010110100 (debug read register)
IR  [8] TDI:  10110100 (debug register)
DR  [33] TDI:  100000001010001000000000000000000 (load 0x01440000 into the debug register)
IR  [8] TDI:  01110100 (Run instruction)
DR  [33] TDI:  101111100001100111111101010100110 (op=xo (extended), XO=mfspr, RT = 1, SPRF = 63 9 //load special purpose register SPRF(0x3f3 == data debug register) into register 1 (RT)
IR  [8] TDI:  01110100 (Run instruction)
DR  [1] TDI:  1
DR  [1] TDI:  1
IR  [8] TDI:  10110100 (debug register)
DR  [33] TDI:  000000000000000000000000010110100 (debug read register)
IR  [8] TDI:  01110100 (Run instruction)
DR  [1] TDI:  1
IR  [8] TDI:  10110100 (debug register)
DR  [33] TDI:  000000000000000000000000010110100 (debug read register)
IR  [8] TDI:  01010100 (mode instruction)
DR  [33] TDI:  000000000000000000000000001010100 (mode sync)
IR  [8] TDI:  01010100 (mode instruction)
DR  [33] TDI:  000000000000000000000000001010100 (mode sync)
IR  [8] TDI:  01110100 (Run instruction)
DR  [1] TDI:  1
IR  [8] TDI:  10110100 (debug register)
DR  [33] TDI:  000000000000000000000000010110100 (debug read register)
IR  [8] TDI:  10110100 (debug register)
DR  [33] TDI:  100000001010001000000000000000000 (write data = 0x01440000 into debug register)
IR  [8] TDI:  01110100 (Run instruction)
DR  [33] TDI:  101111100001100111111101010100110 (op=xo (extended), XO=mfspr, RT = 1, SPRF = 63 9 //load special purpose register SPRF(0x3f3 == data debug register) into register 1 (RT)
IR  [8] TDI:  01110100 (Run instruction)
DR  [33] TDI:  101111100001100101110101110100110 (op=xo (extended), XO=mtspr, RS = 1, SPRN = 0x3b2 //SPR(0x362) [MMU control register] is loaded with contents of RS
IR  [8] TDI:  10110100 (debug register)
DR  [33] TDI:  100000001010001000000000000000000 (write data = 0x01440000 into debug register)
IR  [8] TDI:  01110100 (Run instruction)
DR  [33] TDI:  101111100001100111111101010100110  (op=xo (extended), XO=mfspr, RT = 1, SPRF = 63 9 //load special purpose register SPRF(0x3f3 == data debug register) into register 1 (RT)
IR  [8] TDI:  01010100 (mode instruction)
DR  [33] TDI:  000000000000000000000000001010100 (mode sync)
IR  [8] TDI:  01010100 (mode instruction)
DR  [33] TDI:  000000000000000000000000001010100 (mode sync)
IR  [8] TDI:  10110100 (debug register)
DR  [33] TDI:  100000000000000000000000000000010 (debug write 0x2)
IR  [8] TDI:  01110100 (Run instruction)
DR  [33] TDI:  101111100001100111111101010100110 (op=xo (extended), XO=mfspr, RT = 1, SPRF = 63 9 //load special purpose register SPRF(0x3f3 == data debug register) into register 1 (RT)
IR  [8] TDI:  01010100 (mode instruction)
DR  [33] TDI:  000000000000000000000000001010100 (mode sync)
IR  [8] TDI:  01010100 (mode instruction)
DR  [33] TDI:  000000000000000000000000001010100 (mode sync)
IR  [8] TDI:  10110100 (debug register)
DR  [33] TDI:  101110001000000000000001000100000 (debug write 71000220)
IR  [8] TDI:  01110100 (Run instruction)
DR  [33] TDI:  101111100010100111111101010100110 (op=xo (extended), XO=mfspr, RT = 2, SPRF = 63 9 //load special purpose register SPRF(0x3f3 == data debug register) into register 2 (RT)
IR  [8] TDI:  01010100 (mode instruction)
DR  [33] TDI:  000000000000000000000000001010100 (mode sync)
IR  [8] TDI:  01010100 (mode instruction)
DR  [33] TDI:  000000000000000000000000001010100 (mode sync)
IR  [8] TDI:  01110100 (Run instruction)
DR  [1] TDI:  1
IR  [8] TDI:  01010100 (mode instruction)
DR  [33] TDI:  000000000000000000000000001010100 (mode sync)
IR  [8] TDI:  01010100 (mode instruction)
DR  [33] TDI:  000000000000000000000000001010100 (mode sync)
IR  [8] TDI:  10110100 (debug register)
DR  [33] TDI:  111100000000000010000000000000000 (debug write e0010000)
IR  [8] TDI:  01110100 (Run instruction)
DR  [33] TDI:  101111100010100111111101010100110 (op=xo (extended), XO=mfspr, RT = 2, SPRF = 63 9 //load special purpose register SPRF(0x3f3 == data debug register) into register 2 (RT)
IR  [8] TDI:  01110100 (Run instruction)
DR  [1] TDI:  1
DR  [1] TDI:  1
IR  [8] TDI:  01010100 (mode instruction)
DR  [33] TDI:  000000000000000000000000001010100 (mode sync)
IR  [8] TDI:  01010100 (mode instruction)
DR  [33] TDI:  000000000000000000000000001010100 (mode sync)
IR  [8] TDI:  10110100 (debug register)
DR  [33] TDI:  100000000000000000000010000111111 (debug write 43f)
IR  [8] TDI:  01110100 (Run instruction)
DR  [33] TDI:  101111100010100111111101010100110 (op=xo (extended), XO=mfspr, RT = 2, SPRF = 63 9 //load special purpose register SPRF(0x3f3 == data debug register) into register 2 (RT)
IR  [8] TDI:  01110100 (Run instruction)
DR  [1] TDI:  1
DR  [1] TDI:  1
IR  [8] TDI:  01010100 (mode instruction)
DR  [33] TDI:  000000000000000000000000001010100 (mode sync)
IR  [8] TDI:  01010100 (mode instruction)
DR  [33] TDI:  000000000000000000000000001010100 (mode sync)
IR  [8] TDI:  01110100 (Run instruction)
DR  [1] TDI:  1
IR  [8] TDI:  01110100 (Run instruction)
DR  [1] TDI:  1
IR  [8] TDI:  01010100 (mode instruction)
DR  [33] TDI:  000000000000000000000000001010100 (mode sync)
IR  [8] TDI:  01010100 (mode instruction)
DR  [33] TDI:  000000000000000000000000001010100 (mode sync)
IR  [8] TDI:  01110100 (Run instruction)
DR  [1] TDI:  1
IR  [8] TDI:  10110100 (debug register)
DR  [33] TDI:  000000000000000000000000010110100 (debug read register)
IR  [8] TDI:  10110100 (debug register)
DR  [33] TDI:  100000001010001000000000000000000 (write data = 0x01440000 into debug register)
IR  [8] TDI:  01110100 (Run instruction)
DR  [33] TDI:  101111100001100111111101010100110 (op=xo (extended), XO=mfspr, RT = 1, SPRF = 63 9 //load special purpose register SPRF(0x3f3 == data debug register) into register 1 (RT)
IR  [8] TDI:  01110100 (Run instruction)
DR  [33] TDI:  101111100001100101110101110100110 (op=xo (extended), XO=mtspr, RS = 1, SPRN = 0x3b2 //SPR(0x362) [MMU control register] is loaded with contents of RS
IR  [8] TDI:  10110100 (debug register)
DR  [33] TDI:  100000000000000000000000000000010 (debug write 0x2)
IR  [8] TDI:  01110100 (Run instruction)
DR  [33] TDI:  101111100001100111111101010100110 (op=xo (extended), XO=mfspr, RT = 1, SPRF = 63 9 //load special purpose register SPRF(0x3f3 == data debug register) into register 1 (RT)
IR  [8] TDI:  10110100 (debug register)
DR  [33] TDI:  100000001010001000000000000000000 (write data = 0x01440000 into debug register)
IR  [8] TDI:  01110100 (Run instruction)
DR  [33] TDI:  101111100001100111111101010100110 (op=xo (extended), XO=mfspr, RT = 1, SPRF = 63 9 //load special purpose register SPRF(0x3f3 == data debug register) into register 1 (RT)
IR  [8] TDI:  10110100 (debug register)
DR  [33] TDI:  100000000000000000000010000111111 (debug reg write[0000043f])
IR  [8] TDI:  01110100 (Run instruction)
DR  [33] TDI:  101111100010100111111101010100110 (op=xo (extended), XO=mfspr, RT = 2, SPRF = 63 9 //load special purpose register SPRF(0x3f3 == data debug register) into register 2 (RT)
IR  [8] TDI:  01010100 (mode instruction)
DR  [33] TDI:  000000000000000000000000001010100 (mode sync)
IR  [8] TDI:  01010100 (mode instruction)
DR  [33] TDI:  000000000000000000000000001010100 (mode sync)
