{"Source Block": ["oh/emmu/hdl/emmu.v@98:108@HdlStmAssign", "   /*****************************/\n   /*MMU READ  LOGIC            */\n   /*****************************/\n   //TODO: could we do with less entries?\n   \n   assign write_in              = emesh_packet_in[1];\n   assign emmu_rd_addr[MAW-1:0] = emesh_packet_in[39:28];\n   \n   memory_dp #(.DW(MW),.AW(MAW)) memory_dp (\n\t\t\t\t\t   // Outputs\n\t\t\t\t\t   .rd_data\t\t(emmu_lookup_data[MW-1:0]),\n"], "Clone Blocks": [["oh/emmu/hdl/emmu.v@99:109", "   /*MMU READ  LOGIC            */\n   /*****************************/\n   //TODO: could we do with less entries?\n   \n   assign write_in              = emesh_packet_in[1];\n   assign emmu_rd_addr[MAW-1:0] = emesh_packet_in[39:28];\n   \n   memory_dp #(.DW(MW),.AW(MAW)) memory_dp (\n\t\t\t\t\t   // Outputs\n\t\t\t\t\t   .rd_data\t\t(emmu_lookup_data[MW-1:0]),\n\t\t\t\t\t   // Inputs\n"]], "Diff Content": {"Delete": [[103, "   assign write_in              = emesh_packet_in[1];\n"]], "Add": [[103, "   assign write_in              = emesh_packet_in[1];     //TODO:  \n"]]}}