INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'peterparker' on host 'pc' (Linux_x86_64 version 5.15.0-125-generic) on Fri Nov 26 10:08:02 CET 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/peterparker/uni/embeddedsystems/drawing_robot_v2/src/neural_network/Vitis_HLS'
Sourcing Tcl script '/home/peterparker/uni/embeddedsystems/drawing_robot_v2/src/neural_network/Vitis_HLS/neural_network_hls/solution1/export.tcl'
INFO: [HLS 200-1510] Running: open_project neural_network_hls 
INFO: [HLS 200-10] Opening project '/home/peterparker/uni/embeddedsystems/drawing_robot_v2/src/neural_network/Vitis_HLS/neural_network_hls'.
INFO: [HLS 200-1510] Running: set_top nn_inference 
INFO: [HLS 200-1510] Running: add_files matmul.hpp 
INFO: [HLS 200-10] Adding design file 'matmul.hpp' to the project
INFO: [HLS 200-1510] Running: add_files matmul.cpp 
INFO: [HLS 200-10] Adding design file 'matmul.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb matmul_tb.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'matmul_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/peterparker/uni/embeddedsystems/drawing_robot_v2/src/neural_network/Vitis_HLS/neural_network_hls/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/peterparker/uni/embeddedsystems/drawing_robot_v2/src/neural_network/Vitis_HLS/nn_inference.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/peterparker/uni/embeddedsystems/drawing_robot_v2/src/neural_network/Vitis_HLS/nn_inference.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: export_design -rtl vhdl -format ip_catalog -output /home/peterparker/uni/embeddedsystems/drawing_robot_v2/src/neural_network/Vitis_HLS/nn_inference.zip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'nn_inference_ap_fadd_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'nn_inference_ap_fadd_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'nn_inference_ap_fadd_3_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'nn_inference_ap_fcmp_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'nn_inference_ap_fcmp_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'nn_inference_ap_fcmp_0_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'nn_inference_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'nn_inference_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'nn_inference_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Nov 26 10:08:14 2021...
INFO: [HLS 200-802] Generated output file nn_inference.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 12.44 seconds. CPU system time: 1.21 seconds. Elapsed time: 14.48 seconds; current allocated memory: 200.045 MB.
