LEGv8 Instruction syntax
Hexadecimal

# Steps to review
- [x] Finish content
- [ ] Do the problems from the labs and exams
- [ ] Categorize types of problems
- [ ] Revise

[[游리 2 Digital Logic & Circuitry]]: transistors, gates, and combinatorial circuits; 游리
clocks; 游리
registers and register banks; 游댮
arithmetic-logic units; 游리
data representation - [[游릭 1 Representing Data]]: big-endian and lible-endian integers; 游릭
ones and twos complement arithmetic; 游릭
signed and unsigned values; 游릭
Von-Neumann architecture and bottleneck; 游댮
[[游리 5 Instruction Sets]]; 游리
RISC and CISC designs; 游리
instruction pipelines and stalls; 游리
rearranging code; 游리
[[游리 Memory]] and [[Address Spaces]]; 游리
physical and virtual memory; 游리
interleaving; 游댮
page tables;  游댮
memory caches; 游댮
bus architecture; 游댮
polling and interrupts; 游댮
DMA; 游댮
device programming; 游댮
assembly language; s;  optimizations; 游리
parallelism; 游리
data pipelining游리

## Chapter 1 游리
1.1 - 1.12 (revised 11/29)
## Chapter 2 游리
2.1 - 2.19 (revised 12/01)
## Chapter 3 游리
3.1-3.6 (revised 12/06)
## Chapter 4 游리
4.1-4.7 (revised 12/07)
## Chapter 5 游리
5.1-5.4 5.5 5.7-5.8 5.10 5.16-5.17 (revised 12/08)
## Chapter 6 游리
Read 6.1 - 6.5
6.6-6.10 6.13-6.14
## Chapter 7 游릭
7.1 - 7.3
7.5 - 7.10
7.12-7.13
revise (7.6 ) 游댮


## Diagrams to revisit

### Chp 2
Instruction tables and encoding tables [[游리 5 Instruction Sets]]
2.13 

### Chp 4
4.1.1
4.2.2 4.2.3
4.3.3
4.4.5
4.5.3 - both diagrams


# Lectures 游댮
1. 

# Labs 游댮
1. 

# Exams
Practice midterm 1 游댮
Midterm 1 游리

Practice midterm 2游댮
Midterm 2 游댮

Practice Final 游댮