git clone --depth 1 --no-tags https://github.com/cheshtapathak/Digital-Alarm-Clock-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646151568
git clone --depth 1 --no-tags https://github.com/RITApragya/IRIS-Labs-Assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645809677
git clone --depth 1 --no-tags https://github.com/nujaadeen/Single-Cycle-CPU-Design-with-Direct-Mapped-Cache-having-functionality.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644689885
git clone --depth 1 --no-tags https://github.com/emincilm/RV32I-5stage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644710544
git clone --depth 1 --no-tags https://github.com/omerdurmaz2/reaction-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647775598
git clone --depth 1 --no-tags https://github.com/CoditaV22/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647873986
git clone --depth 1 --no-tags https://github.com/uludaqilker/Park_sensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647724147
git clone --depth 1 --no-tags https://github.com/psychogenic/tt03p5-verilog-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647720265
git clone --depth 1 --no-tags https://github.com/TheYash27/dual_port_RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647715318
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-days-of-RTL-DAY-07.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649202953
git clone --depth 1 --no-tags https://github.com/Shanzaywasim/Combinational-Circuit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647102138
git clone --depth 1 --no-tags https://github.com/ahmetkaankara/Embedded-systems-project-pomodoro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647376521
git clone --depth 1 --no-tags https://github.com/bala5213/BCD-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647399818
git clone --depth 1 --no-tags https://github.com/CHIDAUCF/CHIDA-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649111663
git clone --depth 1 --no-tags https://github.com/kadlub/qemusykt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649147942
git clone --depth 1 --no-tags https://github.com/nittvlsi/verilog-1-12-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648972078
git clone --depth 1 --no-tags https://github.com/Hardwar2023/VerilogPredictor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648056341
git clone --depth 1 --no-tags https://github.com/EmadEJ/Mohandes_Dre.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648070162
git clone --depth 1 --no-tags https://github.com/PedroRonzani18/LAOC-Processador-8-bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649471053
git clone --depth 1 --no-tags https://github.com/rajitha0119/100DAYS-OF-RTL-DAY-08-DECODER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649271145
git clone --depth 1 --no-tags https://github.com/Asma-Mohsin/Model-Predictive-Controller_AI-based-chip-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643798189
git clone --depth 1 --no-tags https://github.com/Pacuraru-Alex-Marius/Traffic-Lights-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645309706
git clone --depth 1 --no-tags https://github.com/france1995cx/VerilogCodeGenerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646079933
git clone --depth 1 --no-tags https://github.com/sasi-kiran123/dadda_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645881008
git clone --depth 1 --no-tags https://github.com/ozlemyalciner/7segmentdisplay-ROMmemory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648415530
git clone --depth 1 --no-tags https://github.com/Sushma-Soni/mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646054378
git clone --depth 1 --no-tags https://github.com/NouranAbdelaziz/Design_integration_into_Caravel_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644349451
git clone --depth 1 --no-tags https://github.com/TheYash27/traffic_light_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644530523
git clone --depth 1 --no-tags https://github.com/malikshanaah1999/my_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646558389
git clone --depth 1 --no-tags https://github.com/Crina20/ALU_Reg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646493935
git clone --depth 1 --no-tags https://github.com/orhunaka/VerySimpleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646803736
git clone --depth 1 --no-tags https://github.com/lihm21/com.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646386464
git clone --depth 1 --no-tags https://github.com/LeeChunHei/ov_ftdi-de0-nano-port.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647805243
git clone --depth 1 --no-tags https://github.com/Navya20011982/100-days-of-rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645650146
git clone --depth 1 --no-tags https://github.com/alishahali1382/hardwar2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648071030
git clone --depth 1 --no-tags https://github.com/NikiSP/verilog_hardwar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648071137
git clone --depth 1 --no-tags https://github.com/farbodhma/roztwoo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648074224
git clone --depth 1 --no-tags https://github.com/WillisHuang/prj_verilogboy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648924333
git clone --depth 1 --no-tags https://github.com/HarithaGunarathna/8bit-Single-Cycle-Processor-in-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648692156
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-06.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648732139
git clone --depth 1 --no-tags https://github.com/Sunmq1995/Underlying-data.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648633203
git clone --depth 1 --no-tags https://github.com/yogeshk0126/Count_clock-HDLbits-Solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648219750
git clone --depth 1 --no-tags https://github.com/GaryChen886/ICC-script.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648542986
git clone --depth 1 --no-tags https://github.com/rupak10987/Graphics-Processor-Using-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642651094
git clone --depth 1 --no-tags https://github.com/Sarvesh1452/ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642772384
git clone --depth 1 --no-tags https://github.com/TaePoong719/RISCV_CPU_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648002379
git clone --depth 1 --no-tags https://github.com/RiyaChordia/RISCV_and_ECC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644380309
git clone --depth 1 --no-tags https://github.com/monica0325/CA_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644299634
git clone --depth 1 --no-tags https://github.com/delidoktor/lattice_icestick_mba.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643226723
git clone --depth 1 --no-tags https://github.com/rgongw0414/2023-IC-Design-Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643218857
git clone --depth 1 --no-tags https://github.com/simgeozlemsarp/FB-CPU-RTL-TASARIMI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644339355
git clone --depth 1 --no-tags https://github.com/Invariant64/Mips-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644355733
git clone --depth 1 --no-tags https://github.com/JeewanthaUdeshika/8bit-Single-Cycle-Processor-in-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645865654
git clone --depth 1 --no-tags https://github.com/EmirhanTemel/FPGA-Design-LabWorks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645921067
git clone --depth 1 --no-tags https://github.com/meteorshowering/mips_singlecycleprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643525014
git clone --depth 1 --no-tags https://github.com/hyperboli/Akilov_task_plis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642481051
git clone --depth 1 --no-tags https://github.com/nosc3453/Thunderbird-Tail-Light-DE10-Lite-Edition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643709863
git clone --depth 1 --no-tags https://github.com/mruchann/Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643014453
git clone --depth 1 --no-tags https://github.com/Digitales-II/periferico_display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643681719
git clone --depth 1 --no-tags https://github.com/HLingLu/Image-Processing-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643047994
git clone --depth 1 --no-tags https://github.com/Gunashree13/IRIS-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646539781
git clone --depth 1 --no-tags https://github.com/mustafaenes/Gomulu_Sistemler_Proje.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646724901
git clone --depth 1 --no-tags https://github.com/Crina20/smartSafeBox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646492126
git clone --depth 1 --no-tags https://github.com/Aplace0927/CSED273-Digital-System-Design-Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647395820
git clone --depth 1 --no-tags https://github.com/sayoojkj/Verilog_FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646895507
git clone --depth 1 --no-tags https://github.com/EldadHellerman/FPGA-programs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644085282
git clone --depth 1 --no-tags https://github.com/amysamy2002/user_proj_aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643279509
git clone --depth 1 --no-tags https://github.com/LikaiZzz/HDLBits_Solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643421768
git clone --depth 1 --no-tags https://github.com/omkarmannepula/verilogHUB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644522908
git clone --depth 1 --no-tags https://github.com/mohamed-mohamed-tarek/SINGLE-PORT-RAM-VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645496844
git clone --depth 1 --no-tags https://github.com/anamrzv/ArbiterRISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645366046
git clone --depth 1 --no-tags https://github.com/omikami747/tinycpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645424386
git clone --depth 1 --no-tags https://github.com/5hayanB/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648893842
git clone --depth 1 --no-tags https://github.com/nicedayd/water.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649029936
git clone --depth 1 --no-tags https://github.com/pthomas/caravel_trig_functions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649391528
git clone --depth 1 --no-tags https://github.com/Ramagond15/ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642742419
git clone --depth 1 --no-tags https://github.com/sangeedh/Exploring_Verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648288385
git clone --depth 1 --no-tags https://github.com/Joanjajas/touch_control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645941933
git clone --depth 1 --no-tags https://github.com/KT0331/IC_Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643631503
git clone --depth 1 --no-tags https://github.com/nukeykt/Nuked-MD-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656147255
git clone --depth 1 --no-tags https://github.com/bunny965/yolov5-fpga-hardware-acceleration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653204147
git clone --depth 1 --no-tags https://github.com/FelipeFFerreira/ITA-CORES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653334239
git clone --depth 1 --no-tags https://github.com/Omid-Zahed/8-bit-computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650117307
git clone --depth 1 --no-tags https://github.com/QingXia-Ela/gdou-curriculum-design-collect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652526510
git clone --depth 1 --no-tags https://github.com/somhi/FlappyBird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655286765
git clone --depth 1 --no-tags https://github.com/nukeykt/Nuked-OPN2-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653768095
git clone --depth 1 --no-tags https://github.com/Misaka-N/TJCS-SingleCircleCPU54.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649716005
git clone --depth 1 --no-tags https://github.com/bol-edu/soclab-nthusp23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655567455
git clone --depth 1 --no-tags https://github.com/DSJAHNAVI/100-Days-Of-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649747862
git clone --depth 1 --no-tags https://github.com/joswinemmanuel/Verilog-LAB-S4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651482027
git clone --depth 1 --no-tags https://github.com/chili-chips-ba/openXC7-TetriSaraj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652472402
git clone --depth 1 --no-tags https://github.com/falakian/Extract-text-from-image.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650570660
git clone --depth 1 --no-tags https://github.com/Hashmi-Vardhan/100-Days-Of-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650226337
