<profile>

<section name = "Vivado HLS Report for 'dct'" level="0">
<item name = "Date">Wed Apr 20 16:04:55 2022
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">dct.prj</item>
<item name = "Solution">solution3</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">8.00</item>
<item name = "Clock uncertainty (ns)">1.00</item>
<item name = "Estimated clock period (ns)">9.40</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">895, 895, 896, 896, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_dct_2d_fu_196">dct_2d, 760, 760, 760, 760, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- RD_Loop_Row_RD_Loop_Col">65, 65, 3, 1, 1, 64, yes</column>
<column name="- WR_Loop_Row_WR_Loop_Col">65, 65, 3, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 224, 144</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">3, 8, 1061, 876</column>
<column name="Memory">2, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 244</column>
<column name="Register">-, -, 83, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">4, 10, 3, 7</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_dct_2d_fu_196">dct_2d, 3, 8, 1061, 876</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buf_2d_in_U">dct_2d_col_inbuf, 1, 0, 0, 64, 16, 1, 1024</column>
<column name="buf_2d_out_U">dct_2d_row_outbuf, 1, 0, 0, 64, 16, 1, 1024</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="c_1_fu_398_p2">+, 0, 17, 9, 1, 4</column>
<column name="c_fu_283_p2">+, 0, 17, 9, 1, 4</column>
<column name="indvar_flatten_next2_fu_319_p2">+, 0, 26, 12, 7, 1</column>
<column name="indvar_flatten_next_fu_224_p2">+, 0, 26, 12, 7, 1</column>
<column name="r_1_fu_325_p2">+, 0, 17, 9, 1, 4</column>
<column name="r_fu_230_p2">+, 0, 17, 9, 1, 4</column>
<column name="sum3_i_fu_392_p2">+, 0, 23, 11, 6, 6</column>
<column name="sum_i_fu_272_p2">+, 0, 23, 11, 6, 6</column>
<column name="tmp_32_fu_381_p2">+, 0, 29, 13, 8, 8</column>
<column name="tmp_s_fu_302_p2">+, 0, 29, 13, 8, 8</column>
<column name="exitcond_flatten2_fu_313_p2">icmp, 0, 0, 4, 7, 8</column>
<column name="exitcond_flatten_fu_218_p2">icmp, 0, 0, 4, 7, 8</column>
<column name="exitcond_i1_fu_331_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="exitcond_i_fu_236_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="c_i5_mid2_fu_337_p3">select, 0, 0, 4, 1, 1</column>
<column name="c_i_mid2_fu_242_p3">select, 0, 0, 4, 1, 1</column>
<column name="r_i2_cast4_mid2_v_fu_345_p3">select, 0, 0, 4, 1, 4</column>
<column name="r_i_cast8_mid2_v_fu_250_p3">select, 0, 0, 4, 1, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">40, 7, 1, 7</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="buf_2d_in_address0">15, 3, 6, 18</column>
<column name="buf_2d_in_ce0">15, 3, 1, 3</column>
<column name="buf_2d_in_ce1">9, 2, 1, 2</column>
<column name="buf_2d_out_address0">15, 3, 6, 18</column>
<column name="buf_2d_out_ce0">15, 3, 1, 3</column>
<column name="buf_2d_out_we0">9, 2, 1, 2</column>
<column name="c_i5_phi_fu_189_p4">9, 2, 4, 8</column>
<column name="c_i5_reg_185">9, 2, 4, 8</column>
<column name="c_i_phi_fu_156_p4">9, 2, 4, 8</column>
<column name="c_i_reg_152">9, 2, 4, 8</column>
<column name="indvar_flatten2_reg_163">9, 2, 7, 14</column>
<column name="indvar_flatten_reg_130">9, 2, 7, 14</column>
<column name="r_i2_phi_fu_178_p4">9, 2, 4, 8</column>
<column name="r_i2_reg_174">9, 2, 4, 8</column>
<column name="r_i_phi_fu_145_p4">9, 2, 4, 8</column>
<column name="r_i_reg_141">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_reg_grp_dct_2d_fu_196_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter1_c_i_mid2_reg_416">4, 0, 4, 0</column>
<column name="ap_reg_pp0_iter1_exitcond_flatten_reg_407">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter1_r_i_cast8_mid2_v_reg_423">4, 0, 4, 0</column>
<column name="ap_reg_pp1_iter1_exitcond_flatten2_reg_444">1, 0, 1, 0</column>
<column name="c_i5_mid2_reg_453">4, 0, 4, 0</column>
<column name="c_i5_reg_185">4, 0, 4, 0</column>
<column name="c_i_mid2_reg_416">4, 0, 4, 0</column>
<column name="c_i_reg_152">4, 0, 4, 0</column>
<column name="exitcond_flatten2_reg_444">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_407">1, 0, 1, 0</column>
<column name="indvar_flatten2_reg_163">7, 0, 7, 0</column>
<column name="indvar_flatten_reg_130">7, 0, 7, 0</column>
<column name="r_i2_cast4_mid2_v_reg_460">4, 0, 4, 0</column>
<column name="r_i2_reg_174">4, 0, 4, 0</column>
<column name="r_i_cast8_mid2_v_reg_423">4, 0, 4, 0</column>
<column name="r_i_reg_141">4, 0, 4, 0</column>
<column name="sum3_i_reg_476">6, 0, 6, 0</column>
<column name="tmp_1_reg_429">3, 0, 3, 0</column>
<column name="tmp_2_reg_466">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="input_r_address0">out, 6, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="output_r_address0">out, 6, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">6.51</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'input_load', dct.c:62->dct.c:85">load, 3.25, 3.25, -, -, -, -, -, -, &apos;input_r&apos;, -, -, -, -</column>
<column name="dct.c:62->dct.c:85">store, 3.25, 6.51, &apos;input_load&apos;, dct.c:62-&gt;dct.c:85, -, -, -, -, -, &apos;buf_2d_in&apos;, dct.c:81, -, -, -, -</column>
</table>
</item>
</section>
</profile>
