set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/root/.volare/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/root/.volare/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/peripheral_unit_4"
set ::env(ROUTING_CORES) "1"
set ::env(DESIGN_NAME) "peripheral_unit"
set ::env(VERILOG_FILES) "/openlane/designs/peripheral_unit_4/src/PWM_modulator.sv /openlane/designs/peripheral_unit_4/src/pulse_gen.sv /openlane/designs/peripheral_unit_4/src/UART_Transmitter.sv /openlane/designs/peripheral_unit_4/src/PeriphControlRegFile.sv /openlane/designs/peripheral_unit_4/src/GPIO.sv /openlane/designs/peripheral_unit_4/src/clk_div_gen.sv /openlane/designs/peripheral_unit_4/src/peripheral_unit.sv /openlane/designs/peripheral_unit_4/src/Timer.sv /openlane/designs/peripheral_unit_4/src/clk_divider.sv /openlane/designs/peripheral_unit_4/src/SPI_Master_With_Multiple_CS.sv /openlane/designs/peripheral_unit_4/src/UART.sv /openlane/designs/peripheral_unit_4/src/Stepper_Driver.sv /openlane/designs/peripheral_unit_4/src/UART_Receiver.sv /openlane/designs/peripheral_unit_4/src/Pin_Mux.sv /openlane/designs/peripheral_unit_4/src/BaudRateGenerator.sv /openlane/designs/peripheral_unit_4/src/peripheral_interrupt_queue.sv /openlane/designs/peripheral_unit_4/src/S_Curve_Gen.sv /openlane/designs/peripheral_unit_4/src/Quad_Enc_Man.sv /openlane/designs/peripheral_unit_4/src/DeMux1_4.sv /openlane/designs/peripheral_unit_4/src/Mux4_1.sv /openlane/designs/peripheral_unit_4/src/I2C_Master.sv /openlane/designs/peripheral_unit_4/src/SPI_Master.sv"
set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_PERIOD) "12"
set ::env(GRT_ESTIMATE_PARASITICS) "1"
set ::env(CLOCK_NET) "clk"
set ::env(FP_PIN_ORDER_CFG) "/openlane/designs/peripheral_unit_4/pin_order.cfg"
set ::env(FP_PDN_SKIPTRIM) "1"
set ::env(FP_PDN_AUTO_ADJUST) "1"
set ::env(FP_SIZING) "relative"
set ::env(DESIGN_IS_CORE) "0"
set ::env(PL_RESIZER_ALLOW_SETUP_VIOS) "1"
set ::env(GLB_RESIZER_ALLOW_SETUP_VIOS) "1"
set ::env(SYNTH_MAX_FANOUT) "30"
set ::env(CLOCK_BUFFER_FANOUT) "30"
set ::env(FP_PDN_VPITCH) "180"
set ::env(FP_PDN_HPITCH) "180"
set ::env(GRT_ANT_MARGIN) "30"
set ::env(GRT_MAX_DIODE_INS_ITERS) "10"
set ::env(PL_RESIZER_MAX_WIRE_LENGTH) "200"
set ::env(GLB_RESIZER_MAX_WIRE_LENGTH) "200"
set ::env(FP_CORE_UTIL) "50"
set ::env(PL_WIRELENGTH_COEF) "0.05"
