Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Jan  7 22:43:33 2021
| Host         : LAPTOP-C5U9VH29 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file dsed_audio_timing_summary_routed.rpt -rpx dsed_audio_timing_summary_routed.rpx
| Design       : dsed_audio
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 506 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     64.467        0.000                      0                 3000        0.028        0.000                      0                 3000        3.000        0.000                       0                   512  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
clk_100Mhz                   {0.000 5.000}      10.000          100.000         
  clk_12Mhz_clk_wiz_12mhz    {0.000 41.667}     83.333          12.000          
  clkfbout_clk_wiz_12mhz     {0.000 25.000}     50.000          20.000          
sys_clk_pin                  {0.000 5.000}      10.000          100.000         
  clk_12Mhz_clk_wiz_12mhz_1  {0.000 41.667}     83.333          12.000          
  clkfbout_clk_wiz_12mhz_1   {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_12Mhz_clk_wiz_12mhz         64.467        0.000                      0                 3000        0.204        0.000                      0                 3000       41.167        0.000                       0                   508  
  clkfbout_clk_wiz_12mhz                                                                                                                                                      47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_12Mhz_clk_wiz_12mhz_1       64.478        0.000                      0                 3000        0.204        0.000                      0                 3000       41.167        0.000                       0                   508  
  clkfbout_clk_wiz_12mhz_1                                                                                                                                                    47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_12Mhz_clk_wiz_12mhz_1  clk_12Mhz_clk_wiz_12mhz         64.467        0.000                      0                 3000        0.028        0.000                      0                 3000  
clk_12Mhz_clk_wiz_12mhz    clk_12Mhz_clk_wiz_12mhz_1       64.467        0.000                      0                 3000        0.028        0.000                      0                 3000  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz
  To Clock:  clk_100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12Mhz_clk_wiz_12mhz
  To Clock:  clk_12Mhz_clk_wiz_12mhz

Setup :            0  Failing Endpoints,  Worst Slack       64.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             64.467ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        18.269ns  (logic 0.580ns (3.175%)  route 17.689ns (96.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  act_address_reg[15]/Q
                         net (fo=197, routed)        16.693    16.310    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y169         LUT3 (Prop_lut3_I0_O)        0.124    16.434 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_323/O
                         net (fo=1, routed)           0.996    17.430    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_164
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.715    82.028    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.517    
                         clock uncertainty           -0.176    82.340    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.897    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.897    
                         arrival time                         -17.430    
  -------------------------------------------------------------------
                         slack                                 64.467    

Slack (MET) :             64.609ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        18.063ns  (logic 0.456ns (2.525%)  route 17.607ns (97.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 82.035 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 r  act_address_reg[15]/Q
                         net (fo=197, routed)        17.607    17.223    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y39         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.722    82.035    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y39         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.524    
                         clock uncertainty           -0.176    82.347    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.832    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.832    
                         arrival time                         -17.223    
  -------------------------------------------------------------------
                         slack                                 64.609    

Slack (MET) :             64.804ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        17.866ns  (logic 0.456ns (2.552%)  route 17.410ns (97.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 82.034 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 r  act_address_reg[15]/Q
                         net (fo=197, routed)        17.410    17.027    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.721    82.034    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.523    
                         clock uncertainty           -0.176    82.346    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.831    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.831    
                         arrival time                         -17.027    
  -------------------------------------------------------------------
                         slack                                 64.804    

Slack (MET) :             64.981ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        17.761ns  (logic 0.580ns (3.266%)  route 17.181ns (96.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 82.034 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  act_address_reg[15]/Q
                         net (fo=197, routed)        15.433    15.050    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y157         LUT3 (Prop_lut3_I0_O)        0.124    15.174 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_372/O
                         net (fo=1, routed)           1.749    16.922    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_190
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.721    82.034    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.523    
                         clock uncertainty           -0.176    82.346    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.903    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.903    
                         arrival time                         -16.922    
  -------------------------------------------------------------------
                         slack                                 64.981    

Slack (MET) :             65.240ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        17.428ns  (logic 0.456ns (2.616%)  route 16.972ns (97.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 r  act_address_reg[15]/Q
                         net (fo=197, routed)        16.972    16.589    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y37         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.719    82.032    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.521    
                         clock uncertainty           -0.176    82.344    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.829    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.829    
                         arrival time                         -16.589    
  -------------------------------------------------------------------
                         slack                                 65.240    

Slack (MET) :             65.304ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        17.361ns  (logic 0.456ns (2.627%)  route 16.905ns (97.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 r  act_address_reg[15]/Q
                         net (fo=197, routed)        16.905    16.522    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.715    82.028    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.517    
                         clock uncertainty           -0.176    82.340    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.825    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.825    
                         arrival time                         -16.522    
  -------------------------------------------------------------------
                         slack                                 65.304    

Slack (MET) :             65.511ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        17.148ns  (logic 0.456ns (2.659%)  route 16.692ns (97.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 r  act_address_reg[15]/Q
                         net (fo=197, routed)        16.692    16.309    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y35         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.710    82.023    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.512    
                         clock uncertainty           -0.176    82.335    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.820    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.820    
                         arrival time                         -16.309    
  -------------------------------------------------------------------
                         slack                                 65.511    

Slack (MET) :             65.974ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        16.679ns  (logic 0.456ns (2.734%)  route 16.223ns (97.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 82.017 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 r  act_address_reg[15]/Q
                         net (fo=197, routed)        16.223    15.840    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y34         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.704    82.017    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.506    
                         clock uncertainty           -0.176    82.329    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.814    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.814    
                         arrival time                         -15.840    
  -------------------------------------------------------------------
                         slack                                 65.974    

Slack (MET) :             66.038ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        16.622ns  (logic 0.456ns (2.743%)  route 16.166ns (97.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 r  act_address_reg[15]/Q
                         net (fo=197, routed)        16.166    15.783    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y33         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.710    82.023    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.512    
                         clock uncertainty           -0.176    82.335    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.820    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.820    
                         arrival time                         -15.783    
  -------------------------------------------------------------------
                         slack                                 66.038    

Slack (MET) :             66.055ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        16.671ns  (logic 0.580ns (3.479%)  route 16.091ns (96.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 82.017 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  act_address_reg[15]/Q
                         net (fo=197, routed)        14.999    14.616    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addra[15]
    SLICE_X10Y155        LUT3 (Prop_lut3_I0_O)        0.124    14.740 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_387/O
                         net (fo=1, routed)           1.091    15.831    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_198
    RAMB36_X0Y34         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.704    82.017    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.506    
                         clock uncertainty           -0.176    82.329    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.886    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.886    
                         arrival time                         -15.831    
  -------------------------------------------------------------------
                         slack                                 66.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 FILTER/U0/U0/mult_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/r1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.251ns (71.510%)  route 0.100ns (28.490%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.566    -0.598    FILTER/U0/U0/clk_12Mhz
    SLICE_X61Y95         FDCE                                         r  FILTER/U0/U0/mult_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  FILTER/U0/U0/mult_reg[10]/Q
                         net (fo=2, routed)           0.100    -0.357    FILTER/U1/Q[10]
    SLICE_X60Y95         LUT5 (Prop_lut5_I0_O)        0.045    -0.312 r  FILTER/U1/add_carry__1_i_2/O
                         net (fo=1, routed)           0.000    -0.312    FILTER/U0/mult_reg[11][2]
    SLICE_X60Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.247 r  FILTER/U0/add_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.247    FILTER/U0/next_r1[10]
    SLICE_X60Y95         FDCE                                         r  FILTER/U0/r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.837    -0.836    FILTER/U0/clk_12Mhz
    SLICE_X60Y95         FDCE                                         r  FILTER/U0/r1_reg[10]/C
                         clock pessimism              0.251    -0.585    
    SLICE_X60Y95         FDCE (Hold_fdce_C_D)         0.134    -0.451    FILTER/U0/r1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 FILTER/U0/U0/mult_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/r1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.251ns (71.510%)  route 0.100ns (28.490%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.566    -0.598    FILTER/U0/U0/clk_12Mhz
    SLICE_X61Y94         FDCE                                         r  FILTER/U0/U0/mult_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  FILTER/U0/U0/mult_reg[6]/Q
                         net (fo=2, routed)           0.100    -0.357    FILTER/U1/Q[6]
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.045    -0.312 r  FILTER/U1/add_carry__0_i_2/O
                         net (fo=1, routed)           0.000    -0.312    FILTER/U0/mult_reg[7][2]
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.247 r  FILTER/U0/add_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.247    FILTER/U0/next_r1[6]
    SLICE_X60Y94         FDCE                                         r  FILTER/U0/r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.837    -0.836    FILTER/U0/clk_12Mhz
    SLICE_X60Y94         FDCE                                         r  FILTER/U0/r1_reg[6]/C
                         clock pessimism              0.251    -0.585    
    SLICE_X60Y94         FDCE (Hold_fdce_C_D)         0.134    -0.451    FILTER/U0/r1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 FILTER/U0/x1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/x2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.991%)  route 0.152ns (45.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.566    -0.598    FILTER/U0/clk_12Mhz
    SLICE_X57Y97         FDCE                                         r  FILTER/U0/x1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  FILTER/U0/x1_reg[6]/Q
                         net (fo=2, routed)           0.152    -0.305    FILTER/U0/x1[6]
    SLICE_X56Y97         LUT3 (Prop_lut3_I0_O)        0.045    -0.260 r  FILTER/U0/x2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    FILTER/U0/x2[6]_i_1_n_0
    SLICE_X56Y97         FDCE                                         r  FILTER/U0/x2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.836    -0.837    FILTER/U0/clk_12Mhz
    SLICE_X56Y97         FDCE                                         r  FILTER/U0/x2_reg[6]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X56Y97         FDCE (Hold_fdce_C_D)         0.120    -0.465    FILTER/U0/x2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 FILTER/U0/x3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/x4_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.512%)  route 0.149ns (44.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.568    -0.596    FILTER/U0/clk_12Mhz
    SLICE_X64Y95         FDCE                                         r  FILTER/U0/x3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTER/U0/x3_reg[4]/Q
                         net (fo=2, routed)           0.149    -0.306    FILTER/U0/x3[4]
    SLICE_X65Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.261 r  FILTER/U0/x4[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    FILTER/U0/x4[4]_i_1_n_0
    SLICE_X65Y95         FDCE                                         r  FILTER/U0/x4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.840    -0.833    FILTER/U0/clk_12Mhz
    SLICE_X65Y95         FDCE                                         r  FILTER/U0/x4_reg[4]/C
                         clock pessimism              0.250    -0.583    
    SLICE_X65Y95         FDCE (Hold_fdce_C_D)         0.092    -0.491    FILTER/U0/x4_reg[4]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 AUDIO_INTER/MICRO_SAMPLER/data1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.905%)  route 0.129ns (38.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.561    -0.603    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X66Y107        FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y107        FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[5]/Q
                         net (fo=7, routed)           0.129    -0.311    AUDIO_INTER/MICRO_SAMPLER/data1[5]
    SLICE_X67Y107        LUT5 (Prop_lut5_I0_O)        0.045    -0.266 r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    AUDIO_INTER/MICRO_SAMPLER/next_sample_out_unsig[5]
    SLICE_X67Y107        FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.833    -0.840    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X67Y107        FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[5]/C
                         clock pessimism              0.250    -0.590    
    SLICE_X67Y107        FDCE (Hold_fdce_C_D)         0.092    -0.498    AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[5]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            final_address_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.246ns (62.511%)  route 0.148ns (37.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.563    -0.601    clk_12Mhz
    SLICE_X66Y100        FDCE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDCE (Prop_fdce_C_Q)         0.148    -0.453 r  FSM_sequential_state_reg[2]/Q
                         net (fo=53, routed)          0.148    -0.306    state[2]
    SLICE_X70Y100        LUT2 (Prop_lut2_I0_O)        0.098    -0.208 r  final_address[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    final_address[0]_i_1_n_0
    SLICE_X70Y100        FDCE                                         r  final_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.835    -0.838    clk_12Mhz
    SLICE_X70Y100        FDCE                                         r  final_address_reg[0]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X70Y100        FDCE (Hold_fdce_C_D)         0.121    -0.442    final_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 FILTER/U0/x2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/x3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.392%)  route 0.137ns (39.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.568    -0.596    FILTER/U0/clk_12Mhz
    SLICE_X66Y93         FDCE                                         r  FILTER/U0/x2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  FILTER/U0/x2_reg[2]/Q
                         net (fo=2, routed)           0.137    -0.295    FILTER/U0/x2[2]
    SLICE_X65Y93         LUT3 (Prop_lut3_I0_O)        0.045    -0.250 r  FILTER/U0/x3[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    FILTER/U0/x3[2]_i_1_n_0
    SLICE_X65Y93         FDCE                                         r  FILTER/U0/x3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.840    -0.833    FILTER/U0/clk_12Mhz
    SLICE_X65Y93         FDCE                                         r  FILTER/U0/x3_reg[2]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X65Y93         FDCE (Hold_fdce_C_D)         0.091    -0.489    FILTER/U0/x3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 AUDIO_INTER/POWER_LEDS/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.994%)  route 0.151ns (42.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.563    -0.601    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X66Y101        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  AUDIO_INTER/POWER_LEDS/count_reg[9]/Q
                         net (fo=2, routed)           0.151    -0.286    AUDIO_INTER/POWER_LEDS/count_reg__0[9]
    SLICE_X66Y101        LUT5 (Prop_lut5_I4_O)        0.045    -0.241 r  AUDIO_INTER/POWER_LEDS/count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.241    AUDIO_INTER/POWER_LEDS/count_next[9]
    SLICE_X66Y101        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.835    -0.838    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X66Y101        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[9]/C
                         clock pessimism              0.237    -0.601    
    SLICE_X66Y101        FDCE (Hold_fdce_C_D)         0.121    -0.480    AUDIO_INTER/POWER_LEDS/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 FILTER/U0/U0/mult_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/r1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.287ns (74.160%)  route 0.100ns (25.840%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.566    -0.598    FILTER/U0/U0/clk_12Mhz
    SLICE_X61Y95         FDCE                                         r  FILTER/U0/U0/mult_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  FILTER/U0/U0/mult_reg[10]/Q
                         net (fo=2, routed)           0.100    -0.357    FILTER/U1/Q[10]
    SLICE_X60Y95         LUT5 (Prop_lut5_I0_O)        0.045    -0.312 r  FILTER/U1/add_carry__1_i_2/O
                         net (fo=1, routed)           0.000    -0.312    FILTER/U0/mult_reg[11][2]
    SLICE_X60Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101    -0.211 r  FILTER/U0/add_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.211    FILTER/U0/next_r1[11]
    SLICE_X60Y95         FDCE                                         r  FILTER/U0/r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.837    -0.836    FILTER/U0/clk_12Mhz
    SLICE_X60Y95         FDCE                                         r  FILTER/U0/r1_reg[11]/C
                         clock pessimism              0.251    -0.585    
    SLICE_X60Y95         FDCE (Hold_fdce_C_D)         0.134    -0.451    FILTER/U0/r1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 FILTER/U0/U0/mult_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/r1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.287ns (74.160%)  route 0.100ns (25.840%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.566    -0.598    FILTER/U0/U0/clk_12Mhz
    SLICE_X61Y94         FDCE                                         r  FILTER/U0/U0/mult_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  FILTER/U0/U0/mult_reg[6]/Q
                         net (fo=2, routed)           0.100    -0.357    FILTER/U1/Q[6]
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.045    -0.312 r  FILTER/U1/add_carry__0_i_2/O
                         net (fo=1, routed)           0.000    -0.312    FILTER/U0/mult_reg[7][2]
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101    -0.211 r  FILTER/U0/add_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.211    FILTER/U0/next_r1[7]
    SLICE_X60Y94         FDCE                                         r  FILTER/U0/r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.837    -0.836    FILTER/U0/clk_12Mhz
    SLICE_X60Y94         FDCE                                         r  FILTER/U0/r1_reg[7]/C
                         clock pessimism              0.251    -0.585    
    SLICE_X60Y94         FDCE (Hold_fdce_C_D)         0.134    -0.451    FILTER/U0/r1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12Mhz_clk_wiz_12mhz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y22     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y2      RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y2      RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y12     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y4      RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y20     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y20     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y21     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y24     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y35     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y98     AUDIO_INTER/EN_GENERATOR/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X69Y98     AUDIO_INTER/EN_GENERATOR/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X56Y100    AUDIO_INTER/MICRO_SAMPLER/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X56Y100    AUDIO_INTER/MICRO_SAMPLER/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X72Y102    act_address_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X73Y103    act_address_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X70Y98     act_address_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X71Y99     act_address_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X50Y100    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_359_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X68Y98     filter_in_enable_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X54Y116    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_291_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X54Y116    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_291_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y99     AUDIO_INTER/MICRO_SAMPLER/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y99     AUDIO_INTER/MICRO_SAMPLER/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y101    AUDIO_INTER/MICRO_SAMPLER/count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X56Y99     AUDIO_INTER/MICRO_SAMPLER/count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X56Y99     AUDIO_INTER/MICRO_SAMPLER/count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X56Y100    AUDIO_INTER/MICRO_SAMPLER/count_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X56Y100    AUDIO_INTER/MICRO_SAMPLER/count_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y101    AUDIO_INTER/MICRO_SAMPLER/count_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_12mhz
  To Clock:  clkfbout_clk_wiz_12mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_12mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLK_WIZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12Mhz_clk_wiz_12mhz_1
  To Clock:  clk_12Mhz_clk_wiz_12mhz_1

Setup :            0  Failing Endpoints,  Worst Slack       64.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             64.478ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        18.269ns  (logic 0.580ns (3.175%)  route 17.689ns (96.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  act_address_reg[15]/Q
                         net (fo=197, routed)        16.693    16.310    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y169         LUT3 (Prop_lut3_I0_O)        0.124    16.434 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_323/O
                         net (fo=1, routed)           0.996    17.430    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_164
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.715    82.028    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.517    
                         clock uncertainty           -0.166    82.351    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.908    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.908    
                         arrival time                         -17.430    
  -------------------------------------------------------------------
                         slack                                 64.478    

Slack (MET) :             64.620ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        18.063ns  (logic 0.456ns (2.525%)  route 17.607ns (97.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 82.035 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 r  act_address_reg[15]/Q
                         net (fo=197, routed)        17.607    17.223    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y39         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.722    82.035    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y39         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.524    
                         clock uncertainty           -0.166    82.358    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.843    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.843    
                         arrival time                         -17.223    
  -------------------------------------------------------------------
                         slack                                 64.620    

Slack (MET) :             64.815ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        17.866ns  (logic 0.456ns (2.552%)  route 17.410ns (97.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 82.034 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 r  act_address_reg[15]/Q
                         net (fo=197, routed)        17.410    17.027    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.721    82.034    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.523    
                         clock uncertainty           -0.166    82.357    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.842    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.842    
                         arrival time                         -17.027    
  -------------------------------------------------------------------
                         slack                                 64.815    

Slack (MET) :             64.992ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        17.761ns  (logic 0.580ns (3.266%)  route 17.181ns (96.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 82.034 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  act_address_reg[15]/Q
                         net (fo=197, routed)        15.433    15.050    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y157         LUT3 (Prop_lut3_I0_O)        0.124    15.174 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_372/O
                         net (fo=1, routed)           1.749    16.922    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_190
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.721    82.034    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.523    
                         clock uncertainty           -0.166    82.357    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.914    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.914    
                         arrival time                         -16.922    
  -------------------------------------------------------------------
                         slack                                 64.992    

Slack (MET) :             65.251ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        17.428ns  (logic 0.456ns (2.616%)  route 16.972ns (97.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 r  act_address_reg[15]/Q
                         net (fo=197, routed)        16.972    16.589    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y37         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.719    82.032    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.521    
                         clock uncertainty           -0.166    82.355    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.840    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.840    
                         arrival time                         -16.589    
  -------------------------------------------------------------------
                         slack                                 65.251    

Slack (MET) :             65.315ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        17.361ns  (logic 0.456ns (2.627%)  route 16.905ns (97.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 r  act_address_reg[15]/Q
                         net (fo=197, routed)        16.905    16.522    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.715    82.028    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.517    
                         clock uncertainty           -0.166    82.351    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.836    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.836    
                         arrival time                         -16.522    
  -------------------------------------------------------------------
                         slack                                 65.315    

Slack (MET) :             65.522ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        17.148ns  (logic 0.456ns (2.659%)  route 16.692ns (97.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 r  act_address_reg[15]/Q
                         net (fo=197, routed)        16.692    16.309    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y35         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.710    82.023    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.512    
                         clock uncertainty           -0.166    82.346    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.831    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.831    
                         arrival time                         -16.309    
  -------------------------------------------------------------------
                         slack                                 65.522    

Slack (MET) :             65.985ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        16.679ns  (logic 0.456ns (2.734%)  route 16.223ns (97.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 82.017 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 r  act_address_reg[15]/Q
                         net (fo=197, routed)        16.223    15.840    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y34         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.704    82.017    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.506    
                         clock uncertainty           -0.166    82.340    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.825    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.825    
                         arrival time                         -15.840    
  -------------------------------------------------------------------
                         slack                                 65.985    

Slack (MET) :             66.048ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        16.622ns  (logic 0.456ns (2.743%)  route 16.166ns (97.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 r  act_address_reg[15]/Q
                         net (fo=197, routed)        16.166    15.783    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y33         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.710    82.023    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.512    
                         clock uncertainty           -0.166    82.346    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.831    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.831    
                         arrival time                         -15.783    
  -------------------------------------------------------------------
                         slack                                 66.048    

Slack (MET) :             66.066ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        16.671ns  (logic 0.580ns (3.479%)  route 16.091ns (96.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 82.017 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  act_address_reg[15]/Q
                         net (fo=197, routed)        14.999    14.616    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addra[15]
    SLICE_X10Y155        LUT3 (Prop_lut3_I0_O)        0.124    14.740 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_387/O
                         net (fo=1, routed)           1.091    15.831    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_198
    RAMB36_X0Y34         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.704    82.017    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.506    
                         clock uncertainty           -0.166    82.340    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.897    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.897    
                         arrival time                         -15.831    
  -------------------------------------------------------------------
                         slack                                 66.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 FILTER/U0/U0/mult_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/r1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.251ns (71.510%)  route 0.100ns (28.490%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.566    -0.598    FILTER/U0/U0/clk_12Mhz
    SLICE_X61Y95         FDCE                                         r  FILTER/U0/U0/mult_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  FILTER/U0/U0/mult_reg[10]/Q
                         net (fo=2, routed)           0.100    -0.357    FILTER/U1/Q[10]
    SLICE_X60Y95         LUT5 (Prop_lut5_I0_O)        0.045    -0.312 r  FILTER/U1/add_carry__1_i_2/O
                         net (fo=1, routed)           0.000    -0.312    FILTER/U0/mult_reg[11][2]
    SLICE_X60Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.247 r  FILTER/U0/add_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.247    FILTER/U0/next_r1[10]
    SLICE_X60Y95         FDCE                                         r  FILTER/U0/r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.837    -0.836    FILTER/U0/clk_12Mhz
    SLICE_X60Y95         FDCE                                         r  FILTER/U0/r1_reg[10]/C
                         clock pessimism              0.251    -0.585    
    SLICE_X60Y95         FDCE (Hold_fdce_C_D)         0.134    -0.451    FILTER/U0/r1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 FILTER/U0/U0/mult_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/r1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.251ns (71.510%)  route 0.100ns (28.490%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.566    -0.598    FILTER/U0/U0/clk_12Mhz
    SLICE_X61Y94         FDCE                                         r  FILTER/U0/U0/mult_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  FILTER/U0/U0/mult_reg[6]/Q
                         net (fo=2, routed)           0.100    -0.357    FILTER/U1/Q[6]
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.045    -0.312 r  FILTER/U1/add_carry__0_i_2/O
                         net (fo=1, routed)           0.000    -0.312    FILTER/U0/mult_reg[7][2]
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.247 r  FILTER/U0/add_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.247    FILTER/U0/next_r1[6]
    SLICE_X60Y94         FDCE                                         r  FILTER/U0/r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.837    -0.836    FILTER/U0/clk_12Mhz
    SLICE_X60Y94         FDCE                                         r  FILTER/U0/r1_reg[6]/C
                         clock pessimism              0.251    -0.585    
    SLICE_X60Y94         FDCE (Hold_fdce_C_D)         0.134    -0.451    FILTER/U0/r1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 FILTER/U0/x1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/x2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.991%)  route 0.152ns (45.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.566    -0.598    FILTER/U0/clk_12Mhz
    SLICE_X57Y97         FDCE                                         r  FILTER/U0/x1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  FILTER/U0/x1_reg[6]/Q
                         net (fo=2, routed)           0.152    -0.305    FILTER/U0/x1[6]
    SLICE_X56Y97         LUT3 (Prop_lut3_I0_O)        0.045    -0.260 r  FILTER/U0/x2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    FILTER/U0/x2[6]_i_1_n_0
    SLICE_X56Y97         FDCE                                         r  FILTER/U0/x2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.836    -0.837    FILTER/U0/clk_12Mhz
    SLICE_X56Y97         FDCE                                         r  FILTER/U0/x2_reg[6]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X56Y97         FDCE (Hold_fdce_C_D)         0.120    -0.465    FILTER/U0/x2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 FILTER/U0/x3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/x4_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.512%)  route 0.149ns (44.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.568    -0.596    FILTER/U0/clk_12Mhz
    SLICE_X64Y95         FDCE                                         r  FILTER/U0/x3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTER/U0/x3_reg[4]/Q
                         net (fo=2, routed)           0.149    -0.306    FILTER/U0/x3[4]
    SLICE_X65Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.261 r  FILTER/U0/x4[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    FILTER/U0/x4[4]_i_1_n_0
    SLICE_X65Y95         FDCE                                         r  FILTER/U0/x4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.840    -0.833    FILTER/U0/clk_12Mhz
    SLICE_X65Y95         FDCE                                         r  FILTER/U0/x4_reg[4]/C
                         clock pessimism              0.250    -0.583    
    SLICE_X65Y95         FDCE (Hold_fdce_C_D)         0.092    -0.491    FILTER/U0/x4_reg[4]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 AUDIO_INTER/MICRO_SAMPLER/data1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.905%)  route 0.129ns (38.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.561    -0.603    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X66Y107        FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y107        FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[5]/Q
                         net (fo=7, routed)           0.129    -0.311    AUDIO_INTER/MICRO_SAMPLER/data1[5]
    SLICE_X67Y107        LUT5 (Prop_lut5_I0_O)        0.045    -0.266 r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    AUDIO_INTER/MICRO_SAMPLER/next_sample_out_unsig[5]
    SLICE_X67Y107        FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.833    -0.840    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X67Y107        FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[5]/C
                         clock pessimism              0.250    -0.590    
    SLICE_X67Y107        FDCE (Hold_fdce_C_D)         0.092    -0.498    AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[5]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            final_address_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.246ns (62.511%)  route 0.148ns (37.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.563    -0.601    clk_12Mhz
    SLICE_X66Y100        FDCE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDCE (Prop_fdce_C_Q)         0.148    -0.453 r  FSM_sequential_state_reg[2]/Q
                         net (fo=53, routed)          0.148    -0.306    state[2]
    SLICE_X70Y100        LUT2 (Prop_lut2_I0_O)        0.098    -0.208 r  final_address[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    final_address[0]_i_1_n_0
    SLICE_X70Y100        FDCE                                         r  final_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.835    -0.838    clk_12Mhz
    SLICE_X70Y100        FDCE                                         r  final_address_reg[0]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X70Y100        FDCE (Hold_fdce_C_D)         0.121    -0.442    final_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 FILTER/U0/x2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/x3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.392%)  route 0.137ns (39.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.568    -0.596    FILTER/U0/clk_12Mhz
    SLICE_X66Y93         FDCE                                         r  FILTER/U0/x2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  FILTER/U0/x2_reg[2]/Q
                         net (fo=2, routed)           0.137    -0.295    FILTER/U0/x2[2]
    SLICE_X65Y93         LUT3 (Prop_lut3_I0_O)        0.045    -0.250 r  FILTER/U0/x3[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    FILTER/U0/x3[2]_i_1_n_0
    SLICE_X65Y93         FDCE                                         r  FILTER/U0/x3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.840    -0.833    FILTER/U0/clk_12Mhz
    SLICE_X65Y93         FDCE                                         r  FILTER/U0/x3_reg[2]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X65Y93         FDCE (Hold_fdce_C_D)         0.091    -0.489    FILTER/U0/x3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 AUDIO_INTER/POWER_LEDS/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.994%)  route 0.151ns (42.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.563    -0.601    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X66Y101        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  AUDIO_INTER/POWER_LEDS/count_reg[9]/Q
                         net (fo=2, routed)           0.151    -0.286    AUDIO_INTER/POWER_LEDS/count_reg__0[9]
    SLICE_X66Y101        LUT5 (Prop_lut5_I4_O)        0.045    -0.241 r  AUDIO_INTER/POWER_LEDS/count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.241    AUDIO_INTER/POWER_LEDS/count_next[9]
    SLICE_X66Y101        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.835    -0.838    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X66Y101        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[9]/C
                         clock pessimism              0.237    -0.601    
    SLICE_X66Y101        FDCE (Hold_fdce_C_D)         0.121    -0.480    AUDIO_INTER/POWER_LEDS/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 FILTER/U0/U0/mult_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/r1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.287ns (74.160%)  route 0.100ns (25.840%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.566    -0.598    FILTER/U0/U0/clk_12Mhz
    SLICE_X61Y95         FDCE                                         r  FILTER/U0/U0/mult_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  FILTER/U0/U0/mult_reg[10]/Q
                         net (fo=2, routed)           0.100    -0.357    FILTER/U1/Q[10]
    SLICE_X60Y95         LUT5 (Prop_lut5_I0_O)        0.045    -0.312 r  FILTER/U1/add_carry__1_i_2/O
                         net (fo=1, routed)           0.000    -0.312    FILTER/U0/mult_reg[11][2]
    SLICE_X60Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101    -0.211 r  FILTER/U0/add_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.211    FILTER/U0/next_r1[11]
    SLICE_X60Y95         FDCE                                         r  FILTER/U0/r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.837    -0.836    FILTER/U0/clk_12Mhz
    SLICE_X60Y95         FDCE                                         r  FILTER/U0/r1_reg[11]/C
                         clock pessimism              0.251    -0.585    
    SLICE_X60Y95         FDCE (Hold_fdce_C_D)         0.134    -0.451    FILTER/U0/r1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 FILTER/U0/U0/mult_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/r1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.287ns (74.160%)  route 0.100ns (25.840%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.566    -0.598    FILTER/U0/U0/clk_12Mhz
    SLICE_X61Y94         FDCE                                         r  FILTER/U0/U0/mult_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  FILTER/U0/U0/mult_reg[6]/Q
                         net (fo=2, routed)           0.100    -0.357    FILTER/U1/Q[6]
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.045    -0.312 r  FILTER/U1/add_carry__0_i_2/O
                         net (fo=1, routed)           0.000    -0.312    FILTER/U0/mult_reg[7][2]
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101    -0.211 r  FILTER/U0/add_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.211    FILTER/U0/next_r1[7]
    SLICE_X60Y94         FDCE                                         r  FILTER/U0/r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.837    -0.836    FILTER/U0/clk_12Mhz
    SLICE_X60Y94         FDCE                                         r  FILTER/U0/r1_reg[7]/C
                         clock pessimism              0.251    -0.585    
    SLICE_X60Y94         FDCE (Hold_fdce_C_D)         0.134    -0.451    FILTER/U0/r1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12Mhz_clk_wiz_12mhz_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y22     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y2      RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y2      RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y12     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y4      RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y20     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y20     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y21     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y24     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y35     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y98     AUDIO_INTER/EN_GENERATOR/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X69Y98     AUDIO_INTER/EN_GENERATOR/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X56Y100    AUDIO_INTER/MICRO_SAMPLER/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X56Y100    AUDIO_INTER/MICRO_SAMPLER/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X72Y102    act_address_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X73Y103    act_address_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X70Y98     act_address_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X71Y99     act_address_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X50Y100    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_359_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X68Y98     filter_in_enable_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X54Y116    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_291_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X54Y116    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_291_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y99     AUDIO_INTER/MICRO_SAMPLER/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y99     AUDIO_INTER/MICRO_SAMPLER/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y101    AUDIO_INTER/MICRO_SAMPLER/count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X56Y99     AUDIO_INTER/MICRO_SAMPLER/count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X56Y99     AUDIO_INTER/MICRO_SAMPLER/count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X56Y100    AUDIO_INTER/MICRO_SAMPLER/count_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X56Y100    AUDIO_INTER/MICRO_SAMPLER/count_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y101    AUDIO_INTER/MICRO_SAMPLER/count_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_12mhz_1
  To Clock:  clkfbout_clk_wiz_12mhz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_12mhz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLK_WIZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_12Mhz_clk_wiz_12mhz_1
  To Clock:  clk_12Mhz_clk_wiz_12mhz

Setup :            0  Failing Endpoints,  Worst Slack       64.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             64.467ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        18.269ns  (logic 0.580ns (3.175%)  route 17.689ns (96.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  act_address_reg[15]/Q
                         net (fo=197, routed)        16.693    16.310    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y169         LUT3 (Prop_lut3_I0_O)        0.124    16.434 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_323/O
                         net (fo=1, routed)           0.996    17.430    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_164
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.715    82.028    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.517    
                         clock uncertainty           -0.176    82.340    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.897    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.897    
                         arrival time                         -17.430    
  -------------------------------------------------------------------
                         slack                                 64.467    

Slack (MET) :             64.609ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        18.063ns  (logic 0.456ns (2.525%)  route 17.607ns (97.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 82.035 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 r  act_address_reg[15]/Q
                         net (fo=197, routed)        17.607    17.223    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y39         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.722    82.035    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y39         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.524    
                         clock uncertainty           -0.176    82.347    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.832    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.832    
                         arrival time                         -17.223    
  -------------------------------------------------------------------
                         slack                                 64.609    

Slack (MET) :             64.804ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        17.866ns  (logic 0.456ns (2.552%)  route 17.410ns (97.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 82.034 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 r  act_address_reg[15]/Q
                         net (fo=197, routed)        17.410    17.027    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.721    82.034    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.523    
                         clock uncertainty           -0.176    82.346    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.831    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.831    
                         arrival time                         -17.027    
  -------------------------------------------------------------------
                         slack                                 64.804    

Slack (MET) :             64.981ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        17.761ns  (logic 0.580ns (3.266%)  route 17.181ns (96.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 82.034 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  act_address_reg[15]/Q
                         net (fo=197, routed)        15.433    15.050    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y157         LUT3 (Prop_lut3_I0_O)        0.124    15.174 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_372/O
                         net (fo=1, routed)           1.749    16.922    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_190
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.721    82.034    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.523    
                         clock uncertainty           -0.176    82.346    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.903    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.903    
                         arrival time                         -16.922    
  -------------------------------------------------------------------
                         slack                                 64.981    

Slack (MET) :             65.240ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        17.428ns  (logic 0.456ns (2.616%)  route 16.972ns (97.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 r  act_address_reg[15]/Q
                         net (fo=197, routed)        16.972    16.589    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y37         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.719    82.032    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.521    
                         clock uncertainty           -0.176    82.344    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.829    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.829    
                         arrival time                         -16.589    
  -------------------------------------------------------------------
                         slack                                 65.240    

Slack (MET) :             65.304ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        17.361ns  (logic 0.456ns (2.627%)  route 16.905ns (97.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 r  act_address_reg[15]/Q
                         net (fo=197, routed)        16.905    16.522    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.715    82.028    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.517    
                         clock uncertainty           -0.176    82.340    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.825    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.825    
                         arrival time                         -16.522    
  -------------------------------------------------------------------
                         slack                                 65.304    

Slack (MET) :             65.511ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        17.148ns  (logic 0.456ns (2.659%)  route 16.692ns (97.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 r  act_address_reg[15]/Q
                         net (fo=197, routed)        16.692    16.309    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y35         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.710    82.023    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.512    
                         clock uncertainty           -0.176    82.335    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.820    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.820    
                         arrival time                         -16.309    
  -------------------------------------------------------------------
                         slack                                 65.511    

Slack (MET) :             65.974ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        16.679ns  (logic 0.456ns (2.734%)  route 16.223ns (97.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 82.017 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 r  act_address_reg[15]/Q
                         net (fo=197, routed)        16.223    15.840    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y34         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.704    82.017    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.506    
                         clock uncertainty           -0.176    82.329    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.814    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.814    
                         arrival time                         -15.840    
  -------------------------------------------------------------------
                         slack                                 65.974    

Slack (MET) :             66.038ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        16.622ns  (logic 0.456ns (2.743%)  route 16.166ns (97.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 r  act_address_reg[15]/Q
                         net (fo=197, routed)        16.166    15.783    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y33         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.710    82.023    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.512    
                         clock uncertainty           -0.176    82.335    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.820    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.820    
                         arrival time                         -15.783    
  -------------------------------------------------------------------
                         slack                                 66.038    

Slack (MET) :             66.055ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        16.671ns  (logic 0.580ns (3.479%)  route 16.091ns (96.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 82.017 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  act_address_reg[15]/Q
                         net (fo=197, routed)        14.999    14.616    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addra[15]
    SLICE_X10Y155        LUT3 (Prop_lut3_I0_O)        0.124    14.740 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_387/O
                         net (fo=1, routed)           1.091    15.831    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_198
    RAMB36_X0Y34         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.704    82.017    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.506    
                         clock uncertainty           -0.176    82.329    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.886    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.886    
                         arrival time                         -15.831    
  -------------------------------------------------------------------
                         slack                                 66.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 FILTER/U0/U0/mult_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/r1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.251ns (71.510%)  route 0.100ns (28.490%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.566    -0.598    FILTER/U0/U0/clk_12Mhz
    SLICE_X61Y95         FDCE                                         r  FILTER/U0/U0/mult_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  FILTER/U0/U0/mult_reg[10]/Q
                         net (fo=2, routed)           0.100    -0.357    FILTER/U1/Q[10]
    SLICE_X60Y95         LUT5 (Prop_lut5_I0_O)        0.045    -0.312 r  FILTER/U1/add_carry__1_i_2/O
                         net (fo=1, routed)           0.000    -0.312    FILTER/U0/mult_reg[11][2]
    SLICE_X60Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.247 r  FILTER/U0/add_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.247    FILTER/U0/next_r1[10]
    SLICE_X60Y95         FDCE                                         r  FILTER/U0/r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.837    -0.836    FILTER/U0/clk_12Mhz
    SLICE_X60Y95         FDCE                                         r  FILTER/U0/r1_reg[10]/C
                         clock pessimism              0.251    -0.585    
                         clock uncertainty            0.176    -0.409    
    SLICE_X60Y95         FDCE (Hold_fdce_C_D)         0.134    -0.275    FILTER/U0/r1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 FILTER/U0/U0/mult_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/r1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.251ns (71.510%)  route 0.100ns (28.490%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.566    -0.598    FILTER/U0/U0/clk_12Mhz
    SLICE_X61Y94         FDCE                                         r  FILTER/U0/U0/mult_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  FILTER/U0/U0/mult_reg[6]/Q
                         net (fo=2, routed)           0.100    -0.357    FILTER/U1/Q[6]
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.045    -0.312 r  FILTER/U1/add_carry__0_i_2/O
                         net (fo=1, routed)           0.000    -0.312    FILTER/U0/mult_reg[7][2]
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.247 r  FILTER/U0/add_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.247    FILTER/U0/next_r1[6]
    SLICE_X60Y94         FDCE                                         r  FILTER/U0/r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.837    -0.836    FILTER/U0/clk_12Mhz
    SLICE_X60Y94         FDCE                                         r  FILTER/U0/r1_reg[6]/C
                         clock pessimism              0.251    -0.585    
                         clock uncertainty            0.176    -0.409    
    SLICE_X60Y94         FDCE (Hold_fdce_C_D)         0.134    -0.275    FILTER/U0/r1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 FILTER/U0/x1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/x2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.991%)  route 0.152ns (45.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.566    -0.598    FILTER/U0/clk_12Mhz
    SLICE_X57Y97         FDCE                                         r  FILTER/U0/x1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  FILTER/U0/x1_reg[6]/Q
                         net (fo=2, routed)           0.152    -0.305    FILTER/U0/x1[6]
    SLICE_X56Y97         LUT3 (Prop_lut3_I0_O)        0.045    -0.260 r  FILTER/U0/x2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    FILTER/U0/x2[6]_i_1_n_0
    SLICE_X56Y97         FDCE                                         r  FILTER/U0/x2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.836    -0.837    FILTER/U0/clk_12Mhz
    SLICE_X56Y97         FDCE                                         r  FILTER/U0/x2_reg[6]/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.176    -0.409    
    SLICE_X56Y97         FDCE (Hold_fdce_C_D)         0.120    -0.289    FILTER/U0/x2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 FILTER/U0/x3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/x4_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.512%)  route 0.149ns (44.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.568    -0.596    FILTER/U0/clk_12Mhz
    SLICE_X64Y95         FDCE                                         r  FILTER/U0/x3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTER/U0/x3_reg[4]/Q
                         net (fo=2, routed)           0.149    -0.306    FILTER/U0/x3[4]
    SLICE_X65Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.261 r  FILTER/U0/x4[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    FILTER/U0/x4[4]_i_1_n_0
    SLICE_X65Y95         FDCE                                         r  FILTER/U0/x4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.840    -0.833    FILTER/U0/clk_12Mhz
    SLICE_X65Y95         FDCE                                         r  FILTER/U0/x4_reg[4]/C
                         clock pessimism              0.250    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X65Y95         FDCE (Hold_fdce_C_D)         0.092    -0.315    FILTER/U0/x4_reg[4]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 AUDIO_INTER/MICRO_SAMPLER/data1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.905%)  route 0.129ns (38.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.561    -0.603    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X66Y107        FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y107        FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[5]/Q
                         net (fo=7, routed)           0.129    -0.311    AUDIO_INTER/MICRO_SAMPLER/data1[5]
    SLICE_X67Y107        LUT5 (Prop_lut5_I0_O)        0.045    -0.266 r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    AUDIO_INTER/MICRO_SAMPLER/next_sample_out_unsig[5]
    SLICE_X67Y107        FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.833    -0.840    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X67Y107        FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[5]/C
                         clock pessimism              0.250    -0.590    
                         clock uncertainty            0.176    -0.414    
    SLICE_X67Y107        FDCE (Hold_fdce_C_D)         0.092    -0.322    AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[5]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            final_address_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.246ns (62.511%)  route 0.148ns (37.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.563    -0.601    clk_12Mhz
    SLICE_X66Y100        FDCE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDCE (Prop_fdce_C_Q)         0.148    -0.453 r  FSM_sequential_state_reg[2]/Q
                         net (fo=53, routed)          0.148    -0.306    state[2]
    SLICE_X70Y100        LUT2 (Prop_lut2_I0_O)        0.098    -0.208 r  final_address[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    final_address[0]_i_1_n_0
    SLICE_X70Y100        FDCE                                         r  final_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.835    -0.838    clk_12Mhz
    SLICE_X70Y100        FDCE                                         r  final_address_reg[0]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.176    -0.387    
    SLICE_X70Y100        FDCE (Hold_fdce_C_D)         0.121    -0.266    final_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 FILTER/U0/x2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/x3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.392%)  route 0.137ns (39.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.568    -0.596    FILTER/U0/clk_12Mhz
    SLICE_X66Y93         FDCE                                         r  FILTER/U0/x2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  FILTER/U0/x2_reg[2]/Q
                         net (fo=2, routed)           0.137    -0.295    FILTER/U0/x2[2]
    SLICE_X65Y93         LUT3 (Prop_lut3_I0_O)        0.045    -0.250 r  FILTER/U0/x3[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    FILTER/U0/x3[2]_i_1_n_0
    SLICE_X65Y93         FDCE                                         r  FILTER/U0/x3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.840    -0.833    FILTER/U0/clk_12Mhz
    SLICE_X65Y93         FDCE                                         r  FILTER/U0/x3_reg[2]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.176    -0.404    
    SLICE_X65Y93         FDCE (Hold_fdce_C_D)         0.091    -0.313    FILTER/U0/x3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 AUDIO_INTER/POWER_LEDS/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.994%)  route 0.151ns (42.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.563    -0.601    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X66Y101        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  AUDIO_INTER/POWER_LEDS/count_reg[9]/Q
                         net (fo=2, routed)           0.151    -0.286    AUDIO_INTER/POWER_LEDS/count_reg__0[9]
    SLICE_X66Y101        LUT5 (Prop_lut5_I4_O)        0.045    -0.241 r  AUDIO_INTER/POWER_LEDS/count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.241    AUDIO_INTER/POWER_LEDS/count_next[9]
    SLICE_X66Y101        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.835    -0.838    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X66Y101        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[9]/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.176    -0.425    
    SLICE_X66Y101        FDCE (Hold_fdce_C_D)         0.121    -0.304    AUDIO_INTER/POWER_LEDS/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 FILTER/U0/U0/mult_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/r1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.287ns (74.160%)  route 0.100ns (25.840%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.566    -0.598    FILTER/U0/U0/clk_12Mhz
    SLICE_X61Y95         FDCE                                         r  FILTER/U0/U0/mult_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  FILTER/U0/U0/mult_reg[10]/Q
                         net (fo=2, routed)           0.100    -0.357    FILTER/U1/Q[10]
    SLICE_X60Y95         LUT5 (Prop_lut5_I0_O)        0.045    -0.312 r  FILTER/U1/add_carry__1_i_2/O
                         net (fo=1, routed)           0.000    -0.312    FILTER/U0/mult_reg[11][2]
    SLICE_X60Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101    -0.211 r  FILTER/U0/add_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.211    FILTER/U0/next_r1[11]
    SLICE_X60Y95         FDCE                                         r  FILTER/U0/r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.837    -0.836    FILTER/U0/clk_12Mhz
    SLICE_X60Y95         FDCE                                         r  FILTER/U0/r1_reg[11]/C
                         clock pessimism              0.251    -0.585    
                         clock uncertainty            0.176    -0.409    
    SLICE_X60Y95         FDCE (Hold_fdce_C_D)         0.134    -0.275    FILTER/U0/r1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 FILTER/U0/U0/mult_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/r1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.287ns (74.160%)  route 0.100ns (25.840%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.566    -0.598    FILTER/U0/U0/clk_12Mhz
    SLICE_X61Y94         FDCE                                         r  FILTER/U0/U0/mult_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  FILTER/U0/U0/mult_reg[6]/Q
                         net (fo=2, routed)           0.100    -0.357    FILTER/U1/Q[6]
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.045    -0.312 r  FILTER/U1/add_carry__0_i_2/O
                         net (fo=1, routed)           0.000    -0.312    FILTER/U0/mult_reg[7][2]
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101    -0.211 r  FILTER/U0/add_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.211    FILTER/U0/next_r1[7]
    SLICE_X60Y94         FDCE                                         r  FILTER/U0/r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.837    -0.836    FILTER/U0/clk_12Mhz
    SLICE_X60Y94         FDCE                                         r  FILTER/U0/r1_reg[7]/C
                         clock pessimism              0.251    -0.585    
                         clock uncertainty            0.176    -0.409    
    SLICE_X60Y94         FDCE (Hold_fdce_C_D)         0.134    -0.275    FILTER/U0/r1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.064    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12Mhz_clk_wiz_12mhz
  To Clock:  clk_12Mhz_clk_wiz_12mhz_1

Setup :            0  Failing Endpoints,  Worst Slack       64.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             64.467ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        18.269ns  (logic 0.580ns (3.175%)  route 17.689ns (96.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  act_address_reg[15]/Q
                         net (fo=197, routed)        16.693    16.310    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y169         LUT3 (Prop_lut3_I0_O)        0.124    16.434 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_323/O
                         net (fo=1, routed)           0.996    17.430    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_164
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.715    82.028    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.517    
                         clock uncertainty           -0.176    82.340    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.897    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.897    
                         arrival time                         -17.430    
  -------------------------------------------------------------------
                         slack                                 64.467    

Slack (MET) :             64.609ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        18.063ns  (logic 0.456ns (2.525%)  route 17.607ns (97.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 82.035 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 r  act_address_reg[15]/Q
                         net (fo=197, routed)        17.607    17.223    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y39         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.722    82.035    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y39         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.524    
                         clock uncertainty           -0.176    82.347    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.832    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.832    
                         arrival time                         -17.223    
  -------------------------------------------------------------------
                         slack                                 64.609    

Slack (MET) :             64.804ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        17.866ns  (logic 0.456ns (2.552%)  route 17.410ns (97.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 82.034 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 r  act_address_reg[15]/Q
                         net (fo=197, routed)        17.410    17.027    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.721    82.034    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.523    
                         clock uncertainty           -0.176    82.346    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.831    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.831    
                         arrival time                         -17.027    
  -------------------------------------------------------------------
                         slack                                 64.804    

Slack (MET) :             64.981ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        17.761ns  (logic 0.580ns (3.266%)  route 17.181ns (96.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 82.034 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  act_address_reg[15]/Q
                         net (fo=197, routed)        15.433    15.050    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y157         LUT3 (Prop_lut3_I0_O)        0.124    15.174 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_372/O
                         net (fo=1, routed)           1.749    16.922    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_190
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.721    82.034    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.523    
                         clock uncertainty           -0.176    82.346    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.903    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.903    
                         arrival time                         -16.922    
  -------------------------------------------------------------------
                         slack                                 64.981    

Slack (MET) :             65.240ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        17.428ns  (logic 0.456ns (2.616%)  route 16.972ns (97.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 82.032 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 r  act_address_reg[15]/Q
                         net (fo=197, routed)        16.972    16.589    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y37         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.719    82.032    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.521    
                         clock uncertainty           -0.176    82.344    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.829    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.829    
                         arrival time                         -16.589    
  -------------------------------------------------------------------
                         slack                                 65.240    

Slack (MET) :             65.304ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        17.361ns  (logic 0.456ns (2.627%)  route 16.905ns (97.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 82.028 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 r  act_address_reg[15]/Q
                         net (fo=197, routed)        16.905    16.522    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.715    82.028    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.517    
                         clock uncertainty           -0.176    82.340    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.825    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.825    
                         arrival time                         -16.522    
  -------------------------------------------------------------------
                         slack                                 65.304    

Slack (MET) :             65.511ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        17.148ns  (logic 0.456ns (2.659%)  route 16.692ns (97.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 r  act_address_reg[15]/Q
                         net (fo=197, routed)        16.692    16.309    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y35         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.710    82.023    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.512    
                         clock uncertainty           -0.176    82.335    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.820    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.820    
                         arrival time                         -16.309    
  -------------------------------------------------------------------
                         slack                                 65.511    

Slack (MET) :             65.974ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        16.679ns  (logic 0.456ns (2.734%)  route 16.223ns (97.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 82.017 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 r  act_address_reg[15]/Q
                         net (fo=197, routed)        16.223    15.840    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y34         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.704    82.017    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.506    
                         clock uncertainty           -0.176    82.329    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.814    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.814    
                         arrival time                         -15.840    
  -------------------------------------------------------------------
                         slack                                 65.974    

Slack (MET) :             66.038ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        16.622ns  (logic 0.456ns (2.743%)  route 16.166ns (97.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 r  act_address_reg[15]/Q
                         net (fo=197, routed)        16.166    15.783    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y33         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.710    82.023    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488    82.512    
                         clock uncertainty           -0.176    82.335    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.820    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.820    
                         arrival time                         -15.783    
  -------------------------------------------------------------------
                         slack                                 66.038    

Slack (MET) :             66.055ns  (required time - arrival time)
  Source:                 act_address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        16.671ns  (logic 0.580ns (3.479%)  route 16.091ns (96.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 82.017 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.701    -0.839    clk_12Mhz
    SLICE_X77Y103        FDCE                                         r  act_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDCE (Prop_fdce_C_Q)         0.456    -0.383 f  act_address_reg[15]/Q
                         net (fo=197, routed)        14.999    14.616    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addra[15]
    SLICE_X10Y155        LUT3 (Prop_lut3_I0_O)        0.124    14.740 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_387/O
                         net (fo=1, routed)           1.091    15.831    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_198
    RAMB36_X0Y34         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         1.704    82.017    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488    82.506    
                         clock uncertainty           -0.176    82.329    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.886    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.886    
                         arrival time                         -15.831    
  -------------------------------------------------------------------
                         slack                                 66.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 FILTER/U0/U0/mult_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/r1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.251ns (71.510%)  route 0.100ns (28.490%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.566    -0.598    FILTER/U0/U0/clk_12Mhz
    SLICE_X61Y95         FDCE                                         r  FILTER/U0/U0/mult_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  FILTER/U0/U0/mult_reg[10]/Q
                         net (fo=2, routed)           0.100    -0.357    FILTER/U1/Q[10]
    SLICE_X60Y95         LUT5 (Prop_lut5_I0_O)        0.045    -0.312 r  FILTER/U1/add_carry__1_i_2/O
                         net (fo=1, routed)           0.000    -0.312    FILTER/U0/mult_reg[11][2]
    SLICE_X60Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.247 r  FILTER/U0/add_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.247    FILTER/U0/next_r1[10]
    SLICE_X60Y95         FDCE                                         r  FILTER/U0/r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.837    -0.836    FILTER/U0/clk_12Mhz
    SLICE_X60Y95         FDCE                                         r  FILTER/U0/r1_reg[10]/C
                         clock pessimism              0.251    -0.585    
                         clock uncertainty            0.176    -0.409    
    SLICE_X60Y95         FDCE (Hold_fdce_C_D)         0.134    -0.275    FILTER/U0/r1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 FILTER/U0/U0/mult_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/r1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.251ns (71.510%)  route 0.100ns (28.490%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.566    -0.598    FILTER/U0/U0/clk_12Mhz
    SLICE_X61Y94         FDCE                                         r  FILTER/U0/U0/mult_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  FILTER/U0/U0/mult_reg[6]/Q
                         net (fo=2, routed)           0.100    -0.357    FILTER/U1/Q[6]
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.045    -0.312 r  FILTER/U1/add_carry__0_i_2/O
                         net (fo=1, routed)           0.000    -0.312    FILTER/U0/mult_reg[7][2]
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.247 r  FILTER/U0/add_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.247    FILTER/U0/next_r1[6]
    SLICE_X60Y94         FDCE                                         r  FILTER/U0/r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.837    -0.836    FILTER/U0/clk_12Mhz
    SLICE_X60Y94         FDCE                                         r  FILTER/U0/r1_reg[6]/C
                         clock pessimism              0.251    -0.585    
                         clock uncertainty            0.176    -0.409    
    SLICE_X60Y94         FDCE (Hold_fdce_C_D)         0.134    -0.275    FILTER/U0/r1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 FILTER/U0/x1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/x2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.991%)  route 0.152ns (45.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.566    -0.598    FILTER/U0/clk_12Mhz
    SLICE_X57Y97         FDCE                                         r  FILTER/U0/x1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  FILTER/U0/x1_reg[6]/Q
                         net (fo=2, routed)           0.152    -0.305    FILTER/U0/x1[6]
    SLICE_X56Y97         LUT3 (Prop_lut3_I0_O)        0.045    -0.260 r  FILTER/U0/x2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    FILTER/U0/x2[6]_i_1_n_0
    SLICE_X56Y97         FDCE                                         r  FILTER/U0/x2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.836    -0.837    FILTER/U0/clk_12Mhz
    SLICE_X56Y97         FDCE                                         r  FILTER/U0/x2_reg[6]/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.176    -0.409    
    SLICE_X56Y97         FDCE (Hold_fdce_C_D)         0.120    -0.289    FILTER/U0/x2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 FILTER/U0/x3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/x4_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.512%)  route 0.149ns (44.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.568    -0.596    FILTER/U0/clk_12Mhz
    SLICE_X64Y95         FDCE                                         r  FILTER/U0/x3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FILTER/U0/x3_reg[4]/Q
                         net (fo=2, routed)           0.149    -0.306    FILTER/U0/x3[4]
    SLICE_X65Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.261 r  FILTER/U0/x4[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    FILTER/U0/x4[4]_i_1_n_0
    SLICE_X65Y95         FDCE                                         r  FILTER/U0/x4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.840    -0.833    FILTER/U0/clk_12Mhz
    SLICE_X65Y95         FDCE                                         r  FILTER/U0/x4_reg[4]/C
                         clock pessimism              0.250    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X65Y95         FDCE (Hold_fdce_C_D)         0.092    -0.315    FILTER/U0/x4_reg[4]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 AUDIO_INTER/MICRO_SAMPLER/data1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.905%)  route 0.129ns (38.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.561    -0.603    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X66Y107        FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y107        FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[5]/Q
                         net (fo=7, routed)           0.129    -0.311    AUDIO_INTER/MICRO_SAMPLER/data1[5]
    SLICE_X67Y107        LUT5 (Prop_lut5_I0_O)        0.045    -0.266 r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    AUDIO_INTER/MICRO_SAMPLER/next_sample_out_unsig[5]
    SLICE_X67Y107        FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.833    -0.840    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X67Y107        FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[5]/C
                         clock pessimism              0.250    -0.590    
                         clock uncertainty            0.176    -0.414    
    SLICE_X67Y107        FDCE (Hold_fdce_C_D)         0.092    -0.322    AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[5]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            final_address_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.246ns (62.511%)  route 0.148ns (37.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.563    -0.601    clk_12Mhz
    SLICE_X66Y100        FDCE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDCE (Prop_fdce_C_Q)         0.148    -0.453 r  FSM_sequential_state_reg[2]/Q
                         net (fo=53, routed)          0.148    -0.306    state[2]
    SLICE_X70Y100        LUT2 (Prop_lut2_I0_O)        0.098    -0.208 r  final_address[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    final_address[0]_i_1_n_0
    SLICE_X70Y100        FDCE                                         r  final_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.835    -0.838    clk_12Mhz
    SLICE_X70Y100        FDCE                                         r  final_address_reg[0]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.176    -0.387    
    SLICE_X70Y100        FDCE (Hold_fdce_C_D)         0.121    -0.266    final_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 FILTER/U0/x2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/x3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.392%)  route 0.137ns (39.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.568    -0.596    FILTER/U0/clk_12Mhz
    SLICE_X66Y93         FDCE                                         r  FILTER/U0/x2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  FILTER/U0/x2_reg[2]/Q
                         net (fo=2, routed)           0.137    -0.295    FILTER/U0/x2[2]
    SLICE_X65Y93         LUT3 (Prop_lut3_I0_O)        0.045    -0.250 r  FILTER/U0/x3[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    FILTER/U0/x3[2]_i_1_n_0
    SLICE_X65Y93         FDCE                                         r  FILTER/U0/x3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.840    -0.833    FILTER/U0/clk_12Mhz
    SLICE_X65Y93         FDCE                                         r  FILTER/U0/x3_reg[2]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.176    -0.404    
    SLICE_X65Y93         FDCE (Hold_fdce_C_D)         0.091    -0.313    FILTER/U0/x3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 AUDIO_INTER/POWER_LEDS/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.994%)  route 0.151ns (42.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.563    -0.601    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X66Y101        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  AUDIO_INTER/POWER_LEDS/count_reg[9]/Q
                         net (fo=2, routed)           0.151    -0.286    AUDIO_INTER/POWER_LEDS/count_reg__0[9]
    SLICE_X66Y101        LUT5 (Prop_lut5_I4_O)        0.045    -0.241 r  AUDIO_INTER/POWER_LEDS/count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.241    AUDIO_INTER/POWER_LEDS/count_next[9]
    SLICE_X66Y101        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.835    -0.838    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X66Y101        FDCE                                         r  AUDIO_INTER/POWER_LEDS/count_reg[9]/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.176    -0.425    
    SLICE_X66Y101        FDCE (Hold_fdce_C_D)         0.121    -0.304    AUDIO_INTER/POWER_LEDS/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 FILTER/U0/U0/mult_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/r1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.287ns (74.160%)  route 0.100ns (25.840%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.566    -0.598    FILTER/U0/U0/clk_12Mhz
    SLICE_X61Y95         FDCE                                         r  FILTER/U0/U0/mult_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  FILTER/U0/U0/mult_reg[10]/Q
                         net (fo=2, routed)           0.100    -0.357    FILTER/U1/Q[10]
    SLICE_X60Y95         LUT5 (Prop_lut5_I0_O)        0.045    -0.312 r  FILTER/U1/add_carry__1_i_2/O
                         net (fo=1, routed)           0.000    -0.312    FILTER/U0/mult_reg[11][2]
    SLICE_X60Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101    -0.211 r  FILTER/U0/add_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.211    FILTER/U0/next_r1[11]
    SLICE_X60Y95         FDCE                                         r  FILTER/U0/r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.837    -0.836    FILTER/U0/clk_12Mhz
    SLICE_X60Y95         FDCE                                         r  FILTER/U0/r1_reg[11]/C
                         clock pessimism              0.251    -0.585    
                         clock uncertainty            0.176    -0.409    
    SLICE_X60Y95         FDCE (Hold_fdce_C_D)         0.134    -0.275    FILTER/U0/r1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 FILTER/U0/U0/mult_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/r1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.287ns (74.160%)  route 0.100ns (25.840%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.566    -0.598    FILTER/U0/U0/clk_12Mhz
    SLICE_X61Y94         FDCE                                         r  FILTER/U0/U0/mult_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  FILTER/U0/U0/mult_reg[6]/Q
                         net (fo=2, routed)           0.100    -0.357    FILTER/U1/Q[6]
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.045    -0.312 r  FILTER/U1/add_carry__0_i_2/O
                         net (fo=1, routed)           0.000    -0.312    FILTER/U0/mult_reg[7][2]
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101    -0.211 r  FILTER/U0/add_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.211    FILTER/U0/next_r1[7]
    SLICE_X60Y94         FDCE                                         r  FILTER/U0/r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=506, routed)         0.837    -0.836    FILTER/U0/clk_12Mhz
    SLICE_X60Y94         FDCE                                         r  FILTER/U0/r1_reg[7]/C
                         clock pessimism              0.251    -0.585    
                         clock uncertainty            0.176    -0.409    
    SLICE_X60Y94         FDCE (Hold_fdce_C_D)         0.134    -0.275    FILTER/U0/r1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.064    





