#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Nov 20 14:26:15 2019
# Process ID: 1637700
# Current directory: /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog
# Command line: vivado
# Log file: /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/vivado.log
# Journal file: /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/xilinx-2015/Vivado/2015.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'charLib' is locked:
* IP definition 'Block Memory Generator (6.3)' for IP 'charLib' has a newer major version in the IP Catalog.
* Current project part 'xc7k70tfbv676-1' and the part 'xc6slx16csg324-3' used to customize the IP 'charLib' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
remove_files /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/c:/Users/jsackos/Desktop/Pmod_Demos/In_Progress/PmodOLED/HDL/Verilog_PmodOLED_Demo_Source/PmodOLED/charLib.coe
reset_run synth_1
launch_runs impl_1 -jobs 2
[Wed Nov 20 14:33:29 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.runs/synth_1/runme.log
[Wed Nov 20 14:33:29 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.runs/impl_1/runme.log
add_files -norecurse {/home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.srcs/sources_1/ip/charLib/charLib.mif /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.srcs/sources_1/ip/charLib/charLib.ngc}
CRITICAL WARNING: [filemgmt 20-1440] File '/home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.srcs/sources_1/ip/charLib/charLib.ngc' already exists in the project as a part of sub-design file '/home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.srcs/sources_1/ip/charLib/charLib.xco'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
add_files -norecurse {/home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.srcs/sources_1/ip/charLib/charLib.v /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.srcs/sources_1/ip/charLib/charLib/simulation/bmg_tb_top.vhd /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.srcs/sources_1/ip/charLib/charLib/example_design/bmg_wrapper.vhd /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.srcs/sources_1/ip/charLib/charLib/simulation/bmg_tb_pkg.vhd /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.srcs/sources_1/ip/charLib/charLib/simulation/functional/wave_ncsim.sv /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.srcs/sources_1/ip/charLib/charLib/simulation/timing/wave_ncsim.sv /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.srcs/sources_1/ip/charLib/charLib/example_design/charLib_top.vhd /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.srcs/sources_1/ip/charLib/charLib/simulation/addr_gen.vhd /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.srcs/sources_1/ip/charLib/charLib/simulation/bmg_tb_synth.vhd /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.srcs/sources_1/ip/charLib/charLib/simulation/random.vhd /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.srcs/sources_1/ip/charLib/charLib/simulation/bmg_stim_gen.vhd /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.srcs/sources_1/ip/charLib/charLib.veo}
CRITICAL WARNING: [filemgmt 20-1440] File '/home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.srcs/sources_1/ip/charLib/charLib.v' already exists in the project as a part of sub-design file '/home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.srcs/sources_1/ip/charLib/charLib.xco'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
CRITICAL WARNING: [filemgmt 20-1440] File '/home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.srcs/sources_1/ip/charLib/charLib.veo' already exists in the project as a part of sub-design file '/home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.srcs/sources_1/ip/charLib/charLib.xco'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
reset_run synth_1
launch_runs impl_1 -jobs 2
[Wed Nov 20 14:39:03 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.runs/synth_1/runme.log
[Wed Nov 20 14:39:03 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.runs/impl_1/runme.log
remove_files /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.srcs/sources_1/ip/charLib/charLib/simulation/functional/wave_ncsim.sv
remove_files /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.srcs/sources_1/ip/charLib/charLib/simulation/timing/wave_ncsim.sv
reset_run synth_1
launch_runs impl_1 -jobs 2
[Wed Nov 20 14:44:14 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.runs/synth_1/runme.log
[Wed Nov 20 14:44:14 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 2
[Wed Nov 20 14:46:19 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.runs/synth_1/runme.log
[Wed Nov 20 14:46:19 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 2
[Wed Nov 20 14:47:21 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.runs/synth_1/runme.log
[Wed Nov 20 14:47:21 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 2
[Wed Nov 20 14:48:44 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.runs/synth_1/runme.log
[Wed Nov 20 14:48:44 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.runs/impl_1/runme.log
set_property target_language Verilog [current_project]
reset_run synth_1
launch_runs impl_1 -jobs 2
[Wed Nov 20 14:49:17 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.runs/synth_1/runme.log
[Wed Nov 20 14:49:17 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/OLED/pmodoledctrl_verilog/PmodOLED_Source/OLED/OLED.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 20 15:35:45 2019...
