
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Oct 10 11:11:38 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 627.699 ; gain = 199.742
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/EE415/ip_repo/axi_vga_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Xilinx/Vivado/EE415/ip_repo/axi_vga_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/EE415/ip_repo/axi_vga_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Xilinx/Vivado/EE415/ip_repo/axi_vga_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/EE415/ip_repo/axi_vga_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/EE415/Text Mode VGA'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_VGA_0_1/design_1_VGA_0_1.dcp' for cell 'design_1_i/VGA_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.dcp' for cell 'design_1_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp' for cell 'design_1_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_axi_vga_0_2/design_1_axi_vga_0_2.dcp' for cell 'design_1_i/axi_vga_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.dcp' for cell 'design_1_i/btn'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_hdmi_tx_0_0/design_1_hdmi_tx_0_0.dcp' for cell 'design_1_i/hdmi_tx_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/led'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.dcp' for cell 'design_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_0/design_1_microblaze_riscv_0_0.dcp' for cell 'design_1_i/microblaze_riscv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_axi_intc_0/design_1_microblaze_riscv_0_axi_intc_0.dcp' for cell 'design_1_i/microblaze_riscv_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0.dcp' for cell 'design_1_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_197M_0/design_1_rst_mig_7series_0_197M_0.dcp' for cell 'design_1_i/rst_mig_7series_0_197M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.dcp' for cell 'design_1_i/sw'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/microblaze_riscv_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/microblaze_riscv_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/microblaze_riscv_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/microblaze_riscv_0_axi_periph/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3.dcp' for cell 'design_1_i/microblaze_riscv_0_axi_periph/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4.dcp' for cell 'design_1_i/microblaze_riscv_0_axi_periph/m05_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5.dcp' for cell 'design_1_i/microblaze_riscv_0_axi_periph/m06_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_auto_pc_6/design_1_auto_pc_6.dcp' for cell 'design_1_i/microblaze_riscv_0_axi_periph/m07_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_auto_pc_7/design_1_auto_pc_7.dcp' for cell 'design_1_i/microblaze_riscv_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_auto_pc_8/design_1_auto_pc_8.dcp' for cell 'design_1_i/microblaze_riscv_0_axi_periph/s01_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.675 . Memory (MB): peak = 1182.348 ; gain = 2.684
INFO: [Netlist 29-17] Analyzing 895 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/hdmi_tx_0/TMDS_CLK_N' is not directly connected to top level port. 'IOSTANDARD' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/hdmi_tx_0/TMDS_CLK_N' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/hdmi_tx_0/TMDS_CLK_P' is not directly connected to top level port. 'IOSTANDARD' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/hdmi_tx_0/TMDS_CLK_P' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/hdmi_tx_0/TMDS_DATA_N[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/hdmi_tx_0/TMDS_DATA_N[0]' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/hdmi_tx_0/TMDS_DATA_N[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/hdmi_tx_0/TMDS_DATA_N[1]' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/hdmi_tx_0/TMDS_DATA_N[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/hdmi_tx_0/TMDS_DATA_N[2]' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/hdmi_tx_0/TMDS_DATA_P[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/hdmi_tx_0/TMDS_DATA_P[0]' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/hdmi_tx_0/TMDS_DATA_P[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/hdmi_tx_0/TMDS_DATA_P[1]' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/hdmi_tx_0/TMDS_DATA_P[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/hdmi_tx_0/TMDS_DATA_P[2]' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_0/design_1_microblaze_riscv_0_0.xdc] for cell 'design_1_i/microblaze_riscv_0/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_0/design_1_microblaze_riscv_0_0.xdc] for cell 'design_1_i/microblaze_riscv_0/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc] for cell 'design_1_i/mig_7series_0'
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: design_1_i/mig_7series_0/sys_clk_p). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc:41]
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc] for cell 'design_1_i/mig_7series_0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_axi_intc_0/design_1_microblaze_riscv_0_axi_intc_0.xdc] for cell 'design_1_i/microblaze_riscv_0_axi_intc/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_axi_intc_0/design_1_microblaze_riscv_0_axi_intc_0.xdc] for cell 'design_1_i/microblaze_riscv_0_axi_intc/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_197M_0/design_1_rst_mig_7series_0_197M_0_board.xdc] for cell 'design_1_i/rst_mig_7series_0_197M/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_197M_0/design_1_rst_mig_7series_0_197M_0_board.xdc] for cell 'design_1_i/rst_mig_7series_0_197M/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_197M_0/design_1_rst_mig_7series_0_197M_0.xdc] for cell 'design_1_i/rst_mig_7series_0_197M/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_197M_0/design_1_rst_mig_7series_0_197M_0.xdc] for cell 'design_1_i/rst_mig_7series_0_197M/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/led/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/led/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/led/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/led/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/sw/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/sw/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/sw/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/sw/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/btn/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/btn/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/btn/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/btn/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1847.184 ; gain = 464.688
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK_100MHZ'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB0[0]'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB0[1]'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB0[2]'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB1[0]'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB1[1]'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB1[2]'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D0_AN[0]'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:78]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'D0_AN[1]'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:79]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'D0_AN[2]'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:80]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'D0_AN[3]'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:81]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'D0_SEG[0]'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D0_SEG[1]'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D0_SEG[2]'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D0_SEG[3]'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D0_SEG[4]'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D0_SEG[5]'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D0_SEG[6]'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D0_SEG[7]'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D1_AN[0]'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:92]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'D1_AN[1]'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:93]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'D1_AN[2]'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:94]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'D1_AN[3]'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:95]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'D1_SEG[0]'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D1_SEG[1]'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D1_SEG[2]'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D1_SEG[3]'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D1_SEG[4]'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D1_SEG[5]'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D1_SEG[6]'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D1_SEG[7]'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_DO_P'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_D0_N'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_D1_P'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_D1_N'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_D2_P'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_D2_N'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_CLK_P'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_CLK_N'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_CEC_IN'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_HPD'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_I2C_SCL'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_I2C-SDA'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SPI_MISO'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SPI_MOSI'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SPI_CCLK'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SS_B'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_RESET_B'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_INT'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_DQ0'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_DQ1'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_DQ2'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_DQ3'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_CMD'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_CLK'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_CD_N'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPKL'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPKR'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIC_CLK'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIC_DATA'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD1_P'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD1_N'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD15_P'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD15_N'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEL_JOYSTICK'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BLE_UART_TXD'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BLE_UART_RXD'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BLE_UART_RTS'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BLE_UART_CTS'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSPI_DQ0'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSPI_DQ1'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSPI_DQ2'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSPI_DQ3'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSPI_CS_B'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSPI_RESET_B'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SERVO0'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SERVO1'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:171]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:171]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SERVO2'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SERVO3'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA1_P'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA1_N'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA2_P'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA2_N'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA3_P'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA3_N'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA4_P'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA4_N'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB1_P'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB1_N'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:187]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:187]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB2_P'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:188]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:188]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB2_N'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:189]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:189]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB3_P'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:190]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:190]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB3_N'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:191]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:191]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB4_P'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:192]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB4_N'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:193]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JAB_0'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:196]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:196]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JAB_1'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JAB_2'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JAB_3'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:199]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:199]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JAB_4'. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:200]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:204]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:205]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:209]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:210]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:211]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:212]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:215]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:215]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc:481]
Finished Parsing XDC File [C:/Xilinx/Vivado/EE415/projectTest/projectTest.srcs/constrs_1/imports/Vivado/Urbana.xdc]
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_axi_intc_0/design_1_microblaze_riscv_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/microblaze_riscv_0_axi_intc/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_axi_intc_0/design_1_microblaze_riscv_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/microblaze_riscv_0_axi_intc/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest/projectTest.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Memdata 28-127] data2mem failed because the ADDRESS_SPACE specification is incorrect or empty. Check the bmm file or the bmm_info_* properties. The design BRAM initialization strings have not been updated.
 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1854.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 290 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 104 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 103 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 32 instances

43 Infos, 121 Warnings, 109 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1854.461 ; gain = 1166.094
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1854.461 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1377b8a14

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1921.270 ; gain = 66.809

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1377b8a14

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2327.387 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1377b8a14

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2327.387 ; gain = 0.000
Phase 1 Initialization | Checksum: 1377b8a14

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2327.387 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1377b8a14

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.641 . Memory (MB): peak = 2327.387 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1377b8a14

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.712 . Memory (MB): peak = 2327.387 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1377b8a14

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.716 . Memory (MB): peak = 2327.387 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 20 inverters resulting in an inversion of 257 pins
INFO: [Opt 31-138] Pushed 4 inverter(s) to 11 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 224103206

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2327.387 ; gain = 0.000
Retarget | Checksum: 224103206
INFO: [Opt 31-389] Phase Retarget created 228 cells and removed 347 cells
INFO: [Opt 31-1021] In phase Retarget, 42 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 19 inverter(s) to 89 load pin(s).
Phase 4 Constant propagation | Checksum: 1fd5db581

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2327.387 ; gain = 0.000
Constant propagation | Checksum: 1fd5db581
INFO: [Opt 31-389] Phase Constant propagation created 1057 cells and removed 2823 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
WARNING: [Opt 31-163] Instance design_1_i/hdmi_tx_0/inst/serial_b/oserdes_s with type OSERDESE2 and SERDES_MODE=SLAVE will be removed because its outputs are unobservable. If the associated master SERDES requires the slave and is not removed, an error will be issued when generating the bitstream. To avoid this message and the removal of the slave SERDES (assuming it is needed by the master), please add a DONT_TOUCH property to it before running opt_design.
WARNING: [Opt 31-163] Instance design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_s with type OSERDESE2 and SERDES_MODE=SLAVE will be removed because its outputs are unobservable. If the associated master SERDES requires the slave and is not removed, an error will be issued when generating the bitstream. To avoid this message and the removal of the slave SERDES (assuming it is needed by the master), please add a DONT_TOUCH property to it before running opt_design.
WARNING: [Opt 31-163] Instance design_1_i/hdmi_tx_0/inst/serial_g/oserdes_s with type OSERDESE2 and SERDES_MODE=SLAVE will be removed because its outputs are unobservable. If the associated master SERDES requires the slave and is not removed, an error will be issued when generating the bitstream. To avoid this message and the removal of the slave SERDES (assuming it is needed by the master), please add a DONT_TOUCH property to it before running opt_design.
WARNING: [Opt 31-163] Instance design_1_i/hdmi_tx_0/inst/serial_r/oserdes_s with type OSERDESE2 and SERDES_MODE=SLAVE will be removed because its outputs are unobservable. If the associated master SERDES requires the slave and is not removed, an error will be issued when generating the bitstream. To avoid this message and the removal of the slave SERDES (assuming it is needed by the master), please add a DONT_TOUCH property to it before running opt_design.
Phase 5 Sweep | Checksum: 1dcdd5af4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2327.387 ; gain = 0.000
Sweep | Checksum: 1dcdd5af4
INFO: [Opt 31-389] Phase Sweep created 3 cells and removed 2712 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst to drive 51 load(s) on clock net design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 29ceedb02

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2327.387 ; gain = 0.000
BUFG optimization | Checksum: 29ceedb02
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 29ceedb02

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2327.387 ; gain = 0.000
Shift Register Optimization | Checksum: 29ceedb02
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 265446880

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2327.387 ; gain = 0.000
Post Processing Netlist | Checksum: 265446880
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 23b064d23

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2327.387 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2327.387 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 23b064d23

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2327.387 ; gain = 0.000
Phase 9 Finalization | Checksum: 23b064d23

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2327.387 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             228  |             347  |                                             42  |
|  Constant propagation         |            1057  |            2823  |                                              2  |
|  Sweep                        |               3  |            2712  |                                              2  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 23b064d23

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2327.387 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 23b064d23

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2482.891 ; gain = 0.000
Ending Power Optimization Task | Checksum: 23b064d23

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2482.891 ; gain = 155.504

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 23b064d23

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2482.891 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2482.891 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 23b064d23

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2482.891 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 125 Warnings, 109 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2482.891 ; gain = 628.430
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Xilinx/Vivado/EE415/projectTest/projectTest.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2482.891 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2482.891 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2482.891 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2482.891 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2482.891 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2482.891 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.109 . Memory (MB): peak = 2482.891 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/EE415/projectTest/projectTest.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2482.891 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1bb6e9a52

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2482.891 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2482.891 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a63c0f41

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2482.891 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 206bf4512

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2482.891 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 206bf4512

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2482.891 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 206bf4512

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2482.891 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2d4b127d8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2482.891 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 205309d50

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2482.891 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 205309d50

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2482.891 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 24baba718

Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2482.891 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1268 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 515 nets or LUTs. Breaked 0 LUT, combined 515 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2482.891 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            515  |                   515  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            515  |                   515  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 170d46ffb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2482.891 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1c7d1ac73

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2482.891 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1c7d1ac73

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2482.891 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 220c3c054

Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2482.891 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b9fd7da4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2482.891 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16429d6a6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2482.891 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1fdbc8e64

Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2482.891 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 22be27b04

Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2482.891 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2e11812fa

Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 2482.891 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 278e1ff0c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 2482.891 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 29c3e75fe

Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 2482.891 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 29c3e75fe

Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 2482.891 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2cf6c81ff

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.154 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f72480c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.773 . Memory (MB): peak = 2482.891 ; gain = 0.000
INFO: [Place 46-33] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 28506e584

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2482.891 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2cf6c81ff

Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 2482.891 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.677. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1eef03ca3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 2482.891 ; gain = 0.000

Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 2482.891 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1eef03ca3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 2482.891 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eef03ca3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 2482.891 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1eef03ca3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 2482.891 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1eef03ca3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 2482.891 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2482.891 ; gain = 0.000

Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 2482.891 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f5967ccf

Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 2482.891 ; gain = 0.000
Ending Placer Task | Checksum: 1f50daa03

Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 2482.891 ; gain = 0.000
109 Infos, 125 Warnings, 109 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 2482.891 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2482.891 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 2482.891 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2482.891 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2482.891 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2482.891 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2482.891 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2482.891 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2482.891 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2482.891 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/EE415/projectTest/projectTest.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2482.891 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.677 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 125 Warnings, 109 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2482.891 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2488.848 ; gain = 5.957
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2488.848 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2488.848 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2488.848 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2488.848 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2488.848 ; gain = 5.957
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/EE415/projectTest/projectTest.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9646b7fb ConstDB: 0 ShapeSum: b435bed2 RouteDB: aa913336
Post Restoration Checksum: NetGraph: aba82618 | NumContArr: 7ce2108d | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2addc2bdf

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2596.832 ; gain = 92.801

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2addc2bdf

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2596.832 ; gain = 92.801

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2addc2bdf

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2596.832 ; gain = 92.801
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 211a2c336

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2633.855 ; gain = 129.824
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.962  | TNS=0.000  | WHS=-0.329 | THS=-292.590|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00334848 %
  Global Horizontal Routing Utilization  = 0.000910984 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 20971
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 20971
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 1

Phase 2 Router Initialization | Checksum: 262be8657

Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2633.855 ; gain = 129.824

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 262be8657

Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2633.855 ; gain = 129.824

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 22ce0bf6d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2633.855 ; gain = 129.824
Phase 4 Initial Routing | Checksum: 22ce0bf6d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2633.855 ; gain = 129.824

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 2599
 Number of Nodes with overlaps = 330
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.476  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 258f4be92

Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2633.855 ; gain = 129.824

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.504  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 19b69209e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 2633.855 ; gain = 129.824
Phase 5 Rip-up And Reroute | Checksum: 19b69209e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 2633.855 ; gain = 129.824

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20121a6f5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2633.855 ; gain = 129.824
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.584  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 20121a6f5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2633.855 ; gain = 129.824

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 20121a6f5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2633.855 ; gain = 129.824
Phase 6 Delay and Skew Optimization | Checksum: 20121a6f5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2633.855 ; gain = 129.824

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.584  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 277a21020

Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 2633.855 ; gain = 129.824
Phase 7 Post Hold Fix | Checksum: 277a21020

Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 2633.855 ; gain = 129.824

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.65519 %
  Global Horizontal Routing Utilization  = 8.33628 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 277a21020

Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 2633.855 ; gain = 129.824

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 277a21020

Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 2633.855 ; gain = 129.824

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2a9468dd4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 2633.855 ; gain = 129.824

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2a9468dd4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 2633.855 ; gain = 129.824

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.584  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2a9468dd4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 2633.855 ; gain = 129.824
Total Elapsed time in route_design: 35.723 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 128dee42f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 2633.855 ; gain = 129.824
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 128dee42f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 2633.855 ; gain = 129.824

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
136 Infos, 125 Warnings, 109 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2633.855 ; gain = 145.008
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Xilinx/Vivado/EE415/projectTest/projectTest.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Xilinx/Vivado/EE415/projectTest/projectTest.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2690.098 ; gain = 56.242
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
153 Infos, 126 Warnings, 125 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2765.262 ; gain = 131.406
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2790.641 ; gain = 10.395
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2799.758 ; gain = 19.508
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2799.758 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.206 . Memory (MB): peak = 2799.758 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2799.758 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2799.758 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2799.758 ; gain = 19.508
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/EE415/projectTest/projectTest.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BIIVRC-1] Bank IO standard internal Vref conflict: Conflicting INTERNAL_VREF constraint in Bank 34.  Some ports in this bank, for example, DDR3_dq[0]   (SSTL15, Vref=0.750V) 
 at site IOB_X1Y45 conflict with constrained INTERNAL_VREF of 0.675V.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out on the design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 8668544 bits.
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
168 Infos, 130 Warnings, 125 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3238.973 ; gain = 439.215
INFO: [Common 17-206] Exiting Vivado at Thu Oct 10 11:14:39 2024...
