<stg><name>export_output_buffer_c1_Pipeline_RELU</name>


<trans_list>

<trans id="84" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %bw = alloca i32 1

]]></Node>
<StgValue><ssdm name="bw"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %tmp_6 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:2 %tmp_10_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_10_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i8 0, i8 %bw

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.body8.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body8.0:0 %bw_2 = load i8 %bw

]]></Node>
<StgValue><ssdm name="bw_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.0:1 %icmp_ln138 = icmp_eq  i8 %bw_2, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln138"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.0:2 %add_ln138 = add i8 %bw_2, i8 1

]]></Node>
<StgValue><ssdm name="add_ln138"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.0:3 %br_ln138 = br i1 %icmp_ln138, void %for.body8.0.split, void %for.end.0.exitStub

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="8">
<![CDATA[
for.body8.0.split:0 %trunc_ln138 = trunc i8 %bw_2

]]></Node>
<StgValue><ssdm name="trunc_ln138"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.body8.0.split:4 %tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %tmp_10_read, i7 %trunc_ln138

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="14">
<![CDATA[
for.body8.0.split:5 %zext_ln141 = zext i14 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln141"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.0.split:6 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %zext_ln141

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.0.split:7 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %zext_ln141

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.body8.0.split:8 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %bw_2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="14">
<![CDATA[
for.body8.0.split:9 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="14">
<![CDATA[
for.body8.0.split:10 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.0.split:13 %br_ln141 = br i1 %tmp_7, void %arrayidx12412.0.case.0, void %arrayidx12412.0.case.1

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.0:0 %store_ln138 = store i8 %add_ln138, i8 %bw

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
for.inc.0:1 %br_ln138 = br void %for.body8.0

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="14">
<![CDATA[
for.body8.0.split:9 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="14">
<![CDATA[
for.body8.0.split:10 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body8.0.split:11 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="34" st_id="3" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.0.split:12 %add = fadd i32 %tmp, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="35" st_id="4" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.0.split:12 %add = fadd i32 %tmp, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="36" st_id="5" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.0.split:12 %add = fadd i32 %tmp, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="37" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body8.0.split:1 %specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_19

]]></Node>
<StgValue><ssdm name="specpipeline_ln139"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body8.0.split:2 %speclooptripcount_ln138 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln138"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body8.0.split:3 %specloopname_ln138 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln138"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.0.split:12 %add = fadd i32 %tmp, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0">
<![CDATA[
for.end.0.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="41" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="0">
<![CDATA[
arrayidx12412.0.case.0:0 %store_ln141 = store i32 %add, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="42" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.0.case.0:1 %br_ln141 = br void %arrayidx12412.0.exit

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="0">
<![CDATA[
arrayidx12412.0.case.1:0 %store_ln141 = store i32 %add, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.0.case.1:1 %br_ln141 = br void %arrayidx12412.0.exit

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
arrayidx12412.0.exit:0 %bitcast_ln143 = bitcast i32 %add

]]></Node>
<StgValue><ssdm name="bitcast_ln143"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx12412.0.exit:1 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="23" op_0_bw="32">
<![CDATA[
arrayidx12412.0.exit:2 %trunc_ln143 = trunc i32 %bitcast_ln143

]]></Node>
<StgValue><ssdm name="trunc_ln143"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx12412.0.exit:3 %icmp_ln143 = icmp_ne  i8 %tmp_4, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
arrayidx12412.0.exit:4 %icmp_ln143_1 = icmp_eq  i23 %trunc_ln143, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_1"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx12412.0.exit:6 %tmp_5 = fcmp_olt  i32 %add, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="51" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx12412.0.exit:5 %or_ln143 = or i1 %icmp_ln143_1, i1 %icmp_ln143

]]></Node>
<StgValue><ssdm name="or_ln143"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx12412.0.exit:6 %tmp_5 = fcmp_olt  i32 %add, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx12412.0.exit:7 %and_ln143 = and i1 %or_ln143, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln143"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx12412.0.exit:8 %br_ln143 = br i1 %and_ln143, void %for.inc.0, void %if.then.0

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.0:0 %br_ln144 = br i1 %tmp_7, void %arrayidx12412.0.case.012, void %arrayidx12412.0.case.113

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
<literal name="and_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx12412.0.case.012:0 %store_ln144 = store i32 0, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
<literal name="and_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.0.case.012:1 %br_ln144 = br void %arrayidx12412.0.exit11

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="and_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx12412.0.case.113:0 %store_ln144 = store i32 0, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="and_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.0.case.113:1 %br_ln144 = br void %arrayidx12412.0.exit11

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.0.exit11:0 %br_ln145 = br void %for.inc.0

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
