{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765105896760 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765105896761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  7 16:41:36 2025 " "Processing started: Sun Dec  7 16:41:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765105896761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765105896761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Linuk_bus -c Linuk_bus " "Command: quartus_map --read_settings_files=on --write_settings_files=off Linuk_bus -c Linuk_bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765105896761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765105896981 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765105896981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/uart/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../../bus_together/RTL_Linuka/uart/uart.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/uart/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765105903500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765105903500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/uart/transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/uart/transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "../../bus_together/RTL_Linuka/uart/transmitter.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/uart/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765105903501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765105903501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/uart/receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/uart/receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "../../bus_together/RTL_Linuka/uart/receiver.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/uart/receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765105903502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765105903502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/uart/buadrate.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/uart/buadrate.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudrate " "Found entity 1: baudrate" {  } { { "../../bus_together/RTL_Linuka/uart/buadrate.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/uart/buadrate.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765105903503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765105903503 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "target_port.sv(70) " "Verilog HDL information at target_port.sv(70): always construct contains both blocking and non-blocking assignments" {  } { { "../../bus_together/RTL_Linuka/target_port.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/target_port.sv" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765105903504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/target_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/target_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 target_port " "Found entity 1: target_port" {  } { { "../../bus_together/RTL_Linuka/target_port.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/target_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765105903504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765105903504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/target.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/target.sv" { { "Info" "ISGN_ENTITY_NAME" "1 target " "Found entity 1: target" {  } { { "../../bus_together/RTL_Linuka/target.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/target.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765105903505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765105903505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/system_top_with_bus_bridge_b.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/system_top_with_bus_bridge_b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_top_with_bus_bridge_b " "Found entity 1: system_top_with_bus_bridge_b" {  } { { "../../bus_together/RTL_Linuka/system_top_with_bus_bridge_b.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/system_top_with_bus_bridge_b.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765105903506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765105903506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/system_top_with_bus_bridge_a.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/system_top_with_bus_bridge_a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_top_with_bus_bridge_a " "Found entity 1: system_top_with_bus_bridge_a" {  } { { "../../bus_together/RTL_Linuka/system_top_with_bus_bridge_a.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/system_top_with_bus_bridge_a.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765105903508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765105903508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/system_top_with_bus_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/system_top_with_bus_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_top_with_bus_bridge " "Found entity 1: system_top_with_bus_bridge" {  } { { "../../bus_together/RTL_Linuka/system_top_with_bus_bridge.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/system_top_with_bus_bridge.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765105903509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765105903509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/system_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/system_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_top " "Found entity 1: system_top" {  } { { "../../bus_together/RTL_Linuka/system_top.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/system_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765105903510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765105903510 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "split_target_port.sv(81) " "Verilog HDL information at split_target_port.sv(81): always construct contains both blocking and non-blocking assignments" {  } { { "../../bus_together/RTL_Linuka/split_target_port.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/split_target_port.sv" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765105903511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/split_target_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/split_target_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 split_target_port " "Found entity 1: split_target_port" {  } { { "../../bus_together/RTL_Linuka/split_target_port.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/split_target_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765105903511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765105903511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/split_target.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/split_target.sv" { { "Info" "ISGN_ENTITY_NAME" "1 split_target " "Found entity 1: split_target" {  } { { "../../bus_together/RTL_Linuka/split_target.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/split_target.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765105903512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765105903512 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "initiator.sv(70) " "Verilog HDL information at initiator.sv(70): always construct contains both blocking and non-blocking assignments" {  } { { "../../bus_together/RTL_Linuka/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/initiator.sv" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765105903513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/initiator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/initiator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 initiator " "Found entity 1: initiator" {  } { { "../../bus_together/RTL_Linuka/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/initiator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765105903513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765105903513 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "init_port.sv(120) " "Verilog HDL information at init_port.sv(120): always construct contains both blocking and non-blocking assignments" {  } { { "../../bus_together/RTL_Linuka/init_port.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/init_port.sv" 120 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765105903514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/init_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/init_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 init_port " "Found entity 1: init_port" {  } { { "../../bus_together/RTL_Linuka/init_port.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/init_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765105903515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765105903515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/bus_bridge_target_uart_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/bus_bridge_target_uart_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_target_uart_wrapper " "Found entity 1: bus_bridge_target_uart_wrapper" {  } { { "../../bus_together/RTL_Linuka/bus_bridge_target_uart_wrapper.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/bus_bridge_target_uart_wrapper.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765105903516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765105903516 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bus_bridge_target_if.sv(88) " "Verilog HDL information at bus_bridge_target_if.sv(88): always construct contains both blocking and non-blocking assignments" {  } { { "../../bus_together/RTL_Linuka/bus_bridge_target_if.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/bus_bridge_target_if.sv" 88 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765105903517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/bus_bridge_target_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/bus_bridge_target_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_target_if " "Found entity 1: bus_bridge_target_if" {  } { { "../../bus_together/RTL_Linuka/bus_bridge_target_if.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/bus_bridge_target_if.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765105903517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765105903517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/bus_bridge_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/bus_bridge_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_bridge_pkg (SystemVerilog) " "Found design unit 1: bus_bridge_pkg (SystemVerilog)" {  } { { "../../bus_together/RTL_Linuka/bus_bridge_pkg.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/bus_bridge_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765105903518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765105903518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/bus_bridge_initiator_uart_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/bus_bridge_initiator_uart_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_initiator_uart_wrapper " "Found entity 1: bus_bridge_initiator_uart_wrapper" {  } { { "../../bus_together/RTL_Linuka/bus_bridge_initiator_uart_wrapper.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/bus_bridge_initiator_uart_wrapper.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765105903519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765105903519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/bus_bridge_initiator_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/bus_bridge_initiator_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_initiator_if " "Found entity 1: bus_bridge_initiator_if" {  } { { "../../bus_together/RTL_Linuka/bus_bridge_initiator_if.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/bus_bridge_initiator_if.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765105903520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765105903520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/bus_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/bus_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge " "Found entity 1: bus_bridge" {  } { { "../../bus_together/RTL_Linuka/bus_bridge.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/bus_bridge.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765105903521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765105903521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/bus.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/bus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "../../bus_together/RTL_Linuka/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/bus.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765105903522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765105903522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "grant_split GRANT_SPLIT arbiter.sv(9) " "Verilog HDL Declaration information at arbiter.sv(9): object \"grant_split\" differs only in case from object \"GRANT_SPLIT\" in the same scope" {  } { { "../../bus_together/RTL_Linuka/arbiter.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/arbiter.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765105903523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../../bus_together/RTL_Linuka/arbiter.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/arbiter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765105903523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765105903523 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "addr_decoder.sv(62) " "Verilog HDL information at addr_decoder.sv(62): always construct contains both blocking and non-blocking assignments" {  } { { "../../bus_together/RTL_Linuka/addr_decoder.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/addr_decoder.sv" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765105903524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/addr_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/bus_together/rtl_linuka/addr_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder " "Found entity 1: addr_decoder" {  } { { "../../bus_together/RTL_Linuka/addr_decoder.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/addr_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765105903525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765105903525 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "transmitter transmitter.v(16) " "Verilog HDL Parameter Declaration warning at transmitter.v(16): Parameter Declaration in module \"transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../bus_together/RTL_Linuka/uart/transmitter.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/uart/transmitter.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765105903525 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "transmitter transmitter.v(17) " "Verilog HDL Parameter Declaration warning at transmitter.v(17): Parameter Declaration in module \"transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../bus_together/RTL_Linuka/uart/transmitter.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/uart/transmitter.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765105903525 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "transmitter transmitter.v(18) " "Verilog HDL Parameter Declaration warning at transmitter.v(18): Parameter Declaration in module \"transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../bus_together/RTL_Linuka/uart/transmitter.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/uart/transmitter.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765105903525 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "transmitter transmitter.v(19) " "Verilog HDL Parameter Declaration warning at transmitter.v(19): Parameter Declaration in module \"transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../bus_together/RTL_Linuka/uart/transmitter.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/uart/transmitter.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765105903525 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "receiver receiver.v(16) " "Verilog HDL Parameter Declaration warning at receiver.v(16): Parameter Declaration in module \"receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../bus_together/RTL_Linuka/uart/receiver.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/uart/receiver.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765105903525 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "receiver receiver.v(17) " "Verilog HDL Parameter Declaration warning at receiver.v(17): Parameter Declaration in module \"receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../bus_together/RTL_Linuka/uart/receiver.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/uart/receiver.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765105903525 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "receiver receiver.v(18) " "Verilog HDL Parameter Declaration warning at receiver.v(18): Parameter Declaration in module \"receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../bus_together/RTL_Linuka/uart/receiver.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/uart/receiver.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765105903525 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "receiver receiver.v(19) " "Verilog HDL Parameter Declaration warning at receiver.v(19): Parameter Declaration in module \"receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../bus_together/RTL_Linuka/uart/receiver.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/uart/receiver.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765105903525 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system_top_with_bus_bridge_a " "Elaborating entity \"system_top_with_bus_bridge_a\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765105903552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initiator initiator:u_initiator_1 " "Elaborating entity \"initiator\" for hierarchy \"initiator:u_initiator_1\"" {  } { { "../../bus_together/RTL_Linuka/system_top_with_bus_bridge_a.sv" "u_initiator_1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/system_top_with_bus_bridge_a.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765105903554 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_mem.data_a 0 initiator.sv(35) " "Net \"write_mem.data_a\" at initiator.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "../../bus_together/RTL_Linuka/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/initiator.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765105903555 "|system_top_with_bus_bridge_a|initiator:u_initiator_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_mem.waddr_a 0 initiator.sv(35) " "Net \"write_mem.waddr_a\" at initiator.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "../../bus_together/RTL_Linuka/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/initiator.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765105903555 "|system_top_with_bus_bridge_a|initiator:u_initiator_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_mem.we_a 0 initiator.sv(35) " "Net \"write_mem.we_a\" at initiator.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "../../bus_together/RTL_Linuka/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/initiator.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765105903555 "|system_top_with_bus_bridge_a|initiator:u_initiator_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initiator initiator:u_initiator_2 " "Elaborating entity \"initiator\" for hierarchy \"initiator:u_initiator_2\"" {  } { { "../../bus_together/RTL_Linuka/system_top_with_bus_bridge_a.sv" "u_initiator_2" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/system_top_with_bus_bridge_a.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765105903555 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_mem.data_a 0 initiator.sv(35) " "Net \"write_mem.data_a\" at initiator.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "../../bus_together/RTL_Linuka/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/initiator.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765105903556 "|system_top_with_bus_bridge_a|initiator:u_initiator_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_mem.waddr_a 0 initiator.sv(35) " "Net \"write_mem.waddr_a\" at initiator.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "../../bus_together/RTL_Linuka/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/initiator.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765105903557 "|system_top_with_bus_bridge_a|initiator:u_initiator_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_mem.we_a 0 initiator.sv(35) " "Net \"write_mem.we_a\" at initiator.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "../../bus_together/RTL_Linuka/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/initiator.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765105903557 "|system_top_with_bus_bridge_a|initiator:u_initiator_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "target target:u_target_1 " "Elaborating entity \"target\" for hierarchy \"target:u_target_1\"" {  } { { "../../bus_together/RTL_Linuka/system_top_with_bus_bridge_a.sv" "u_target_1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/system_top_with_bus_bridge_a.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765105903557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_bridge_target_uart_wrapper bus_bridge_target_uart_wrapper:u_bridge_target " "Elaborating entity \"bus_bridge_target_uart_wrapper\" for hierarchy \"bus_bridge_target_uart_wrapper:u_bridge_target\"" {  } { { "../../bus_together/RTL_Linuka/system_top_with_bus_bridge_a.sv" "u_bridge_target" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/system_top_with_bus_bridge_a.sv" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765105903561 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus_bridge_target_uart_wrapper.sv(140) " "Verilog HDL Case Statement information at bus_bridge_target_uart_wrapper.sv(140): all case item expressions in this case statement are onehot" {  } { { "../../bus_together/RTL_Linuka/bus_bridge_target_uart_wrapper.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/bus_bridge_target_uart_wrapper.sv" 140 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765105903562 "|system_top_with_bus_bridge_a|bus_bridge_target_uart_wrapper:u_bridge_target"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_bridge_target_if bus_bridge_target_uart_wrapper:u_bridge_target\|bus_bridge_target_if:u_target_if " "Elaborating entity \"bus_bridge_target_if\" for hierarchy \"bus_bridge_target_uart_wrapper:u_bridge_target\|bus_bridge_target_if:u_target_if\"" {  } { { "../../bus_together/RTL_Linuka/bus_bridge_target_uart_wrapper.sv" "u_target_if" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/bus_bridge_target_uart_wrapper.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765105903562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart bus_bridge_target_uart_wrapper:u_bridge_target\|uart:u_target_uart " "Elaborating entity \"uart\" for hierarchy \"bus_bridge_target_uart_wrapper:u_bridge_target\|uart:u_target_uart\"" {  } { { "../../bus_together/RTL_Linuka/bus_bridge_target_uart_wrapper.sv" "u_target_uart" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/bus_bridge_target_uart_wrapper.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765105903565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrate bus_bridge_target_uart_wrapper:u_bridge_target\|uart:u_target_uart\|baudrate:uart_baud " "Elaborating entity \"baudrate\" for hierarchy \"bus_bridge_target_uart_wrapper:u_bridge_target\|uart:u_target_uart\|baudrate:uart_baud\"" {  } { { "../../bus_together/RTL_Linuka/uart/uart.v" "uart_baud" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/uart/uart.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765105903566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter bus_bridge_target_uart_wrapper:u_bridge_target\|uart:u_target_uart\|transmitter:uart_Tx " "Elaborating entity \"transmitter\" for hierarchy \"bus_bridge_target_uart_wrapper:u_bridge_target\|uart:u_target_uart\|transmitter:uart_Tx\"" {  } { { "../../bus_together/RTL_Linuka/uart/uart.v" "uart_Tx" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/uart/uart.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765105903567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver bus_bridge_target_uart_wrapper:u_bridge_target\|uart:u_target_uart\|receiver:uart_Rx " "Elaborating entity \"receiver\" for hierarchy \"bus_bridge_target_uart_wrapper:u_bridge_target\|uart:u_target_uart\|receiver:uart_Rx\"" {  } { { "../../bus_together/RTL_Linuka/uart/uart.v" "uart_Rx" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/uart/uart.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765105903568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus bus:bus_a " "Elaborating entity \"bus\" for hierarchy \"bus:bus_a\"" {  } { { "../../bus_together/RTL_Linuka/system_top_with_bus_bridge_a.sv" "bus_a" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/system_top_with_bus_bridge_a.sv" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765105903569 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(483) " "Verilog HDL Case Statement information at bus.sv(483): all case item expressions in this case statement are onehot" {  } { { "../../bus_together/RTL_Linuka/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/bus.sv" 483 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765105903571 "|system_top_with_bus_bridge_a|bus:bus_a"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(505) " "Verilog HDL Case Statement information at bus.sv(505): all case item expressions in this case statement are onehot" {  } { { "../../bus_together/RTL_Linuka/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/bus.sv" 505 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765105903571 "|system_top_with_bus_bridge_a|bus:bus_a"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(514) " "Verilog HDL Case Statement information at bus.sv(514): all case item expressions in this case statement are onehot" {  } { { "../../bus_together/RTL_Linuka/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/bus.sv" 514 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765105903571 "|system_top_with_bus_bridge_a|bus:bus_a"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(593) " "Verilog HDL Case Statement information at bus.sv(593): all case item expressions in this case statement are onehot" {  } { { "../../bus_together/RTL_Linuka/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/bus.sv" 593 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765105903571 "|system_top_with_bus_bridge_a|bus:bus_a"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(607) " "Verilog HDL Case Statement information at bus.sv(607): all case item expressions in this case statement are onehot" {  } { { "../../bus_together/RTL_Linuka/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/bus.sv" 607 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765105903571 "|system_top_with_bus_bridge_a|bus:bus_a"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(638) " "Verilog HDL Case Statement information at bus.sv(638): all case item expressions in this case statement are onehot" {  } { { "../../bus_together/RTL_Linuka/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/bus.sv" 638 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765105903571 "|system_top_with_bus_bridge_a|bus:bus_a"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(653) " "Verilog HDL Case Statement information at bus.sv(653): all case item expressions in this case statement are onehot" {  } { { "../../bus_together/RTL_Linuka/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/bus.sv" 653 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765105903571 "|system_top_with_bus_bridge_a|bus:bus_a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "init_port bus:bus_a\|init_port:u_init_port_1 " "Elaborating entity \"init_port\" for hierarchy \"bus:bus_a\|init_port:u_init_port_1\"" {  } { { "../../bus_together/RTL_Linuka/bus.sv" "u_init_port_1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/bus.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765105903572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "target_port bus:bus_a\|target_port:u_target_port_1 " "Elaborating entity \"target_port\" for hierarchy \"bus:bus_a\|target_port:u_target_port_1\"" {  } { { "../../bus_together/RTL_Linuka/bus.sv" "u_target_port_1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/bus.sv" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765105903574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "split_target_port bus:bus_a\|split_target_port:u_split_target_port " "Elaborating entity \"split_target_port\" for hierarchy \"bus:bus_a\|split_target_port:u_split_target_port\"" {  } { { "../../bus_together/RTL_Linuka/bus.sv" "u_split_target_port" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/bus.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765105903576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter bus:bus_a\|arbiter:u_arbiter " "Elaborating entity \"arbiter\" for hierarchy \"bus:bus_a\|arbiter:u_arbiter\"" {  } { { "../../bus_together/RTL_Linuka/bus.sv" "u_arbiter" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/bus.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765105903578 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "arbiter.sv(63) " "Verilog HDL Case Statement warning at arbiter.sv(63): incomplete case statement has no default case item" {  } { { "../../bus_together/RTL_Linuka/arbiter.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/arbiter.sv" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1765105903579 "|system_top_with_bus_bridge_a|bus:bus_a|arbiter:u_arbiter"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "arbiter.sv(63) " "Verilog HDL Case Statement information at arbiter.sv(63): all case item expressions in this case statement are onehot" {  } { { "../../bus_together/RTL_Linuka/arbiter.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/arbiter.sv" 63 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765105903579 "|system_top_with_bus_bridge_a|bus:bus_a|arbiter:u_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_decoder bus:bus_a\|addr_decoder:u_addr_decoder " "Elaborating entity \"addr_decoder\" for hierarchy \"bus:bus_a\|addr_decoder:u_addr_decoder\"" {  } { { "../../bus_together/RTL_Linuka/bus.sv" "u_addr_decoder" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/bus.sv" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765105903579 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "initiator:u_initiator_2\|write_mem " "RAM logic \"initiator:u_initiator_2\|write_mem\" is uninferred due to inappropriate RAM size" {  } { { "../../bus_together/RTL_Linuka/initiator.sv" "write_mem" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/initiator.sv" 35 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765105903904 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "initiator:u_initiator_1\|write_mem " "RAM logic \"initiator:u_initiator_1\|write_mem\" is uninferred due to inappropriate RAM size" {  } { { "../../bus_together/RTL_Linuka/initiator.sv" "write_mem" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/initiator.sv" 35 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765105903904 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1765105903904 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../bus_together/RTL_Linuka/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Linuka/initiator.sv" 87 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1765105904247 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1765105904248 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765105904579 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "54 " "54 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765105905103 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_quartus/Linuka/output_files/Linuk_bus.map.smsg " "Generated suppressed messages file C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_quartus/Linuka/output_files/Linuk_bus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765105905153 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765105905243 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765105905243 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "678 " "Implemented 678 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765105905307 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765105905307 ""} { "Info" "ICUT_CUT_TM_LCELLS" "672 " "Implemented 672 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765105905307 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765105905307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765105905333 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  7 16:41:45 2025 " "Processing ended: Sun Dec  7 16:41:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765105905333 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765105905333 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765105905333 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765105905333 ""}
