
misko_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bbfc  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0006cf50  0800bde0  0800bde0  0001bde0  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08078d30  08078d30  000907d8  2**0
                  CONTENTS
  4 .ARM          00000000  08078d30  08078d30  000907d8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08078d30  08078d30  000907d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08078d30  08078d30  00088d30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08078d34  08078d34  00088d34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000007d8  20000000  08078d38  00090000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001140  200007d8  08079510  000907d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001918  08079510  00091918  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000907d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000269b5  00000000  00000000  00090808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005c74  00000000  00000000  000b71bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000024d0  00000000  00000000  000bce38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002210  00000000  00000000  000bf308  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00032c6a  00000000  00000000  000c1518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00029729  00000000  00000000  000f4182  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0013ba6c  00000000  00000000  0011d8ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00259317  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a470  00000000  00000000  00259368  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         00000084  00000000  00000000  002637d8  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000117  00000000  00000000  0026385c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200007d8 	.word	0x200007d8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800bdc4 	.word	0x0800bdc4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200007dc 	.word	0x200007dc
 800021c:	0800bdc4 	.word	0x0800bdc4

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <INIT_AI_Model>:
static ai_buffer* ai_input;
static ai_buffer* ai_output;

// ---------------- Private Functions ----------------

static int INIT_AI_Model(ai_handle *act_addr) {
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b086      	sub	sp, #24
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	6078      	str	r0, [r7, #4]
    ai_error err = ai_python_model_create_and_init(&python_model, act_addr, NULL);
 80002c8:	2200      	movs	r2, #0
 80002ca:	6879      	ldr	r1, [r7, #4]
 80002cc:	4828      	ldr	r0, [pc, #160]	; (8000370 <INIT_AI_Model+0xb0>)
 80002ce:	f007 f925 	bl	800751c <ai_python_model_create_and_init>
 80002d2:	4603      	mov	r3, r0
 80002d4:	60fb      	str	r3, [r7, #12]
    if (err.type != AI_ERROR_NONE) {
 80002d6:	7b3b      	ldrb	r3, [r7, #12]
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d005      	beq.n	80002e8 <INIT_AI_Model+0x28>
        printf("Error initializing AI model\n");
 80002dc:	4825      	ldr	r0, [pc, #148]	; (8000374 <INIT_AI_Model+0xb4>)
 80002de:	f00a fd9d 	bl	800ae1c <puts>
        return -1;
 80002e2:	f04f 33ff 	mov.w	r3, #4294967295
 80002e6:	e03e      	b.n	8000366 <INIT_AI_Model+0xa6>
    }

    ai_input = ai_python_model_inputs_get(python_model, NULL);
 80002e8:	4b21      	ldr	r3, [pc, #132]	; (8000370 <INIT_AI_Model+0xb0>)
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	2100      	movs	r1, #0
 80002ee:	4618      	mov	r0, r3
 80002f0:	f007 f988 	bl	8007604 <ai_python_model_inputs_get>
 80002f4:	4603      	mov	r3, r0
 80002f6:	4a20      	ldr	r2, [pc, #128]	; (8000378 <INIT_AI_Model+0xb8>)
 80002f8:	6013      	str	r3, [r2, #0]
    ai_output = ai_python_model_outputs_get(python_model, NULL);
 80002fa:	4b1d      	ldr	r3, [pc, #116]	; (8000370 <INIT_AI_Model+0xb0>)
 80002fc:	681b      	ldr	r3, [r3, #0]
 80002fe:	2100      	movs	r1, #0
 8000300:	4618      	mov	r0, r3
 8000302:	f007 f999 	bl	8007638 <ai_python_model_outputs_get>
 8000306:	4603      	mov	r3, r0
 8000308:	4a1c      	ldr	r2, [pc, #112]	; (800037c <INIT_AI_Model+0xbc>)
 800030a:	6013      	str	r3, [r2, #0]

    for (int i = 0; i < AI_PYTHON_MODEL_IN_NUM; i++) {
 800030c:	2300      	movs	r3, #0
 800030e:	617b      	str	r3, [r7, #20]
 8000310:	e00f      	b.n	8000332 <INIT_AI_Model+0x72>
        ai_input[i].data = data_ins[i];
 8000312:	4b19      	ldr	r3, [pc, #100]	; (8000378 <INIT_AI_Model+0xb8>)
 8000314:	6819      	ldr	r1, [r3, #0]
 8000316:	697a      	ldr	r2, [r7, #20]
 8000318:	4613      	mov	r3, r2
 800031a:	00db      	lsls	r3, r3, #3
 800031c:	1a9b      	subs	r3, r3, r2
 800031e:	009b      	lsls	r3, r3, #2
 8000320:	440b      	add	r3, r1
 8000322:	4917      	ldr	r1, [pc, #92]	; (8000380 <INIT_AI_Model+0xc0>)
 8000324:	697a      	ldr	r2, [r7, #20]
 8000326:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800032a:	605a      	str	r2, [r3, #4]
    for (int i = 0; i < AI_PYTHON_MODEL_IN_NUM; i++) {
 800032c:	697b      	ldr	r3, [r7, #20]
 800032e:	3301      	adds	r3, #1
 8000330:	617b      	str	r3, [r7, #20]
 8000332:	697b      	ldr	r3, [r7, #20]
 8000334:	2b00      	cmp	r3, #0
 8000336:	ddec      	ble.n	8000312 <INIT_AI_Model+0x52>
    }
    for (int i = 0; i < AI_PYTHON_MODEL_OUT_NUM; i++) {
 8000338:	2300      	movs	r3, #0
 800033a:	613b      	str	r3, [r7, #16]
 800033c:	e00f      	b.n	800035e <INIT_AI_Model+0x9e>
        ai_output[i].data = data_outs[i];
 800033e:	4b0f      	ldr	r3, [pc, #60]	; (800037c <INIT_AI_Model+0xbc>)
 8000340:	6819      	ldr	r1, [r3, #0]
 8000342:	693a      	ldr	r2, [r7, #16]
 8000344:	4613      	mov	r3, r2
 8000346:	00db      	lsls	r3, r3, #3
 8000348:	1a9b      	subs	r3, r3, r2
 800034a:	009b      	lsls	r3, r3, #2
 800034c:	440b      	add	r3, r1
 800034e:	490d      	ldr	r1, [pc, #52]	; (8000384 <INIT_AI_Model+0xc4>)
 8000350:	693a      	ldr	r2, [r7, #16]
 8000352:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000356:	605a      	str	r2, [r3, #4]
    for (int i = 0; i < AI_PYTHON_MODEL_OUT_NUM; i++) {
 8000358:	693b      	ldr	r3, [r7, #16]
 800035a:	3301      	adds	r3, #1
 800035c:	613b      	str	r3, [r7, #16]
 800035e:	693b      	ldr	r3, [r7, #16]
 8000360:	2b00      	cmp	r3, #0
 8000362:	ddec      	ble.n	800033e <INIT_AI_Model+0x7e>
    }

    return 0;
 8000364:	2300      	movs	r3, #0
}
 8000366:	4618      	mov	r0, r3
 8000368:	3718      	adds	r7, #24
 800036a:	46bd      	mov	sp, r7
 800036c:	bd80      	pop	{r7, pc}
 800036e:	bf00      	nop
 8000370:	20000e38 	.word	0x20000e38
 8000374:	0800bde0 	.word	0x0800bde0
 8000378:	20000e3c 	.word	0x20000e3c
 800037c:	20000e40 	.word	0x20000e40
 8000380:	20000000 	.word	0x20000000
 8000384:	20000004 	.word	0x20000004

08000388 <ai_run>:

static int ai_run(void) {
 8000388:	b580      	push	{r7, lr}
 800038a:	b082      	sub	sp, #8
 800038c:	af00      	add	r7, sp, #0
    ai_i32 batch = ai_python_model_run(python_model, ai_input, ai_output);
 800038e:	4b0c      	ldr	r3, [pc, #48]	; (80003c0 <ai_run+0x38>)
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	4a0c      	ldr	r2, [pc, #48]	; (80003c4 <ai_run+0x3c>)
 8000394:	6811      	ldr	r1, [r2, #0]
 8000396:	4a0c      	ldr	r2, [pc, #48]	; (80003c8 <ai_run+0x40>)
 8000398:	6812      	ldr	r2, [r2, #0]
 800039a:	4618      	mov	r0, r3
 800039c:	f007 f9a2 	bl	80076e4 <ai_python_model_run>
 80003a0:	6078      	str	r0, [r7, #4]
    if (batch != 1) {
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	2b01      	cmp	r3, #1
 80003a6:	d005      	beq.n	80003b4 <ai_run+0x2c>
        printf("Error: AI run batch != 1\n");
 80003a8:	4808      	ldr	r0, [pc, #32]	; (80003cc <ai_run+0x44>)
 80003aa:	f00a fd37 	bl	800ae1c <puts>
        return -1;
 80003ae:	f04f 33ff 	mov.w	r3, #4294967295
 80003b2:	e000      	b.n	80003b6 <ai_run+0x2e>
    }
    return 0;
 80003b4:	2300      	movs	r3, #0
}
 80003b6:	4618      	mov	r0, r3
 80003b8:	3708      	adds	r7, #8
 80003ba:	46bd      	mov	sp, r7
 80003bc:	bd80      	pop	{r7, pc}
 80003be:	bf00      	nop
 80003c0:	20000e38 	.word	0x20000e38
 80003c4:	20000e3c 	.word	0x20000e3c
 80003c8:	20000e40 	.word	0x20000e40
 80003cc:	0800bdfc 	.word	0x0800bdfc

080003d0 <choose_highest_node>:

static int choose_highest_node(ai_i8* data[]) {
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b086      	sub	sp, #24
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	6078      	str	r0, [r7, #4]
    float max_value = -1000;
 80003d8:	4b1c      	ldr	r3, [pc, #112]	; (800044c <choose_highest_node+0x7c>)
 80003da:	617b      	str	r3, [r7, #20]
    int move = -1;
 80003dc:	f04f 33ff 	mov.w	r3, #4294967295
 80003e0:	613b      	str	r3, [r7, #16]
    float* probabilities = (float*)data[0];
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	681b      	ldr	r3, [r3, #0]
 80003e6:	60bb      	str	r3, [r7, #8]

    for (int i = 0; i < COLS; i++) {
 80003e8:	2300      	movs	r3, #0
 80003ea:	60fb      	str	r3, [r7, #12]
 80003ec:	e01d      	b.n	800042a <choose_highest_node+0x5a>
        if (probabilities[i] > max_value && check_if_valid(i)) {
 80003ee:	68fb      	ldr	r3, [r7, #12]
 80003f0:	009b      	lsls	r3, r3, #2
 80003f2:	68ba      	ldr	r2, [r7, #8]
 80003f4:	4413      	add	r3, r2
 80003f6:	edd3 7a00 	vldr	s15, [r3]
 80003fa:	ed97 7a05 	vldr	s14, [r7, #20]
 80003fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000402:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000406:	d50d      	bpl.n	8000424 <choose_highest_node+0x54>
 8000408:	68f8      	ldr	r0, [r7, #12]
 800040a:	f000 f8e3 	bl	80005d4 <check_if_valid>
 800040e:	4603      	mov	r3, r0
 8000410:	2b00      	cmp	r3, #0
 8000412:	d007      	beq.n	8000424 <choose_highest_node+0x54>
            max_value = probabilities[i];
 8000414:	68fb      	ldr	r3, [r7, #12]
 8000416:	009b      	lsls	r3, r3, #2
 8000418:	68ba      	ldr	r2, [r7, #8]
 800041a:	4413      	add	r3, r2
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	617b      	str	r3, [r7, #20]
            move = i;
 8000420:	68fb      	ldr	r3, [r7, #12]
 8000422:	613b      	str	r3, [r7, #16]
    for (int i = 0; i < COLS; i++) {
 8000424:	68fb      	ldr	r3, [r7, #12]
 8000426:	3301      	adds	r3, #1
 8000428:	60fb      	str	r3, [r7, #12]
 800042a:	68fb      	ldr	r3, [r7, #12]
 800042c:	2b06      	cmp	r3, #6
 800042e:	ddde      	ble.n	80003ee <choose_highest_node+0x1e>
        }
    }

    if (move == -1) {
 8000430:	693b      	ldr	r3, [r7, #16]
 8000432:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000436:	d103      	bne.n	8000440 <choose_highest_node+0x70>
        while(1) {
            printf("Error: could not find any valid move\n");
 8000438:	4805      	ldr	r0, [pc, #20]	; (8000450 <choose_highest_node+0x80>)
 800043a:	f00a fcef 	bl	800ae1c <puts>
 800043e:	e7fb      	b.n	8000438 <choose_highest_node+0x68>
        }
    }

    return move;
 8000440:	693b      	ldr	r3, [r7, #16]
}
 8000442:	4618      	mov	r0, r3
 8000444:	3718      	adds	r7, #24
 8000446:	46bd      	mov	sp, r7
 8000448:	bd80      	pop	{r7, pc}
 800044a:	bf00      	nop
 800044c:	c47a0000 	.word	0xc47a0000
 8000450:	0800be18 	.word	0x0800be18

08000454 <MX_X_CUBE_AI_Init>:

// ---------------- Public Functions ----------------

void MX_X_CUBE_AI_Init(void) {
 8000454:	b580      	push	{r7, lr}
 8000456:	af00      	add	r7, sp, #0
    INIT_AI_Model(activation_buffer);
 8000458:	4802      	ldr	r0, [pc, #8]	; (8000464 <MX_X_CUBE_AI_Init+0x10>)
 800045a:	f7ff ff31 	bl	80002c0 <INIT_AI_Model>
}
 800045e:	bf00      	nop
 8000460:	bd80      	pop	{r7, pc}
 8000462:	bf00      	nop
 8000464:	20000008 	.word	0x20000008

08000468 <get_action>:

int get_action(ai_i8* state) {
 8000468:	b580      	push	{r7, lr}
 800046a:	b084      	sub	sp, #16
 800046c:	af00      	add	r7, sp, #0
 800046e:	6078      	str	r0, [r7, #4]
    int best_move = -1;
 8000470:	f04f 33ff 	mov.w	r3, #4294967295
 8000474:	60fb      	str	r3, [r7, #12]

    if (python_model) {
 8000476:	4b19      	ldr	r3, [pc, #100]	; (80004dc <get_action+0x74>)
 8000478:	681b      	ldr	r3, [r3, #0]
 800047a:	2b00      	cmp	r3, #0
 800047c:	d022      	beq.n	80004c4 <get_action+0x5c>
        // Copy state to AI input
        for (int i = 0; i < AI_PYTHON_MODEL_IN_1_SIZE; i++) {
 800047e:	2300      	movs	r3, #0
 8000480:	60bb      	str	r3, [r7, #8]
 8000482:	e013      	b.n	80004ac <get_action+0x44>
            ((float*)ai_input[0].data)[i] = state[i];
 8000484:	68bb      	ldr	r3, [r7, #8]
 8000486:	687a      	ldr	r2, [r7, #4]
 8000488:	4413      	add	r3, r2
 800048a:	f993 1000 	ldrsb.w	r1, [r3]
 800048e:	4b14      	ldr	r3, [pc, #80]	; (80004e0 <get_action+0x78>)
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	685a      	ldr	r2, [r3, #4]
 8000494:	68bb      	ldr	r3, [r7, #8]
 8000496:	009b      	lsls	r3, r3, #2
 8000498:	4413      	add	r3, r2
 800049a:	ee07 1a90 	vmov	s15, r1
 800049e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80004a2:	edc3 7a00 	vstr	s15, [r3]
        for (int i = 0; i < AI_PYTHON_MODEL_IN_1_SIZE; i++) {
 80004a6:	68bb      	ldr	r3, [r7, #8]
 80004a8:	3301      	adds	r3, #1
 80004aa:	60bb      	str	r3, [r7, #8]
 80004ac:	68bb      	ldr	r3, [r7, #8]
 80004ae:	2b92      	cmp	r3, #146	; 0x92
 80004b0:	dde8      	ble.n	8000484 <get_action+0x1c>
        }

        if (ai_run() == 0) {
 80004b2:	f7ff ff69 	bl	8000388 <ai_run>
 80004b6:	4603      	mov	r3, r0
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d103      	bne.n	80004c4 <get_action+0x5c>
            best_move = choose_highest_node(data_outs);
 80004bc:	4809      	ldr	r0, [pc, #36]	; (80004e4 <get_action+0x7c>)
 80004be:	f7ff ff87 	bl	80003d0 <choose_highest_node>
 80004c2:	60f8      	str	r0, [r7, #12]
        }
    }

    if (best_move == -1) {
 80004c4:	68fb      	ldr	r3, [r7, #12]
 80004c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80004ca:	d102      	bne.n	80004d2 <get_action+0x6a>
        printf("Failed to get best move\n");
 80004cc:	4806      	ldr	r0, [pc, #24]	; (80004e8 <get_action+0x80>)
 80004ce:	f00a fca5 	bl	800ae1c <puts>
    }

    return best_move;
 80004d2:	68fb      	ldr	r3, [r7, #12]
}
 80004d4:	4618      	mov	r0, r3
 80004d6:	3710      	adds	r7, #16
 80004d8:	46bd      	mov	sp, r7
 80004da:	bd80      	pop	{r7, pc}
 80004dc:	20000e38 	.word	0x20000e38
 80004e0:	20000e3c 	.word	0x20000e3c
 80004e4:	20000004 	.word	0x20000004
 80004e8:	0800be40 	.word	0x0800be40

080004ec <reset_board>:
    .ai_colour      = C_YELLOW,
    .premove_colour = C_LIGHT_CORAL
};

/* Reset the board: fill all cells with empty (0) */
void reset_board() {
 80004ec:	b480      	push	{r7}
 80004ee:	b083      	sub	sp, #12
 80004f0:	af00      	add	r7, sp, #0
    for (int i = 0; i < ROWS; i++) {
 80004f2:	2300      	movs	r3, #0
 80004f4:	607b      	str	r3, [r7, #4]
 80004f6:	e017      	b.n	8000528 <reset_board+0x3c>
        for (int j = 0; j < COLS; j++) {
 80004f8:	2300      	movs	r3, #0
 80004fa:	603b      	str	r3, [r7, #0]
 80004fc:	e00e      	b.n	800051c <reset_board+0x30>
            game.board[i][j] = game.PLAYER_EMPTY;
 80004fe:	4b0f      	ldr	r3, [pc, #60]	; (800053c <reset_board+0x50>)
 8000500:	f8d3 10a8 	ldr.w	r1, [r3, #168]	; 0xa8
 8000504:	480d      	ldr	r0, [pc, #52]	; (800053c <reset_board+0x50>)
 8000506:	687a      	ldr	r2, [r7, #4]
 8000508:	4613      	mov	r3, r2
 800050a:	00db      	lsls	r3, r3, #3
 800050c:	1a9b      	subs	r3, r3, r2
 800050e:	683a      	ldr	r2, [r7, #0]
 8000510:	4413      	add	r3, r2
 8000512:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
        for (int j = 0; j < COLS; j++) {
 8000516:	683b      	ldr	r3, [r7, #0]
 8000518:	3301      	adds	r3, #1
 800051a:	603b      	str	r3, [r7, #0]
 800051c:	683b      	ldr	r3, [r7, #0]
 800051e:	2b06      	cmp	r3, #6
 8000520:	dded      	ble.n	80004fe <reset_board+0x12>
    for (int i = 0; i < ROWS; i++) {
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	3301      	adds	r3, #1
 8000526:	607b      	str	r3, [r7, #4]
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	2b05      	cmp	r3, #5
 800052c:	dde4      	ble.n	80004f8 <reset_board+0xc>
        }
    }
}
 800052e:	bf00      	nop
 8000530:	bf00      	nop
 8000532:	370c      	adds	r7, #12
 8000534:	46bd      	mov	sp, r7
 8000536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053a:	4770      	bx	lr
 800053c:	2000000c 	.word	0x2000000c

08000540 <printf_render>:

/* Print the board in text form (for debugging) */
void printf_render() {
 8000540:	b580      	push	{r7, lr}
 8000542:	b082      	sub	sp, #8
 8000544:	af00      	add	r7, sp, #0
    // Print from top row (ROW-1) downwards
    for (int row = ROWS - 1; row >= 0; row--) {
 8000546:	2305      	movs	r3, #5
 8000548:	607b      	str	r3, [r7, #4]
 800054a:	e030      	b.n	80005ae <printf_render+0x6e>
        printf("|");
 800054c:	207c      	movs	r0, #124	; 0x7c
 800054e:	f00a fbe1 	bl	800ad14 <putchar>

        for (int col = 0; col < COLS; col++) {
 8000552:	2300      	movs	r3, #0
 8000554:	603b      	str	r3, [r7, #0]
 8000556:	e021      	b.n	800059c <printf_render+0x5c>
            if (game.board[row][col] == game.PLAYER_EMPTY) {
 8000558:	491a      	ldr	r1, [pc, #104]	; (80005c4 <printf_render+0x84>)
 800055a:	687a      	ldr	r2, [r7, #4]
 800055c:	4613      	mov	r3, r2
 800055e:	00db      	lsls	r3, r3, #3
 8000560:	1a9b      	subs	r3, r3, r2
 8000562:	683a      	ldr	r2, [r7, #0]
 8000564:	4413      	add	r3, r2
 8000566:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 800056a:	4b16      	ldr	r3, [pc, #88]	; (80005c4 <printf_render+0x84>)
 800056c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8000570:	429a      	cmp	r2, r3
 8000572:	d103      	bne.n	800057c <printf_render+0x3c>
                printf(" |");  // empty cell
 8000574:	4814      	ldr	r0, [pc, #80]	; (80005c8 <printf_render+0x88>)
 8000576:	f00a fbb5 	bl	800ace4 <iprintf>
 800057a:	e00c      	b.n	8000596 <printf_render+0x56>
            } else {
                printf("%d|", game.board[row][col]);  // occupied cell
 800057c:	4911      	ldr	r1, [pc, #68]	; (80005c4 <printf_render+0x84>)
 800057e:	687a      	ldr	r2, [r7, #4]
 8000580:	4613      	mov	r3, r2
 8000582:	00db      	lsls	r3, r3, #3
 8000584:	1a9b      	subs	r3, r3, r2
 8000586:	683a      	ldr	r2, [r7, #0]
 8000588:	4413      	add	r3, r2
 800058a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800058e:	4619      	mov	r1, r3
 8000590:	480e      	ldr	r0, [pc, #56]	; (80005cc <printf_render+0x8c>)
 8000592:	f00a fba7 	bl	800ace4 <iprintf>
        for (int col = 0; col < COLS; col++) {
 8000596:	683b      	ldr	r3, [r7, #0]
 8000598:	3301      	adds	r3, #1
 800059a:	603b      	str	r3, [r7, #0]
 800059c:	683b      	ldr	r3, [r7, #0]
 800059e:	2b06      	cmp	r3, #6
 80005a0:	ddda      	ble.n	8000558 <printf_render+0x18>
            }
        }
        printf("\n");
 80005a2:	200a      	movs	r0, #10
 80005a4:	f00a fbb6 	bl	800ad14 <putchar>
    for (int row = ROWS - 1; row >= 0; row--) {
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	3b01      	subs	r3, #1
 80005ac:	607b      	str	r3, [r7, #4]
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	dacb      	bge.n	800054c <printf_render+0xc>
    }
    printf(" 1 2 3 4 5 6 7\n");
 80005b4:	4806      	ldr	r0, [pc, #24]	; (80005d0 <printf_render+0x90>)
 80005b6:	f00a fc31 	bl	800ae1c <puts>
}
 80005ba:	bf00      	nop
 80005bc:	3708      	adds	r7, #8
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	bf00      	nop
 80005c4:	2000000c 	.word	0x2000000c
 80005c8:	0800be58 	.word	0x0800be58
 80005cc:	0800be5c 	.word	0x0800be5c
 80005d0:	0800be60 	.word	0x0800be60

080005d4 <check_if_valid>:

/* Check if a column is valid (not full) */
int check_if_valid(int col) {
 80005d4:	b480      	push	{r7}
 80005d6:	b083      	sub	sp, #12
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
    return (game.board[ROWS - 1][col] == game.PLAYER_EMPTY);
 80005dc:	4a09      	ldr	r2, [pc, #36]	; (8000604 <check_if_valid+0x30>)
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	3323      	adds	r3, #35	; 0x23
 80005e2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80005e6:	4b07      	ldr	r3, [pc, #28]	; (8000604 <check_if_valid+0x30>)
 80005e8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80005ec:	429a      	cmp	r2, r3
 80005ee:	bf0c      	ite	eq
 80005f0:	2301      	moveq	r3, #1
 80005f2:	2300      	movne	r3, #0
 80005f4:	b2db      	uxtb	r3, r3
}
 80005f6:	4618      	mov	r0, r3
 80005f8:	370c      	adds	r7, #12
 80005fa:	46bd      	mov	sp, r7
 80005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop
 8000604:	2000000c 	.word	0x2000000c

08000608 <make_move>:

/* Place a piece in the given column for the given player */
int make_move(int col, int player) {
 8000608:	b580      	push	{r7, lr}
 800060a:	b084      	sub	sp, #16
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
 8000610:	6039      	str	r1, [r7, #0]
    if (check_if_valid(col)) {
 8000612:	6878      	ldr	r0, [r7, #4]
 8000614:	f7ff ffde 	bl	80005d4 <check_if_valid>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	d023      	beq.n	8000666 <make_move+0x5e>
        for (int row = 0; row < ROWS; row++) {
 800061e:	2300      	movs	r3, #0
 8000620:	60fb      	str	r3, [r7, #12]
 8000622:	e01c      	b.n	800065e <make_move+0x56>
            if (game.board[row][col] == game.PLAYER_EMPTY) {
 8000624:	4914      	ldr	r1, [pc, #80]	; (8000678 <make_move+0x70>)
 8000626:	68fa      	ldr	r2, [r7, #12]
 8000628:	4613      	mov	r3, r2
 800062a:	00db      	lsls	r3, r3, #3
 800062c:	1a9b      	subs	r3, r3, r2
 800062e:	687a      	ldr	r2, [r7, #4]
 8000630:	4413      	add	r3, r2
 8000632:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8000636:	4b10      	ldr	r3, [pc, #64]	; (8000678 <make_move+0x70>)
 8000638:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800063c:	429a      	cmp	r2, r3
 800063e:	d10b      	bne.n	8000658 <make_move+0x50>
                game.board[row][col] = player;
 8000640:	490d      	ldr	r1, [pc, #52]	; (8000678 <make_move+0x70>)
 8000642:	68fa      	ldr	r2, [r7, #12]
 8000644:	4613      	mov	r3, r2
 8000646:	00db      	lsls	r3, r3, #3
 8000648:	1a9b      	subs	r3, r3, r2
 800064a:	687a      	ldr	r2, [r7, #4]
 800064c:	4413      	add	r3, r2
 800064e:	683a      	ldr	r2, [r7, #0]
 8000650:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                return 1;  // success
 8000654:	2301      	movs	r3, #1
 8000656:	e00b      	b.n	8000670 <make_move+0x68>
        for (int row = 0; row < ROWS; row++) {
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	3301      	adds	r3, #1
 800065c:	60fb      	str	r3, [r7, #12]
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	2b05      	cmp	r3, #5
 8000662:	dddf      	ble.n	8000624 <make_move+0x1c>
 8000664:	e003      	b.n	800066e <make_move+0x66>
            }
        }
    } else {
        printf("Error in make_move: column %d is full\n", col);
 8000666:	6879      	ldr	r1, [r7, #4]
 8000668:	4804      	ldr	r0, [pc, #16]	; (800067c <make_move+0x74>)
 800066a:	f00a fb3b 	bl	800ace4 <iprintf>
    }
    return 0;  // failure
 800066e:	2300      	movs	r3, #0
}
 8000670:	4618      	mov	r0, r3
 8000672:	3710      	adds	r7, #16
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}
 8000678:	2000000c 	.word	0x2000000c
 800067c:	0800be70 	.word	0x0800be70

08000680 <subtract_move>:

/* Undo the most recent move in a column */
int subtract_move(int col) {
 8000680:	b580      	push	{r7, lr}
 8000682:	b084      	sub	sp, #16
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
    if (game.board[ROWS - 1][col] != game.PLAYER_EMPTY) {
 8000688:	4a20      	ldr	r2, [pc, #128]	; (800070c <subtract_move+0x8c>)
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	3323      	adds	r3, #35	; 0x23
 800068e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000692:	4b1e      	ldr	r3, [pc, #120]	; (800070c <subtract_move+0x8c>)
 8000694:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8000698:	429a      	cmp	r2, r3
 800069a:	d009      	beq.n	80006b0 <subtract_move+0x30>
        game.board[ROWS - 1][col] = game.PLAYER_EMPTY;
 800069c:	4b1b      	ldr	r3, [pc, #108]	; (800070c <subtract_move+0x8c>)
 800069e:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 80006a2:	491a      	ldr	r1, [pc, #104]	; (800070c <subtract_move+0x8c>)
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	3323      	adds	r3, #35	; 0x23
 80006a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        return 1;
 80006ac:	2301      	movs	r3, #1
 80006ae:	e029      	b.n	8000704 <subtract_move+0x84>
    }

    for (int row = 0; row < ROWS; row++) {
 80006b0:	2300      	movs	r3, #0
 80006b2:	60fb      	str	r3, [r7, #12]
 80006b4:	e01f      	b.n	80006f6 <subtract_move+0x76>
        if (game.board[row][col] == game.PLAYER_EMPTY) {
 80006b6:	4915      	ldr	r1, [pc, #84]	; (800070c <subtract_move+0x8c>)
 80006b8:	68fa      	ldr	r2, [r7, #12]
 80006ba:	4613      	mov	r3, r2
 80006bc:	00db      	lsls	r3, r3, #3
 80006be:	1a9b      	subs	r3, r3, r2
 80006c0:	687a      	ldr	r2, [r7, #4]
 80006c2:	4413      	add	r3, r2
 80006c4:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 80006c8:	4b10      	ldr	r3, [pc, #64]	; (800070c <subtract_move+0x8c>)
 80006ca:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80006ce:	429a      	cmp	r2, r3
 80006d0:	d10e      	bne.n	80006f0 <subtract_move+0x70>
            game.board[row - 1][col] = game.PLAYER_EMPTY;
 80006d2:	68fb      	ldr	r3, [r7, #12]
 80006d4:	1e5a      	subs	r2, r3, #1
 80006d6:	4b0d      	ldr	r3, [pc, #52]	; (800070c <subtract_move+0x8c>)
 80006d8:	f8d3 10a8 	ldr.w	r1, [r3, #168]	; 0xa8
 80006dc:	480b      	ldr	r0, [pc, #44]	; (800070c <subtract_move+0x8c>)
 80006de:	4613      	mov	r3, r2
 80006e0:	00db      	lsls	r3, r3, #3
 80006e2:	1a9b      	subs	r3, r3, r2
 80006e4:	687a      	ldr	r2, [r7, #4]
 80006e6:	4413      	add	r3, r2
 80006e8:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
            return 1;
 80006ec:	2301      	movs	r3, #1
 80006ee:	e009      	b.n	8000704 <subtract_move+0x84>
    for (int row = 0; row < ROWS; row++) {
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	3301      	adds	r3, #1
 80006f4:	60fb      	str	r3, [r7, #12]
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	2b05      	cmp	r3, #5
 80006fa:	dddc      	ble.n	80006b6 <subtract_move+0x36>
        }
    }

    printf("Error in subtract_move!\n");
 80006fc:	4804      	ldr	r0, [pc, #16]	; (8000710 <subtract_move+0x90>)
 80006fe:	f00a fb8d 	bl	800ae1c <puts>
    return 0;
 8000702:	2300      	movs	r3, #0
}
 8000704:	4618      	mov	r0, r3
 8000706:	3710      	adds	r7, #16
 8000708:	46bd      	mov	sp, r7
 800070a:	bd80      	pop	{r7, pc}
 800070c:	2000000c 	.word	0x2000000c
 8000710:	0800be98 	.word	0x0800be98

08000714 <got_human_move>:

/* Get human move from keyboard input */
int got_human_move(int* human_move) {
 8000714:	b580      	push	{r7, lr}
 8000716:	b084      	sub	sp, #16
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
    /*
     * If OK is pressed → return 1 and save move
     * Otherwise → update pre-move cursor and return 0
     */
    buttons_enum_t pressed_key = KBD_get_pressed_button();
 800071c:	f007 fb8a 	bl	8007e34 <KBD_get_pressed_button>
 8000720:	4603      	mov	r3, r0
 8000722:	72fb      	strb	r3, [r7, #11]

    switch (pressed_key) {
 8000724:	7afb      	ldrb	r3, [r7, #11]
 8000726:	2b03      	cmp	r3, #3
 8000728:	d006      	beq.n	8000738 <got_human_move+0x24>
 800072a:	2b03      	cmp	r3, #3
 800072c:	dc16      	bgt.n	800075c <got_human_move+0x48>
 800072e:	2b00      	cmp	r3, #0
 8000730:	d00e      	beq.n	8000750 <got_human_move+0x3c>
 8000732:	2b02      	cmp	r3, #2
 8000734:	d006      	beq.n	8000744 <got_human_move+0x30>
        case BTN_OK:
            delete_pre_move();
            KBD_flush();
            return 1;
        default:
            break;
 8000736:	e011      	b.n	800075c <got_human_move+0x48>
            (*human_move)--;
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	1e5a      	subs	r2, r3, #1
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	601a      	str	r2, [r3, #0]
            break;
 8000742:	e00c      	b.n	800075e <got_human_move+0x4a>
            (*human_move)++;
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	1c5a      	adds	r2, r3, #1
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	601a      	str	r2, [r3, #0]
            break;
 800074e:	e006      	b.n	800075e <got_human_move+0x4a>
            delete_pre_move();
 8000750:	f000 f840 	bl	80007d4 <delete_pre_move>
            KBD_flush();
 8000754:	f007 fb84 	bl	8007e60 <KBD_flush>
            return 1;
 8000758:	2301      	movs	r3, #1
 800075a:	e035      	b.n	80007c8 <got_human_move+0xb4>
            break;
 800075c:	bf00      	nop
    }

    // Delete previous pre-move
    delete_pre_move();
 800075e:	f000 f839 	bl	80007d4 <delete_pre_move>

    // Keep human_move within [0..6], skip full columns
    for (int i = 0; i < COLS; i++) {
 8000762:	2300      	movs	r3, #0
 8000764:	60fb      	str	r3, [r7, #12]
 8000766:	e01e      	b.n	80007a6 <got_human_move+0x92>
        if (*human_move < 0) {
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	2b00      	cmp	r3, #0
 800076e:	da03      	bge.n	8000778 <got_human_move+0x64>
            *human_move = COLS - 1;
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	2206      	movs	r2, #6
 8000774:	601a      	str	r2, [r3, #0]
 8000776:	e006      	b.n	8000786 <got_human_move+0x72>
        } else if (*human_move >= COLS) {
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	2b06      	cmp	r3, #6
 800077e:	dd02      	ble.n	8000786 <got_human_move+0x72>
            *human_move = 0;
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	2200      	movs	r2, #0
 8000784:	601a      	str	r2, [r3, #0]
        }

        if (check_if_valid(*human_move)) {
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	4618      	mov	r0, r3
 800078c:	f7ff ff22 	bl	80005d4 <check_if_valid>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d10b      	bne.n	80007ae <got_human_move+0x9a>
            break;  // found valid move
        } else {
            (*human_move)++;
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	1c5a      	adds	r2, r3, #1
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < COLS; i++) {
 80007a0:	68fb      	ldr	r3, [r7, #12]
 80007a2:	3301      	adds	r3, #1
 80007a4:	60fb      	str	r3, [r7, #12]
 80007a6:	68fb      	ldr	r3, [r7, #12]
 80007a8:	2b06      	cmp	r3, #6
 80007aa:	dddd      	ble.n	8000768 <got_human_move+0x54>
 80007ac:	e000      	b.n	80007b0 <got_human_move+0x9c>
            break;  // found valid move
 80007ae:	bf00      	nop
        }
    }

    // Place pre-move and render
    make_move(*human_move, game.PLAYER_PREMOVE);
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	4a06      	ldr	r2, [pc, #24]	; (80007d0 <got_human_move+0xbc>)
 80007b6:	f8d2 20b4 	ldr.w	r2, [r2, #180]	; 0xb4
 80007ba:	4611      	mov	r1, r2
 80007bc:	4618      	mov	r0, r3
 80007be:	f7ff ff23 	bl	8000608 <make_move>
    render_pieces();
 80007c2:	f000 fb0b 	bl	8000ddc <render_pieces>

    return 0;  // OK not pressed
 80007c6:	2300      	movs	r3, #0
}
 80007c8:	4618      	mov	r0, r3
 80007ca:	3710      	adds	r7, #16
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	2000000c 	.word	0x2000000c

080007d4 <delete_pre_move>:

/* Remove all pre-moves from the board */
void delete_pre_move(void) {
 80007d4:	b480      	push	{r7}
 80007d6:	b083      	sub	sp, #12
 80007d8:	af00      	add	r7, sp, #0
    for (int col = 0; col < COLS; col++) {
 80007da:	2300      	movs	r3, #0
 80007dc:	607b      	str	r3, [r7, #4]
 80007de:	e025      	b.n	800082c <delete_pre_move+0x58>
        for (int row = 0; row < ROWS; row++) {
 80007e0:	2300      	movs	r3, #0
 80007e2:	603b      	str	r3, [r7, #0]
 80007e4:	e01c      	b.n	8000820 <delete_pre_move+0x4c>
            if (game.board[row][col] == game.PLAYER_PREMOVE) {
 80007e6:	4916      	ldr	r1, [pc, #88]	; (8000840 <delete_pre_move+0x6c>)
 80007e8:	683a      	ldr	r2, [r7, #0]
 80007ea:	4613      	mov	r3, r2
 80007ec:	00db      	lsls	r3, r3, #3
 80007ee:	1a9b      	subs	r3, r3, r2
 80007f0:	687a      	ldr	r2, [r7, #4]
 80007f2:	4413      	add	r3, r2
 80007f4:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 80007f8:	4b11      	ldr	r3, [pc, #68]	; (8000840 <delete_pre_move+0x6c>)
 80007fa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80007fe:	429a      	cmp	r2, r3
 8000800:	d10b      	bne.n	800081a <delete_pre_move+0x46>
                game.board[row][col] = game.PLAYER_EMPTY;
 8000802:	4b0f      	ldr	r3, [pc, #60]	; (8000840 <delete_pre_move+0x6c>)
 8000804:	f8d3 10a8 	ldr.w	r1, [r3, #168]	; 0xa8
 8000808:	480d      	ldr	r0, [pc, #52]	; (8000840 <delete_pre_move+0x6c>)
 800080a:	683a      	ldr	r2, [r7, #0]
 800080c:	4613      	mov	r3, r2
 800080e:	00db      	lsls	r3, r3, #3
 8000810:	1a9b      	subs	r3, r3, r2
 8000812:	687a      	ldr	r2, [r7, #4]
 8000814:	4413      	add	r3, r2
 8000816:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
        for (int row = 0; row < ROWS; row++) {
 800081a:	683b      	ldr	r3, [r7, #0]
 800081c:	3301      	adds	r3, #1
 800081e:	603b      	str	r3, [r7, #0]
 8000820:	683b      	ldr	r3, [r7, #0]
 8000822:	2b05      	cmp	r3, #5
 8000824:	dddf      	ble.n	80007e6 <delete_pre_move+0x12>
    for (int col = 0; col < COLS; col++) {
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	3301      	adds	r3, #1
 800082a:	607b      	str	r3, [r7, #4]
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	2b06      	cmp	r3, #6
 8000830:	ddd6      	ble.n	80007e0 <delete_pre_move+0xc>
            }
        }
    }
}
 8000832:	bf00      	nop
 8000834:	bf00      	nop
 8000836:	370c      	adds	r7, #12
 8000838:	46bd      	mov	sp, r7
 800083a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083e:	4770      	bx	lr
 8000840:	2000000c 	.word	0x2000000c

08000844 <check_win>:

/* Check if a player has won */
int check_win(int player) {
 8000844:	b480      	push	{r7}
 8000846:	b08b      	sub	sp, #44	; 0x2c
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
    // Horizontal
    for (int row = 0; row < ROWS; row++) {
 800084c:	2300      	movs	r3, #0
 800084e:	627b      	str	r3, [r7, #36]	; 0x24
 8000850:	e040      	b.n	80008d4 <check_win+0x90>
        for (int col = 0; col < COLS - 3; col++) {
 8000852:	2300      	movs	r3, #0
 8000854:	623b      	str	r3, [r7, #32]
 8000856:	e037      	b.n	80008c8 <check_win+0x84>
            if (game.board[row][col]     == player &&
 8000858:	4991      	ldr	r1, [pc, #580]	; (8000aa0 <check_win+0x25c>)
 800085a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800085c:	4613      	mov	r3, r2
 800085e:	00db      	lsls	r3, r3, #3
 8000860:	1a9b      	subs	r3, r3, r2
 8000862:	6a3a      	ldr	r2, [r7, #32]
 8000864:	4413      	add	r3, r2
 8000866:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800086a:	687a      	ldr	r2, [r7, #4]
 800086c:	429a      	cmp	r2, r3
 800086e:	d128      	bne.n	80008c2 <check_win+0x7e>
                game.board[row][col + 1] == player &&
 8000870:	6a3b      	ldr	r3, [r7, #32]
 8000872:	1c59      	adds	r1, r3, #1
 8000874:	488a      	ldr	r0, [pc, #552]	; (8000aa0 <check_win+0x25c>)
 8000876:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000878:	4613      	mov	r3, r2
 800087a:	00db      	lsls	r3, r3, #3
 800087c:	1a9b      	subs	r3, r3, r2
 800087e:	440b      	add	r3, r1
 8000880:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
            if (game.board[row][col]     == player &&
 8000884:	687a      	ldr	r2, [r7, #4]
 8000886:	429a      	cmp	r2, r3
 8000888:	d11b      	bne.n	80008c2 <check_win+0x7e>
                game.board[row][col + 2] == player &&
 800088a:	6a3b      	ldr	r3, [r7, #32]
 800088c:	1c99      	adds	r1, r3, #2
 800088e:	4884      	ldr	r0, [pc, #528]	; (8000aa0 <check_win+0x25c>)
 8000890:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000892:	4613      	mov	r3, r2
 8000894:	00db      	lsls	r3, r3, #3
 8000896:	1a9b      	subs	r3, r3, r2
 8000898:	440b      	add	r3, r1
 800089a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
                game.board[row][col + 1] == player &&
 800089e:	687a      	ldr	r2, [r7, #4]
 80008a0:	429a      	cmp	r2, r3
 80008a2:	d10e      	bne.n	80008c2 <check_win+0x7e>
                game.board[row][col + 3] == player) {
 80008a4:	6a3b      	ldr	r3, [r7, #32]
 80008a6:	1cd9      	adds	r1, r3, #3
 80008a8:	487d      	ldr	r0, [pc, #500]	; (8000aa0 <check_win+0x25c>)
 80008aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80008ac:	4613      	mov	r3, r2
 80008ae:	00db      	lsls	r3, r3, #3
 80008b0:	1a9b      	subs	r3, r3, r2
 80008b2:	440b      	add	r3, r1
 80008b4:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
                game.board[row][col + 2] == player &&
 80008b8:	687a      	ldr	r2, [r7, #4]
 80008ba:	429a      	cmp	r2, r3
 80008bc:	d101      	bne.n	80008c2 <check_win+0x7e>
                return 1;
 80008be:	2301      	movs	r3, #1
 80008c0:	e0e7      	b.n	8000a92 <check_win+0x24e>
        for (int col = 0; col < COLS - 3; col++) {
 80008c2:	6a3b      	ldr	r3, [r7, #32]
 80008c4:	3301      	adds	r3, #1
 80008c6:	623b      	str	r3, [r7, #32]
 80008c8:	6a3b      	ldr	r3, [r7, #32]
 80008ca:	2b03      	cmp	r3, #3
 80008cc:	ddc4      	ble.n	8000858 <check_win+0x14>
    for (int row = 0; row < ROWS; row++) {
 80008ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008d0:	3301      	adds	r3, #1
 80008d2:	627b      	str	r3, [r7, #36]	; 0x24
 80008d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008d6:	2b05      	cmp	r3, #5
 80008d8:	ddbb      	ble.n	8000852 <check_win+0xe>
            }
        }
    }

    // Vertical
    for (int row = 0; row < ROWS - 3; row++) {
 80008da:	2300      	movs	r3, #0
 80008dc:	61fb      	str	r3, [r7, #28]
 80008de:	e040      	b.n	8000962 <check_win+0x11e>
        for (int col = 0; col < COLS; col++) {
 80008e0:	2300      	movs	r3, #0
 80008e2:	61bb      	str	r3, [r7, #24]
 80008e4:	e037      	b.n	8000956 <check_win+0x112>
            if (game.board[row][col]     == player &&
 80008e6:	496e      	ldr	r1, [pc, #440]	; (8000aa0 <check_win+0x25c>)
 80008e8:	69fa      	ldr	r2, [r7, #28]
 80008ea:	4613      	mov	r3, r2
 80008ec:	00db      	lsls	r3, r3, #3
 80008ee:	1a9b      	subs	r3, r3, r2
 80008f0:	69ba      	ldr	r2, [r7, #24]
 80008f2:	4413      	add	r3, r2
 80008f4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80008f8:	687a      	ldr	r2, [r7, #4]
 80008fa:	429a      	cmp	r2, r3
 80008fc:	d128      	bne.n	8000950 <check_win+0x10c>
                game.board[row + 1][col] == player &&
 80008fe:	69fb      	ldr	r3, [r7, #28]
 8000900:	1c5a      	adds	r2, r3, #1
 8000902:	4967      	ldr	r1, [pc, #412]	; (8000aa0 <check_win+0x25c>)
 8000904:	4613      	mov	r3, r2
 8000906:	00db      	lsls	r3, r3, #3
 8000908:	1a9b      	subs	r3, r3, r2
 800090a:	69ba      	ldr	r2, [r7, #24]
 800090c:	4413      	add	r3, r2
 800090e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
            if (game.board[row][col]     == player &&
 8000912:	687a      	ldr	r2, [r7, #4]
 8000914:	429a      	cmp	r2, r3
 8000916:	d11b      	bne.n	8000950 <check_win+0x10c>
                game.board[row + 2][col] == player &&
 8000918:	69fb      	ldr	r3, [r7, #28]
 800091a:	1c9a      	adds	r2, r3, #2
 800091c:	4960      	ldr	r1, [pc, #384]	; (8000aa0 <check_win+0x25c>)
 800091e:	4613      	mov	r3, r2
 8000920:	00db      	lsls	r3, r3, #3
 8000922:	1a9b      	subs	r3, r3, r2
 8000924:	69ba      	ldr	r2, [r7, #24]
 8000926:	4413      	add	r3, r2
 8000928:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
                game.board[row + 1][col] == player &&
 800092c:	687a      	ldr	r2, [r7, #4]
 800092e:	429a      	cmp	r2, r3
 8000930:	d10e      	bne.n	8000950 <check_win+0x10c>
                game.board[row + 3][col] == player) {
 8000932:	69fb      	ldr	r3, [r7, #28]
 8000934:	1cda      	adds	r2, r3, #3
 8000936:	495a      	ldr	r1, [pc, #360]	; (8000aa0 <check_win+0x25c>)
 8000938:	4613      	mov	r3, r2
 800093a:	00db      	lsls	r3, r3, #3
 800093c:	1a9b      	subs	r3, r3, r2
 800093e:	69ba      	ldr	r2, [r7, #24]
 8000940:	4413      	add	r3, r2
 8000942:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
                game.board[row + 2][col] == player &&
 8000946:	687a      	ldr	r2, [r7, #4]
 8000948:	429a      	cmp	r2, r3
 800094a:	d101      	bne.n	8000950 <check_win+0x10c>
                return 1;
 800094c:	2301      	movs	r3, #1
 800094e:	e0a0      	b.n	8000a92 <check_win+0x24e>
        for (int col = 0; col < COLS; col++) {
 8000950:	69bb      	ldr	r3, [r7, #24]
 8000952:	3301      	adds	r3, #1
 8000954:	61bb      	str	r3, [r7, #24]
 8000956:	69bb      	ldr	r3, [r7, #24]
 8000958:	2b06      	cmp	r3, #6
 800095a:	ddc4      	ble.n	80008e6 <check_win+0xa2>
    for (int row = 0; row < ROWS - 3; row++) {
 800095c:	69fb      	ldr	r3, [r7, #28]
 800095e:	3301      	adds	r3, #1
 8000960:	61fb      	str	r3, [r7, #28]
 8000962:	69fb      	ldr	r3, [r7, #28]
 8000964:	2b02      	cmp	r3, #2
 8000966:	ddbb      	ble.n	80008e0 <check_win+0x9c>
            }
        }
    }

    // Diagonal ↘
    for (int row = 0; row < ROWS - 3; row++) {
 8000968:	2300      	movs	r3, #0
 800096a:	617b      	str	r3, [r7, #20]
 800096c:	e043      	b.n	80009f6 <check_win+0x1b2>
        for (int col = 0; col < COLS - 3; col++) {
 800096e:	2300      	movs	r3, #0
 8000970:	613b      	str	r3, [r7, #16]
 8000972:	e03a      	b.n	80009ea <check_win+0x1a6>
            if (game.board[row][col]     == player &&
 8000974:	494a      	ldr	r1, [pc, #296]	; (8000aa0 <check_win+0x25c>)
 8000976:	697a      	ldr	r2, [r7, #20]
 8000978:	4613      	mov	r3, r2
 800097a:	00db      	lsls	r3, r3, #3
 800097c:	1a9b      	subs	r3, r3, r2
 800097e:	693a      	ldr	r2, [r7, #16]
 8000980:	4413      	add	r3, r2
 8000982:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000986:	687a      	ldr	r2, [r7, #4]
 8000988:	429a      	cmp	r2, r3
 800098a:	d12b      	bne.n	80009e4 <check_win+0x1a0>
                game.board[row + 1][col + 1] == player &&
 800098c:	697b      	ldr	r3, [r7, #20]
 800098e:	1c5a      	adds	r2, r3, #1
 8000990:	693b      	ldr	r3, [r7, #16]
 8000992:	1c59      	adds	r1, r3, #1
 8000994:	4842      	ldr	r0, [pc, #264]	; (8000aa0 <check_win+0x25c>)
 8000996:	4613      	mov	r3, r2
 8000998:	00db      	lsls	r3, r3, #3
 800099a:	1a9b      	subs	r3, r3, r2
 800099c:	440b      	add	r3, r1
 800099e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
            if (game.board[row][col]     == player &&
 80009a2:	687a      	ldr	r2, [r7, #4]
 80009a4:	429a      	cmp	r2, r3
 80009a6:	d11d      	bne.n	80009e4 <check_win+0x1a0>
                game.board[row + 2][col + 2] == player &&
 80009a8:	697b      	ldr	r3, [r7, #20]
 80009aa:	1c9a      	adds	r2, r3, #2
 80009ac:	693b      	ldr	r3, [r7, #16]
 80009ae:	1c99      	adds	r1, r3, #2
 80009b0:	483b      	ldr	r0, [pc, #236]	; (8000aa0 <check_win+0x25c>)
 80009b2:	4613      	mov	r3, r2
 80009b4:	00db      	lsls	r3, r3, #3
 80009b6:	1a9b      	subs	r3, r3, r2
 80009b8:	440b      	add	r3, r1
 80009ba:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
                game.board[row + 1][col + 1] == player &&
 80009be:	687a      	ldr	r2, [r7, #4]
 80009c0:	429a      	cmp	r2, r3
 80009c2:	d10f      	bne.n	80009e4 <check_win+0x1a0>
                game.board[row + 3][col + 3] == player) {
 80009c4:	697b      	ldr	r3, [r7, #20]
 80009c6:	1cda      	adds	r2, r3, #3
 80009c8:	693b      	ldr	r3, [r7, #16]
 80009ca:	1cd9      	adds	r1, r3, #3
 80009cc:	4834      	ldr	r0, [pc, #208]	; (8000aa0 <check_win+0x25c>)
 80009ce:	4613      	mov	r3, r2
 80009d0:	00db      	lsls	r3, r3, #3
 80009d2:	1a9b      	subs	r3, r3, r2
 80009d4:	440b      	add	r3, r1
 80009d6:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
                game.board[row + 2][col + 2] == player &&
 80009da:	687a      	ldr	r2, [r7, #4]
 80009dc:	429a      	cmp	r2, r3
 80009de:	d101      	bne.n	80009e4 <check_win+0x1a0>
                return 1;
 80009e0:	2301      	movs	r3, #1
 80009e2:	e056      	b.n	8000a92 <check_win+0x24e>
        for (int col = 0; col < COLS - 3; col++) {
 80009e4:	693b      	ldr	r3, [r7, #16]
 80009e6:	3301      	adds	r3, #1
 80009e8:	613b      	str	r3, [r7, #16]
 80009ea:	693b      	ldr	r3, [r7, #16]
 80009ec:	2b03      	cmp	r3, #3
 80009ee:	ddc1      	ble.n	8000974 <check_win+0x130>
    for (int row = 0; row < ROWS - 3; row++) {
 80009f0:	697b      	ldr	r3, [r7, #20]
 80009f2:	3301      	adds	r3, #1
 80009f4:	617b      	str	r3, [r7, #20]
 80009f6:	697b      	ldr	r3, [r7, #20]
 80009f8:	2b02      	cmp	r3, #2
 80009fa:	ddb8      	ble.n	800096e <check_win+0x12a>
            }
        }
    }

    // Diagonal ↗
    for (int row = ROWS - 1; row >= 3; row--) {
 80009fc:	2305      	movs	r3, #5
 80009fe:	60fb      	str	r3, [r7, #12]
 8000a00:	e043      	b.n	8000a8a <check_win+0x246>
        for (int col = 0; col < COLS - 3; col++) {
 8000a02:	2300      	movs	r3, #0
 8000a04:	60bb      	str	r3, [r7, #8]
 8000a06:	e03a      	b.n	8000a7e <check_win+0x23a>
            if (game.board[row][col]     == player &&
 8000a08:	4925      	ldr	r1, [pc, #148]	; (8000aa0 <check_win+0x25c>)
 8000a0a:	68fa      	ldr	r2, [r7, #12]
 8000a0c:	4613      	mov	r3, r2
 8000a0e:	00db      	lsls	r3, r3, #3
 8000a10:	1a9b      	subs	r3, r3, r2
 8000a12:	68ba      	ldr	r2, [r7, #8]
 8000a14:	4413      	add	r3, r2
 8000a16:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000a1a:	687a      	ldr	r2, [r7, #4]
 8000a1c:	429a      	cmp	r2, r3
 8000a1e:	d12b      	bne.n	8000a78 <check_win+0x234>
                game.board[row - 1][col + 1] == player &&
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	1e5a      	subs	r2, r3, #1
 8000a24:	68bb      	ldr	r3, [r7, #8]
 8000a26:	1c59      	adds	r1, r3, #1
 8000a28:	481d      	ldr	r0, [pc, #116]	; (8000aa0 <check_win+0x25c>)
 8000a2a:	4613      	mov	r3, r2
 8000a2c:	00db      	lsls	r3, r3, #3
 8000a2e:	1a9b      	subs	r3, r3, r2
 8000a30:	440b      	add	r3, r1
 8000a32:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
            if (game.board[row][col]     == player &&
 8000a36:	687a      	ldr	r2, [r7, #4]
 8000a38:	429a      	cmp	r2, r3
 8000a3a:	d11d      	bne.n	8000a78 <check_win+0x234>
                game.board[row - 2][col + 2] == player &&
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	1e9a      	subs	r2, r3, #2
 8000a40:	68bb      	ldr	r3, [r7, #8]
 8000a42:	1c99      	adds	r1, r3, #2
 8000a44:	4816      	ldr	r0, [pc, #88]	; (8000aa0 <check_win+0x25c>)
 8000a46:	4613      	mov	r3, r2
 8000a48:	00db      	lsls	r3, r3, #3
 8000a4a:	1a9b      	subs	r3, r3, r2
 8000a4c:	440b      	add	r3, r1
 8000a4e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
                game.board[row - 1][col + 1] == player &&
 8000a52:	687a      	ldr	r2, [r7, #4]
 8000a54:	429a      	cmp	r2, r3
 8000a56:	d10f      	bne.n	8000a78 <check_win+0x234>
                game.board[row - 3][col + 3] == player) {
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	1eda      	subs	r2, r3, #3
 8000a5c:	68bb      	ldr	r3, [r7, #8]
 8000a5e:	1cd9      	adds	r1, r3, #3
 8000a60:	480f      	ldr	r0, [pc, #60]	; (8000aa0 <check_win+0x25c>)
 8000a62:	4613      	mov	r3, r2
 8000a64:	00db      	lsls	r3, r3, #3
 8000a66:	1a9b      	subs	r3, r3, r2
 8000a68:	440b      	add	r3, r1
 8000a6a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
                game.board[row - 2][col + 2] == player &&
 8000a6e:	687a      	ldr	r2, [r7, #4]
 8000a70:	429a      	cmp	r2, r3
 8000a72:	d101      	bne.n	8000a78 <check_win+0x234>
                return 1;
 8000a74:	2301      	movs	r3, #1
 8000a76:	e00c      	b.n	8000a92 <check_win+0x24e>
        for (int col = 0; col < COLS - 3; col++) {
 8000a78:	68bb      	ldr	r3, [r7, #8]
 8000a7a:	3301      	adds	r3, #1
 8000a7c:	60bb      	str	r3, [r7, #8]
 8000a7e:	68bb      	ldr	r3, [r7, #8]
 8000a80:	2b03      	cmp	r3, #3
 8000a82:	ddc1      	ble.n	8000a08 <check_win+0x1c4>
    for (int row = ROWS - 1; row >= 3; row--) {
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	3b01      	subs	r3, #1
 8000a88:	60fb      	str	r3, [r7, #12]
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	2b02      	cmp	r3, #2
 8000a8e:	dcb8      	bgt.n	8000a02 <check_win+0x1be>
            }
        }
    }

    return 0;  // no winner yet
 8000a90:	2300      	movs	r3, #0
}
 8000a92:	4618      	mov	r0, r3
 8000a94:	372c      	adds	r7, #44	; 0x2c
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop
 8000aa0:	2000000c 	.word	0x2000000c

08000aa4 <check_draw>:

/* Check if the board is full → draw */
int check_draw(void) {
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0
    for (int col = 0; col < COLS; col++) {
 8000aaa:	2300      	movs	r3, #0
 8000aac:	607b      	str	r3, [r7, #4]
 8000aae:	e00e      	b.n	8000ace <check_draw+0x2a>
        if (game.board[ROWS - 1][col] == game.PLAYER_EMPTY) {
 8000ab0:	4a0c      	ldr	r2, [pc, #48]	; (8000ae4 <check_draw+0x40>)
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	3323      	adds	r3, #35	; 0x23
 8000ab6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000aba:	4b0a      	ldr	r3, [pc, #40]	; (8000ae4 <check_draw+0x40>)
 8000abc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8000ac0:	429a      	cmp	r2, r3
 8000ac2:	d101      	bne.n	8000ac8 <check_draw+0x24>
            return 0;  // still space left
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	e009      	b.n	8000adc <check_draw+0x38>
    for (int col = 0; col < COLS; col++) {
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	3301      	adds	r3, #1
 8000acc:	607b      	str	r3, [r7, #4]
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	2b06      	cmp	r3, #6
 8000ad2:	dded      	ble.n	8000ab0 <check_draw+0xc>
        }
    }
    printf("Draw\n");
 8000ad4:	4804      	ldr	r0, [pc, #16]	; (8000ae8 <check_draw+0x44>)
 8000ad6:	f00a f9a1 	bl	800ae1c <puts>
    return 1;
 8000ada:	2301      	movs	r3, #1
}
 8000adc:	4618      	mov	r0, r3
 8000ade:	3708      	adds	r7, #8
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	2000000c 	.word	0x2000000c
 8000ae8:	0800beb0 	.word	0x0800beb0

08000aec <get_state>:

/* Convert current board state into feature vector for AI */
int get_state(ai_i8* state) {
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b088      	sub	sp, #32
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
    int i = 0;
 8000af4:	2300      	movs	r3, #0
 8000af6:	61fb      	str	r3, [r7, #28]

    // Encode board (one-hot: empty, AI, human)
    for (int row = 0; row < ROWS; row++) {
 8000af8:	2300      	movs	r3, #0
 8000afa:	61bb      	str	r3, [r7, #24]
 8000afc:	e06d      	b.n	8000bda <get_state+0xee>
        for (int col = 0; col < COLS; col++) {
 8000afe:	2300      	movs	r3, #0
 8000b00:	617b      	str	r3, [r7, #20]
 8000b02:	e064      	b.n	8000bce <get_state+0xe2>
            if (game.board[row][col] == game.PLAYER_EMPTY) {
 8000b04:	4979      	ldr	r1, [pc, #484]	; (8000cec <get_state+0x200>)
 8000b06:	69ba      	ldr	r2, [r7, #24]
 8000b08:	4613      	mov	r3, r2
 8000b0a:	00db      	lsls	r3, r3, #3
 8000b0c:	1a9b      	subs	r3, r3, r2
 8000b0e:	697a      	ldr	r2, [r7, #20]
 8000b10:	4413      	add	r3, r2
 8000b12:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8000b16:	4b75      	ldr	r3, [pc, #468]	; (8000cec <get_state+0x200>)
 8000b18:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8000b1c:	429a      	cmp	r2, r3
 8000b1e:	d111      	bne.n	8000b44 <get_state+0x58>
                state[i]   = 1; state[i+1] = 0; state[i+2] = 0;
 8000b20:	69fb      	ldr	r3, [r7, #28]
 8000b22:	687a      	ldr	r2, [r7, #4]
 8000b24:	4413      	add	r3, r2
 8000b26:	2201      	movs	r2, #1
 8000b28:	701a      	strb	r2, [r3, #0]
 8000b2a:	69fb      	ldr	r3, [r7, #28]
 8000b2c:	3301      	adds	r3, #1
 8000b2e:	687a      	ldr	r2, [r7, #4]
 8000b30:	4413      	add	r3, r2
 8000b32:	2200      	movs	r2, #0
 8000b34:	701a      	strb	r2, [r3, #0]
 8000b36:	69fb      	ldr	r3, [r7, #28]
 8000b38:	3302      	adds	r3, #2
 8000b3a:	687a      	ldr	r2, [r7, #4]
 8000b3c:	4413      	add	r3, r2
 8000b3e:	2200      	movs	r2, #0
 8000b40:	701a      	strb	r2, [r3, #0]
 8000b42:	e03e      	b.n	8000bc2 <get_state+0xd6>
            } else if (game.board[row][col] == game.PLAYER_AI) {
 8000b44:	4969      	ldr	r1, [pc, #420]	; (8000cec <get_state+0x200>)
 8000b46:	69ba      	ldr	r2, [r7, #24]
 8000b48:	4613      	mov	r3, r2
 8000b4a:	00db      	lsls	r3, r3, #3
 8000b4c:	1a9b      	subs	r3, r3, r2
 8000b4e:	697a      	ldr	r2, [r7, #20]
 8000b50:	4413      	add	r3, r2
 8000b52:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8000b56:	4b65      	ldr	r3, [pc, #404]	; (8000cec <get_state+0x200>)
 8000b58:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8000b5c:	429a      	cmp	r2, r3
 8000b5e:	d111      	bne.n	8000b84 <get_state+0x98>
                state[i]   = 0; state[i+1] = 1; state[i+2] = 0;
 8000b60:	69fb      	ldr	r3, [r7, #28]
 8000b62:	687a      	ldr	r2, [r7, #4]
 8000b64:	4413      	add	r3, r2
 8000b66:	2200      	movs	r2, #0
 8000b68:	701a      	strb	r2, [r3, #0]
 8000b6a:	69fb      	ldr	r3, [r7, #28]
 8000b6c:	3301      	adds	r3, #1
 8000b6e:	687a      	ldr	r2, [r7, #4]
 8000b70:	4413      	add	r3, r2
 8000b72:	2201      	movs	r2, #1
 8000b74:	701a      	strb	r2, [r3, #0]
 8000b76:	69fb      	ldr	r3, [r7, #28]
 8000b78:	3302      	adds	r3, #2
 8000b7a:	687a      	ldr	r2, [r7, #4]
 8000b7c:	4413      	add	r3, r2
 8000b7e:	2200      	movs	r2, #0
 8000b80:	701a      	strb	r2, [r3, #0]
 8000b82:	e01e      	b.n	8000bc2 <get_state+0xd6>
            } else if (game.board[row][col] == game.PLAYER_HUMAN) {
 8000b84:	4959      	ldr	r1, [pc, #356]	; (8000cec <get_state+0x200>)
 8000b86:	69ba      	ldr	r2, [r7, #24]
 8000b88:	4613      	mov	r3, r2
 8000b8a:	00db      	lsls	r3, r3, #3
 8000b8c:	1a9b      	subs	r3, r3, r2
 8000b8e:	697a      	ldr	r2, [r7, #20]
 8000b90:	4413      	add	r3, r2
 8000b92:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8000b96:	4b55      	ldr	r3, [pc, #340]	; (8000cec <get_state+0x200>)
 8000b98:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8000b9c:	429a      	cmp	r2, r3
 8000b9e:	d110      	bne.n	8000bc2 <get_state+0xd6>
                state[i]   = 0; state[i+1] = 0; state[i+2] = 1;
 8000ba0:	69fb      	ldr	r3, [r7, #28]
 8000ba2:	687a      	ldr	r2, [r7, #4]
 8000ba4:	4413      	add	r3, r2
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	701a      	strb	r2, [r3, #0]
 8000baa:	69fb      	ldr	r3, [r7, #28]
 8000bac:	3301      	adds	r3, #1
 8000bae:	687a      	ldr	r2, [r7, #4]
 8000bb0:	4413      	add	r3, r2
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	701a      	strb	r2, [r3, #0]
 8000bb6:	69fb      	ldr	r3, [r7, #28]
 8000bb8:	3302      	adds	r3, #2
 8000bba:	687a      	ldr	r2, [r7, #4]
 8000bbc:	4413      	add	r3, r2
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	701a      	strb	r2, [r3, #0]
            }
            i += 3;
 8000bc2:	69fb      	ldr	r3, [r7, #28]
 8000bc4:	3303      	adds	r3, #3
 8000bc6:	61fb      	str	r3, [r7, #28]
        for (int col = 0; col < COLS; col++) {
 8000bc8:	697b      	ldr	r3, [r7, #20]
 8000bca:	3301      	adds	r3, #1
 8000bcc:	617b      	str	r3, [r7, #20]
 8000bce:	697b      	ldr	r3, [r7, #20]
 8000bd0:	2b06      	cmp	r3, #6
 8000bd2:	dd97      	ble.n	8000b04 <get_state+0x18>
    for (int row = 0; row < ROWS; row++) {
 8000bd4:	69bb      	ldr	r3, [r7, #24]
 8000bd6:	3301      	adds	r3, #1
 8000bd8:	61bb      	str	r3, [r7, #24]
 8000bda:	69bb      	ldr	r3, [r7, #24]
 8000bdc:	2b05      	cmp	r3, #5
 8000bde:	dd8e      	ble.n	8000afe <get_state+0x12>
        }
    }

    // Encode valid moves
    for (int col = 0; col < COLS; col++) {
 8000be0:	2300      	movs	r3, #0
 8000be2:	613b      	str	r3, [r7, #16]
 8000be4:	e013      	b.n	8000c0e <get_state+0x122>
        state[i++] = check_if_valid(col) ? 1 : 0;
 8000be6:	6938      	ldr	r0, [r7, #16]
 8000be8:	f7ff fcf4 	bl	80005d4 <check_if_valid>
 8000bec:	4603      	mov	r3, r0
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	bf14      	ite	ne
 8000bf2:	2301      	movne	r3, #1
 8000bf4:	2300      	moveq	r3, #0
 8000bf6:	b2d9      	uxtb	r1, r3
 8000bf8:	69fb      	ldr	r3, [r7, #28]
 8000bfa:	1c5a      	adds	r2, r3, #1
 8000bfc:	61fa      	str	r2, [r7, #28]
 8000bfe:	461a      	mov	r2, r3
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	4413      	add	r3, r2
 8000c04:	b24a      	sxtb	r2, r1
 8000c06:	701a      	strb	r2, [r3, #0]
    for (int col = 0; col < COLS; col++) {
 8000c08:	693b      	ldr	r3, [r7, #16]
 8000c0a:	3301      	adds	r3, #1
 8000c0c:	613b      	str	r3, [r7, #16]
 8000c0e:	693b      	ldr	r3, [r7, #16]
 8000c10:	2b06      	cmp	r3, #6
 8000c12:	dde8      	ble.n	8000be6 <get_state+0xfa>
    }

    // Encode blocking moves
    for (int col = 0; col < COLS; col++) {
 8000c14:	2300      	movs	r3, #0
 8000c16:	60fb      	str	r3, [r7, #12]
 8000c18:	e02c      	b.n	8000c74 <get_state+0x188>
        if (check_if_valid(col)) {
 8000c1a:	68f8      	ldr	r0, [r7, #12]
 8000c1c:	f7ff fcda 	bl	80005d4 <check_if_valid>
 8000c20:	4603      	mov	r3, r0
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d01b      	beq.n	8000c5e <get_state+0x172>
            make_move(col, game.PLAYER_HUMAN);
 8000c26:	4b31      	ldr	r3, [pc, #196]	; (8000cec <get_state+0x200>)
 8000c28:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	68f8      	ldr	r0, [r7, #12]
 8000c30:	f7ff fcea 	bl	8000608 <make_move>
            state[i] = check_win(game.PLAYER_HUMAN) ? 1 : 0;
 8000c34:	4b2d      	ldr	r3, [pc, #180]	; (8000cec <get_state+0x200>)
 8000c36:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f7ff fe02 	bl	8000844 <check_win>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	bf14      	ite	ne
 8000c46:	2301      	movne	r3, #1
 8000c48:	2300      	moveq	r3, #0
 8000c4a:	b2d9      	uxtb	r1, r3
 8000c4c:	69fb      	ldr	r3, [r7, #28]
 8000c4e:	687a      	ldr	r2, [r7, #4]
 8000c50:	4413      	add	r3, r2
 8000c52:	b24a      	sxtb	r2, r1
 8000c54:	701a      	strb	r2, [r3, #0]
            subtract_move(col);
 8000c56:	68f8      	ldr	r0, [r7, #12]
 8000c58:	f7ff fd12 	bl	8000680 <subtract_move>
 8000c5c:	e004      	b.n	8000c68 <get_state+0x17c>
        } else {
            state[i] = 0;
 8000c5e:	69fb      	ldr	r3, [r7, #28]
 8000c60:	687a      	ldr	r2, [r7, #4]
 8000c62:	4413      	add	r3, r2
 8000c64:	2200      	movs	r2, #0
 8000c66:	701a      	strb	r2, [r3, #0]
        }
        i++;
 8000c68:	69fb      	ldr	r3, [r7, #28]
 8000c6a:	3301      	adds	r3, #1
 8000c6c:	61fb      	str	r3, [r7, #28]
    for (int col = 0; col < COLS; col++) {
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	3301      	adds	r3, #1
 8000c72:	60fb      	str	r3, [r7, #12]
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	2b06      	cmp	r3, #6
 8000c78:	ddcf      	ble.n	8000c1a <get_state+0x12e>
    }

    // Encode winning moves
    for (int col = 0; col < COLS; col++) {
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	60bb      	str	r3, [r7, #8]
 8000c7e:	e02c      	b.n	8000cda <get_state+0x1ee>
        if (check_if_valid(col)) {
 8000c80:	68b8      	ldr	r0, [r7, #8]
 8000c82:	f7ff fca7 	bl	80005d4 <check_if_valid>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d01b      	beq.n	8000cc4 <get_state+0x1d8>
            make_move(col, game.PLAYER_AI);
 8000c8c:	4b17      	ldr	r3, [pc, #92]	; (8000cec <get_state+0x200>)
 8000c8e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8000c92:	4619      	mov	r1, r3
 8000c94:	68b8      	ldr	r0, [r7, #8]
 8000c96:	f7ff fcb7 	bl	8000608 <make_move>
            state[i] = check_win(game.PLAYER_AI) ? 1 : 0;
 8000c9a:	4b14      	ldr	r3, [pc, #80]	; (8000cec <get_state+0x200>)
 8000c9c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f7ff fdcf 	bl	8000844 <check_win>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	bf14      	ite	ne
 8000cac:	2301      	movne	r3, #1
 8000cae:	2300      	moveq	r3, #0
 8000cb0:	b2d9      	uxtb	r1, r3
 8000cb2:	69fb      	ldr	r3, [r7, #28]
 8000cb4:	687a      	ldr	r2, [r7, #4]
 8000cb6:	4413      	add	r3, r2
 8000cb8:	b24a      	sxtb	r2, r1
 8000cba:	701a      	strb	r2, [r3, #0]
            subtract_move(col);
 8000cbc:	68b8      	ldr	r0, [r7, #8]
 8000cbe:	f7ff fcdf 	bl	8000680 <subtract_move>
 8000cc2:	e004      	b.n	8000cce <get_state+0x1e2>
        } else {
            state[i] = 0;
 8000cc4:	69fb      	ldr	r3, [r7, #28]
 8000cc6:	687a      	ldr	r2, [r7, #4]
 8000cc8:	4413      	add	r3, r2
 8000cca:	2200      	movs	r2, #0
 8000ccc:	701a      	strb	r2, [r3, #0]
        }
        i++;
 8000cce:	69fb      	ldr	r3, [r7, #28]
 8000cd0:	3301      	adds	r3, #1
 8000cd2:	61fb      	str	r3, [r7, #28]
    for (int col = 0; col < COLS; col++) {
 8000cd4:	68bb      	ldr	r3, [r7, #8]
 8000cd6:	3301      	adds	r3, #1
 8000cd8:	60bb      	str	r3, [r7, #8]
 8000cda:	68bb      	ldr	r3, [r7, #8]
 8000cdc:	2b06      	cmp	r3, #6
 8000cde:	ddcf      	ble.n	8000c80 <get_state+0x194>
    }

    return 1;
 8000ce0:	2301      	movs	r3, #1
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	3720      	adds	r7, #32
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	2000000c 	.word	0x2000000c

08000cf0 <clear_screen>:
#include "images.h"
#include "ugui.h"

// ------------------- Helpers ---------------------

static void clear_screen(uint16_t colour) {
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b084      	sub	sp, #16
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	80fb      	strh	r3, [r7, #6]
    ILI9341_SetDisplayWindow(0, 0, 320, 240);
 8000cfa:	23f0      	movs	r3, #240	; 0xf0
 8000cfc:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000d00:	2100      	movs	r1, #0
 8000d02:	2000      	movs	r0, #0
 8000d04:	f007 fa8a 	bl	800821c <ILI9341_SetDisplayWindow>
    for (int i = 0; i < 320 * 240; i++) {
 8000d08:	2300      	movs	r3, #0
 8000d0a:	60fb      	str	r3, [r7, #12]
 8000d0c:	e007      	b.n	8000d1e <clear_screen+0x2e>
        ILI9341_SendData(&colour, 1);
 8000d0e:	1dbb      	adds	r3, r7, #6
 8000d10:	2101      	movs	r1, #1
 8000d12:	4618      	mov	r0, r3
 8000d14:	f007 fa09 	bl	800812a <ILI9341_SendData>
    for (int i = 0; i < 320 * 240; i++) {
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	3301      	adds	r3, #1
 8000d1c:	60fb      	str	r3, [r7, #12]
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
 8000d24:	dbf3      	blt.n	8000d0e <clear_screen+0x1e>
    }
}
 8000d26:	bf00      	nop
 8000d28:	bf00      	nop
 8000d2a:	3710      	adds	r7, #16
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd80      	pop	{r7, pc}

08000d30 <render_text>:

static void render_text(int x, int y, const char* text, const UG_FONT* font, uint16_t colour) {
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b084      	sub	sp, #16
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	60f8      	str	r0, [r7, #12]
 8000d38:	60b9      	str	r1, [r7, #8]
 8000d3a:	607a      	str	r2, [r7, #4]
 8000d3c:	603b      	str	r3, [r7, #0]
    UG_FontSelect(font);
 8000d3e:	6838      	ldr	r0, [r7, #0]
 8000d40:	f007 fc7e 	bl	8008640 <UG_FontSelect>
    UG_SetForecolor(colour);
 8000d44:	8b3b      	ldrh	r3, [r7, #24]
 8000d46:	4618      	mov	r0, r3
 8000d48:	f007 fd1c 	bl	8008784 <UG_SetForecolor>
    UG_PutString(x, y, text);
 8000d4c:	687a      	ldr	r2, [r7, #4]
 8000d4e:	68b9      	ldr	r1, [r7, #8]
 8000d50:	68f8      	ldr	r0, [r7, #12]
 8000d52:	f007 fc8d 	bl	8008670 <UG_PutString>
}
 8000d56:	bf00      	nop
 8000d58:	3710      	adds	r7, #16
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}

08000d5e <draw_circle>:

// ------------------- Drawing ---------------------

void draw_circle(int x0, int y0, int radius, uint16_t piece_colour) {
 8000d5e:	b580      	push	{r7, lr}
 8000d60:	b086      	sub	sp, #24
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	60f8      	str	r0, [r7, #12]
 8000d66:	60b9      	str	r1, [r7, #8]
 8000d68:	607a      	str	r2, [r7, #4]
 8000d6a:	807b      	strh	r3, [r7, #2]
    for (int y = -radius; y <= radius; y++) {
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	425b      	negs	r3, r3
 8000d70:	617b      	str	r3, [r7, #20]
 8000d72:	e02a      	b.n	8000dca <draw_circle+0x6c>
        for (int x = -radius; x <= radius; x++) {
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	425b      	negs	r3, r3
 8000d78:	613b      	str	r3, [r7, #16]
 8000d7a:	e01f      	b.n	8000dbc <draw_circle+0x5e>
            if (x * x + y * y < radius * radius) {
 8000d7c:	693b      	ldr	r3, [r7, #16]
 8000d7e:	fb03 f203 	mul.w	r2, r3, r3
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	fb03 f303 	mul.w	r3, r3, r3
 8000d88:	441a      	add	r2, r3
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	fb03 f303 	mul.w	r3, r3, r3
 8000d90:	429a      	cmp	r2, r3
 8000d92:	da10      	bge.n	8000db6 <draw_circle+0x58>
                ILI9341_SetDisplayWindow(x0 + x, y0 + y, 1, 1);
 8000d94:	68fa      	ldr	r2, [r7, #12]
 8000d96:	693b      	ldr	r3, [r7, #16]
 8000d98:	4413      	add	r3, r2
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	68ba      	ldr	r2, [r7, #8]
 8000d9e:	697b      	ldr	r3, [r7, #20]
 8000da0:	4413      	add	r3, r2
 8000da2:	4619      	mov	r1, r3
 8000da4:	2301      	movs	r3, #1
 8000da6:	2201      	movs	r2, #1
 8000da8:	f007 fa38 	bl	800821c <ILI9341_SetDisplayWindow>
                ILI9341_SendData(&piece_colour, 1);
 8000dac:	1cbb      	adds	r3, r7, #2
 8000dae:	2101      	movs	r1, #1
 8000db0:	4618      	mov	r0, r3
 8000db2:	f007 f9ba 	bl	800812a <ILI9341_SendData>
        for (int x = -radius; x <= radius; x++) {
 8000db6:	693b      	ldr	r3, [r7, #16]
 8000db8:	3301      	adds	r3, #1
 8000dba:	613b      	str	r3, [r7, #16]
 8000dbc:	693a      	ldr	r2, [r7, #16]
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	429a      	cmp	r2, r3
 8000dc2:	dddb      	ble.n	8000d7c <draw_circle+0x1e>
    for (int y = -radius; y <= radius; y++) {
 8000dc4:	697b      	ldr	r3, [r7, #20]
 8000dc6:	3301      	adds	r3, #1
 8000dc8:	617b      	str	r3, [r7, #20]
 8000dca:	697a      	ldr	r2, [r7, #20]
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	ddd0      	ble.n	8000d74 <draw_circle+0x16>
            }
        }
    }
}
 8000dd2:	bf00      	nop
 8000dd4:	bf00      	nop
 8000dd6:	3718      	adds	r7, #24
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}

08000ddc <render_pieces>:

// ------------------- Rendering ---------------------

void render_pieces(void) {
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b088      	sub	sp, #32
 8000de0:	af00      	add	r7, sp, #0
    int step = (WALL_WITH + PIECE_RADIUS * 2);
 8000de2:	2327      	movs	r3, #39	; 0x27
 8000de4:	613b      	str	r3, [r7, #16]

    for (int row = ROWS - 1; row >= 0; row--) {
 8000de6:	2305      	movs	r3, #5
 8000de8:	61fb      	str	r3, [r7, #28]
 8000dea:	e05e      	b.n	8000eaa <render_pieces+0xce>
        for (int col = 0; col < COLS; col++) {
 8000dec:	2300      	movs	r3, #0
 8000dee:	61bb      	str	r3, [r7, #24]
 8000df0:	e055      	b.n	8000e9e <render_pieces+0xc2>
            int row_multi = ROWS - row;
 8000df2:	69fb      	ldr	r3, [r7, #28]
 8000df4:	f1c3 0306 	rsb	r3, r3, #6
 8000df8:	60fb      	str	r3, [r7, #12]
            int col_multi = col + 1;
 8000dfa:	69bb      	ldr	r3, [r7, #24]
 8000dfc:	3301      	adds	r3, #1
 8000dfe:	60bb      	str	r3, [r7, #8]

            int piece = game.board[row][col];
 8000e00:	492e      	ldr	r1, [pc, #184]	; (8000ebc <render_pieces+0xe0>)
 8000e02:	69fa      	ldr	r2, [r7, #28]
 8000e04:	4613      	mov	r3, r2
 8000e06:	00db      	lsls	r3, r3, #3
 8000e08:	1a9b      	subs	r3, r3, r2
 8000e0a:	69ba      	ldr	r2, [r7, #24]
 8000e0c:	4413      	add	r3, r2
 8000e0e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000e12:	607b      	str	r3, [r7, #4]
            uint16_t colour;

            // Choose colour based on piece type
            if (piece == game.PLAYER_EMPTY) {
 8000e14:	4b29      	ldr	r3, [pc, #164]	; (8000ebc <render_pieces+0xe0>)
 8000e16:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8000e1a:	687a      	ldr	r2, [r7, #4]
 8000e1c:	429a      	cmp	r2, r3
 8000e1e:	d104      	bne.n	8000e2a <render_pieces+0x4e>
                colour = game.empty_colour;
 8000e20:	4b26      	ldr	r3, [pc, #152]	; (8000ebc <render_pieces+0xe0>)
 8000e22:	f8b3 30ba 	ldrh.w	r3, [r3, #186]	; 0xba
 8000e26:	82fb      	strh	r3, [r7, #22]
 8000e28:	e028      	b.n	8000e7c <render_pieces+0xa0>
            } else if (piece == game.PLAYER_HUMAN) {
 8000e2a:	4b24      	ldr	r3, [pc, #144]	; (8000ebc <render_pieces+0xe0>)
 8000e2c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8000e30:	687a      	ldr	r2, [r7, #4]
 8000e32:	429a      	cmp	r2, r3
 8000e34:	d104      	bne.n	8000e40 <render_pieces+0x64>
                colour = game.human_colour;
 8000e36:	4b21      	ldr	r3, [pc, #132]	; (8000ebc <render_pieces+0xe0>)
 8000e38:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	; 0xbc
 8000e3c:	82fb      	strh	r3, [r7, #22]
 8000e3e:	e01d      	b.n	8000e7c <render_pieces+0xa0>
            } else if (piece == game.PLAYER_AI) {
 8000e40:	4b1e      	ldr	r3, [pc, #120]	; (8000ebc <render_pieces+0xe0>)
 8000e42:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8000e46:	687a      	ldr	r2, [r7, #4]
 8000e48:	429a      	cmp	r2, r3
 8000e4a:	d104      	bne.n	8000e56 <render_pieces+0x7a>
                colour = game.ai_colour;
 8000e4c:	4b1b      	ldr	r3, [pc, #108]	; (8000ebc <render_pieces+0xe0>)
 8000e4e:	f8b3 30be 	ldrh.w	r3, [r3, #190]	; 0xbe
 8000e52:	82fb      	strh	r3, [r7, #22]
 8000e54:	e012      	b.n	8000e7c <render_pieces+0xa0>
            } else if (piece == game.PLAYER_PREMOVE) {
 8000e56:	4b19      	ldr	r3, [pc, #100]	; (8000ebc <render_pieces+0xe0>)
 8000e58:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8000e5c:	687a      	ldr	r2, [r7, #4]
 8000e5e:	429a      	cmp	r2, r3
 8000e60:	d104      	bne.n	8000e6c <render_pieces+0x90>
                colour = game.premove_colour;
 8000e62:	4b16      	ldr	r3, [pc, #88]	; (8000ebc <render_pieces+0xe0>)
 8000e64:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	; 0xc0
 8000e68:	82fb      	strh	r3, [r7, #22]
 8000e6a:	e007      	b.n	8000e7c <render_pieces+0xa0>
            } else {
                printf("Error in render -> unknown piece\n");
 8000e6c:	4814      	ldr	r0, [pc, #80]	; (8000ec0 <render_pieces+0xe4>)
 8000e6e:	f009 ffd5 	bl	800ae1c <puts>
                HAL_Delay(5000);
 8000e72:	f241 3088 	movw	r0, #5000	; 0x1388
 8000e76:	f001 fcbf 	bl	80027f8 <HAL_Delay>
                continue;
 8000e7a:	e00d      	b.n	8000e98 <render_pieces+0xbc>
            }

            // Draw the circle at the right spot
            draw_circle(col_multi * step + SHIFT_X,
 8000e7c:	68bb      	ldr	r3, [r7, #8]
 8000e7e:	693a      	ldr	r2, [r7, #16]
 8000e80:	fb02 f003 	mul.w	r0, r2, r3
                        row_multi * step + SHIFT_Y,
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	693a      	ldr	r2, [r7, #16]
 8000e88:	fb02 f303 	mul.w	r3, r2, r3
            draw_circle(col_multi * step + SHIFT_X,
 8000e8c:	f1a3 0111 	sub.w	r1, r3, #17
 8000e90:	8afb      	ldrh	r3, [r7, #22]
 8000e92:	2211      	movs	r2, #17
 8000e94:	f7ff ff63 	bl	8000d5e <draw_circle>
        for (int col = 0; col < COLS; col++) {
 8000e98:	69bb      	ldr	r3, [r7, #24]
 8000e9a:	3301      	adds	r3, #1
 8000e9c:	61bb      	str	r3, [r7, #24]
 8000e9e:	69bb      	ldr	r3, [r7, #24]
 8000ea0:	2b06      	cmp	r3, #6
 8000ea2:	dda6      	ble.n	8000df2 <render_pieces+0x16>
    for (int row = ROWS - 1; row >= 0; row--) {
 8000ea4:	69fb      	ldr	r3, [r7, #28]
 8000ea6:	3b01      	subs	r3, #1
 8000ea8:	61fb      	str	r3, [r7, #28]
 8000eaa:	69fb      	ldr	r3, [r7, #28]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	da9d      	bge.n	8000dec <render_pieces+0x10>
                        PIECE_RADIUS,
                        colour);
        }
    }
}
 8000eb0:	bf00      	nop
 8000eb2:	bf00      	nop
 8000eb4:	3720      	adds	r7, #32
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	2000000c 	.word	0x2000000c
 8000ec0:	0800beb8 	.word	0x0800beb8

08000ec4 <render_empty_board>:


void render_empty_board() {
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	af00      	add	r7, sp, #0
    clear_screen(game.board_colour);
 8000ec8:	4b03      	ldr	r3, [pc, #12]	; (8000ed8 <render_empty_board+0x14>)
 8000eca:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f7ff ff0e 	bl	8000cf0 <clear_screen>
}
 8000ed4:	bf00      	nop
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	2000000c 	.word	0x2000000c

08000edc <render_ai_won>:

void render_ai_won() {
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af02      	add	r7, sp, #8
    clear_screen(C_BLACK);
 8000ee2:	2000      	movs	r0, #0
 8000ee4:	f7ff ff04 	bl	8000cf0 <clear_screen>

    ILI9341_SetDisplayWindow(0, 240 - AI_WON_HEIGHT, AI_WON_WIDTH, AI_WON_HEIGHT);
 8000ee8:	23aa      	movs	r3, #170	; 0xaa
 8000eea:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000eee:	2146      	movs	r1, #70	; 0x46
 8000ef0:	2000      	movs	r0, #0
 8000ef2:	f007 f993 	bl	800821c <ILI9341_SetDisplayWindow>
    ILI9341_SendData((LCD_IO_Data_t*)ai_won, AI_WON_WIDTH * AI_WON_HEIGHT);
 8000ef6:	f24d 4180 	movw	r1, #54400	; 0xd480
 8000efa:	4807      	ldr	r0, [pc, #28]	; (8000f18 <render_ai_won+0x3c>)
 8000efc:	f007 f915 	bl	800812a <ILI9341_SendData>

    render_text(25, 10, "Judgement day is\nupon you humans!", &FONT_16X26, C_WHITE);
 8000f00:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f04:	9300      	str	r3, [sp, #0]
 8000f06:	4b05      	ldr	r3, [pc, #20]	; (8000f1c <render_ai_won+0x40>)
 8000f08:	4a05      	ldr	r2, [pc, #20]	; (8000f20 <render_ai_won+0x44>)
 8000f0a:	210a      	movs	r1, #10
 8000f0c:	2019      	movs	r0, #25
 8000f0e:	f7ff ff0f 	bl	8000d30 <render_text>
}
 8000f12:	bf00      	nop
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	080412b0 	.word	0x080412b0
 8000f1c:	08078c7c 	.word	0x08078c7c
 8000f20:	0800bedc 	.word	0x0800bedc

08000f24 <render_human_won>:

void render_human_won() {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af02      	add	r7, sp, #8
    clear_screen(C_BLACK);
 8000f2a:	2000      	movs	r0, #0
 8000f2c:	f7ff fee0 	bl	8000cf0 <clear_screen>

    ILI9341_SetDisplayWindow(0, 55, HUMAN_WON_WIDTH, HUMAN_WON_HEIGHT);
 8000f30:	239b      	movs	r3, #155	; 0x9b
 8000f32:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000f36:	2137      	movs	r1, #55	; 0x37
 8000f38:	2000      	movs	r0, #0
 8000f3a:	f007 f96f 	bl	800821c <ILI9341_SetDisplayWindow>
    ILI9341_SendData((LCD_IO_Data_t*)human_won, HUMAN_WON_WIDTH * HUMAN_WON_HEIGHT);
 8000f3e:	f24c 11c0 	movw	r1, #49600	; 0xc1c0
 8000f42:	480c      	ldr	r0, [pc, #48]	; (8000f74 <render_human_won+0x50>)
 8000f44:	f007 f8f1 	bl	800812a <ILI9341_SendData>

    render_text(10, 0, "THAT FEELING, WHEN\n YOU BEAT THE AI:", &FONT_16X26, C_WHITE);
 8000f48:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f4c:	9300      	str	r3, [sp, #0]
 8000f4e:	4b0a      	ldr	r3, [pc, #40]	; (8000f78 <render_human_won+0x54>)
 8000f50:	4a0a      	ldr	r2, [pc, #40]	; (8000f7c <render_human_won+0x58>)
 8000f52:	2100      	movs	r1, #0
 8000f54:	200a      	movs	r0, #10
 8000f56:	f7ff feeb 	bl	8000d30 <render_text>
    render_text(60, 212, "AM I THE AI?", &FONT_16X26, C_WHITE);
 8000f5a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f5e:	9300      	str	r3, [sp, #0]
 8000f60:	4b05      	ldr	r3, [pc, #20]	; (8000f78 <render_human_won+0x54>)
 8000f62:	4a07      	ldr	r2, [pc, #28]	; (8000f80 <render_human_won+0x5c>)
 8000f64:	21d4      	movs	r1, #212	; 0xd4
 8000f66:	203c      	movs	r0, #60	; 0x3c
 8000f68:	f7ff fee2 	bl	8000d30 <render_text>
}
 8000f6c:	bf00      	nop
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	0800c0b0 	.word	0x0800c0b0
 8000f78:	08078c7c 	.word	0x08078c7c
 8000f7c:	0800bf00 	.word	0x0800bf00
 8000f80:	0800bf28 	.word	0x0800bf28

08000f84 <render_draw>:

void render_draw() {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af02      	add	r7, sp, #8
    clear_screen(C_BLACK);
 8000f8a:	2000      	movs	r0, #0
 8000f8c:	f7ff feb0 	bl	8000cf0 <clear_screen>

    ILI9341_SetDisplayWindow(0, 240 - DRAW_HEIGHT, DRAW_WIDTH, DRAW_HEIGHT);
 8000f90:	23b9      	movs	r3, #185	; 0xb9
 8000f92:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000f96:	2137      	movs	r1, #55	; 0x37
 8000f98:	2000      	movs	r0, #0
 8000f9a:	f007 f93f 	bl	800821c <ILI9341_SetDisplayWindow>
    ILI9341_SendData((LCD_IO_Data_t*)draw, DRAW_WIDTH * DRAW_HEIGHT);
 8000f9e:	f24e 7140 	movw	r1, #59200	; 0xe740
 8000fa2:	4807      	ldr	r0, [pc, #28]	; (8000fc0 <render_draw+0x3c>)
 8000fa4:	f007 f8c1 	bl	800812a <ILI9341_SendData>

    render_text(15, 0, "GOOD GAME, HUMAN", &FONT_16X26, C_WHITE);
 8000fa8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000fac:	9300      	str	r3, [sp, #0]
 8000fae:	4b05      	ldr	r3, [pc, #20]	; (8000fc4 <render_draw+0x40>)
 8000fb0:	4a05      	ldr	r2, [pc, #20]	; (8000fc8 <render_draw+0x44>)
 8000fb2:	2100      	movs	r1, #0
 8000fb4:	200f      	movs	r0, #15
 8000fb6:	f7ff febb 	bl	8000d30 <render_text>
}
 8000fba:	bf00      	nop
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	08024430 	.word	0x08024430
 8000fc4:	08078c7c 	.word	0x08078c7c
 8000fc8:	0800bf38 	.word	0x0800bf38

08000fcc <render_press_any_button>:

void render_press_any_button() {
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af02      	add	r7, sp, #8
    render_text(40, 150, "PRESS ANY BUTTON TO CONTINUE", &FONT_8X12, C_WHITE);
 8000fd2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000fd6:	9300      	str	r3, [sp, #0]
 8000fd8:	4b04      	ldr	r3, [pc, #16]	; (8000fec <render_press_any_button+0x20>)
 8000fda:	4a05      	ldr	r2, [pc, #20]	; (8000ff0 <render_press_any_button+0x24>)
 8000fdc:	2196      	movs	r1, #150	; 0x96
 8000fde:	2028      	movs	r0, #40	; 0x28
 8000fe0:	f7ff fea6 	bl	8000d30 <render_text>
}
 8000fe4:	bf00      	nop
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	08078c60 	.word	0x08078c60
 8000ff0:	0800bf4c 	.word	0x0800bf4c

08000ff4 <check_update_game_result>:
static int Intro(void);
static int GamePlay(game_result_t* game_result);
static int GameOver(game_result_t* game_result);

// Helper function: check game over conditions
static int check_update_game_result(game_result_t* game_result) {
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
    if (check_win(game.PLAYER_HUMAN)) {
 8000ffc:	4b15      	ldr	r3, [pc, #84]	; (8001054 <check_update_game_result+0x60>)
 8000ffe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8001002:	4618      	mov	r0, r3
 8001004:	f7ff fc1e 	bl	8000844 <check_win>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d004      	beq.n	8001018 <check_update_game_result+0x24>
        *game_result = HUMAN_WON;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	2200      	movs	r2, #0
 8001012:	701a      	strb	r2, [r3, #0]
        return 1;
 8001014:	2301      	movs	r3, #1
 8001016:	e018      	b.n	800104a <check_update_game_result+0x56>
    } else if (check_win(game.PLAYER_AI)) {
 8001018:	4b0e      	ldr	r3, [pc, #56]	; (8001054 <check_update_game_result+0x60>)
 800101a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800101e:	4618      	mov	r0, r3
 8001020:	f7ff fc10 	bl	8000844 <check_win>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d004      	beq.n	8001034 <check_update_game_result+0x40>
        *game_result = AI_WON;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	2201      	movs	r2, #1
 800102e:	701a      	strb	r2, [r3, #0]
        return 1;
 8001030:	2301      	movs	r3, #1
 8001032:	e00a      	b.n	800104a <check_update_game_result+0x56>
    } else if (check_draw()) {
 8001034:	f7ff fd36 	bl	8000aa4 <check_draw>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d004      	beq.n	8001048 <check_update_game_result+0x54>
        *game_result = DRAW;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2202      	movs	r2, #2
 8001042:	701a      	strb	r2, [r3, #0]
        return 1;
 8001044:	2301      	movs	r3, #1
 8001046:	e000      	b.n	800104a <check_update_game_result+0x56>
    }
    return 0;
 8001048:	2300      	movs	r3, #0
}
 800104a:	4618      	mov	r0, r3
 800104c:	3708      	adds	r7, #8
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	2000000c 	.word	0x2000000c

08001058 <Game>:

void Game(void) {
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
    static int state = GAME_INTRO_STATE;
    static game_result_t game_result = HUMAN_WON;
    static int exit_value = 0;

    switch (state) {
 800105c:	4b25      	ldr	r3, [pc, #148]	; (80010f4 <Game+0x9c>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	2b02      	cmp	r3, #2
 8001062:	d021      	beq.n	80010a8 <Game+0x50>
 8001064:	2b02      	cmp	r3, #2
 8001066:	dc2d      	bgt.n	80010c4 <Game+0x6c>
 8001068:	2b00      	cmp	r3, #0
 800106a:	d002      	beq.n	8001072 <Game+0x1a>
 800106c:	2b01      	cmp	r3, #1
 800106e:	d00d      	beq.n	800108c <Game+0x34>
 8001070:	e028      	b.n	80010c4 <Game+0x6c>
        case GAME_INTRO_STATE:
            exit_value = Intro();
 8001072:	f000 f847 	bl	8001104 <Intro>
 8001076:	4603      	mov	r3, r0
 8001078:	4a1f      	ldr	r2, [pc, #124]	; (80010f8 <Game+0xa0>)
 800107a:	6013      	str	r3, [r2, #0]
            if (exit_value) state = GAME_PLAY_STATE;
 800107c:	4b1e      	ldr	r3, [pc, #120]	; (80010f8 <Game+0xa0>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d030      	beq.n	80010e6 <Game+0x8e>
 8001084:	4b1b      	ldr	r3, [pc, #108]	; (80010f4 <Game+0x9c>)
 8001086:	2201      	movs	r2, #1
 8001088:	601a      	str	r2, [r3, #0]
            break;
 800108a:	e02c      	b.n	80010e6 <Game+0x8e>

        case GAME_PLAY_STATE:
            exit_value = GamePlay(&game_result);
 800108c:	481b      	ldr	r0, [pc, #108]	; (80010fc <Game+0xa4>)
 800108e:	f000 f849 	bl	8001124 <GamePlay>
 8001092:	4603      	mov	r3, r0
 8001094:	4a18      	ldr	r2, [pc, #96]	; (80010f8 <Game+0xa0>)
 8001096:	6013      	str	r3, [r2, #0]
            if (exit_value) state = GAME_OVER_STATE;
 8001098:	4b17      	ldr	r3, [pc, #92]	; (80010f8 <Game+0xa0>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d024      	beq.n	80010ea <Game+0x92>
 80010a0:	4b14      	ldr	r3, [pc, #80]	; (80010f4 <Game+0x9c>)
 80010a2:	2202      	movs	r2, #2
 80010a4:	601a      	str	r2, [r3, #0]
            break;
 80010a6:	e020      	b.n	80010ea <Game+0x92>

        case GAME_OVER_STATE:
            exit_value = GameOver(&game_result);
 80010a8:	4814      	ldr	r0, [pc, #80]	; (80010fc <Game+0xa4>)
 80010aa:	f000 f8ab 	bl	8001204 <GameOver>
 80010ae:	4603      	mov	r3, r0
 80010b0:	4a11      	ldr	r2, [pc, #68]	; (80010f8 <Game+0xa0>)
 80010b2:	6013      	str	r3, [r2, #0]
            if (exit_value) state = GAME_INTRO_STATE;
 80010b4:	4b10      	ldr	r3, [pc, #64]	; (80010f8 <Game+0xa0>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d018      	beq.n	80010ee <Game+0x96>
 80010bc:	4b0d      	ldr	r3, [pc, #52]	; (80010f4 <Game+0x9c>)
 80010be:	2200      	movs	r2, #0
 80010c0:	601a      	str	r2, [r3, #0]
            break;
 80010c2:	e014      	b.n	80010ee <Game+0x96>

        default:
            printf("Game(): Error - undefined state (%d)\n", state);
 80010c4:	4b0b      	ldr	r3, [pc, #44]	; (80010f4 <Game+0x9c>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4619      	mov	r1, r3
 80010ca:	480d      	ldr	r0, [pc, #52]	; (8001100 <Game+0xa8>)
 80010cc:	f009 fe0a 	bl	800ace4 <iprintf>
            HAL_Delay(5000);
 80010d0:	f241 3088 	movw	r0, #5000	; 0x1388
 80010d4:	f001 fb90 	bl	80027f8 <HAL_Delay>
            state = GAME_INTRO_STATE;
 80010d8:	4b06      	ldr	r3, [pc, #24]	; (80010f4 <Game+0x9c>)
 80010da:	2200      	movs	r2, #0
 80010dc:	601a      	str	r2, [r3, #0]
            exit_value = 0;
 80010de:	4b06      	ldr	r3, [pc, #24]	; (80010f8 <Game+0xa0>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
            break;
 80010e4:	e004      	b.n	80010f0 <Game+0x98>
            break;
 80010e6:	bf00      	nop
 80010e8:	e002      	b.n	80010f0 <Game+0x98>
            break;
 80010ea:	bf00      	nop
 80010ec:	e000      	b.n	80010f0 <Game+0x98>
            break;
 80010ee:	bf00      	nop
    }
}
 80010f0:	bf00      	nop
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	20000e44 	.word	0x20000e44
 80010f8:	20000e48 	.word	0x20000e48
 80010fc:	20000e4c 	.word	0x20000e4c
 8001100:	0800bf6c 	.word	0x0800bf6c

08001104 <Intro>:

static int Intro(void) {
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
    printf("Hello. Let's play a game \n");
 8001108:	4805      	ldr	r0, [pc, #20]	; (8001120 <Intro+0x1c>)
 800110a:	f009 fe87 	bl	800ae1c <puts>
    reset_board();
 800110e:	f7ff f9ed 	bl	80004ec <reset_board>
    render_empty_board();
 8001112:	f7ff fed7 	bl	8000ec4 <render_empty_board>
    printf_render();
 8001116:	f7ff fa13 	bl	8000540 <printf_render>
    return 1;
 800111a:	2301      	movs	r3, #1
}
 800111c:	4618      	mov	r0, r3
 800111e:	bd80      	pop	{r7, pc}
 8001120:	0800bf94 	.word	0x0800bf94

08001124 <GamePlay>:

static int GamePlay(game_result_t *game_result) {
 8001124:	b580      	push	{r7, lr}
 8001126:	b0aa      	sub	sp, #168	; 0xa8
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
    static GAMEPLAY_states_t state = GAMEPLAY_INIT;
    static int human_move = 0;
    int ai_move = -1;
 800112c:	f04f 33ff 	mov.w	r3, #4294967295
 8001130:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    ai_i8 board_state[147]; // reduced from 1000

    int exit_value = 0;
 8001134:	2300      	movs	r3, #0
 8001136:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

    switch (state) {
 800113a:	4b2f      	ldr	r3, [pc, #188]	; (80011f8 <GamePlay+0xd4>)
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	2b02      	cmp	r3, #2
 8001140:	d02c      	beq.n	800119c <GamePlay+0x78>
 8001142:	2b02      	cmp	r3, #2
 8001144:	dc51      	bgt.n	80011ea <GamePlay+0xc6>
 8001146:	2b00      	cmp	r3, #0
 8001148:	d002      	beq.n	8001150 <GamePlay+0x2c>
 800114a:	2b01      	cmp	r3, #1
 800114c:	d00a      	beq.n	8001164 <GamePlay+0x40>
 800114e:	e04c      	b.n	80011ea <GamePlay+0xc6>
        case GAMEPLAY_INIT:
            KBD_flush();
 8001150:	f006 fe86 	bl	8007e60 <KBD_flush>
            reset_board();
 8001154:	f7ff f9ca 	bl	80004ec <reset_board>
            render_empty_board();
 8001158:	f7ff feb4 	bl	8000ec4 <render_empty_board>
            state = GAMEPLAY_AI_MOVE;
 800115c:	4b26      	ldr	r3, [pc, #152]	; (80011f8 <GamePlay+0xd4>)
 800115e:	2202      	movs	r2, #2
 8001160:	701a      	strb	r2, [r3, #0]
            break;
 8001162:	e042      	b.n	80011ea <GamePlay+0xc6>

        case GAMEPLAY_HUMAN_MOVE:
            if (got_human_move(&human_move)) {
 8001164:	4825      	ldr	r0, [pc, #148]	; (80011fc <GamePlay+0xd8>)
 8001166:	f7ff fad5 	bl	8000714 <got_human_move>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d03b      	beq.n	80011e8 <GamePlay+0xc4>
                make_move(human_move, game.PLAYER_HUMAN);
 8001170:	4b22      	ldr	r3, [pc, #136]	; (80011fc <GamePlay+0xd8>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a22      	ldr	r2, [pc, #136]	; (8001200 <GamePlay+0xdc>)
 8001176:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 800117a:	4611      	mov	r1, r2
 800117c:	4618      	mov	r0, r3
 800117e:	f7ff fa43 	bl	8000608 <make_move>
                state = GAMEPLAY_AI_MOVE;
 8001182:	4b1d      	ldr	r3, [pc, #116]	; (80011f8 <GamePlay+0xd4>)
 8001184:	2202      	movs	r2, #2
 8001186:	701a      	strb	r2, [r3, #0]

                render_pieces();
 8001188:	f7ff fe28 	bl	8000ddc <render_pieces>
                printf_render();
 800118c:	f7ff f9d8 	bl	8000540 <printf_render>

                exit_value = check_update_game_result(game_result);
 8001190:	6878      	ldr	r0, [r7, #4]
 8001192:	f7ff ff2f 	bl	8000ff4 <check_update_game_result>
 8001196:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
            }
            break;
 800119a:	e025      	b.n	80011e8 <GamePlay+0xc4>

        case GAMEPLAY_AI_MOVE:
            get_state(board_state);
 800119c:	f107 030c 	add.w	r3, r7, #12
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff fca3 	bl	8000aec <get_state>
            ai_move = get_action(board_state);
 80011a6:	f107 030c 	add.w	r3, r7, #12
 80011aa:	4618      	mov	r0, r3
 80011ac:	f7ff f95c 	bl	8000468 <get_action>
 80011b0:	f8c7 00a0 	str.w	r0, [r7, #160]	; 0xa0
            make_move(ai_move, game.PLAYER_AI);
 80011b4:	4b12      	ldr	r3, [pc, #72]	; (8001200 <GamePlay+0xdc>)
 80011b6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80011ba:	4619      	mov	r1, r3
 80011bc:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 80011c0:	f7ff fa22 	bl	8000608 <make_move>

            render_pieces();
 80011c4:	f7ff fe0a 	bl	8000ddc <render_pieces>
            printf_render();
 80011c8:	f7ff f9ba 	bl	8000540 <printf_render>

            if (!check_update_game_result(game_result)) {
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	f7ff ff11 	bl	8000ff4 <check_update_game_result>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d103      	bne.n	80011e0 <GamePlay+0xbc>
                state = GAMEPLAY_HUMAN_MOVE;
 80011d8:	4b07      	ldr	r3, [pc, #28]	; (80011f8 <GamePlay+0xd4>)
 80011da:	2201      	movs	r2, #1
 80011dc:	701a      	strb	r2, [r3, #0]
            } else {
                exit_value = 1;
            }
            break;
 80011de:	e004      	b.n	80011ea <GamePlay+0xc6>
                exit_value = 1;
 80011e0:	2301      	movs	r3, #1
 80011e2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
            break;
 80011e6:	e000      	b.n	80011ea <GamePlay+0xc6>
            break;
 80011e8:	bf00      	nop
    }
    return exit_value;
 80011ea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	37a8      	adds	r7, #168	; 0xa8
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	20000e4d 	.word	0x20000e4d
 80011fc:	20000e50 	.word	0x20000e50
 8001200:	2000000c 	.word	0x2000000c

08001204 <GameOver>:

static int GameOver(game_result_t* game_result) {
 8001204:	b580      	push	{r7, lr}
 8001206:	b084      	sub	sp, #16
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
    static GAMEOVER_states_t state = GAMEOVER_SET_TIMER;
    static stopwatch_handle_t stopwatch;
    #define DELAY_BEFORE_PIC_RENDER 2000
    #define DELAY_BEFORE_PRESS_ANY_BUTTON 3000

    int exit_value = 0;
 800120c:	2300      	movs	r3, #0
 800120e:	60fb      	str	r3, [r7, #12]

    switch (state) {
 8001210:	4b39      	ldr	r3, [pc, #228]	; (80012f8 <GameOver+0xf4>)
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	2b05      	cmp	r3, #5
 8001216:	d85c      	bhi.n	80012d2 <GameOver+0xce>
 8001218:	a201      	add	r2, pc, #4	; (adr r2, 8001220 <GameOver+0x1c>)
 800121a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800121e:	bf00      	nop
 8001220:	08001239 	.word	0x08001239
 8001224:	08001247 	.word	0x08001247
 8001228:	0800125f 	.word	0x0800125f
 800122c:	08001295 	.word	0x08001295
 8001230:	080012ad 	.word	0x080012ad
 8001234:	080012b9 	.word	0x080012b9
        case GAMEOVER_SET_TIMER:
            TIMUT_stopwatch_set_time_mark(&stopwatch);
 8001238:	4830      	ldr	r0, [pc, #192]	; (80012fc <GameOver+0xf8>)
 800123a:	f007 f94d 	bl	80084d8 <TIMUT_stopwatch_set_time_mark>
            state = GAMEOVER_WAIT_BEFORE_END_IMAGE_RENDER;
 800123e:	4b2e      	ldr	r3, [pc, #184]	; (80012f8 <GameOver+0xf4>)
 8001240:	2201      	movs	r2, #1
 8001242:	701a      	strb	r2, [r3, #0]
            break;
 8001244:	e053      	b.n	80012ee <GameOver+0xea>

        case GAMEOVER_WAIT_BEFORE_END_IMAGE_RENDER:
            if (TIMUT_stopwatch_has_X_ms_passed(&stopwatch, DELAY_BEFORE_PIC_RENDER)) {
 8001246:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800124a:	482c      	ldr	r0, [pc, #176]	; (80012fc <GameOver+0xf8>)
 800124c:	f007 f963 	bl	8008516 <TIMUT_stopwatch_has_X_ms_passed>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d046      	beq.n	80012e4 <GameOver+0xe0>
                state = GAMEOVER_SHOW_PIC;
 8001256:	4b28      	ldr	r3, [pc, #160]	; (80012f8 <GameOver+0xf4>)
 8001258:	2202      	movs	r2, #2
 800125a:	701a      	strb	r2, [r3, #0]
            }
            break;
 800125c:	e042      	b.n	80012e4 <GameOver+0xe0>

        case GAMEOVER_SHOW_PIC:
            TIMUT_stopwatch_set_time_mark(&stopwatch);
 800125e:	4827      	ldr	r0, [pc, #156]	; (80012fc <GameOver+0xf8>)
 8001260:	f007 f93a 	bl	80084d8 <TIMUT_stopwatch_set_time_mark>
            switch (*game_result) {
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	2b02      	cmp	r3, #2
 800126a:	d00c      	beq.n	8001286 <GameOver+0x82>
 800126c:	2b02      	cmp	r3, #2
 800126e:	dc0d      	bgt.n	800128c <GameOver+0x88>
 8001270:	2b00      	cmp	r3, #0
 8001272:	d002      	beq.n	800127a <GameOver+0x76>
 8001274:	2b01      	cmp	r3, #1
 8001276:	d003      	beq.n	8001280 <GameOver+0x7c>
 8001278:	e008      	b.n	800128c <GameOver+0x88>
                case HUMAN_WON: render_human_won(); break;
 800127a:	f7ff fe53 	bl	8000f24 <render_human_won>
 800127e:	e005      	b.n	800128c <GameOver+0x88>
                case AI_WON: render_ai_won(); break;
 8001280:	f7ff fe2c 	bl	8000edc <render_ai_won>
 8001284:	e002      	b.n	800128c <GameOver+0x88>
                case DRAW: render_draw(); break;
 8001286:	f7ff fe7d 	bl	8000f84 <render_draw>
 800128a:	bf00      	nop
            }
            state = GAMEOVER_WAIT_BEFORE_BUTTON_PRESS;
 800128c:	4b1a      	ldr	r3, [pc, #104]	; (80012f8 <GameOver+0xf4>)
 800128e:	2203      	movs	r2, #3
 8001290:	701a      	strb	r2, [r3, #0]
            break;
 8001292:	e02c      	b.n	80012ee <GameOver+0xea>

        case GAMEOVER_WAIT_BEFORE_BUTTON_PRESS:
            if (TIMUT_stopwatch_has_X_ms_passed(&stopwatch, DELAY_BEFORE_PRESS_ANY_BUTTON)) {
 8001294:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8001298:	4818      	ldr	r0, [pc, #96]	; (80012fc <GameOver+0xf8>)
 800129a:	f007 f93c 	bl	8008516 <TIMUT_stopwatch_has_X_ms_passed>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d021      	beq.n	80012e8 <GameOver+0xe4>
                state = GAMEOVER_RENDER_PRESS_ANY_BUTTON;
 80012a4:	4b14      	ldr	r3, [pc, #80]	; (80012f8 <GameOver+0xf4>)
 80012a6:	2204      	movs	r2, #4
 80012a8:	701a      	strb	r2, [r3, #0]
            }
            break;
 80012aa:	e01d      	b.n	80012e8 <GameOver+0xe4>

        case GAMEOVER_RENDER_PRESS_ANY_BUTTON:
            render_press_any_button();
 80012ac:	f7ff fe8e 	bl	8000fcc <render_press_any_button>
            state = GAMEOVER_PRESS_BUTTON;
 80012b0:	4b11      	ldr	r3, [pc, #68]	; (80012f8 <GameOver+0xf4>)
 80012b2:	2205      	movs	r2, #5
 80012b4:	701a      	strb	r2, [r3, #0]
            break;
 80012b6:	e01a      	b.n	80012ee <GameOver+0xea>

        case GAMEOVER_PRESS_BUTTON:
            if (KBD_any_button_been_pressed()) {
 80012b8:	f006 fddc 	bl	8007e74 <KBD_any_button_been_pressed>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d014      	beq.n	80012ec <GameOver+0xe8>
                KBD_flush();
 80012c2:	f006 fdcd 	bl	8007e60 <KBD_flush>
                state = GAMEOVER_SET_TIMER;
 80012c6:	4b0c      	ldr	r3, [pc, #48]	; (80012f8 <GameOver+0xf4>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	701a      	strb	r2, [r3, #0]
                exit_value = 1;
 80012cc:	2301      	movs	r3, #1
 80012ce:	60fb      	str	r3, [r7, #12]
            }
            break;
 80012d0:	e00c      	b.n	80012ec <GameOver+0xe8>

        default:
            printf("Undefined state in GAMEOVER! Restarting\n");
 80012d2:	480b      	ldr	r0, [pc, #44]	; (8001300 <GameOver+0xfc>)
 80012d4:	f009 fda2 	bl	800ae1c <puts>
            state = GAMEOVER_SET_TIMER;
 80012d8:	4b07      	ldr	r3, [pc, #28]	; (80012f8 <GameOver+0xf4>)
 80012da:	2200      	movs	r2, #0
 80012dc:	701a      	strb	r2, [r3, #0]
            exit_value = 1;
 80012de:	2301      	movs	r3, #1
 80012e0:	60fb      	str	r3, [r7, #12]
            break;
 80012e2:	e004      	b.n	80012ee <GameOver+0xea>
            break;
 80012e4:	bf00      	nop
 80012e6:	e002      	b.n	80012ee <GameOver+0xea>
            break;
 80012e8:	bf00      	nop
 80012ea:	e000      	b.n	80012ee <GameOver+0xea>
            break;
 80012ec:	bf00      	nop
    }
    return exit_value;
 80012ee:	68fb      	ldr	r3, [r7, #12]
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	3710      	adds	r7, #16
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	20000e54 	.word	0x20000e54
 80012fc:	20000e58 	.word	0x20000e58
 8001300:	0800bfb0 	.word	0x0800bfb0

08001304 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001308:	4b04      	ldr	r3, [pc, #16]	; (800131c <__NVIC_GetPriorityGrouping+0x18>)
 800130a:	68db      	ldr	r3, [r3, #12]
 800130c:	0a1b      	lsrs	r3, r3, #8
 800130e:	f003 0307 	and.w	r3, r3, #7
}
 8001312:	4618      	mov	r0, r3
 8001314:	46bd      	mov	sp, r7
 8001316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131a:	4770      	bx	lr
 800131c:	e000ed00 	.word	0xe000ed00

08001320 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001320:	b480      	push	{r7}
 8001322:	b083      	sub	sp, #12
 8001324:	af00      	add	r7, sp, #0
 8001326:	4603      	mov	r3, r0
 8001328:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800132a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800132e:	2b00      	cmp	r3, #0
 8001330:	db0b      	blt.n	800134a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001332:	79fb      	ldrb	r3, [r7, #7]
 8001334:	f003 021f 	and.w	r2, r3, #31
 8001338:	4907      	ldr	r1, [pc, #28]	; (8001358 <__NVIC_EnableIRQ+0x38>)
 800133a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800133e:	095b      	lsrs	r3, r3, #5
 8001340:	2001      	movs	r0, #1
 8001342:	fa00 f202 	lsl.w	r2, r0, r2
 8001346:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800134a:	bf00      	nop
 800134c:	370c      	adds	r7, #12
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr
 8001356:	bf00      	nop
 8001358:	e000e100 	.word	0xe000e100

0800135c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800135c:	b480      	push	{r7}
 800135e:	b083      	sub	sp, #12
 8001360:	af00      	add	r7, sp, #0
 8001362:	4603      	mov	r3, r0
 8001364:	6039      	str	r1, [r7, #0]
 8001366:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001368:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800136c:	2b00      	cmp	r3, #0
 800136e:	db0a      	blt.n	8001386 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	b2da      	uxtb	r2, r3
 8001374:	490c      	ldr	r1, [pc, #48]	; (80013a8 <__NVIC_SetPriority+0x4c>)
 8001376:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800137a:	0112      	lsls	r2, r2, #4
 800137c:	b2d2      	uxtb	r2, r2
 800137e:	440b      	add	r3, r1
 8001380:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001384:	e00a      	b.n	800139c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	b2da      	uxtb	r2, r3
 800138a:	4908      	ldr	r1, [pc, #32]	; (80013ac <__NVIC_SetPriority+0x50>)
 800138c:	79fb      	ldrb	r3, [r7, #7]
 800138e:	f003 030f 	and.w	r3, r3, #15
 8001392:	3b04      	subs	r3, #4
 8001394:	0112      	lsls	r2, r2, #4
 8001396:	b2d2      	uxtb	r2, r2
 8001398:	440b      	add	r3, r1
 800139a:	761a      	strb	r2, [r3, #24]
}
 800139c:	bf00      	nop
 800139e:	370c      	adds	r7, #12
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr
 80013a8:	e000e100 	.word	0xe000e100
 80013ac:	e000ed00 	.word	0xe000ed00

080013b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b089      	sub	sp, #36	; 0x24
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	60f8      	str	r0, [r7, #12]
 80013b8:	60b9      	str	r1, [r7, #8]
 80013ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	f003 0307 	and.w	r3, r3, #7
 80013c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013c4:	69fb      	ldr	r3, [r7, #28]
 80013c6:	f1c3 0307 	rsb	r3, r3, #7
 80013ca:	2b04      	cmp	r3, #4
 80013cc:	bf28      	it	cs
 80013ce:	2304      	movcs	r3, #4
 80013d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013d2:	69fb      	ldr	r3, [r7, #28]
 80013d4:	3304      	adds	r3, #4
 80013d6:	2b06      	cmp	r3, #6
 80013d8:	d902      	bls.n	80013e0 <NVIC_EncodePriority+0x30>
 80013da:	69fb      	ldr	r3, [r7, #28]
 80013dc:	3b03      	subs	r3, #3
 80013de:	e000      	b.n	80013e2 <NVIC_EncodePriority+0x32>
 80013e0:	2300      	movs	r3, #0
 80013e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013e4:	f04f 32ff 	mov.w	r2, #4294967295
 80013e8:	69bb      	ldr	r3, [r7, #24]
 80013ea:	fa02 f303 	lsl.w	r3, r2, r3
 80013ee:	43da      	mvns	r2, r3
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	401a      	ands	r2, r3
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013f8:	f04f 31ff 	mov.w	r1, #4294967295
 80013fc:	697b      	ldr	r3, [r7, #20]
 80013fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001402:	43d9      	mvns	r1, r3
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001408:	4313      	orrs	r3, r2
         );
}
 800140a:	4618      	mov	r0, r3
 800140c:	3724      	adds	r7, #36	; 0x24
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr

08001416 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8001416:	b480      	push	{r7}
 8001418:	b083      	sub	sp, #12
 800141a:	af00      	add	r7, sp, #0
 800141c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	601a      	str	r2, [r3, #0]
}
 800142a:	bf00      	nop
 800142c:	370c      	adds	r7, #12
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr
	...

08001438 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8001438:	b480      	push	{r7}
 800143a:	b085      	sub	sp, #20
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
 8001440:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	2b01      	cmp	r3, #1
 8001446:	d02e      	beq.n	80014a6 <LL_TIM_OC_DisableFast+0x6e>
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	2b04      	cmp	r3, #4
 800144c:	d029      	beq.n	80014a2 <LL_TIM_OC_DisableFast+0x6a>
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	2b10      	cmp	r3, #16
 8001452:	d024      	beq.n	800149e <LL_TIM_OC_DisableFast+0x66>
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	2b40      	cmp	r3, #64	; 0x40
 8001458:	d01f      	beq.n	800149a <LL_TIM_OC_DisableFast+0x62>
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001460:	d019      	beq.n	8001496 <LL_TIM_OC_DisableFast+0x5e>
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001468:	d013      	beq.n	8001492 <LL_TIM_OC_DisableFast+0x5a>
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001470:	d00d      	beq.n	800148e <LL_TIM_OC_DisableFast+0x56>
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001478:	d007      	beq.n	800148a <LL_TIM_OC_DisableFast+0x52>
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001480:	d101      	bne.n	8001486 <LL_TIM_OC_DisableFast+0x4e>
 8001482:	2308      	movs	r3, #8
 8001484:	e010      	b.n	80014a8 <LL_TIM_OC_DisableFast+0x70>
 8001486:	2309      	movs	r3, #9
 8001488:	e00e      	b.n	80014a8 <LL_TIM_OC_DisableFast+0x70>
 800148a:	2307      	movs	r3, #7
 800148c:	e00c      	b.n	80014a8 <LL_TIM_OC_DisableFast+0x70>
 800148e:	2306      	movs	r3, #6
 8001490:	e00a      	b.n	80014a8 <LL_TIM_OC_DisableFast+0x70>
 8001492:	2305      	movs	r3, #5
 8001494:	e008      	b.n	80014a8 <LL_TIM_OC_DisableFast+0x70>
 8001496:	2304      	movs	r3, #4
 8001498:	e006      	b.n	80014a8 <LL_TIM_OC_DisableFast+0x70>
 800149a:	2303      	movs	r3, #3
 800149c:	e004      	b.n	80014a8 <LL_TIM_OC_DisableFast+0x70>
 800149e:	2302      	movs	r3, #2
 80014a0:	e002      	b.n	80014a8 <LL_TIM_OC_DisableFast+0x70>
 80014a2:	2301      	movs	r3, #1
 80014a4:	e000      	b.n	80014a8 <LL_TIM_OC_DisableFast+0x70>
 80014a6:	2300      	movs	r3, #0
 80014a8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	3318      	adds	r3, #24
 80014ae:	4619      	mov	r1, r3
 80014b0:	7bfb      	ldrb	r3, [r7, #15]
 80014b2:	4a0b      	ldr	r2, [pc, #44]	; (80014e0 <LL_TIM_OC_DisableFast+0xa8>)
 80014b4:	5cd3      	ldrb	r3, [r2, r3]
 80014b6:	440b      	add	r3, r1
 80014b8:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80014ba:	68bb      	ldr	r3, [r7, #8]
 80014bc:	681a      	ldr	r2, [r3, #0]
 80014be:	7bfb      	ldrb	r3, [r7, #15]
 80014c0:	4908      	ldr	r1, [pc, #32]	; (80014e4 <LL_TIM_OC_DisableFast+0xac>)
 80014c2:	5ccb      	ldrb	r3, [r1, r3]
 80014c4:	4619      	mov	r1, r3
 80014c6:	2304      	movs	r3, #4
 80014c8:	408b      	lsls	r3, r1
 80014ca:	43db      	mvns	r3, r3
 80014cc:	401a      	ands	r2, r3
 80014ce:	68bb      	ldr	r3, [r7, #8]
 80014d0:	601a      	str	r2, [r3, #0]

}
 80014d2:	bf00      	nop
 80014d4:	3714      	adds	r7, #20
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr
 80014de:	bf00      	nop
 80014e0:	0805bbb0 	.word	0x0805bbb0
 80014e4:	0805bbbc 	.word	0x0805bbbc

080014e8 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b085      	sub	sp, #20
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	2b01      	cmp	r3, #1
 80014f6:	d02e      	beq.n	8001556 <LL_TIM_OC_EnablePreload+0x6e>
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	2b04      	cmp	r3, #4
 80014fc:	d029      	beq.n	8001552 <LL_TIM_OC_EnablePreload+0x6a>
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	2b10      	cmp	r3, #16
 8001502:	d024      	beq.n	800154e <LL_TIM_OC_EnablePreload+0x66>
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	2b40      	cmp	r3, #64	; 0x40
 8001508:	d01f      	beq.n	800154a <LL_TIM_OC_EnablePreload+0x62>
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001510:	d019      	beq.n	8001546 <LL_TIM_OC_EnablePreload+0x5e>
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001518:	d013      	beq.n	8001542 <LL_TIM_OC_EnablePreload+0x5a>
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001520:	d00d      	beq.n	800153e <LL_TIM_OC_EnablePreload+0x56>
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001528:	d007      	beq.n	800153a <LL_TIM_OC_EnablePreload+0x52>
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001530:	d101      	bne.n	8001536 <LL_TIM_OC_EnablePreload+0x4e>
 8001532:	2308      	movs	r3, #8
 8001534:	e010      	b.n	8001558 <LL_TIM_OC_EnablePreload+0x70>
 8001536:	2309      	movs	r3, #9
 8001538:	e00e      	b.n	8001558 <LL_TIM_OC_EnablePreload+0x70>
 800153a:	2307      	movs	r3, #7
 800153c:	e00c      	b.n	8001558 <LL_TIM_OC_EnablePreload+0x70>
 800153e:	2306      	movs	r3, #6
 8001540:	e00a      	b.n	8001558 <LL_TIM_OC_EnablePreload+0x70>
 8001542:	2305      	movs	r3, #5
 8001544:	e008      	b.n	8001558 <LL_TIM_OC_EnablePreload+0x70>
 8001546:	2304      	movs	r3, #4
 8001548:	e006      	b.n	8001558 <LL_TIM_OC_EnablePreload+0x70>
 800154a:	2303      	movs	r3, #3
 800154c:	e004      	b.n	8001558 <LL_TIM_OC_EnablePreload+0x70>
 800154e:	2302      	movs	r3, #2
 8001550:	e002      	b.n	8001558 <LL_TIM_OC_EnablePreload+0x70>
 8001552:	2301      	movs	r3, #1
 8001554:	e000      	b.n	8001558 <LL_TIM_OC_EnablePreload+0x70>
 8001556:	2300      	movs	r3, #0
 8001558:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	3318      	adds	r3, #24
 800155e:	4619      	mov	r1, r3
 8001560:	7bfb      	ldrb	r3, [r7, #15]
 8001562:	4a0a      	ldr	r2, [pc, #40]	; (800158c <LL_TIM_OC_EnablePreload+0xa4>)
 8001564:	5cd3      	ldrb	r3, [r2, r3]
 8001566:	440b      	add	r3, r1
 8001568:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800156a:	68bb      	ldr	r3, [r7, #8]
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	7bfb      	ldrb	r3, [r7, #15]
 8001570:	4907      	ldr	r1, [pc, #28]	; (8001590 <LL_TIM_OC_EnablePreload+0xa8>)
 8001572:	5ccb      	ldrb	r3, [r1, r3]
 8001574:	4619      	mov	r1, r3
 8001576:	2308      	movs	r3, #8
 8001578:	408b      	lsls	r3, r1
 800157a:	431a      	orrs	r2, r3
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	601a      	str	r2, [r3, #0]
}
 8001580:	bf00      	nop
 8001582:	3714      	adds	r7, #20
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr
 800158c:	0805bbb0 	.word	0x0805bbb0
 8001590:	0805bbbc 	.word	0x0805bbbc

08001594 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
 800159c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	689b      	ldr	r3, [r3, #8]
 80015a2:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 80015a6:	f023 0307 	bic.w	r3, r3, #7
 80015aa:	683a      	ldr	r2, [r7, #0]
 80015ac:	431a      	orrs	r2, r3
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	609a      	str	r2, [r3, #8]
}
 80015b2:	bf00      	nop
 80015b4:	370c      	adds	r7, #12
 80015b6:	46bd      	mov	sp, r7
 80015b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015bc:	4770      	bx	lr

080015be <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC4REF
  *         @arg @ref LL_TIM_TRGO_ENCODERCLK
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 80015be:	b480      	push	{r7}
 80015c0:	b083      	sub	sp, #12
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	6078      	str	r0, [r7, #4]
 80015c6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80015d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80015d4:	683a      	ldr	r2, [r7, #0]
 80015d6:	431a      	orrs	r2, r3
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	605a      	str	r2, [r3, #4]
}
 80015dc:	bf00      	nop
 80015de:	370c      	adds	r7, #12
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr

080015e8 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	689b      	ldr	r3, [r3, #8]
 80015f4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	609a      	str	r2, [r3, #8]
}
 80015fc:	bf00      	nop
 80015fe:	370c      	adds	r7, #12
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr

08001608 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f043 0201 	orr.w	r2, r3, #1
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	601a      	str	r2, [r3, #0]
}
 800161c:	bf00      	nop
 800161e:	370c      	adds	r7, #12
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr

08001628 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 8001628:	b480      	push	{r7}
 800162a:	b083      	sub	sp, #12
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	601a      	str	r2, [r3, #0]
}
 800163c:	bf00      	nop
 800163e:	370c      	adds	r7, #12
 8001640:	46bd      	mov	sp, r7
 8001642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001646:	4770      	bx	lr

08001648 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8001648:	b480      	push	{r7}
 800164a:	b089      	sub	sp, #36	; 0x24
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	3308      	adds	r3, #8
 8001656:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	e853 3f00 	ldrex	r3, [r3]
 800165e:	60bb      	str	r3, [r7, #8]
   return(result);
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	075b      	lsls	r3, r3, #29
 800166a:	4313      	orrs	r3, r2
 800166c:	61fb      	str	r3, [r7, #28]
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	3308      	adds	r3, #8
 8001672:	69fa      	ldr	r2, [r7, #28]
 8001674:	61ba      	str	r2, [r7, #24]
 8001676:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001678:	6979      	ldr	r1, [r7, #20]
 800167a:	69ba      	ldr	r2, [r7, #24]
 800167c:	e841 2300 	strex	r3, r2, [r1]
 8001680:	613b      	str	r3, [r7, #16]
   return(result);
 8001682:	693b      	ldr	r3, [r7, #16]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d1e4      	bne.n	8001652 <LL_USART_SetTXFIFOThreshold+0xa>
}
 8001688:	bf00      	nop
 800168a:	bf00      	nop
 800168c:	3724      	adds	r7, #36	; 0x24
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr

08001696 <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8001696:	b480      	push	{r7}
 8001698:	b089      	sub	sp, #36	; 0x24
 800169a:	af00      	add	r7, sp, #0
 800169c:	6078      	str	r0, [r7, #4]
 800169e:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	3308      	adds	r3, #8
 80016a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	e853 3f00 	ldrex	r3, [r3]
 80016ac:	60bb      	str	r3, [r7, #8]
   return(result);
 80016ae:	68bb      	ldr	r3, [r7, #8]
 80016b0:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	065b      	lsls	r3, r3, #25
 80016b8:	4313      	orrs	r3, r2
 80016ba:	61fb      	str	r3, [r7, #28]
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	3308      	adds	r3, #8
 80016c0:	69fa      	ldr	r2, [r7, #28]
 80016c2:	61ba      	str	r2, [r7, #24]
 80016c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80016c6:	6979      	ldr	r1, [r7, #20]
 80016c8:	69ba      	ldr	r2, [r7, #24]
 80016ca:	e841 2300 	strex	r3, r2, [r1]
 80016ce:	613b      	str	r3, [r7, #16]
   return(result);
 80016d0:	693b      	ldr	r3, [r7, #16]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d1e4      	bne.n	80016a0 <LL_USART_SetRXFIFOThreshold+0xa>
}
 80016d6:	bf00      	nop
 80016d8:	bf00      	nop
 80016da:	3724      	adds	r7, #36	; 0x24
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr

080016e4 <LL_USART_DisableOverrunDetect>:
  * @rmtoll CR3          OVRDIS        LL_USART_DisableOverrunDetect
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableOverrunDetect(USART_TypeDef *USARTx)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_OVRDIS);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	689b      	ldr	r3, [r3, #8]
 80016f0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	609a      	str	r2, [r3, #8]
}
 80016f8:	bf00      	nop
 80016fa:	370c      	adds	r7, #12
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr

08001704 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8001704:	b480      	push	{r7}
 8001706:	b083      	sub	sp, #12
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	609a      	str	r2, [r3, #8]
}
 8001724:	bf00      	nop
 8001726:	370c      	adds	r7, #12
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr

08001730 <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
{
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	69db      	ldr	r3, [r3, #28]
 800173c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001740:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001744:	d101      	bne.n	800174a <LL_USART_IsActiveFlag_TEACK+0x1a>
 8001746:	2301      	movs	r3, #1
 8001748:	e000      	b.n	800174c <LL_USART_IsActiveFlag_TEACK+0x1c>
 800174a:	2300      	movs	r3, #0
}
 800174c:	4618      	mov	r0, r3
 800174e:	370c      	adds	r7, #12
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr

08001758 <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
{
 8001758:	b480      	push	{r7}
 800175a:	b083      	sub	sp, #12
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	69db      	ldr	r3, [r3, #28]
 8001764:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001768:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800176c:	d101      	bne.n	8001772 <LL_USART_IsActiveFlag_REACK+0x1a>
 800176e:	2301      	movs	r3, #1
 8001770:	e000      	b.n	8001774 <LL_USART_IsActiveFlag_REACK+0x1c>
 8001772:	2300      	movs	r3, #0
}
 8001774:	4618      	mov	r0, r3
 8001776:	370c      	adds	r7, #12
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr

08001780 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001780:	b480      	push	{r7}
 8001782:	b083      	sub	sp, #12
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
 8001788:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	683a      	ldr	r2, [r7, #0]
 800178e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001790:	bf00      	nop
 8001792:	370c      	adds	r7, #12
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr

0800179c <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800179c:	b480      	push	{r7}
 800179e:	b085      	sub	sp, #20
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80017a4:	4b08      	ldr	r3, [pc, #32]	; (80017c8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80017a6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80017a8:	4907      	ldr	r1, [pc, #28]	; (80017c8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	4313      	orrs	r3, r2
 80017ae:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80017b0:	4b05      	ldr	r3, [pc, #20]	; (80017c8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80017b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	4013      	ands	r3, r2
 80017b8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80017ba:	68fb      	ldr	r3, [r7, #12]
}
 80017bc:	bf00      	nop
 80017be:	3714      	adds	r7, #20
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr
 80017c8:	40021000 	.word	0x40021000

080017cc <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b085      	sub	sp, #20
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 80017d4:	4b08      	ldr	r3, [pc, #32]	; (80017f8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80017d6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80017d8:	4907      	ldr	r1, [pc, #28]	; (80017f8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	4313      	orrs	r3, r2
 80017de:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80017e0:	4b05      	ldr	r3, [pc, #20]	; (80017f8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80017e2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	4013      	ands	r3, r2
 80017e8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80017ea:	68fb      	ldr	r3, [r7, #12]
}
 80017ec:	bf00      	nop
 80017ee:	3714      	adds	r7, #20
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr
 80017f8:	40021000 	.word	0x40021000

080017fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001800:	f000 ff89 	bl	8002716 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001804:	f000 f82b 	bl	800185e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001808:	f000 fb6e 	bl	8001ee8 <MX_GPIO_Init>
  MX_DMA_Init();
 800180c:	f000 fada 	bl	8001dc4 <MX_DMA_Init>
  MX_USB_PCD_Init();
 8001810:	f000 fab0 	bl	8001d74 <MX_USB_PCD_Init>
  MX_USART3_UART_Init();
 8001814:	f000 fa06 	bl	8001c24 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 8001818:	f000 f9cc 	bl	8001bb4 <MX_TIM6_Init>
  MX_TIM4_Init();
 800181c:	f000 f95a 	bl	8001ad4 <MX_TIM4_Init>
  MX_FMC_Init();
 8001820:	f000 fafa 	bl	8001e18 <MX_FMC_Init>
  MX_TIM1_Init();
 8001824:	f000 f902 	bl	8001a2c <MX_TIM1_Init>
  MX_ADC4_Init();
 8001828:	f000 f866 	bl	80018f8 <MX_ADC4_Init>
  MX_CRC_Init();
 800182c:	f000 f8dc 	bl	80019e8 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  LED_init();
 8001830:	f005 ffac 	bl	800778c <LED_init>
  KBD_init();
 8001834:	f006 fa5a 	bl	8007cec <KBD_init>
  SCI_init();
 8001838:	f006 f894 	bl	8007964 <SCI_init>
  PSERV_init();
 800183c:	f006 fe2a 	bl	8008494 <PSERV_init>
  PSERV_enable();
 8001840:	f006 fe38 	bl	80084b4 <PSERV_enable>
  LCD_BKLT_init();
 8001844:	f006 fc08 	bl	8008058 <LCD_BKLT_init>
  LCD_Init();
 8001848:	f006 fb57 	bl	8007efa <LCD_Init>
  LCD_uGUI_init();
 800184c:	f006 fba8 	bl	8007fa0 <LCD_uGUI_init>
  MX_X_CUBE_AI_Init();
 8001850:	f7fe fe00 	bl	8000454 <MX_X_CUBE_AI_Init>

  //JOY_init(&hadc4, &htim1);
  //LED_demo();
  SCI_demo_Hello_world();
 8001854:	f006 f974 	bl	8007b40 <SCI_demo_Hello_world>
  /* USER CODE BEGIN WHILE */
 // JOY_calibrate();
    while (1)
    {

 Game();
 8001858:	f7ff fbfe 	bl	8001058 <Game>
 800185c:	e7fc      	b.n	8001858 <main+0x5c>

0800185e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800185e:	b580      	push	{r7, lr}
 8001860:	b094      	sub	sp, #80	; 0x50
 8001862:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001864:	f107 0318 	add.w	r3, r7, #24
 8001868:	2238      	movs	r2, #56	; 0x38
 800186a:	2100      	movs	r1, #0
 800186c:	4618      	mov	r0, r3
 800186e:	f009 f951 	bl	800ab14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001872:	1d3b      	adds	r3, r7, #4
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]
 8001878:	605a      	str	r2, [r3, #4]
 800187a:	609a      	str	r2, [r3, #8]
 800187c:	60da      	str	r2, [r3, #12]
 800187e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001880:	2000      	movs	r0, #0
 8001882:	f002 fdfd 	bl	8004480 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8001886:	2322      	movs	r3, #34	; 0x22
 8001888:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800188a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800188e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001890:	2340      	movs	r3, #64	; 0x40
 8001892:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001894:	2301      	movs	r3, #1
 8001896:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001898:	2302      	movs	r3, #2
 800189a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800189c:	2302      	movs	r3, #2
 800189e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80018a0:	2304      	movs	r3, #4
 80018a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80018a4:	2355      	movs	r3, #85	; 0x55
 80018a6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 80018a8:	2308      	movs	r3, #8
 80018aa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV8;
 80018ac:	2308      	movs	r3, #8
 80018ae:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80018b0:	2302      	movs	r3, #2
 80018b2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018b4:	f107 0318 	add.w	r3, r7, #24
 80018b8:	4618      	mov	r0, r3
 80018ba:	f002 fe85 	bl	80045c8 <HAL_RCC_OscConfig>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80018c4:	f000 fc38 	bl	8002138 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018c8:	230f      	movs	r3, #15
 80018ca:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018cc:	2303      	movs	r3, #3
 80018ce:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018d0:	2300      	movs	r3, #0
 80018d2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80018d4:	2300      	movs	r3, #0
 80018d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018d8:	2300      	movs	r3, #0
 80018da:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80018dc:	1d3b      	adds	r3, r7, #4
 80018de:	2104      	movs	r1, #4
 80018e0:	4618      	mov	r0, r3
 80018e2:	f003 f989 	bl	8004bf8 <HAL_RCC_ClockConfig>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d001      	beq.n	80018f0 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80018ec:	f000 fc24 	bl	8002138 <Error_Handler>
  }
}
 80018f0:	bf00      	nop
 80018f2:	3750      	adds	r7, #80	; 0x50
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <MX_ADC4_Init>:
  * @brief ADC4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC4_Init(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b088      	sub	sp, #32
 80018fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80018fe:	463b      	mov	r3, r7
 8001900:	2220      	movs	r2, #32
 8001902:	2100      	movs	r1, #0
 8001904:	4618      	mov	r0, r3
 8001906:	f009 f905 	bl	800ab14 <memset>

  /* USER CODE END ADC4_Init 1 */

  /** Common config
  */
  hadc4.Instance = ADC4;
 800190a:	4b33      	ldr	r3, [pc, #204]	; (80019d8 <MX_ADC4_Init+0xe0>)
 800190c:	4a33      	ldr	r2, [pc, #204]	; (80019dc <MX_ADC4_Init+0xe4>)
 800190e:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001910:	4b31      	ldr	r3, [pc, #196]	; (80019d8 <MX_ADC4_Init+0xe0>)
 8001912:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001916:	605a      	str	r2, [r3, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 8001918:	4b2f      	ldr	r3, [pc, #188]	; (80019d8 <MX_ADC4_Init+0xe0>)
 800191a:	2200      	movs	r2, #0
 800191c:	609a      	str	r2, [r3, #8]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800191e:	4b2e      	ldr	r3, [pc, #184]	; (80019d8 <MX_ADC4_Init+0xe0>)
 8001920:	2200      	movs	r2, #0
 8001922:	60da      	str	r2, [r3, #12]
  hadc4.Init.GainCompensation = 0;
 8001924:	4b2c      	ldr	r3, [pc, #176]	; (80019d8 <MX_ADC4_Init+0xe0>)
 8001926:	2200      	movs	r2, #0
 8001928:	611a      	str	r2, [r3, #16]
  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800192a:	4b2b      	ldr	r3, [pc, #172]	; (80019d8 <MX_ADC4_Init+0xe0>)
 800192c:	2201      	movs	r2, #1
 800192e:	615a      	str	r2, [r3, #20]
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001930:	4b29      	ldr	r3, [pc, #164]	; (80019d8 <MX_ADC4_Init+0xe0>)
 8001932:	2204      	movs	r2, #4
 8001934:	619a      	str	r2, [r3, #24]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 8001936:	4b28      	ldr	r3, [pc, #160]	; (80019d8 <MX_ADC4_Init+0xe0>)
 8001938:	2200      	movs	r2, #0
 800193a:	771a      	strb	r2, [r3, #28]
  hadc4.Init.ContinuousConvMode = DISABLE;
 800193c:	4b26      	ldr	r3, [pc, #152]	; (80019d8 <MX_ADC4_Init+0xe0>)
 800193e:	2200      	movs	r2, #0
 8001940:	775a      	strb	r2, [r3, #29]
  hadc4.Init.NbrOfConversion = 2;
 8001942:	4b25      	ldr	r3, [pc, #148]	; (80019d8 <MX_ADC4_Init+0xe0>)
 8001944:	2202      	movs	r2, #2
 8001946:	621a      	str	r2, [r3, #32]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 8001948:	4b23      	ldr	r3, [pc, #140]	; (80019d8 <MX_ADC4_Init+0xe0>)
 800194a:	2200      	movs	r2, #0
 800194c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 8001950:	4b21      	ldr	r3, [pc, #132]	; (80019d8 <MX_ADC4_Init+0xe0>)
 8001952:	f44f 62a4 	mov.w	r2, #1312	; 0x520
 8001956:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001958:	4b1f      	ldr	r3, [pc, #124]	; (80019d8 <MX_ADC4_Init+0xe0>)
 800195a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800195e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc4.Init.DMAContinuousRequests = ENABLE;
 8001960:	4b1d      	ldr	r3, [pc, #116]	; (80019d8 <MX_ADC4_Init+0xe0>)
 8001962:	2201      	movs	r2, #1
 8001964:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc4.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001968:	4b1b      	ldr	r3, [pc, #108]	; (80019d8 <MX_ADC4_Init+0xe0>)
 800196a:	2200      	movs	r2, #0
 800196c:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc4.Init.OversamplingMode = DISABLE;
 800196e:	4b1a      	ldr	r3, [pc, #104]	; (80019d8 <MX_ADC4_Init+0xe0>)
 8001970:	2200      	movs	r2, #0
 8001972:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 8001976:	4818      	ldr	r0, [pc, #96]	; (80019d8 <MX_ADC4_Init+0xe0>)
 8001978:	f001 f93a 	bl	8002bf0 <HAL_ADC_Init>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d001      	beq.n	8001986 <MX_ADC4_Init+0x8e>
  {
    Error_Handler();
 8001982:	f000 fbd9 	bl	8002138 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001986:	4b16      	ldr	r3, [pc, #88]	; (80019e0 <MX_ADC4_Init+0xe8>)
 8001988:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800198a:	2306      	movs	r3, #6
 800198c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 800198e:	2307      	movs	r3, #7
 8001990:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001992:	237f      	movs	r3, #127	; 0x7f
 8001994:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001996:	2304      	movs	r3, #4
 8001998:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800199a:	2300      	movs	r3, #0
 800199c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 800199e:	463b      	mov	r3, r7
 80019a0:	4619      	mov	r1, r3
 80019a2:	480d      	ldr	r0, [pc, #52]	; (80019d8 <MX_ADC4_Init+0xe0>)
 80019a4:	f001 fae6 	bl	8002f74 <HAL_ADC_ConfigChannel>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d001      	beq.n	80019b2 <MX_ADC4_Init+0xba>
  {
    Error_Handler();
 80019ae:	f000 fbc3 	bl	8002138 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80019b2:	4b0c      	ldr	r3, [pc, #48]	; (80019e4 <MX_ADC4_Init+0xec>)
 80019b4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80019b6:	230c      	movs	r3, #12
 80019b8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 80019ba:	463b      	mov	r3, r7
 80019bc:	4619      	mov	r1, r3
 80019be:	4806      	ldr	r0, [pc, #24]	; (80019d8 <MX_ADC4_Init+0xe0>)
 80019c0:	f001 fad8 	bl	8002f74 <HAL_ADC_ConfigChannel>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <MX_ADC4_Init+0xd6>
  {
    Error_Handler();
 80019ca:	f000 fbb5 	bl	8002138 <Error_Handler>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 80019ce:	bf00      	nop
 80019d0:	3720      	adds	r7, #32
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	20000e60 	.word	0x20000e60
 80019dc:	50000500 	.word	0x50000500
 80019e0:	10c00010 	.word	0x10c00010
 80019e4:	14f00020 	.word	0x14f00020

080019e8 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80019ec:	4b0d      	ldr	r3, [pc, #52]	; (8001a24 <MX_CRC_Init+0x3c>)
 80019ee:	4a0e      	ldr	r2, [pc, #56]	; (8001a28 <MX_CRC_Init+0x40>)
 80019f0:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80019f2:	4b0c      	ldr	r3, [pc, #48]	; (8001a24 <MX_CRC_Init+0x3c>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80019f8:	4b0a      	ldr	r3, [pc, #40]	; (8001a24 <MX_CRC_Init+0x3c>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80019fe:	4b09      	ldr	r3, [pc, #36]	; (8001a24 <MX_CRC_Init+0x3c>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8001a04:	4b07      	ldr	r3, [pc, #28]	; (8001a24 <MX_CRC_Init+0x3c>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8001a0a:	4b06      	ldr	r3, [pc, #24]	; (8001a24 <MX_CRC_Init+0x3c>)
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001a10:	4804      	ldr	r0, [pc, #16]	; (8001a24 <MX_CRC_Init+0x3c>)
 8001a12:	f001 ffff 	bl	8003a14 <HAL_CRC_Init>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d001      	beq.n	8001a20 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8001a1c:	f000 fb8c 	bl	8002138 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001a20:	bf00      	nop
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	20000f2c 	.word	0x20000f2c
 8001a28:	40023000 	.word	0x40023000

08001a2c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b088      	sub	sp, #32
 8001a30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a32:	f107 0310 	add.w	r3, r7, #16
 8001a36:	2200      	movs	r2, #0
 8001a38:	601a      	str	r2, [r3, #0]
 8001a3a:	605a      	str	r2, [r3, #4]
 8001a3c:	609a      	str	r2, [r3, #8]
 8001a3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a40:	1d3b      	adds	r3, r7, #4
 8001a42:	2200      	movs	r2, #0
 8001a44:	601a      	str	r2, [r3, #0]
 8001a46:	605a      	str	r2, [r3, #4]
 8001a48:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001a4a:	4b20      	ldr	r3, [pc, #128]	; (8001acc <MX_TIM1_Init+0xa0>)
 8001a4c:	4a20      	ldr	r2, [pc, #128]	; (8001ad0 <MX_TIM1_Init+0xa4>)
 8001a4e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 20;
 8001a50:	4b1e      	ldr	r3, [pc, #120]	; (8001acc <MX_TIM1_Init+0xa0>)
 8001a52:	2214      	movs	r2, #20
 8001a54:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a56:	4b1d      	ldr	r3, [pc, #116]	; (8001acc <MX_TIM1_Init+0xa0>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65534;
 8001a5c:	4b1b      	ldr	r3, [pc, #108]	; (8001acc <MX_TIM1_Init+0xa0>)
 8001a5e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001a62:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a64:	4b19      	ldr	r3, [pc, #100]	; (8001acc <MX_TIM1_Init+0xa0>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a6a:	4b18      	ldr	r3, [pc, #96]	; (8001acc <MX_TIM1_Init+0xa0>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a70:	4b16      	ldr	r3, [pc, #88]	; (8001acc <MX_TIM1_Init+0xa0>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001a76:	4815      	ldr	r0, [pc, #84]	; (8001acc <MX_TIM1_Init+0xa0>)
 8001a78:	f003 fd38 	bl	80054ec <HAL_TIM_Base_Init>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d001      	beq.n	8001a86 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001a82:	f000 fb59 	bl	8002138 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a86:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a8a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001a8c:	f107 0310 	add.w	r3, r7, #16
 8001a90:	4619      	mov	r1, r3
 8001a92:	480e      	ldr	r0, [pc, #56]	; (8001acc <MX_TIM1_Init+0xa0>)
 8001a94:	f003 fd82 	bl	800559c <HAL_TIM_ConfigClockSource>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001a9e:	f000 fb4b 	bl	8002138 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001aa2:	2320      	movs	r3, #32
 8001aa4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001aae:	1d3b      	adds	r3, r7, #4
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	4806      	ldr	r0, [pc, #24]	; (8001acc <MX_TIM1_Init+0xa0>)
 8001ab4:	f003 ffcc 	bl	8005a50 <HAL_TIMEx_MasterConfigSynchronization>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001abe:	f000 fb3b 	bl	8002138 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001ac2:	bf00      	nop
 8001ac4:	3720      	adds	r7, #32
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	20000f50 	.word	0x20000f50
 8001ad0:	40012c00 	.word	0x40012c00

08001ad4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b094      	sub	sp, #80	; 0x50
 8001ad8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001ada:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001ade:	2200      	movs	r2, #0
 8001ae0:	601a      	str	r2, [r3, #0]
 8001ae2:	605a      	str	r2, [r3, #4]
 8001ae4:	609a      	str	r2, [r3, #8]
 8001ae6:	60da      	str	r2, [r3, #12]
 8001ae8:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8001aea:	f107 031c 	add.w	r3, r7, #28
 8001aee:	2220      	movs	r2, #32
 8001af0:	2100      	movs	r1, #0
 8001af2:	4618      	mov	r0, r3
 8001af4:	f009 f80e 	bl	800ab14 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001af8:	1d3b      	adds	r3, r7, #4
 8001afa:	2200      	movs	r2, #0
 8001afc:	601a      	str	r2, [r3, #0]
 8001afe:	605a      	str	r2, [r3, #4]
 8001b00:	609a      	str	r2, [r3, #8]
 8001b02:	60da      	str	r2, [r3, #12]
 8001b04:	611a      	str	r2, [r3, #16]
 8001b06:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 8001b08:	2004      	movs	r0, #4
 8001b0a:	f7ff fe5f 	bl	80017cc <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  TIM_InitStruct.Prescaler = 14399;
 8001b0e:	f643 033f 	movw	r3, #14399	; 0x383f
 8001b12:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001b14:	2300      	movs	r3, #0
 8001b16:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 101;
 8001b18:	2365      	movs	r3, #101	; 0x65
 8001b1a:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8001b20:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001b24:	4619      	mov	r1, r3
 8001b26:	4821      	ldr	r0, [pc, #132]	; (8001bac <MX_TIM4_Init+0xd8>)
 8001b28:	f004 fe7c 	bl	8006824 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 8001b2c:	481f      	ldr	r0, [pc, #124]	; (8001bac <MX_TIM4_Init+0xd8>)
 8001b2e:	f7ff fc72 	bl	8001416 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001b32:	2100      	movs	r1, #0
 8001b34:	481d      	ldr	r0, [pc, #116]	; (8001bac <MX_TIM4_Init+0xd8>)
 8001b36:	f7ff fd2d 	bl	8001594 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM4, LL_TIM_CHANNEL_CH1);
 8001b3a:	2101      	movs	r1, #1
 8001b3c:	481b      	ldr	r0, [pc, #108]	; (8001bac <MX_TIM4_Init+0xd8>)
 8001b3e:	f7ff fcd3 	bl	80014e8 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8001b42:	2360      	movs	r3, #96	; 0x60
 8001b44:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8001b46:	2300      	movs	r3, #0
 8001b48:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8001b52:	2300      	movs	r3, #0
 8001b54:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8001b56:	f107 031c 	add.w	r3, r7, #28
 8001b5a:	461a      	mov	r2, r3
 8001b5c:	2101      	movs	r1, #1
 8001b5e:	4813      	ldr	r0, [pc, #76]	; (8001bac <MX_TIM4_Init+0xd8>)
 8001b60:	f004 ff02 	bl	8006968 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH1);
 8001b64:	2101      	movs	r1, #1
 8001b66:	4811      	ldr	r0, [pc, #68]	; (8001bac <MX_TIM4_Init+0xd8>)
 8001b68:	f7ff fc66 	bl	8001438 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 8001b6c:	2100      	movs	r1, #0
 8001b6e:	480f      	ldr	r0, [pc, #60]	; (8001bac <MX_TIM4_Init+0xd8>)
 8001b70:	f7ff fd25 	bl	80015be <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 8001b74:	480d      	ldr	r0, [pc, #52]	; (8001bac <MX_TIM4_Init+0xd8>)
 8001b76:	f7ff fd37 	bl	80015e8 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8001b7a:	2002      	movs	r0, #2
 8001b7c:	f7ff fe0e 	bl	800179c <LL_AHB2_GRP1_EnableClock>
  /**TIM4 GPIO Configuration
  PB6   ------> TIM4_CH1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8001b80:	2340      	movs	r3, #64	; 0x40
 8001b82:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001b84:	2302      	movs	r3, #2
 8001b86:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001b90:	2300      	movs	r3, #0
 8001b92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8001b94:	2302      	movs	r3, #2
 8001b96:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b98:	1d3b      	adds	r3, r7, #4
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	4804      	ldr	r0, [pc, #16]	; (8001bb0 <MX_TIM4_Init+0xdc>)
 8001b9e:	f004 fa94 	bl	80060ca <LL_GPIO_Init>

}
 8001ba2:	bf00      	nop
 8001ba4:	3750      	adds	r7, #80	; 0x50
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	40000800 	.word	0x40000800
 8001bb0:	48000400 	.word	0x48000400

08001bb4 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b086      	sub	sp, #24
 8001bb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001bba:	1d3b      	adds	r3, r7, #4
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	601a      	str	r2, [r3, #0]
 8001bc0:	605a      	str	r2, [r3, #4]
 8001bc2:	609a      	str	r2, [r3, #8]
 8001bc4:	60da      	str	r2, [r3, #12]
 8001bc6:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 8001bc8:	2010      	movs	r0, #16
 8001bca:	f7ff fdff 	bl	80017cc <LL_APB1_GRP1_EnableClock>

  /* TIM6 interrupt Init */
  NVIC_SetPriority(TIM6_DAC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),14, 0));
 8001bce:	f7ff fb99 	bl	8001304 <__NVIC_GetPriorityGrouping>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	210e      	movs	r1, #14
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f7ff fbe9 	bl	80013b0 <NVIC_EncodePriority>
 8001bde:	4603      	mov	r3, r0
 8001be0:	4619      	mov	r1, r3
 8001be2:	2036      	movs	r0, #54	; 0x36
 8001be4:	f7ff fbba 	bl	800135c <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001be8:	2036      	movs	r0, #54	; 0x36
 8001bea:	f7ff fb99 	bl	8001320 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  TIM_InitStruct.Prescaler = 143;
 8001bee:	238f      	movs	r3, #143	; 0x8f
 8001bf0:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 50;
 8001bf6:	2332      	movs	r3, #50	; 0x32
 8001bf8:	60fb      	str	r3, [r7, #12]
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 8001bfa:	1d3b      	adds	r3, r7, #4
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	4808      	ldr	r0, [pc, #32]	; (8001c20 <MX_TIM6_Init+0x6c>)
 8001c00:	f004 fe10 	bl	8006824 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM6);
 8001c04:	4806      	ldr	r0, [pc, #24]	; (8001c20 <MX_TIM6_Init+0x6c>)
 8001c06:	f7ff fc06 	bl	8001416 <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM6, LL_TIM_TRGO_RESET);
 8001c0a:	2100      	movs	r1, #0
 8001c0c:	4804      	ldr	r0, [pc, #16]	; (8001c20 <MX_TIM6_Init+0x6c>)
 8001c0e:	f7ff fcd6 	bl	80015be <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM6);
 8001c12:	4803      	ldr	r0, [pc, #12]	; (8001c20 <MX_TIM6_Init+0x6c>)
 8001c14:	f7ff fce8 	bl	80015e8 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001c18:	bf00      	nop
 8001c1a:	3718      	adds	r7, #24
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	40001000 	.word	0x40001000

08001c24 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b0a4      	sub	sp, #144	; 0x90
 8001c28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */

  /* USER CODE END USART3_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001c2a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001c2e:	2220      	movs	r2, #32
 8001c30:	2100      	movs	r1, #0
 8001c32:	4618      	mov	r0, r3
 8001c34:	f008 ff6e 	bl	800ab14 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c38:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	601a      	str	r2, [r3, #0]
 8001c40:	605a      	str	r2, [r3, #4]
 8001c42:	609a      	str	r2, [r3, #8]
 8001c44:	60da      	str	r2, [r3, #12]
 8001c46:	611a      	str	r2, [r3, #16]
 8001c48:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c4a:	1d3b      	adds	r3, r7, #4
 8001c4c:	2254      	movs	r2, #84	; 0x54
 8001c4e:	2100      	movs	r1, #0
 8001c50:	4618      	mov	r0, r3
 8001c52:	f008 ff5f 	bl	800ab14 <memset>

  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001c56:	2304      	movs	r3, #4
 8001c58:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c5e:	1d3b      	adds	r3, r7, #4
 8001c60:	4618      	mov	r0, r3
 8001c62:	f003 f9ad 	bl	8004fc0 <HAL_RCCEx_PeriphCLKConfig>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d001      	beq.n	8001c70 <MX_USART3_UART_Init+0x4c>
  {
    Error_Handler();
 8001c6c:	f000 fa64 	bl	8002138 <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 8001c70:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001c74:	f7ff fdaa 	bl	80017cc <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8001c78:	2002      	movs	r0, #2
 8001c7a:	f7ff fd8f 	bl	800179c <LL_AHB2_GRP1_EnableClock>
  /**USART3 GPIO Configuration
  PB8-BOOT0   ------> USART3_RX
  PB9   ------> USART3_TX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8001c7e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c82:	65bb      	str	r3, [r7, #88]	; 0x58
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001c84:	2302      	movs	r3, #2
 8001c86:	65fb      	str	r3, [r7, #92]	; 0x5c
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	663b      	str	r3, [r7, #96]	; 0x60
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	667b      	str	r3, [r7, #100]	; 0x64
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001c90:	2300      	movs	r3, #0
 8001c92:	66bb      	str	r3, [r7, #104]	; 0x68
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001c94:	2307      	movs	r3, #7
 8001c96:	66fb      	str	r3, [r7, #108]	; 0x6c
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c98:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	4833      	ldr	r0, [pc, #204]	; (8001d6c <MX_USART3_UART_Init+0x148>)
 8001ca0:	f004 fa13 	bl	80060ca <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8001ca4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ca8:	65bb      	str	r3, [r7, #88]	; 0x58
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001caa:	2302      	movs	r3, #2
 8001cac:	65fb      	str	r3, [r7, #92]	; 0x5c
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	663b      	str	r3, [r7, #96]	; 0x60
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	667b      	str	r3, [r7, #100]	; 0x64
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	66bb      	str	r3, [r7, #104]	; 0x68
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001cba:	2307      	movs	r3, #7
 8001cbc:	66fb      	str	r3, [r7, #108]	; 0x6c
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cbe:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	4829      	ldr	r0, [pc, #164]	; (8001d6c <MX_USART3_UART_Init+0x148>)
 8001cc6:	f004 fa00 	bl	80060ca <LL_GPIO_Init>

  /* USART3 interrupt Init */
  NVIC_SetPriority(USART3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001cca:	f7ff fb1b 	bl	8001304 <__NVIC_GetPriorityGrouping>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	2100      	movs	r1, #0
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f7ff fb6b 	bl	80013b0 <NVIC_EncodePriority>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	4619      	mov	r1, r3
 8001cde:	2027      	movs	r0, #39	; 0x27
 8001ce0:	f7ff fb3c 	bl	800135c <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART3_IRQn);
 8001ce4:	2027      	movs	r0, #39	; 0x27
 8001ce6:	f7ff fb1b 	bl	8001320 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8001cea:	2300      	movs	r3, #0
 8001cec:	673b      	str	r3, [r7, #112]	; 0x70
  USART_InitStruct.BaudRate = 115200;
 8001cee:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001cf2:	677b      	str	r3, [r7, #116]	; 0x74
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	67bb      	str	r3, [r7, #120]	; 0x78
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	67fb      	str	r3, [r7, #124]	; 0x7c
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001d02:	230c      	movs	r3, #12
 8001d04:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  LL_USART_Init(USART3, &USART_InitStruct);
 8001d14:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001d18:	4619      	mov	r1, r3
 8001d1a:	4815      	ldr	r0, [pc, #84]	; (8001d70 <MX_USART3_UART_Init+0x14c>)
 8001d1c:	f005 fa1a 	bl	8007154 <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART3, LL_USART_FIFOTHRESHOLD_1_8);
 8001d20:	2100      	movs	r1, #0
 8001d22:	4813      	ldr	r0, [pc, #76]	; (8001d70 <MX_USART3_UART_Init+0x14c>)
 8001d24:	f7ff fc90 	bl	8001648 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART3, LL_USART_FIFOTHRESHOLD_1_8);
 8001d28:	2100      	movs	r1, #0
 8001d2a:	4811      	ldr	r0, [pc, #68]	; (8001d70 <MX_USART3_UART_Init+0x14c>)
 8001d2c:	f7ff fcb3 	bl	8001696 <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART3);
 8001d30:	480f      	ldr	r0, [pc, #60]	; (8001d70 <MX_USART3_UART_Init+0x14c>)
 8001d32:	f7ff fc79 	bl	8001628 <LL_USART_DisableFIFO>
  LL_USART_DisableOverrunDetect(USART3);
 8001d36:	480e      	ldr	r0, [pc, #56]	; (8001d70 <MX_USART3_UART_Init+0x14c>)
 8001d38:	f7ff fcd4 	bl	80016e4 <LL_USART_DisableOverrunDetect>
  LL_USART_ConfigAsyncMode(USART3);
 8001d3c:	480c      	ldr	r0, [pc, #48]	; (8001d70 <MX_USART3_UART_Init+0x14c>)
 8001d3e:	f7ff fce1 	bl	8001704 <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART3 */

  /* USER CODE END WKUPType USART3 */

  LL_USART_Enable(USART3);
 8001d42:	480b      	ldr	r0, [pc, #44]	; (8001d70 <MX_USART3_UART_Init+0x14c>)
 8001d44:	f7ff fc60 	bl	8001608 <LL_USART_Enable>

  /* Polling USART3 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART3))) || (!(LL_USART_IsActiveFlag_REACK(USART3))))
 8001d48:	bf00      	nop
 8001d4a:	4809      	ldr	r0, [pc, #36]	; (8001d70 <MX_USART3_UART_Init+0x14c>)
 8001d4c:	f7ff fcf0 	bl	8001730 <LL_USART_IsActiveFlag_TEACK>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d0f9      	beq.n	8001d4a <MX_USART3_UART_Init+0x126>
 8001d56:	4806      	ldr	r0, [pc, #24]	; (8001d70 <MX_USART3_UART_Init+0x14c>)
 8001d58:	f7ff fcfe 	bl	8001758 <LL_USART_IsActiveFlag_REACK>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d0f3      	beq.n	8001d4a <MX_USART3_UART_Init+0x126>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001d62:	bf00      	nop
 8001d64:	bf00      	nop
 8001d66:	3790      	adds	r7, #144	; 0x90
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	48000400 	.word	0x48000400
 8001d70:	40004800 	.word	0x40004800

08001d74 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8001d78:	4b10      	ldr	r3, [pc, #64]	; (8001dbc <MX_USB_PCD_Init+0x48>)
 8001d7a:	4a11      	ldr	r2, [pc, #68]	; (8001dc0 <MX_USB_PCD_Init+0x4c>)
 8001d7c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8001d7e:	4b0f      	ldr	r3, [pc, #60]	; (8001dbc <MX_USB_PCD_Init+0x48>)
 8001d80:	2208      	movs	r2, #8
 8001d82:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8001d84:	4b0d      	ldr	r3, [pc, #52]	; (8001dbc <MX_USB_PCD_Init+0x48>)
 8001d86:	2202      	movs	r2, #2
 8001d88:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001d8a:	4b0c      	ldr	r3, [pc, #48]	; (8001dbc <MX_USB_PCD_Init+0x48>)
 8001d8c:	2202      	movs	r2, #2
 8001d8e:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8001d90:	4b0a      	ldr	r3, [pc, #40]	; (8001dbc <MX_USB_PCD_Init+0x48>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8001d96:	4b09      	ldr	r3, [pc, #36]	; (8001dbc <MX_USB_PCD_Init+0x48>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8001d9c:	4b07      	ldr	r3, [pc, #28]	; (8001dbc <MX_USB_PCD_Init+0x48>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8001da2:	4b06      	ldr	r3, [pc, #24]	; (8001dbc <MX_USB_PCD_Init+0x48>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8001da8:	4804      	ldr	r0, [pc, #16]	; (8001dbc <MX_USB_PCD_Init+0x48>)
 8001daa:	f002 fa59 	bl	8004260 <HAL_PCD_Init>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d001      	beq.n	8001db8 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 8001db4:	f000 f9c0 	bl	8002138 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8001db8:	bf00      	nop
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	20000f9c 	.word	0x20000f9c
 8001dc0:	40005c00 	.word	0x40005c00

08001dc4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b082      	sub	sp, #8
 8001dc8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001dca:	4b12      	ldr	r3, [pc, #72]	; (8001e14 <MX_DMA_Init+0x50>)
 8001dcc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001dce:	4a11      	ldr	r2, [pc, #68]	; (8001e14 <MX_DMA_Init+0x50>)
 8001dd0:	f043 0304 	orr.w	r3, r3, #4
 8001dd4:	6493      	str	r3, [r2, #72]	; 0x48
 8001dd6:	4b0f      	ldr	r3, [pc, #60]	; (8001e14 <MX_DMA_Init+0x50>)
 8001dd8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001dda:	f003 0304 	and.w	r3, r3, #4
 8001dde:	607b      	str	r3, [r7, #4]
 8001de0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001de2:	4b0c      	ldr	r3, [pc, #48]	; (8001e14 <MX_DMA_Init+0x50>)
 8001de4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001de6:	4a0b      	ldr	r2, [pc, #44]	; (8001e14 <MX_DMA_Init+0x50>)
 8001de8:	f043 0301 	orr.w	r3, r3, #1
 8001dec:	6493      	str	r3, [r2, #72]	; 0x48
 8001dee:	4b09      	ldr	r3, [pc, #36]	; (8001e14 <MX_DMA_Init+0x50>)
 8001df0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001df2:	f003 0301 	and.w	r3, r3, #1
 8001df6:	603b      	str	r3, [r7, #0]
 8001df8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	2100      	movs	r1, #0
 8001dfe:	200b      	movs	r0, #11
 8001e00:	f001 fdd3 	bl	80039aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001e04:	200b      	movs	r0, #11
 8001e06:	f001 fdea 	bl	80039de <HAL_NVIC_EnableIRQ>

}
 8001e0a:	bf00      	nop
 8001e0c:	3708      	adds	r7, #8
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	40021000 	.word	0x40021000

08001e18 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b088      	sub	sp, #32
 8001e1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 8001e1e:	463b      	mov	r3, r7
 8001e20:	2220      	movs	r2, #32
 8001e22:	2100      	movs	r1, #0
 8001e24:	4618      	mov	r0, r3
 8001e26:	f008 fe75 	bl	800ab14 <memset>

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 8001e2a:	4b2d      	ldr	r3, [pc, #180]	; (8001ee0 <MX_FMC_Init+0xc8>)
 8001e2c:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8001e30:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 8001e32:	4b2b      	ldr	r3, [pc, #172]	; (8001ee0 <MX_FMC_Init+0xc8>)
 8001e34:	4a2b      	ldr	r2, [pc, #172]	; (8001ee4 <MX_FMC_Init+0xcc>)
 8001e36:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 8001e38:	4b29      	ldr	r3, [pc, #164]	; (8001ee0 <MX_FMC_Init+0xc8>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 8001e3e:	4b28      	ldr	r3, [pc, #160]	; (8001ee0 <MX_FMC_Init+0xc8>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 8001e44:	4b26      	ldr	r3, [pc, #152]	; (8001ee0 <MX_FMC_Init+0xc8>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001e4a:	4b25      	ldr	r3, [pc, #148]	; (8001ee0 <MX_FMC_Init+0xc8>)
 8001e4c:	2210      	movs	r2, #16
 8001e4e:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 8001e50:	4b23      	ldr	r3, [pc, #140]	; (8001ee0 <MX_FMC_Init+0xc8>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 8001e56:	4b22      	ldr	r3, [pc, #136]	; (8001ee0 <MX_FMC_Init+0xc8>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 8001e5c:	4b20      	ldr	r3, [pc, #128]	; (8001ee0 <MX_FMC_Init+0xc8>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 8001e62:	4b1f      	ldr	r3, [pc, #124]	; (8001ee0 <MX_FMC_Init+0xc8>)
 8001e64:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e68:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 8001e6a:	4b1d      	ldr	r3, [pc, #116]	; (8001ee0 <MX_FMC_Init+0xc8>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 8001e70:	4b1b      	ldr	r3, [pc, #108]	; (8001ee0 <MX_FMC_Init+0xc8>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001e76:	4b1a      	ldr	r3, [pc, #104]	; (8001ee0 <MX_FMC_Init+0xc8>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 8001e7c:	4b18      	ldr	r3, [pc, #96]	; (8001ee0 <MX_FMC_Init+0xc8>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8001e82:	4b17      	ldr	r3, [pc, #92]	; (8001ee0 <MX_FMC_Init+0xc8>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 8001e88:	4b15      	ldr	r3, [pc, #84]	; (8001ee0 <MX_FMC_Init+0xc8>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram1.Init.NBLSetupTime = 0;
 8001e8e:	4b14      	ldr	r3, [pc, #80]	; (8001ee0 <MX_FMC_Init+0xc8>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	645a      	str	r2, [r3, #68]	; 0x44
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 8001e94:	4b12      	ldr	r3, [pc, #72]	; (8001ee0 <MX_FMC_Init+0xc8>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	641a      	str	r2, [r3, #64]	; 0x40
  hsram1.Init.MaxChipSelectPulse = DISABLE;
 8001e9a:	4b11      	ldr	r3, [pc, #68]	; (8001ee0 <MX_FMC_Init+0xc8>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  /* Timing */
  Timing.AddressSetupTime = 1;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 8001ea6:	230f      	movs	r3, #15
 8001ea8:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 1;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	60bb      	str	r3, [r7, #8]
  Timing.DataHoldTime = 1;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 1;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8001eb6:	2310      	movs	r3, #16
 8001eb8:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8001eba:	2311      	movs	r3, #17
 8001ebc:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8001ec2:	463b      	mov	r3, r7
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	4805      	ldr	r0, [pc, #20]	; (8001ee0 <MX_FMC_Init+0xc8>)
 8001eca:	f003 fac7 	bl	800545c <HAL_SRAM_Init>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d001      	beq.n	8001ed8 <MX_FMC_Init+0xc0>
  {
    Error_Handler( );
 8001ed4:	f000 f930 	bl	8002138 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001ed8:	bf00      	nop
 8001eda:	3720      	adds	r7, #32
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	20001290 	.word	0x20001290
 8001ee4:	a0000104 	.word	0xa0000104

08001ee8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b086      	sub	sp, #24
 8001eec:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eee:	463b      	mov	r3, r7
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	601a      	str	r2, [r3, #0]
 8001ef4:	605a      	str	r2, [r3, #4]
 8001ef6:	609a      	str	r2, [r3, #8]
 8001ef8:	60da      	str	r2, [r3, #12]
 8001efa:	611a      	str	r2, [r3, #16]
 8001efc:	615a      	str	r2, [r3, #20]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8001efe:	2004      	movs	r0, #4
 8001f00:	f7ff fc4c 	bl	800179c <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8001f04:	2020      	movs	r0, #32
 8001f06:	f7ff fc49 	bl	800179c <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE);
 8001f0a:	2010      	movs	r0, #16
 8001f0c:	f7ff fc46 	bl	800179c <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8001f10:	2002      	movs	r0, #2
 8001f12:	f7ff fc43 	bl	800179c <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 8001f16:	2008      	movs	r0, #8
 8001f18:	f7ff fc40 	bl	800179c <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOG);
 8001f1c:	2040      	movs	r0, #64	; 0x40
 8001f1e:	f7ff fc3d 	bl	800179c <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001f22:	2001      	movs	r0, #1
 8001f24:	f7ff fc3a 	bl	800179c <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOF, LL_GPIO_PIN_3);
 8001f28:	2108      	movs	r1, #8
 8001f2a:	487f      	ldr	r0, [pc, #508]	; (8002128 <MX_GPIO_Init+0x240>)
 8001f2c:	f7ff fc28 	bl	8001780 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOF, LL_GPIO_PIN_4);
 8001f30:	2110      	movs	r1, #16
 8001f32:	487d      	ldr	r0, [pc, #500]	; (8002128 <MX_GPIO_Init+0x240>)
 8001f34:	f7ff fc24 	bl	8001780 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOF, LL_GPIO_PIN_5);
 8001f38:	2120      	movs	r1, #32
 8001f3a:	487b      	ldr	r0, [pc, #492]	; (8002128 <MX_GPIO_Init+0x240>)
 8001f3c:	f7ff fc20 	bl	8001780 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_0);
 8001f40:	2101      	movs	r1, #1
 8001f42:	487a      	ldr	r0, [pc, #488]	; (800212c <MX_GPIO_Init+0x244>)
 8001f44:	f7ff fc1c 	bl	8001780 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_1);
 8001f48:	2102      	movs	r1, #2
 8001f4a:	4878      	ldr	r0, [pc, #480]	; (800212c <MX_GPIO_Init+0x244>)
 8001f4c:	f7ff fc18 	bl	8001780 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_2);
 8001f50:	2104      	movs	r1, #4
 8001f52:	4876      	ldr	r0, [pc, #472]	; (800212c <MX_GPIO_Init+0x244>)
 8001f54:	f7ff fc14 	bl	8001780 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_3);
 8001f58:	2108      	movs	r1, #8
 8001f5a:	4874      	ldr	r0, [pc, #464]	; (800212c <MX_GPIO_Init+0x244>)
 8001f5c:	f7ff fc10 	bl	8001780 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOF, LL_GPIO_PIN_2);
 8001f60:	2104      	movs	r1, #4
 8001f62:	4871      	ldr	r0, [pc, #452]	; (8002128 <MX_GPIO_Init+0x240>)
 8001f64:	f7ff fc0c 	bl	8001780 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOD, LL_GPIO_PIN_3);
 8001f68:	2108      	movs	r1, #8
 8001f6a:	4871      	ldr	r0, [pc, #452]	; (8002130 <MX_GPIO_Init+0x248>)
 8001f6c:	f7ff fc08 	bl	8001780 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 8001f70:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f74:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001f76:	2300      	movs	r3, #0
 8001f78:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f7e:	463b      	mov	r3, r7
 8001f80:	4619      	mov	r1, r3
 8001f82:	486a      	ldr	r0, [pc, #424]	; (800212c <MX_GPIO_Init+0x244>)
 8001f84:	f004 f8a1 	bl	80060ca <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 8001f88:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001f8c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001f92:	2301      	movs	r3, #1
 8001f94:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f96:	463b      	mov	r3, r7
 8001f98:	4619      	mov	r1, r3
 8001f9a:	4864      	ldr	r0, [pc, #400]	; (800212c <MX_GPIO_Init+0x244>)
 8001f9c:	f004 f895 	bl	80060ca <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8001fa0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001fa4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001faa:	2301      	movs	r3, #1
 8001fac:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fae:	463b      	mov	r3, r7
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	485e      	ldr	r0, [pc, #376]	; (800212c <MX_GPIO_Init+0x244>)
 8001fb4:	f004 f889 	bl	80060ca <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8001fb8:	2308      	movs	r3, #8
 8001fba:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001fcc:	463b      	mov	r3, r7
 8001fce:	4619      	mov	r1, r3
 8001fd0:	4855      	ldr	r0, [pc, #340]	; (8002128 <MX_GPIO_Init+0x240>)
 8001fd2:	f004 f87a 	bl	80060ca <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 8001fd6:	2310      	movs	r3, #16
 8001fd8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001fea:	463b      	mov	r3, r7
 8001fec:	4619      	mov	r1, r3
 8001fee:	484e      	ldr	r0, [pc, #312]	; (8002128 <MX_GPIO_Init+0x240>)
 8001ff0:	f004 f86b 	bl	80060ca <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 8001ff4:	2320      	movs	r3, #32
 8001ff6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002000:	2300      	movs	r3, #0
 8002002:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002004:	2300      	movs	r3, #0
 8002006:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002008:	463b      	mov	r3, r7
 800200a:	4619      	mov	r1, r3
 800200c:	4846      	ldr	r0, [pc, #280]	; (8002128 <MX_GPIO_Init+0x240>)
 800200e:	f004 f85c 	bl	80060ca <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 8002012:	2301      	movs	r3, #1
 8002014:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002016:	2301      	movs	r3, #1
 8002018:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800201a:	2300      	movs	r3, #0
 800201c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800201e:	2300      	movs	r3, #0
 8002020:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002022:	2300      	movs	r3, #0
 8002024:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002026:	463b      	mov	r3, r7
 8002028:	4619      	mov	r1, r3
 800202a:	4840      	ldr	r0, [pc, #256]	; (800212c <MX_GPIO_Init+0x244>)
 800202c:	f004 f84d 	bl	80060ca <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8002030:	2302      	movs	r3, #2
 8002032:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002034:	2301      	movs	r3, #1
 8002036:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002038:	2300      	movs	r3, #0
 800203a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800203c:	2300      	movs	r3, #0
 800203e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002040:	2300      	movs	r3, #0
 8002042:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002044:	463b      	mov	r3, r7
 8002046:	4619      	mov	r1, r3
 8002048:	4838      	ldr	r0, [pc, #224]	; (800212c <MX_GPIO_Init+0x244>)
 800204a:	f004 f83e 	bl	80060ca <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 800204e:	2304      	movs	r3, #4
 8002050:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002052:	2301      	movs	r3, #1
 8002054:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002056:	2300      	movs	r3, #0
 8002058:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800205a:	2300      	movs	r3, #0
 800205c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800205e:	2300      	movs	r3, #0
 8002060:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002062:	463b      	mov	r3, r7
 8002064:	4619      	mov	r1, r3
 8002066:	4831      	ldr	r0, [pc, #196]	; (800212c <MX_GPIO_Init+0x244>)
 8002068:	f004 f82f 	bl	80060ca <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 800206c:	2308      	movs	r3, #8
 800206e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002070:	2301      	movs	r3, #1
 8002072:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002074:	2300      	movs	r3, #0
 8002076:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002078:	2300      	movs	r3, #0
 800207a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800207c:	2300      	movs	r3, #0
 800207e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002080:	463b      	mov	r3, r7
 8002082:	4619      	mov	r1, r3
 8002084:	4829      	ldr	r0, [pc, #164]	; (800212c <MX_GPIO_Init+0x244>)
 8002086:	f004 f820 	bl	80060ca <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 800208a:	2304      	movs	r3, #4
 800208c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800208e:	2301      	movs	r3, #1
 8002090:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002092:	2300      	movs	r3, #0
 8002094:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002096:	2300      	movs	r3, #0
 8002098:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800209a:	2300      	movs	r3, #0
 800209c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800209e:	463b      	mov	r3, r7
 80020a0:	4619      	mov	r1, r3
 80020a2:	4821      	ldr	r0, [pc, #132]	; (8002128 <MX_GPIO_Init+0x240>)
 80020a4:	f004 f811 	bl	80060ca <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 80020a8:	2301      	movs	r3, #1
 80020aa:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80020ac:	2300      	movs	r3, #0
 80020ae:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 80020b0:	2302      	movs	r3, #2
 80020b2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80020b4:	463b      	mov	r3, r7
 80020b6:	4619      	mov	r1, r3
 80020b8:	481e      	ldr	r0, [pc, #120]	; (8002134 <MX_GPIO_Init+0x24c>)
 80020ba:	f004 f806 	bl	80060ca <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 80020be:	2302      	movs	r3, #2
 80020c0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80020c2:	2300      	movs	r3, #0
 80020c4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80020c6:	2301      	movs	r3, #1
 80020c8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80020ca:	463b      	mov	r3, r7
 80020cc:	4619      	mov	r1, r3
 80020ce:	4819      	ldr	r0, [pc, #100]	; (8002134 <MX_GPIO_Init+0x24c>)
 80020d0:	f003 fffb 	bl	80060ca <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 80020d4:	2340      	movs	r3, #64	; 0x40
 80020d6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80020d8:	2300      	movs	r3, #0
 80020da:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80020dc:	2301      	movs	r3, #1
 80020de:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80020e0:	463b      	mov	r3, r7
 80020e2:	4619      	mov	r1, r3
 80020e4:	4813      	ldr	r0, [pc, #76]	; (8002134 <MX_GPIO_Init+0x24c>)
 80020e6:	f003 fff0 	bl	80060ca <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 80020ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80020ee:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80020f0:	2300      	movs	r3, #0
 80020f2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80020f4:	2301      	movs	r3, #1
 80020f6:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80020f8:	463b      	mov	r3, r7
 80020fa:	4619      	mov	r1, r3
 80020fc:	480d      	ldr	r0, [pc, #52]	; (8002134 <MX_GPIO_Init+0x24c>)
 80020fe:	f003 ffe4 	bl	80060ca <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8002102:	2308      	movs	r3, #8
 8002104:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002106:	2301      	movs	r3, #1
 8002108:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800210a:	2300      	movs	r3, #0
 800210c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800210e:	2300      	movs	r3, #0
 8002110:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002112:	2300      	movs	r3, #0
 8002114:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002116:	463b      	mov	r3, r7
 8002118:	4619      	mov	r1, r3
 800211a:	4805      	ldr	r0, [pc, #20]	; (8002130 <MX_GPIO_Init+0x248>)
 800211c:	f003 ffd5 	bl	80060ca <LL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002120:	bf00      	nop
 8002122:	3718      	adds	r7, #24
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}
 8002128:	48001400 	.word	0x48001400
 800212c:	48000800 	.word	0x48000800
 8002130:	48000c00 	.word	0x48000c00
 8002134:	48001800 	.word	0x48001800

08002138 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800213c:	b672      	cpsid	i
}
 800213e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002140:	e7fe      	b.n	8002140 <Error_Handler+0x8>
	...

08002144 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800214a:	4b0f      	ldr	r3, [pc, #60]	; (8002188 <HAL_MspInit+0x44>)
 800214c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800214e:	4a0e      	ldr	r2, [pc, #56]	; (8002188 <HAL_MspInit+0x44>)
 8002150:	f043 0301 	orr.w	r3, r3, #1
 8002154:	6613      	str	r3, [r2, #96]	; 0x60
 8002156:	4b0c      	ldr	r3, [pc, #48]	; (8002188 <HAL_MspInit+0x44>)
 8002158:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800215a:	f003 0301 	and.w	r3, r3, #1
 800215e:	607b      	str	r3, [r7, #4]
 8002160:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002162:	4b09      	ldr	r3, [pc, #36]	; (8002188 <HAL_MspInit+0x44>)
 8002164:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002166:	4a08      	ldr	r2, [pc, #32]	; (8002188 <HAL_MspInit+0x44>)
 8002168:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800216c:	6593      	str	r3, [r2, #88]	; 0x58
 800216e:	4b06      	ldr	r3, [pc, #24]	; (8002188 <HAL_MspInit+0x44>)
 8002170:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002172:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002176:	603b      	str	r3, [r7, #0]
 8002178:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800217a:	bf00      	nop
 800217c:	370c      	adds	r7, #12
 800217e:	46bd      	mov	sp, r7
 8002180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	40021000 	.word	0x40021000

0800218c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b09e      	sub	sp, #120	; 0x78
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002194:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002198:	2200      	movs	r2, #0
 800219a:	601a      	str	r2, [r3, #0]
 800219c:	605a      	str	r2, [r3, #4]
 800219e:	609a      	str	r2, [r3, #8]
 80021a0:	60da      	str	r2, [r3, #12]
 80021a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021a4:	f107 0310 	add.w	r3, r7, #16
 80021a8:	2254      	movs	r2, #84	; 0x54
 80021aa:	2100      	movs	r1, #0
 80021ac:	4618      	mov	r0, r3
 80021ae:	f008 fcb1 	bl	800ab14 <memset>
  if(hadc->Instance==ADC4)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a33      	ldr	r2, [pc, #204]	; (8002284 <HAL_ADC_MspInit+0xf8>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d15f      	bne.n	800227c <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 80021bc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80021c0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 80021c2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80021c6:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021c8:	f107 0310 	add.w	r3, r7, #16
 80021cc:	4618      	mov	r0, r3
 80021ce:	f002 fef7 	bl	8004fc0 <HAL_RCCEx_PeriphCLKConfig>
 80021d2:	4603      	mov	r3, r0
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d001      	beq.n	80021dc <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80021d8:	f7ff ffae 	bl	8002138 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC345_CLK_ENABLE();
 80021dc:	4b2a      	ldr	r3, [pc, #168]	; (8002288 <HAL_ADC_MspInit+0xfc>)
 80021de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021e0:	4a29      	ldr	r2, [pc, #164]	; (8002288 <HAL_ADC_MspInit+0xfc>)
 80021e2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021e6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021e8:	4b27      	ldr	r3, [pc, #156]	; (8002288 <HAL_ADC_MspInit+0xfc>)
 80021ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021f0:	60fb      	str	r3, [r7, #12]
 80021f2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021f4:	4b24      	ldr	r3, [pc, #144]	; (8002288 <HAL_ADC_MspInit+0xfc>)
 80021f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021f8:	4a23      	ldr	r2, [pc, #140]	; (8002288 <HAL_ADC_MspInit+0xfc>)
 80021fa:	f043 0302 	orr.w	r3, r3, #2
 80021fe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002200:	4b21      	ldr	r3, [pc, #132]	; (8002288 <HAL_ADC_MspInit+0xfc>)
 8002202:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002204:	f003 0302 	and.w	r3, r3, #2
 8002208:	60bb      	str	r3, [r7, #8]
 800220a:	68bb      	ldr	r3, [r7, #8]
    /**ADC4 GPIO Configuration
    PB14     ------> ADC4_IN4
    PB15     ------> ADC4_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800220c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002210:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002212:	2303      	movs	r3, #3
 8002214:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002216:	2300      	movs	r3, #0
 8002218:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800221a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800221e:	4619      	mov	r1, r3
 8002220:	481a      	ldr	r0, [pc, #104]	; (800228c <HAL_ADC_MspInit+0x100>)
 8002222:	f001 fe9b 	bl	8003f5c <HAL_GPIO_Init>

    /* ADC4 DMA Init */
    /* ADC4 Init */
    hdma_adc4.Instance = DMA1_Channel1;
 8002226:	4b1a      	ldr	r3, [pc, #104]	; (8002290 <HAL_ADC_MspInit+0x104>)
 8002228:	4a1a      	ldr	r2, [pc, #104]	; (8002294 <HAL_ADC_MspInit+0x108>)
 800222a:	601a      	str	r2, [r3, #0]
    hdma_adc4.Init.Request = DMA_REQUEST_ADC4;
 800222c:	4b18      	ldr	r3, [pc, #96]	; (8002290 <HAL_ADC_MspInit+0x104>)
 800222e:	2226      	movs	r2, #38	; 0x26
 8002230:	605a      	str	r2, [r3, #4]
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002232:	4b17      	ldr	r3, [pc, #92]	; (8002290 <HAL_ADC_MspInit+0x104>)
 8002234:	2200      	movs	r2, #0
 8002236:	609a      	str	r2, [r3, #8]
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 8002238:	4b15      	ldr	r3, [pc, #84]	; (8002290 <HAL_ADC_MspInit+0x104>)
 800223a:	2200      	movs	r2, #0
 800223c:	60da      	str	r2, [r3, #12]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 800223e:	4b14      	ldr	r3, [pc, #80]	; (8002290 <HAL_ADC_MspInit+0x104>)
 8002240:	2280      	movs	r2, #128	; 0x80
 8002242:	611a      	str	r2, [r3, #16]
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002244:	4b12      	ldr	r3, [pc, #72]	; (8002290 <HAL_ADC_MspInit+0x104>)
 8002246:	f44f 7280 	mov.w	r2, #256	; 0x100
 800224a:	615a      	str	r2, [r3, #20]
    hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800224c:	4b10      	ldr	r3, [pc, #64]	; (8002290 <HAL_ADC_MspInit+0x104>)
 800224e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002252:	619a      	str	r2, [r3, #24]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 8002254:	4b0e      	ldr	r3, [pc, #56]	; (8002290 <HAL_ADC_MspInit+0x104>)
 8002256:	2220      	movs	r2, #32
 8002258:	61da      	str	r2, [r3, #28]
    hdma_adc4.Init.Priority = DMA_PRIORITY_LOW;
 800225a:	4b0d      	ldr	r3, [pc, #52]	; (8002290 <HAL_ADC_MspInit+0x104>)
 800225c:	2200      	movs	r2, #0
 800225e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 8002260:	480b      	ldr	r0, [pc, #44]	; (8002290 <HAL_ADC_MspInit+0x104>)
 8002262:	f001 fcc1 	bl	8003be8 <HAL_DMA_Init>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d001      	beq.n	8002270 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 800226c:	f7ff ff64 	bl	8002138 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc4);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	4a07      	ldr	r2, [pc, #28]	; (8002290 <HAL_ADC_MspInit+0x104>)
 8002274:	655a      	str	r2, [r3, #84]	; 0x54
 8002276:	4a06      	ldr	r2, [pc, #24]	; (8002290 <HAL_ADC_MspInit+0x104>)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC4_MspInit 1 */

  /* USER CODE END ADC4_MspInit 1 */
  }

}
 800227c:	bf00      	nop
 800227e:	3778      	adds	r7, #120	; 0x78
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}
 8002284:	50000500 	.word	0x50000500
 8002288:	40021000 	.word	0x40021000
 800228c:	48000400 	.word	0x48000400
 8002290:	20000ecc 	.word	0x20000ecc
 8002294:	40020008 	.word	0x40020008

08002298 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8002298:	b480      	push	{r7}
 800229a:	b085      	sub	sp, #20
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a0a      	ldr	r2, [pc, #40]	; (80022d0 <HAL_CRC_MspInit+0x38>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d10b      	bne.n	80022c2 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80022aa:	4b0a      	ldr	r3, [pc, #40]	; (80022d4 <HAL_CRC_MspInit+0x3c>)
 80022ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022ae:	4a09      	ldr	r2, [pc, #36]	; (80022d4 <HAL_CRC_MspInit+0x3c>)
 80022b0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80022b4:	6493      	str	r3, [r2, #72]	; 0x48
 80022b6:	4b07      	ldr	r3, [pc, #28]	; (80022d4 <HAL_CRC_MspInit+0x3c>)
 80022b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022be:	60fb      	str	r3, [r7, #12]
 80022c0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 80022c2:	bf00      	nop
 80022c4:	3714      	adds	r7, #20
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	40023000 	.word	0x40023000
 80022d4:	40021000 	.word	0x40021000

080022d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80022d8:	b480      	push	{r7}
 80022da:	b085      	sub	sp, #20
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a0a      	ldr	r2, [pc, #40]	; (8002310 <HAL_TIM_Base_MspInit+0x38>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d10b      	bne.n	8002302 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80022ea:	4b0a      	ldr	r3, [pc, #40]	; (8002314 <HAL_TIM_Base_MspInit+0x3c>)
 80022ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022ee:	4a09      	ldr	r2, [pc, #36]	; (8002314 <HAL_TIM_Base_MspInit+0x3c>)
 80022f0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80022f4:	6613      	str	r3, [r2, #96]	; 0x60
 80022f6:	4b07      	ldr	r3, [pc, #28]	; (8002314 <HAL_TIM_Base_MspInit+0x3c>)
 80022f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80022fe:	60fb      	str	r3, [r7, #12]
 8002300:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002302:	bf00      	nop
 8002304:	3714      	adds	r7, #20
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr
 800230e:	bf00      	nop
 8002310:	40012c00 	.word	0x40012c00
 8002314:	40021000 	.word	0x40021000

08002318 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b098      	sub	sp, #96	; 0x60
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002320:	f107 030c 	add.w	r3, r7, #12
 8002324:	2254      	movs	r2, #84	; 0x54
 8002326:	2100      	movs	r1, #0
 8002328:	4618      	mov	r0, r3
 800232a:	f008 fbf3 	bl	800ab14 <memset>
  if(hpcd->Instance==USB)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4a11      	ldr	r2, [pc, #68]	; (8002378 <HAL_PCD_MspInit+0x60>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d11a      	bne.n	800236e <HAL_PCD_MspInit+0x56>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8002338:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800233c:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800233e:	2300      	movs	r3, #0
 8002340:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002342:	f107 030c 	add.w	r3, r7, #12
 8002346:	4618      	mov	r0, r3
 8002348:	f002 fe3a 	bl	8004fc0 <HAL_RCCEx_PeriphCLKConfig>
 800234c:	4603      	mov	r3, r0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d001      	beq.n	8002356 <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 8002352:	f7ff fef1 	bl	8002138 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8002356:	4b09      	ldr	r3, [pc, #36]	; (800237c <HAL_PCD_MspInit+0x64>)
 8002358:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800235a:	4a08      	ldr	r2, [pc, #32]	; (800237c <HAL_PCD_MspInit+0x64>)
 800235c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002360:	6593      	str	r3, [r2, #88]	; 0x58
 8002362:	4b06      	ldr	r3, [pc, #24]	; (800237c <HAL_PCD_MspInit+0x64>)
 8002364:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002366:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800236a:	60bb      	str	r3, [r7, #8]
 800236c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 800236e:	bf00      	nop
 8002370:	3760      	adds	r7, #96	; 0x60
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	40005c00 	.word	0x40005c00
 800237c:	40021000 	.word	0x40021000

08002380 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8002380:	b580      	push	{r7, lr}
 8002382:	b086      	sub	sp, #24
 8002384:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8002386:	1d3b      	adds	r3, r7, #4
 8002388:	2200      	movs	r2, #0
 800238a:	601a      	str	r2, [r3, #0]
 800238c:	605a      	str	r2, [r3, #4]
 800238e:	609a      	str	r2, [r3, #8]
 8002390:	60da      	str	r2, [r3, #12]
 8002392:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8002394:	4b23      	ldr	r3, [pc, #140]	; (8002424 <HAL_FMC_MspInit+0xa4>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d13e      	bne.n	800241a <HAL_FMC_MspInit+0x9a>
    return;
  }
  FMC_Initialized = 1;
 800239c:	4b21      	ldr	r3, [pc, #132]	; (8002424 <HAL_FMC_MspInit+0xa4>)
 800239e:	2201      	movs	r2, #1
 80023a0:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80023a2:	4b21      	ldr	r3, [pc, #132]	; (8002428 <HAL_FMC_MspInit+0xa8>)
 80023a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023a6:	4a20      	ldr	r2, [pc, #128]	; (8002428 <HAL_FMC_MspInit+0xa8>)
 80023a8:	f043 0301 	orr.w	r3, r3, #1
 80023ac:	6513      	str	r3, [r2, #80]	; 0x50
 80023ae:	4b1e      	ldr	r3, [pc, #120]	; (8002428 <HAL_FMC_MspInit+0xa8>)
 80023b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023b2:	f003 0301 	and.w	r3, r3, #1
 80023b6:	603b      	str	r3, [r7, #0]
 80023b8:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FMC_D3
  PD4   ------> FMC_NOE
  PD5   ------> FMC_NWE
  PD7   ------> FMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80023ba:	f64f 7380 	movw	r3, #65408	; 0xff80
 80023be:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c0:	2302      	movs	r3, #2
 80023c2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c4:	2300      	movs	r3, #0
 80023c6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023c8:	2303      	movs	r3, #3
 80023ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80023cc:	230c      	movs	r3, #12
 80023ce:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023d0:	1d3b      	adds	r3, r7, #4
 80023d2:	4619      	mov	r1, r3
 80023d4:	4815      	ldr	r0, [pc, #84]	; (800242c <HAL_FMC_MspInit+0xac>)
 80023d6:	f001 fdc1 	bl	8003f5c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80023da:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 80023de:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023e0:	2302      	movs	r3, #2
 80023e2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e4:	2300      	movs	r3, #0
 80023e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023e8:	2303      	movs	r3, #3
 80023ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80023ec:	230c      	movs	r3, #12
 80023ee:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023f0:	1d3b      	adds	r3, r7, #4
 80023f2:	4619      	mov	r1, r3
 80023f4:	480e      	ldr	r0, [pc, #56]	; (8002430 <HAL_FMC_MspInit+0xb0>)
 80023f6:	f001 fdb1 	bl	8003f5c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80023fa:	2320      	movs	r3, #32
 80023fc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023fe:	2302      	movs	r3, #2
 8002400:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002402:	2300      	movs	r3, #0
 8002404:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002406:	2303      	movs	r3, #3
 8002408:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800240a:	230c      	movs	r3, #12
 800240c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800240e:	1d3b      	adds	r3, r7, #4
 8002410:	4619      	mov	r1, r3
 8002412:	4808      	ldr	r0, [pc, #32]	; (8002434 <HAL_FMC_MspInit+0xb4>)
 8002414:	f001 fda2 	bl	8003f5c <HAL_GPIO_Init>
 8002418:	e000      	b.n	800241c <HAL_FMC_MspInit+0x9c>
    return;
 800241a:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800241c:	3718      	adds	r7, #24
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	200012e8 	.word	0x200012e8
 8002428:	40021000 	.word	0x40021000
 800242c:	48001000 	.word	0x48001000
 8002430:	48000c00 	.word	0x48000c00
 8002434:	48001800 	.word	0x48001800

08002438 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8002440:	f7ff ff9e 	bl	8002380 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8002444:	bf00      	nop
 8002446:	3708      	adds	r7, #8
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}

0800244c <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 800244c:	b480      	push	{r7}
 800244e:	b083      	sub	sp, #12
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	f06f 0201 	mvn.w	r2, #1
 800245a:	611a      	str	r2, [r3, #16]
}
 800245c:	bf00      	nop
 800245e:	370c      	adds	r7, #12
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr

08002468 <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	691b      	ldr	r3, [r3, #16]
 8002474:	f003 0301 	and.w	r3, r3, #1
 8002478:	2b01      	cmp	r3, #1
 800247a:	d101      	bne.n	8002480 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 800247c:	2301      	movs	r3, #1
 800247e:	e000      	b.n	8002482 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8002480:	2300      	movs	r3, #0
}
 8002482:	4618      	mov	r0, r3
 8002484:	370c      	adds	r7, #12
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr

0800248e <LL_TIM_IsEnabledIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_IsEnabledIT_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(TIM_TypeDef *TIMx)
{
 800248e:	b480      	push	{r7}
 8002490:	b083      	sub	sp, #12
 8002492:	af00      	add	r7, sp, #0
 8002494:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	68db      	ldr	r3, [r3, #12]
 800249a:	f003 0301 	and.w	r3, r3, #1
 800249e:	2b01      	cmp	r3, #1
 80024a0:	d101      	bne.n	80024a6 <LL_TIM_IsEnabledIT_UPDATE+0x18>
 80024a2:	2301      	movs	r3, #1
 80024a4:	e000      	b.n	80024a8 <LL_TIM_IsEnabledIT_UPDATE+0x1a>
 80024a6:	2300      	movs	r3, #0
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	370c      	adds	r7, #12
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr

080024b4 <LL_USART_IsActiveFlag_RXNE_RXFNE>:
{
 80024b4:	b480      	push	{r7}
 80024b6:	b083      	sub	sp, #12
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	69db      	ldr	r3, [r3, #28]
 80024c0:	f003 0320 	and.w	r3, r3, #32
 80024c4:	2b20      	cmp	r3, #32
 80024c6:	d101      	bne.n	80024cc <LL_USART_IsActiveFlag_RXNE_RXFNE+0x18>
 80024c8:	2301      	movs	r3, #1
 80024ca:	e000      	b.n	80024ce <LL_USART_IsActiveFlag_RXNE_RXFNE+0x1a>
 80024cc:	2300      	movs	r3, #0
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	370c      	adds	r7, #12
 80024d2:	46bd      	mov	sp, r7
 80024d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d8:	4770      	bx	lr

080024da <LL_USART_IsActiveFlag_TXE_TXFNF>:
{
 80024da:	b480      	push	{r7}
 80024dc:	b083      	sub	sp, #12
 80024de:	af00      	add	r7, sp, #0
 80024e0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	69db      	ldr	r3, [r3, #28]
 80024e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024ea:	2b80      	cmp	r3, #128	; 0x80
 80024ec:	d101      	bne.n	80024f2 <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 80024ee:	2301      	movs	r3, #1
 80024f0:	e000      	b.n	80024f4 <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 80024f2:	2300      	movs	r3, #0
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	370c      	adds	r7, #12
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr

08002500 <LL_USART_IsEnabledIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_IsEnabledIT_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE_RXFNE(USART_TypeDef *USARTx)
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 0320 	and.w	r3, r3, #32
 8002510:	2b20      	cmp	r3, #32
 8002512:	d101      	bne.n	8002518 <LL_USART_IsEnabledIT_RXNE_RXFNE+0x18>
 8002514:	2301      	movs	r3, #1
 8002516:	e000      	b.n	800251a <LL_USART_IsEnabledIT_RXNE_RXFNE+0x1a>
 8002518:	2300      	movs	r3, #0
}
 800251a:	4618      	mov	r0, r3
 800251c:	370c      	adds	r7, #12
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr

08002526 <LL_USART_IsEnabledIT_TXE_TXFNF>:
  * @rmtoll CR1         TXEIE_TXFNFIE  LL_USART_IsEnabledIT_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXE_TXFNF(USART_TypeDef *USARTx)
{
 8002526:	b480      	push	{r7}
 8002528:	b083      	sub	sp, #12
 800252a:	af00      	add	r7, sp, #0
 800252c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE) == (USART_CR1_TXEIE_TXFNFIE)) ? 1UL : 0UL);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002536:	2b80      	cmp	r3, #128	; 0x80
 8002538:	d101      	bne.n	800253e <LL_USART_IsEnabledIT_TXE_TXFNF+0x18>
 800253a:	2301      	movs	r3, #1
 800253c:	e000      	b.n	8002540 <LL_USART_IsEnabledIT_TXE_TXFNF+0x1a>
 800253e:	2300      	movs	r3, #0
}
 8002540:	4618      	mov	r0, r3
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr

0800254c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800254c:	b480      	push	{r7}
 800254e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002550:	e7fe      	b.n	8002550 <NMI_Handler+0x4>
	...

08002554 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  printf("HardFault error! \n");
 8002558:	4801      	ldr	r0, [pc, #4]	; (8002560 <HardFault_Handler+0xc>)
 800255a:	f008 fc5f 	bl	800ae1c <puts>
 800255e:	e7fb      	b.n	8002558 <HardFault_Handler+0x4>
 8002560:	0800bfd8 	.word	0x0800bfd8

08002564 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002568:	e7fe      	b.n	8002568 <MemManage_Handler+0x4>

0800256a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800256a:	b480      	push	{r7}
 800256c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800256e:	e7fe      	b.n	800256e <BusFault_Handler+0x4>

08002570 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002570:	b480      	push	{r7}
 8002572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002574:	e7fe      	b.n	8002574 <UsageFault_Handler+0x4>

08002576 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002576:	b480      	push	{r7}
 8002578:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800257a:	bf00      	nop
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr

08002584 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002588:	bf00      	nop
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr

08002592 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002592:	b480      	push	{r7}
 8002594:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002596:	bf00      	nop
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr

080025a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025a4:	f000 f90a 	bl	80027bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025a8:	bf00      	nop
 80025aa:	bd80      	pop	{r7, pc}

080025ac <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
 80025b0:	4802      	ldr	r0, [pc, #8]	; (80025bc <DMA1_Channel1_IRQHandler+0x10>)
 80025b2:	f001 fbc1 	bl	8003d38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80025b6:	bf00      	nop
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	20000ecc 	.word	0x20000ecc

080025c0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_IRQn 0 */
  /* USER CODE BEGIN USART3_IRQn 1 */



	if( LL_USART_IsEnabledIT_RXNE_RXFNE(USART3) )		// sploh omogočena prekinitev ob RXNE?
 80025c4:	480e      	ldr	r0, [pc, #56]	; (8002600 <USART3_IRQHandler+0x40>)
 80025c6:	f7ff ff9b 	bl	8002500 <LL_USART_IsEnabledIT_RXNE_RXFNE>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d007      	beq.n	80025e0 <USART3_IRQHandler+0x20>
	{
		// Če je prekinitev omogočena, potem preverimo še, če je postavljena ustrezna zastavica.
		if( LL_USART_IsActiveFlag_RXNE_RXFNE(USART3) )	// postavljena zastavica RXNE?
 80025d0:	480b      	ldr	r0, [pc, #44]	; (8002600 <USART3_IRQHandler+0x40>)
 80025d2:	f7ff ff6f 	bl	80024b4 <LL_USART_IsActiveFlag_RXNE_RXFNE>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d001      	beq.n	80025e0 <USART3_IRQHandler+0x20>
		{
			// Če je ta specifična prekinitev omogočena in če je postavljena zastavica tega specifičnega
			// prekinitvenega dogodka, potem se odzovemo s klicem ustrezne "callback" rutine.

			SCI_receive_byte_Callback();
 80025dc:	f005 fa44 	bl	8007a68 <SCI_receive_byte_Callback>


	// ------ Odzivanje na sprostitev oddajnega podatkovnega registra TDR (zastavica TXE = Transmitter Empty) -------

	// Najprej preverimo, če je ta specifična prekinitev sploh omogočena. Uporabimo LL funkcijo.
	if( LL_USART_IsEnabledIT_TXE_TXFNF(USART3) )		// sploh omogočena prekinitev ob TXE?
 80025e0:	4807      	ldr	r0, [pc, #28]	; (8002600 <USART3_IRQHandler+0x40>)
 80025e2:	f7ff ffa0 	bl	8002526 <LL_USART_IsEnabledIT_TXE_TXFNF>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d007      	beq.n	80025fc <USART3_IRQHandler+0x3c>
	{
		// Če je prekinitev omogočena, potem preverimo še, če je postavljena ustrezna zastavica.
		if(  LL_USART_IsActiveFlag_TXE_TXFNF(USART3) )		// postavljena zastavica TXE?
 80025ec:	4804      	ldr	r0, [pc, #16]	; (8002600 <USART3_IRQHandler+0x40>)
 80025ee:	f7ff ff74 	bl	80024da <LL_USART_IsActiveFlag_TXE_TXFNF>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d001      	beq.n	80025fc <USART3_IRQHandler+0x3c>
		{
			// Če je ta specifična prekinitev omogočena in če je postavljena zastavica tega specifičnega
			// prekinitvenega dogodka, potem se odzovemo s klicem ustrezne "callback" rutine.

			SCI_transmit_byte_Callback();
 80025f8:	f005 fa4e 	bl	8007a98 <SCI_transmit_byte_Callback>




  /* USER CODE END USART3_IRQn 1 */
}
 80025fc:	bf00      	nop
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	40004800 	.word	0x40004800

08002604 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	if(LL_TIM_IsEnabledIT_UPDATE(TIM6))
 8002608:	4809      	ldr	r0, [pc, #36]	; (8002630 <TIM6_DAC_IRQHandler+0x2c>)
 800260a:	f7ff ff40 	bl	800248e <LL_TIM_IsEnabledIT_UPDATE>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d00a      	beq.n	800262a <TIM6_DAC_IRQHandler+0x26>
	{
		if(LL_TIM_IsActiveFlag_UPDATE(TIM6))
 8002614:	4806      	ldr	r0, [pc, #24]	; (8002630 <TIM6_DAC_IRQHandler+0x2c>)
 8002616:	f7ff ff27 	bl	8002468 <LL_TIM_IsActiveFlag_UPDATE>
 800261a:	4603      	mov	r3, r0
 800261c:	2b00      	cmp	r3, #0
 800261e:	d004      	beq.n	800262a <TIM6_DAC_IRQHandler+0x26>
		{
			//naredi periodicne stvari
			PSERV_run_services_Callback();
 8002620:	f005 ff54 	bl	80084cc <PSERV_run_services_Callback>

			//tbrise flag za interupt
			LL_TIM_ClearFlag_UPDATE (TIM6);
 8002624:	4802      	ldr	r0, [pc, #8]	; (8002630 <TIM6_DAC_IRQHandler+0x2c>)
 8002626:	f7ff ff11 	bl	800244c <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM6_DAC_IRQn 0 */

  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800262a:	bf00      	nop
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	40001000 	.word	0x40001000

08002634 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b086      	sub	sp, #24
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800263c:	4a14      	ldr	r2, [pc, #80]	; (8002690 <_sbrk+0x5c>)
 800263e:	4b15      	ldr	r3, [pc, #84]	; (8002694 <_sbrk+0x60>)
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002648:	4b13      	ldr	r3, [pc, #76]	; (8002698 <_sbrk+0x64>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d102      	bne.n	8002656 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002650:	4b11      	ldr	r3, [pc, #68]	; (8002698 <_sbrk+0x64>)
 8002652:	4a12      	ldr	r2, [pc, #72]	; (800269c <_sbrk+0x68>)
 8002654:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002656:	4b10      	ldr	r3, [pc, #64]	; (8002698 <_sbrk+0x64>)
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	4413      	add	r3, r2
 800265e:	693a      	ldr	r2, [r7, #16]
 8002660:	429a      	cmp	r2, r3
 8002662:	d207      	bcs.n	8002674 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002664:	f008 fa16 	bl	800aa94 <__errno>
 8002668:	4603      	mov	r3, r0
 800266a:	220c      	movs	r2, #12
 800266c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800266e:	f04f 33ff 	mov.w	r3, #4294967295
 8002672:	e009      	b.n	8002688 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002674:	4b08      	ldr	r3, [pc, #32]	; (8002698 <_sbrk+0x64>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800267a:	4b07      	ldr	r3, [pc, #28]	; (8002698 <_sbrk+0x64>)
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	4413      	add	r3, r2
 8002682:	4a05      	ldr	r2, [pc, #20]	; (8002698 <_sbrk+0x64>)
 8002684:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002686:	68fb      	ldr	r3, [r7, #12]
}
 8002688:	4618      	mov	r0, r3
 800268a:	3718      	adds	r7, #24
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}
 8002690:	20020000 	.word	0x20020000
 8002694:	00000400 	.word	0x00000400
 8002698:	200012ec 	.word	0x200012ec
 800269c:	20001918 	.word	0x20001918

080026a0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)

	SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80026a4:	4b06      	ldr	r3, [pc, #24]	; (80026c0 <SystemInit+0x20>)
 80026a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026aa:	4a05      	ldr	r2, [pc, #20]	; (80026c0 <SystemInit+0x20>)
 80026ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80026b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026b4:	bf00      	nop
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr
 80026be:	bf00      	nop
 80026c0:	e000ed00 	.word	0xe000ed00

080026c4 <Reset_Handler>:
    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:

  ldr   r0, =_estack
 80026c4:	480d      	ldr	r0, [pc, #52]	; (80026fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80026c6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80026c8:	480d      	ldr	r0, [pc, #52]	; (8002700 <LoopForever+0x6>)
  ldr r1, =_edata
 80026ca:	490e      	ldr	r1, [pc, #56]	; (8002704 <LoopForever+0xa>)
  ldr r2, =_sidata
 80026cc:	4a0e      	ldr	r2, [pc, #56]	; (8002708 <LoopForever+0xe>)
  movs r3, #0
 80026ce:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80026d0:	e002      	b.n	80026d8 <LoopCopyDataInit>

080026d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026d6:	3304      	adds	r3, #4

080026d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026dc:	d3f9      	bcc.n	80026d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026de:	4a0b      	ldr	r2, [pc, #44]	; (800270c <LoopForever+0x12>)
  ldr r4, =_ebss
 80026e0:	4c0b      	ldr	r4, [pc, #44]	; (8002710 <LoopForever+0x16>)
  movs r3, #0
 80026e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026e4:	e001      	b.n	80026ea <LoopFillZerobss>

080026e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026e8:	3204      	adds	r2, #4

080026ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026ec:	d3fb      	bcc.n	80026e6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80026ee:	f7ff ffd7 	bl	80026a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80026f2:	f008 f9d5 	bl	800aaa0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80026f6:	f7ff f881 	bl	80017fc <main>

080026fa <LoopForever>:

LoopForever:
    b LoopForever
 80026fa:	e7fe      	b.n	80026fa <LoopForever>
  ldr   r0, =_estack
 80026fc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002700:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002704:	200007d8 	.word	0x200007d8
  ldr r2, =_sidata
 8002708:	08078d38 	.word	0x08078d38
  ldr r2, =_sbss
 800270c:	200007d8 	.word	0x200007d8
  ldr r4, =_ebss
 8002710:	20001918 	.word	0x20001918

08002714 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002714:	e7fe      	b.n	8002714 <ADC1_2_IRQHandler>

08002716 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002716:	b580      	push	{r7, lr}
 8002718:	b082      	sub	sp, #8
 800271a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800271c:	2300      	movs	r3, #0
 800271e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002720:	2003      	movs	r0, #3
 8002722:	f001 f937 	bl	8003994 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002726:	200e      	movs	r0, #14
 8002728:	f000 f80e 	bl	8002748 <HAL_InitTick>
 800272c:	4603      	mov	r3, r0
 800272e:	2b00      	cmp	r3, #0
 8002730:	d002      	beq.n	8002738 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	71fb      	strb	r3, [r7, #7]
 8002736:	e001      	b.n	800273c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002738:	f7ff fd04 	bl	8002144 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800273c:	79fb      	ldrb	r3, [r7, #7]

}
 800273e:	4618      	mov	r0, r3
 8002740:	3708      	adds	r7, #8
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
	...

08002748 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b084      	sub	sp, #16
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002750:	2300      	movs	r3, #0
 8002752:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002754:	4b16      	ldr	r3, [pc, #88]	; (80027b0 <HAL_InitTick+0x68>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d022      	beq.n	80027a2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800275c:	4b15      	ldr	r3, [pc, #84]	; (80027b4 <HAL_InitTick+0x6c>)
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	4b13      	ldr	r3, [pc, #76]	; (80027b0 <HAL_InitTick+0x68>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002768:	fbb1 f3f3 	udiv	r3, r1, r3
 800276c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002770:	4618      	mov	r0, r3
 8002772:	f001 f942 	bl	80039fa <HAL_SYSTICK_Config>
 8002776:	4603      	mov	r3, r0
 8002778:	2b00      	cmp	r3, #0
 800277a:	d10f      	bne.n	800279c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2b0f      	cmp	r3, #15
 8002780:	d809      	bhi.n	8002796 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002782:	2200      	movs	r2, #0
 8002784:	6879      	ldr	r1, [r7, #4]
 8002786:	f04f 30ff 	mov.w	r0, #4294967295
 800278a:	f001 f90e 	bl	80039aa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800278e:	4a0a      	ldr	r2, [pc, #40]	; (80027b8 <HAL_InitTick+0x70>)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6013      	str	r3, [r2, #0]
 8002794:	e007      	b.n	80027a6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	73fb      	strb	r3, [r7, #15]
 800279a:	e004      	b.n	80027a6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800279c:	2301      	movs	r3, #1
 800279e:	73fb      	strb	r3, [r7, #15]
 80027a0:	e001      	b.n	80027a6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80027a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	3710      	adds	r7, #16
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	200000d8 	.word	0x200000d8
 80027b4:	200000d0 	.word	0x200000d0
 80027b8:	200000d4 	.word	0x200000d4

080027bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027bc:	b480      	push	{r7}
 80027be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027c0:	4b05      	ldr	r3, [pc, #20]	; (80027d8 <HAL_IncTick+0x1c>)
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	4b05      	ldr	r3, [pc, #20]	; (80027dc <HAL_IncTick+0x20>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4413      	add	r3, r2
 80027ca:	4a03      	ldr	r2, [pc, #12]	; (80027d8 <HAL_IncTick+0x1c>)
 80027cc:	6013      	str	r3, [r2, #0]
}
 80027ce:	bf00      	nop
 80027d0:	46bd      	mov	sp, r7
 80027d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d6:	4770      	bx	lr
 80027d8:	200012f0 	.word	0x200012f0
 80027dc:	200000d8 	.word	0x200000d8

080027e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027e0:	b480      	push	{r7}
 80027e2:	af00      	add	r7, sp, #0
  return uwTick;
 80027e4:	4b03      	ldr	r3, [pc, #12]	; (80027f4 <HAL_GetTick+0x14>)
 80027e6:	681b      	ldr	r3, [r3, #0]
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr
 80027f2:	bf00      	nop
 80027f4:	200012f0 	.word	0x200012f0

080027f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b084      	sub	sp, #16
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002800:	f7ff ffee 	bl	80027e0 <HAL_GetTick>
 8002804:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002810:	d004      	beq.n	800281c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002812:	4b09      	ldr	r3, [pc, #36]	; (8002838 <HAL_Delay+0x40>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	68fa      	ldr	r2, [r7, #12]
 8002818:	4413      	add	r3, r2
 800281a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800281c:	bf00      	nop
 800281e:	f7ff ffdf 	bl	80027e0 <HAL_GetTick>
 8002822:	4602      	mov	r2, r0
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	1ad3      	subs	r3, r2, r3
 8002828:	68fa      	ldr	r2, [r7, #12]
 800282a:	429a      	cmp	r2, r3
 800282c:	d8f7      	bhi.n	800281e <HAL_Delay+0x26>
  {
  }
}
 800282e:	bf00      	nop
 8002830:	bf00      	nop
 8002832:	3710      	adds	r7, #16
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}
 8002838:	200000d8 	.word	0x200000d8

0800283c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
 8002844:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	431a      	orrs	r2, r3
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	609a      	str	r2, [r3, #8]
}
 8002856:	bf00      	nop
 8002858:	370c      	adds	r7, #12
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr

08002862 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002862:	b480      	push	{r7}
 8002864:	b083      	sub	sp, #12
 8002866:	af00      	add	r7, sp, #0
 8002868:	6078      	str	r0, [r7, #4]
 800286a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	431a      	orrs	r2, r3
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	609a      	str	r2, [r3, #8]
}
 800287c:	bf00      	nop
 800287e:	370c      	adds	r7, #12
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr

08002888 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002888:	b480      	push	{r7}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	689b      	ldr	r3, [r3, #8]
 8002894:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002898:	4618      	mov	r0, r3
 800289a:	370c      	adds	r7, #12
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr

080028a4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b087      	sub	sp, #28
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	60f8      	str	r0, [r7, #12]
 80028ac:	60b9      	str	r1, [r7, #8]
 80028ae:	607a      	str	r2, [r7, #4]
 80028b0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	3360      	adds	r3, #96	; 0x60
 80028b6:	461a      	mov	r2, r3
 80028b8:	68bb      	ldr	r3, [r7, #8]
 80028ba:	009b      	lsls	r3, r3, #2
 80028bc:	4413      	add	r3, r2
 80028be:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80028c0:	697b      	ldr	r3, [r7, #20]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	4b08      	ldr	r3, [pc, #32]	; (80028e8 <LL_ADC_SetOffset+0x44>)
 80028c6:	4013      	ands	r3, r2
 80028c8:	687a      	ldr	r2, [r7, #4]
 80028ca:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80028ce:	683a      	ldr	r2, [r7, #0]
 80028d0:	430a      	orrs	r2, r1
 80028d2:	4313      	orrs	r3, r2
 80028d4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80028dc:	bf00      	nop
 80028de:	371c      	adds	r7, #28
 80028e0:	46bd      	mov	sp, r7
 80028e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e6:	4770      	bx	lr
 80028e8:	03fff000 	.word	0x03fff000

080028ec <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b085      	sub	sp, #20
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
 80028f4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	3360      	adds	r3, #96	; 0x60
 80028fa:	461a      	mov	r2, r3
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	009b      	lsls	r3, r3, #2
 8002900:	4413      	add	r3, r2
 8002902:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800290c:	4618      	mov	r0, r3
 800290e:	3714      	adds	r7, #20
 8002910:	46bd      	mov	sp, r7
 8002912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002916:	4770      	bx	lr

08002918 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002918:	b480      	push	{r7}
 800291a:	b087      	sub	sp, #28
 800291c:	af00      	add	r7, sp, #0
 800291e:	60f8      	str	r0, [r7, #12]
 8002920:	60b9      	str	r1, [r7, #8]
 8002922:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	3360      	adds	r3, #96	; 0x60
 8002928:	461a      	mov	r2, r3
 800292a:	68bb      	ldr	r3, [r7, #8]
 800292c:	009b      	lsls	r3, r3, #2
 800292e:	4413      	add	r3, r2
 8002930:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	431a      	orrs	r2, r3
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002942:	bf00      	nop
 8002944:	371c      	adds	r7, #28
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr

0800294e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800294e:	b480      	push	{r7}
 8002950:	b087      	sub	sp, #28
 8002952:	af00      	add	r7, sp, #0
 8002954:	60f8      	str	r0, [r7, #12]
 8002956:	60b9      	str	r1, [r7, #8]
 8002958:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	3360      	adds	r3, #96	; 0x60
 800295e:	461a      	mov	r2, r3
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	009b      	lsls	r3, r3, #2
 8002964:	4413      	add	r3, r2
 8002966:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	431a      	orrs	r2, r3
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002978:	bf00      	nop
 800297a:	371c      	adds	r7, #28
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr

08002984 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002984:	b480      	push	{r7}
 8002986:	b087      	sub	sp, #28
 8002988:	af00      	add	r7, sp, #0
 800298a:	60f8      	str	r0, [r7, #12]
 800298c:	60b9      	str	r1, [r7, #8]
 800298e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	3360      	adds	r3, #96	; 0x60
 8002994:	461a      	mov	r2, r3
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	009b      	lsls	r3, r3, #2
 800299a:	4413      	add	r3, r2
 800299c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	431a      	orrs	r2, r3
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80029ae:	bf00      	nop
 80029b0:	371c      	adds	r7, #28
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr

080029ba <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80029ba:	b480      	push	{r7}
 80029bc:	b083      	sub	sp, #12
 80029be:	af00      	add	r7, sp, #0
 80029c0:	6078      	str	r0, [r7, #4]
 80029c2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	695b      	ldr	r3, [r3, #20]
 80029c8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	431a      	orrs	r2, r3
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	615a      	str	r2, [r3, #20]
}
 80029d4:	bf00      	nop
 80029d6:	370c      	adds	r7, #12
 80029d8:	46bd      	mov	sp, r7
 80029da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029de:	4770      	bx	lr

080029e0 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b087      	sub	sp, #28
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	60f8      	str	r0, [r7, #12]
 80029e8:	60b9      	str	r1, [r7, #8]
 80029ea:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	3330      	adds	r3, #48	; 0x30
 80029f0:	461a      	mov	r2, r3
 80029f2:	68bb      	ldr	r3, [r7, #8]
 80029f4:	0a1b      	lsrs	r3, r3, #8
 80029f6:	009b      	lsls	r3, r3, #2
 80029f8:	f003 030c 	and.w	r3, r3, #12
 80029fc:	4413      	add	r3, r2
 80029fe:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	f003 031f 	and.w	r3, r3, #31
 8002a0a:	211f      	movs	r1, #31
 8002a0c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a10:	43db      	mvns	r3, r3
 8002a12:	401a      	ands	r2, r3
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	0e9b      	lsrs	r3, r3, #26
 8002a18:	f003 011f 	and.w	r1, r3, #31
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	f003 031f 	and.w	r3, r3, #31
 8002a22:	fa01 f303 	lsl.w	r3, r1, r3
 8002a26:	431a      	orrs	r2, r3
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002a2c:	bf00      	nop
 8002a2e:	371c      	adds	r7, #28
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr

08002a38 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b087      	sub	sp, #28
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	60f8      	str	r0, [r7, #12]
 8002a40:	60b9      	str	r1, [r7, #8]
 8002a42:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	3314      	adds	r3, #20
 8002a48:	461a      	mov	r2, r3
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	0e5b      	lsrs	r3, r3, #25
 8002a4e:	009b      	lsls	r3, r3, #2
 8002a50:	f003 0304 	and.w	r3, r3, #4
 8002a54:	4413      	add	r3, r2
 8002a56:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	0d1b      	lsrs	r3, r3, #20
 8002a60:	f003 031f 	and.w	r3, r3, #31
 8002a64:	2107      	movs	r1, #7
 8002a66:	fa01 f303 	lsl.w	r3, r1, r3
 8002a6a:	43db      	mvns	r3, r3
 8002a6c:	401a      	ands	r2, r3
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	0d1b      	lsrs	r3, r3, #20
 8002a72:	f003 031f 	and.w	r3, r3, #31
 8002a76:	6879      	ldr	r1, [r7, #4]
 8002a78:	fa01 f303 	lsl.w	r3, r1, r3
 8002a7c:	431a      	orrs	r2, r3
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002a82:	bf00      	nop
 8002a84:	371c      	adds	r7, #28
 8002a86:	46bd      	mov	sp, r7
 8002a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8c:	4770      	bx	lr
	...

08002a90 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b085      	sub	sp, #20
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	60f8      	str	r0, [r7, #12]
 8002a98:	60b9      	str	r1, [r7, #8]
 8002a9a:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	4a0f      	ldr	r2, [pc, #60]	; (8002adc <LL_ADC_SetChannelSingleDiff+0x4c>)
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d10a      	bne.n	8002aba <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ab0:	431a      	orrs	r2, r3
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8002ab8:	e00a      	b.n	8002ad0 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ac6:	43db      	mvns	r3, r3
 8002ac8:	401a      	ands	r2, r3
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8002ad0:	bf00      	nop
 8002ad2:	3714      	adds	r7, #20
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr
 8002adc:	407f0000 	.word	0x407f0000

08002ae0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b083      	sub	sp, #12
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002af0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002af4:	687a      	ldr	r2, [r7, #4]
 8002af6:	6093      	str	r3, [r2, #8]
}
 8002af8:	bf00      	nop
 8002afa:	370c      	adds	r7, #12
 8002afc:	46bd      	mov	sp, r7
 8002afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b02:	4770      	bx	lr

08002b04 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002b14:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b18:	d101      	bne.n	8002b1e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e000      	b.n	8002b20 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002b1e:	2300      	movs	r3, #0
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	370c      	adds	r7, #12
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr

08002b2c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002b3c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002b40:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002b48:	bf00      	nop
 8002b4a:	370c      	adds	r7, #12
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b52:	4770      	bx	lr

08002b54 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b083      	sub	sp, #12
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b64:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002b68:	d101      	bne.n	8002b6e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e000      	b.n	8002b70 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002b6e:	2300      	movs	r3, #0
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	370c      	adds	r7, #12
 8002b74:	46bd      	mov	sp, r7
 8002b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7a:	4770      	bx	lr

08002b7c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b083      	sub	sp, #12
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	f003 0301 	and.w	r3, r3, #1
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d101      	bne.n	8002b94 <LL_ADC_IsEnabled+0x18>
 8002b90:	2301      	movs	r3, #1
 8002b92:	e000      	b.n	8002b96 <LL_ADC_IsEnabled+0x1a>
 8002b94:	2300      	movs	r3, #0
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	370c      	adds	r7, #12
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba0:	4770      	bx	lr

08002ba2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002ba2:	b480      	push	{r7}
 8002ba4:	b083      	sub	sp, #12
 8002ba6:	af00      	add	r7, sp, #0
 8002ba8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	689b      	ldr	r3, [r3, #8]
 8002bae:	f003 0304 	and.w	r3, r3, #4
 8002bb2:	2b04      	cmp	r3, #4
 8002bb4:	d101      	bne.n	8002bba <LL_ADC_REG_IsConversionOngoing+0x18>
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	e000      	b.n	8002bbc <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002bba:	2300      	movs	r3, #0
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	370c      	adds	r7, #12
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc6:	4770      	bx	lr

08002bc8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b083      	sub	sp, #12
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	f003 0308 	and.w	r3, r3, #8
 8002bd8:	2b08      	cmp	r3, #8
 8002bda:	d101      	bne.n	8002be0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e000      	b.n	8002be2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002be0:	2300      	movs	r3, #0
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	370c      	adds	r7, #12
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr
	...

08002bf0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002bf0:	b590      	push	{r4, r7, lr}
 8002bf2:	b089      	sub	sp, #36	; 0x24
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d101      	bne.n	8002c0a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	e1af      	b.n	8002f6a <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	695b      	ldr	r3, [r3, #20]
 8002c0e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d109      	bne.n	8002c2c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c18:	6878      	ldr	r0, [r7, #4]
 8002c1a:	f7ff fab7 	bl	800218c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2200      	movs	r2, #0
 8002c22:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2200      	movs	r2, #0
 8002c28:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4618      	mov	r0, r3
 8002c32:	f7ff ff67 	bl	8002b04 <LL_ADC_IsDeepPowerDownEnabled>
 8002c36:	4603      	mov	r3, r0
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d004      	beq.n	8002c46 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4618      	mov	r0, r3
 8002c42:	f7ff ff4d 	bl	8002ae0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f7ff ff82 	bl	8002b54 <LL_ADC_IsInternalRegulatorEnabled>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d115      	bne.n	8002c82 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f7ff ff66 	bl	8002b2c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c60:	4b9f      	ldr	r3, [pc, #636]	; (8002ee0 <HAL_ADC_Init+0x2f0>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	099b      	lsrs	r3, r3, #6
 8002c66:	4a9f      	ldr	r2, [pc, #636]	; (8002ee4 <HAL_ADC_Init+0x2f4>)
 8002c68:	fba2 2303 	umull	r2, r3, r2, r3
 8002c6c:	099b      	lsrs	r3, r3, #6
 8002c6e:	3301      	adds	r3, #1
 8002c70:	005b      	lsls	r3, r3, #1
 8002c72:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002c74:	e002      	b.n	8002c7c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	3b01      	subs	r3, #1
 8002c7a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d1f9      	bne.n	8002c76 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4618      	mov	r0, r3
 8002c88:	f7ff ff64 	bl	8002b54 <LL_ADC_IsInternalRegulatorEnabled>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d10d      	bne.n	8002cae <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c96:	f043 0210 	orr.w	r2, r3, #16
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ca2:	f043 0201 	orr.w	r2, r3, #1
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8002caa:	2301      	movs	r3, #1
 8002cac:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f7ff ff75 	bl	8002ba2 <LL_ADC_REG_IsConversionOngoing>
 8002cb8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cbe:	f003 0310 	and.w	r3, r3, #16
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	f040 8148 	bne.w	8002f58 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002cc8:	697b      	ldr	r3, [r7, #20]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	f040 8144 	bne.w	8002f58 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cd4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002cd8:	f043 0202 	orr.w	r2, r3, #2
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f7ff ff49 	bl	8002b7c <LL_ADC_IsEnabled>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d141      	bne.n	8002d74 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002cf8:	d004      	beq.n	8002d04 <HAL_ADC_Init+0x114>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a7a      	ldr	r2, [pc, #488]	; (8002ee8 <HAL_ADC_Init+0x2f8>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d10f      	bne.n	8002d24 <HAL_ADC_Init+0x134>
 8002d04:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002d08:	f7ff ff38 	bl	8002b7c <LL_ADC_IsEnabled>
 8002d0c:	4604      	mov	r4, r0
 8002d0e:	4876      	ldr	r0, [pc, #472]	; (8002ee8 <HAL_ADC_Init+0x2f8>)
 8002d10:	f7ff ff34 	bl	8002b7c <LL_ADC_IsEnabled>
 8002d14:	4603      	mov	r3, r0
 8002d16:	4323      	orrs	r3, r4
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	bf0c      	ite	eq
 8002d1c:	2301      	moveq	r3, #1
 8002d1e:	2300      	movne	r3, #0
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	e012      	b.n	8002d4a <HAL_ADC_Init+0x15a>
 8002d24:	4871      	ldr	r0, [pc, #452]	; (8002eec <HAL_ADC_Init+0x2fc>)
 8002d26:	f7ff ff29 	bl	8002b7c <LL_ADC_IsEnabled>
 8002d2a:	4604      	mov	r4, r0
 8002d2c:	4870      	ldr	r0, [pc, #448]	; (8002ef0 <HAL_ADC_Init+0x300>)
 8002d2e:	f7ff ff25 	bl	8002b7c <LL_ADC_IsEnabled>
 8002d32:	4603      	mov	r3, r0
 8002d34:	431c      	orrs	r4, r3
 8002d36:	486f      	ldr	r0, [pc, #444]	; (8002ef4 <HAL_ADC_Init+0x304>)
 8002d38:	f7ff ff20 	bl	8002b7c <LL_ADC_IsEnabled>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	4323      	orrs	r3, r4
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	bf0c      	ite	eq
 8002d44:	2301      	moveq	r3, #1
 8002d46:	2300      	movne	r3, #0
 8002d48:	b2db      	uxtb	r3, r3
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d012      	beq.n	8002d74 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d56:	d004      	beq.n	8002d62 <HAL_ADC_Init+0x172>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a62      	ldr	r2, [pc, #392]	; (8002ee8 <HAL_ADC_Init+0x2f8>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d101      	bne.n	8002d66 <HAL_ADC_Init+0x176>
 8002d62:	4a65      	ldr	r2, [pc, #404]	; (8002ef8 <HAL_ADC_Init+0x308>)
 8002d64:	e000      	b.n	8002d68 <HAL_ADC_Init+0x178>
 8002d66:	4a65      	ldr	r2, [pc, #404]	; (8002efc <HAL_ADC_Init+0x30c>)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	4619      	mov	r1, r3
 8002d6e:	4610      	mov	r0, r2
 8002d70:	f7ff fd64 	bl	800283c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	7f5b      	ldrb	r3, [r3, #29]
 8002d78:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d7e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002d84:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002d8a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002d92:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d94:	4313      	orrs	r3, r2
 8002d96:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d106      	bne.n	8002db0 <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002da6:	3b01      	subs	r3, #1
 8002da8:	045b      	lsls	r3, r3, #17
 8002daa:	69ba      	ldr	r2, [r7, #24]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d009      	beq.n	8002dcc <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dbc:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002dc6:	69ba      	ldr	r2, [r7, #24]
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	68da      	ldr	r2, [r3, #12]
 8002dd2:	4b4b      	ldr	r3, [pc, #300]	; (8002f00 <HAL_ADC_Init+0x310>)
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	687a      	ldr	r2, [r7, #4]
 8002dd8:	6812      	ldr	r2, [r2, #0]
 8002dda:	69b9      	ldr	r1, [r7, #24]
 8002ddc:	430b      	orrs	r3, r1
 8002dde:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	691b      	ldr	r3, [r3, #16]
 8002de6:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	430a      	orrs	r2, r1
 8002df4:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f7ff fed1 	bl	8002ba2 <LL_ADC_REG_IsConversionOngoing>
 8002e00:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4618      	mov	r0, r3
 8002e08:	f7ff fede 	bl	8002bc8 <LL_ADC_INJ_IsConversionOngoing>
 8002e0c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002e0e:	693b      	ldr	r3, [r7, #16]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d17f      	bne.n	8002f14 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d17c      	bne.n	8002f14 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002e1e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002e26:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002e28:	4313      	orrs	r3, r2
 8002e2a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	68db      	ldr	r3, [r3, #12]
 8002e32:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002e36:	f023 0302 	bic.w	r3, r3, #2
 8002e3a:	687a      	ldr	r2, [r7, #4]
 8002e3c:	6812      	ldr	r2, [r2, #0]
 8002e3e:	69b9      	ldr	r1, [r7, #24]
 8002e40:	430b      	orrs	r3, r1
 8002e42:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	691b      	ldr	r3, [r3, #16]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d017      	beq.n	8002e7c <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	691a      	ldr	r2, [r3, #16]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002e5a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002e64:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002e68:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002e6c:	687a      	ldr	r2, [r7, #4]
 8002e6e:	6911      	ldr	r1, [r2, #16]
 8002e70:	687a      	ldr	r2, [r7, #4]
 8002e72:	6812      	ldr	r2, [r2, #0]
 8002e74:	430b      	orrs	r3, r1
 8002e76:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8002e7a:	e013      	b.n	8002ea4 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	691a      	ldr	r2, [r3, #16]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002e8a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002e94:	687a      	ldr	r2, [r7, #4]
 8002e96:	6812      	ldr	r2, [r2, #0]
 8002e98:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002e9c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002ea0:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d12a      	bne.n	8002f04 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	691b      	ldr	r3, [r3, #16]
 8002eb4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002eb8:	f023 0304 	bic.w	r3, r3, #4
 8002ebc:	687a      	ldr	r2, [r7, #4]
 8002ebe:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8002ec0:	687a      	ldr	r2, [r7, #4]
 8002ec2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002ec4:	4311      	orrs	r1, r2
 8002ec6:	687a      	ldr	r2, [r7, #4]
 8002ec8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002eca:	4311      	orrs	r1, r2
 8002ecc:	687a      	ldr	r2, [r7, #4]
 8002ece:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002ed0:	430a      	orrs	r2, r1
 8002ed2:	431a      	orrs	r2, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f042 0201 	orr.w	r2, r2, #1
 8002edc:	611a      	str	r2, [r3, #16]
 8002ede:	e019      	b.n	8002f14 <HAL_ADC_Init+0x324>
 8002ee0:	200000d0 	.word	0x200000d0
 8002ee4:	053e2d63 	.word	0x053e2d63
 8002ee8:	50000100 	.word	0x50000100
 8002eec:	50000400 	.word	0x50000400
 8002ef0:	50000500 	.word	0x50000500
 8002ef4:	50000600 	.word	0x50000600
 8002ef8:	50000300 	.word	0x50000300
 8002efc:	50000700 	.word	0x50000700
 8002f00:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	691a      	ldr	r2, [r3, #16]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f022 0201 	bic.w	r2, r2, #1
 8002f12:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	695b      	ldr	r3, [r3, #20]
 8002f18:	2b01      	cmp	r3, #1
 8002f1a:	d10c      	bne.n	8002f36 <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f22:	f023 010f 	bic.w	r1, r3, #15
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6a1b      	ldr	r3, [r3, #32]
 8002f2a:	1e5a      	subs	r2, r3, #1
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	430a      	orrs	r2, r1
 8002f32:	631a      	str	r2, [r3, #48]	; 0x30
 8002f34:	e007      	b.n	8002f46 <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f022 020f 	bic.w	r2, r2, #15
 8002f44:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f4a:	f023 0303 	bic.w	r3, r3, #3
 8002f4e:	f043 0201 	orr.w	r2, r3, #1
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	65da      	str	r2, [r3, #92]	; 0x5c
 8002f56:	e007      	b.n	8002f68 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f5c:	f043 0210 	orr.w	r2, r3, #16
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002f64:	2301      	movs	r3, #1
 8002f66:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002f68:	7ffb      	ldrb	r3, [r7, #31]
}
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	3724      	adds	r7, #36	; 0x24
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd90      	pop	{r4, r7, pc}
 8002f72:	bf00      	nop

08002f74 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b0b6      	sub	sp, #216	; 0xd8
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
 8002f7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002f84:	2300      	movs	r3, #0
 8002f86:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002f8e:	2b01      	cmp	r3, #1
 8002f90:	d102      	bne.n	8002f98 <HAL_ADC_ConfigChannel+0x24>
 8002f92:	2302      	movs	r3, #2
 8002f94:	f000 bc13 	b.w	80037be <HAL_ADC_ConfigChannel+0x84a>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f7ff fdfc 	bl	8002ba2 <LL_ADC_REG_IsConversionOngoing>
 8002faa:	4603      	mov	r3, r0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	f040 83f3 	bne.w	8003798 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6818      	ldr	r0, [r3, #0]
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	6859      	ldr	r1, [r3, #4]
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	461a      	mov	r2, r3
 8002fc0:	f7ff fd0e 	bl	80029e0 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f7ff fdea 	bl	8002ba2 <LL_ADC_REG_IsConversionOngoing>
 8002fce:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f7ff fdf6 	bl	8002bc8 <LL_ADC_INJ_IsConversionOngoing>
 8002fdc:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002fe0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	f040 81d9 	bne.w	800339c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002fea:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	f040 81d4 	bne.w	800339c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002ffc:	d10f      	bne.n	800301e <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6818      	ldr	r0, [r3, #0]
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	2200      	movs	r2, #0
 8003008:	4619      	mov	r1, r3
 800300a:	f7ff fd15 	bl	8002a38 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8003016:	4618      	mov	r0, r3
 8003018:	f7ff fccf 	bl	80029ba <LL_ADC_SetSamplingTimeCommonConfig>
 800301c:	e00e      	b.n	800303c <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6818      	ldr	r0, [r3, #0]
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	6819      	ldr	r1, [r3, #0]
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	689b      	ldr	r3, [r3, #8]
 800302a:	461a      	mov	r2, r3
 800302c:	f7ff fd04 	bl	8002a38 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	2100      	movs	r1, #0
 8003036:	4618      	mov	r0, r3
 8003038:	f7ff fcbf 	bl	80029ba <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	695a      	ldr	r2, [r3, #20]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	68db      	ldr	r3, [r3, #12]
 8003046:	08db      	lsrs	r3, r3, #3
 8003048:	f003 0303 	and.w	r3, r3, #3
 800304c:	005b      	lsls	r3, r3, #1
 800304e:	fa02 f303 	lsl.w	r3, r2, r3
 8003052:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	691b      	ldr	r3, [r3, #16]
 800305a:	2b04      	cmp	r3, #4
 800305c:	d022      	beq.n	80030a4 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6818      	ldr	r0, [r3, #0]
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	6919      	ldr	r1, [r3, #16]
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800306e:	f7ff fc19 	bl	80028a4 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6818      	ldr	r0, [r3, #0]
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	6919      	ldr	r1, [r3, #16]
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	699b      	ldr	r3, [r3, #24]
 800307e:	461a      	mov	r2, r3
 8003080:	f7ff fc65 	bl	800294e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6818      	ldr	r0, [r3, #0]
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	6919      	ldr	r1, [r3, #16]
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	7f1b      	ldrb	r3, [r3, #28]
 8003090:	2b01      	cmp	r3, #1
 8003092:	d102      	bne.n	800309a <HAL_ADC_ConfigChannel+0x126>
 8003094:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003098:	e000      	b.n	800309c <HAL_ADC_ConfigChannel+0x128>
 800309a:	2300      	movs	r3, #0
 800309c:	461a      	mov	r2, r3
 800309e:	f7ff fc71 	bl	8002984 <LL_ADC_SetOffsetSaturation>
 80030a2:	e17b      	b.n	800339c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2100      	movs	r1, #0
 80030aa:	4618      	mov	r0, r3
 80030ac:	f7ff fc1e 	bl	80028ec <LL_ADC_GetOffsetChannel>
 80030b0:	4603      	mov	r3, r0
 80030b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d10a      	bne.n	80030d0 <HAL_ADC_ConfigChannel+0x15c>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	2100      	movs	r1, #0
 80030c0:	4618      	mov	r0, r3
 80030c2:	f7ff fc13 	bl	80028ec <LL_ADC_GetOffsetChannel>
 80030c6:	4603      	mov	r3, r0
 80030c8:	0e9b      	lsrs	r3, r3, #26
 80030ca:	f003 021f 	and.w	r2, r3, #31
 80030ce:	e01e      	b.n	800310e <HAL_ADC_ConfigChannel+0x19a>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	2100      	movs	r1, #0
 80030d6:	4618      	mov	r0, r3
 80030d8:	f7ff fc08 	bl	80028ec <LL_ADC_GetOffsetChannel>
 80030dc:	4603      	mov	r3, r0
 80030de:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030e2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80030e6:	fa93 f3a3 	rbit	r3, r3
 80030ea:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  return result;
 80030ee:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80030f2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  if (value == 0U)
 80030f6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d101      	bne.n	8003102 <HAL_ADC_ConfigChannel+0x18e>
    return 32U;
 80030fe:	2320      	movs	r3, #32
 8003100:	e004      	b.n	800310c <HAL_ADC_ConfigChannel+0x198>
  return __builtin_clz(value);
 8003102:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003106:	fab3 f383 	clz	r3, r3
 800310a:	b2db      	uxtb	r3, r3
 800310c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003116:	2b00      	cmp	r3, #0
 8003118:	d105      	bne.n	8003126 <HAL_ADC_ConfigChannel+0x1b2>
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	0e9b      	lsrs	r3, r3, #26
 8003120:	f003 031f 	and.w	r3, r3, #31
 8003124:	e018      	b.n	8003158 <HAL_ADC_ConfigChannel+0x1e4>
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800312e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003132:	fa93 f3a3 	rbit	r3, r3
 8003136:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800313a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800313e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8003142:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003146:	2b00      	cmp	r3, #0
 8003148:	d101      	bne.n	800314e <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800314a:	2320      	movs	r3, #32
 800314c:	e004      	b.n	8003158 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800314e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003152:	fab3 f383 	clz	r3, r3
 8003156:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003158:	429a      	cmp	r2, r3
 800315a:	d106      	bne.n	800316a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	2200      	movs	r2, #0
 8003162:	2100      	movs	r1, #0
 8003164:	4618      	mov	r0, r3
 8003166:	f7ff fbd7 	bl	8002918 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	2101      	movs	r1, #1
 8003170:	4618      	mov	r0, r3
 8003172:	f7ff fbbb 	bl	80028ec <LL_ADC_GetOffsetChannel>
 8003176:	4603      	mov	r3, r0
 8003178:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800317c:	2b00      	cmp	r3, #0
 800317e:	d10a      	bne.n	8003196 <HAL_ADC_ConfigChannel+0x222>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	2101      	movs	r1, #1
 8003186:	4618      	mov	r0, r3
 8003188:	f7ff fbb0 	bl	80028ec <LL_ADC_GetOffsetChannel>
 800318c:	4603      	mov	r3, r0
 800318e:	0e9b      	lsrs	r3, r3, #26
 8003190:	f003 021f 	and.w	r2, r3, #31
 8003194:	e01e      	b.n	80031d4 <HAL_ADC_ConfigChannel+0x260>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	2101      	movs	r1, #1
 800319c:	4618      	mov	r0, r3
 800319e:	f7ff fba5 	bl	80028ec <LL_ADC_GetOffsetChannel>
 80031a2:	4603      	mov	r3, r0
 80031a4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031a8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80031ac:	fa93 f3a3 	rbit	r3, r3
 80031b0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80031b4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80031b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80031bc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d101      	bne.n	80031c8 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80031c4:	2320      	movs	r3, #32
 80031c6:	e004      	b.n	80031d2 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80031c8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80031cc:	fab3 f383 	clz	r3, r3
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d105      	bne.n	80031ec <HAL_ADC_ConfigChannel+0x278>
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	0e9b      	lsrs	r3, r3, #26
 80031e6:	f003 031f 	and.w	r3, r3, #31
 80031ea:	e018      	b.n	800321e <HAL_ADC_ConfigChannel+0x2aa>
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80031f8:	fa93 f3a3 	rbit	r3, r3
 80031fc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003200:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003204:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8003208:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800320c:	2b00      	cmp	r3, #0
 800320e:	d101      	bne.n	8003214 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8003210:	2320      	movs	r3, #32
 8003212:	e004      	b.n	800321e <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8003214:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003218:	fab3 f383 	clz	r3, r3
 800321c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800321e:	429a      	cmp	r2, r3
 8003220:	d106      	bne.n	8003230 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	2200      	movs	r2, #0
 8003228:	2101      	movs	r1, #1
 800322a:	4618      	mov	r0, r3
 800322c:	f7ff fb74 	bl	8002918 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	2102      	movs	r1, #2
 8003236:	4618      	mov	r0, r3
 8003238:	f7ff fb58 	bl	80028ec <LL_ADC_GetOffsetChannel>
 800323c:	4603      	mov	r3, r0
 800323e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003242:	2b00      	cmp	r3, #0
 8003244:	d10a      	bne.n	800325c <HAL_ADC_ConfigChannel+0x2e8>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	2102      	movs	r1, #2
 800324c:	4618      	mov	r0, r3
 800324e:	f7ff fb4d 	bl	80028ec <LL_ADC_GetOffsetChannel>
 8003252:	4603      	mov	r3, r0
 8003254:	0e9b      	lsrs	r3, r3, #26
 8003256:	f003 021f 	and.w	r2, r3, #31
 800325a:	e01e      	b.n	800329a <HAL_ADC_ConfigChannel+0x326>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	2102      	movs	r1, #2
 8003262:	4618      	mov	r0, r3
 8003264:	f7ff fb42 	bl	80028ec <LL_ADC_GetOffsetChannel>
 8003268:	4603      	mov	r3, r0
 800326a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800326e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003272:	fa93 f3a3 	rbit	r3, r3
 8003276:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800327a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800327e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8003282:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003286:	2b00      	cmp	r3, #0
 8003288:	d101      	bne.n	800328e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800328a:	2320      	movs	r3, #32
 800328c:	e004      	b.n	8003298 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800328e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003292:	fab3 f383 	clz	r3, r3
 8003296:	b2db      	uxtb	r3, r3
 8003298:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d105      	bne.n	80032b2 <HAL_ADC_ConfigChannel+0x33e>
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	0e9b      	lsrs	r3, r3, #26
 80032ac:	f003 031f 	and.w	r3, r3, #31
 80032b0:	e016      	b.n	80032e0 <HAL_ADC_ConfigChannel+0x36c>
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ba:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80032be:	fa93 f3a3 	rbit	r3, r3
 80032c2:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80032c4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80032c6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80032ca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d101      	bne.n	80032d6 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80032d2:	2320      	movs	r3, #32
 80032d4:	e004      	b.n	80032e0 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80032d6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80032da:	fab3 f383 	clz	r3, r3
 80032de:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80032e0:	429a      	cmp	r2, r3
 80032e2:	d106      	bne.n	80032f2 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	2200      	movs	r2, #0
 80032ea:	2102      	movs	r1, #2
 80032ec:	4618      	mov	r0, r3
 80032ee:	f7ff fb13 	bl	8002918 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	2103      	movs	r1, #3
 80032f8:	4618      	mov	r0, r3
 80032fa:	f7ff faf7 	bl	80028ec <LL_ADC_GetOffsetChannel>
 80032fe:	4603      	mov	r3, r0
 8003300:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003304:	2b00      	cmp	r3, #0
 8003306:	d10a      	bne.n	800331e <HAL_ADC_ConfigChannel+0x3aa>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	2103      	movs	r1, #3
 800330e:	4618      	mov	r0, r3
 8003310:	f7ff faec 	bl	80028ec <LL_ADC_GetOffsetChannel>
 8003314:	4603      	mov	r3, r0
 8003316:	0e9b      	lsrs	r3, r3, #26
 8003318:	f003 021f 	and.w	r2, r3, #31
 800331c:	e017      	b.n	800334e <HAL_ADC_ConfigChannel+0x3da>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	2103      	movs	r1, #3
 8003324:	4618      	mov	r0, r3
 8003326:	f7ff fae1 	bl	80028ec <LL_ADC_GetOffsetChannel>
 800332a:	4603      	mov	r3, r0
 800332c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800332e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003330:	fa93 f3a3 	rbit	r3, r3
 8003334:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8003336:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003338:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800333a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800333c:	2b00      	cmp	r3, #0
 800333e:	d101      	bne.n	8003344 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8003340:	2320      	movs	r3, #32
 8003342:	e003      	b.n	800334c <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8003344:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003346:	fab3 f383 	clz	r3, r3
 800334a:	b2db      	uxtb	r3, r3
 800334c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003356:	2b00      	cmp	r3, #0
 8003358:	d105      	bne.n	8003366 <HAL_ADC_ConfigChannel+0x3f2>
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	0e9b      	lsrs	r3, r3, #26
 8003360:	f003 031f 	and.w	r3, r3, #31
 8003364:	e011      	b.n	800338a <HAL_ADC_ConfigChannel+0x416>
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800336c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800336e:	fa93 f3a3 	rbit	r3, r3
 8003372:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003374:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003376:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8003378:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800337a:	2b00      	cmp	r3, #0
 800337c:	d101      	bne.n	8003382 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800337e:	2320      	movs	r3, #32
 8003380:	e003      	b.n	800338a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8003382:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003384:	fab3 f383 	clz	r3, r3
 8003388:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800338a:	429a      	cmp	r2, r3
 800338c:	d106      	bne.n	800339c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	2200      	movs	r2, #0
 8003394:	2103      	movs	r1, #3
 8003396:	4618      	mov	r0, r3
 8003398:	f7ff fabe 	bl	8002918 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4618      	mov	r0, r3
 80033a2:	f7ff fbeb 	bl	8002b7c <LL_ADC_IsEnabled>
 80033a6:	4603      	mov	r3, r0
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	f040 813d 	bne.w	8003628 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6818      	ldr	r0, [r3, #0]
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	6819      	ldr	r1, [r3, #0]
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	68db      	ldr	r3, [r3, #12]
 80033ba:	461a      	mov	r2, r3
 80033bc:	f7ff fb68 	bl	8002a90 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	4aa2      	ldr	r2, [pc, #648]	; (8003650 <HAL_ADC_ConfigChannel+0x6dc>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	f040 812e 	bne.w	8003628 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d10b      	bne.n	80033f4 <HAL_ADC_ConfigChannel+0x480>
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	0e9b      	lsrs	r3, r3, #26
 80033e2:	3301      	adds	r3, #1
 80033e4:	f003 031f 	and.w	r3, r3, #31
 80033e8:	2b09      	cmp	r3, #9
 80033ea:	bf94      	ite	ls
 80033ec:	2301      	movls	r3, #1
 80033ee:	2300      	movhi	r3, #0
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	e019      	b.n	8003428 <HAL_ADC_ConfigChannel+0x4b4>
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80033fc:	fa93 f3a3 	rbit	r3, r3
 8003400:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003402:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003404:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8003406:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003408:	2b00      	cmp	r3, #0
 800340a:	d101      	bne.n	8003410 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800340c:	2320      	movs	r3, #32
 800340e:	e003      	b.n	8003418 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003410:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003412:	fab3 f383 	clz	r3, r3
 8003416:	b2db      	uxtb	r3, r3
 8003418:	3301      	adds	r3, #1
 800341a:	f003 031f 	and.w	r3, r3, #31
 800341e:	2b09      	cmp	r3, #9
 8003420:	bf94      	ite	ls
 8003422:	2301      	movls	r3, #1
 8003424:	2300      	movhi	r3, #0
 8003426:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003428:	2b00      	cmp	r3, #0
 800342a:	d079      	beq.n	8003520 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003434:	2b00      	cmp	r3, #0
 8003436:	d107      	bne.n	8003448 <HAL_ADC_ConfigChannel+0x4d4>
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	0e9b      	lsrs	r3, r3, #26
 800343e:	3301      	adds	r3, #1
 8003440:	069b      	lsls	r3, r3, #26
 8003442:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003446:	e015      	b.n	8003474 <HAL_ADC_ConfigChannel+0x500>
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800344e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003450:	fa93 f3a3 	rbit	r3, r3
 8003454:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003456:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003458:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800345a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800345c:	2b00      	cmp	r3, #0
 800345e:	d101      	bne.n	8003464 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8003460:	2320      	movs	r3, #32
 8003462:	e003      	b.n	800346c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003464:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003466:	fab3 f383 	clz	r3, r3
 800346a:	b2db      	uxtb	r3, r3
 800346c:	3301      	adds	r3, #1
 800346e:	069b      	lsls	r3, r3, #26
 8003470:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800347c:	2b00      	cmp	r3, #0
 800347e:	d109      	bne.n	8003494 <HAL_ADC_ConfigChannel+0x520>
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	0e9b      	lsrs	r3, r3, #26
 8003486:	3301      	adds	r3, #1
 8003488:	f003 031f 	and.w	r3, r3, #31
 800348c:	2101      	movs	r1, #1
 800348e:	fa01 f303 	lsl.w	r3, r1, r3
 8003492:	e017      	b.n	80034c4 <HAL_ADC_ConfigChannel+0x550>
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800349a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800349c:	fa93 f3a3 	rbit	r3, r3
 80034a0:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80034a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80034a4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80034a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d101      	bne.n	80034b0 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80034ac:	2320      	movs	r3, #32
 80034ae:	e003      	b.n	80034b8 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80034b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80034b2:	fab3 f383 	clz	r3, r3
 80034b6:	b2db      	uxtb	r3, r3
 80034b8:	3301      	adds	r3, #1
 80034ba:	f003 031f 	and.w	r3, r3, #31
 80034be:	2101      	movs	r1, #1
 80034c0:	fa01 f303 	lsl.w	r3, r1, r3
 80034c4:	ea42 0103 	orr.w	r1, r2, r3
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d10a      	bne.n	80034ea <HAL_ADC_ConfigChannel+0x576>
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	0e9b      	lsrs	r3, r3, #26
 80034da:	3301      	adds	r3, #1
 80034dc:	f003 021f 	and.w	r2, r3, #31
 80034e0:	4613      	mov	r3, r2
 80034e2:	005b      	lsls	r3, r3, #1
 80034e4:	4413      	add	r3, r2
 80034e6:	051b      	lsls	r3, r3, #20
 80034e8:	e018      	b.n	800351c <HAL_ADC_ConfigChannel+0x5a8>
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034f2:	fa93 f3a3 	rbit	r3, r3
 80034f6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80034f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80034fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d101      	bne.n	8003506 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8003502:	2320      	movs	r3, #32
 8003504:	e003      	b.n	800350e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8003506:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003508:	fab3 f383 	clz	r3, r3
 800350c:	b2db      	uxtb	r3, r3
 800350e:	3301      	adds	r3, #1
 8003510:	f003 021f 	and.w	r2, r3, #31
 8003514:	4613      	mov	r3, r2
 8003516:	005b      	lsls	r3, r3, #1
 8003518:	4413      	add	r3, r2
 800351a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800351c:	430b      	orrs	r3, r1
 800351e:	e07e      	b.n	800361e <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003528:	2b00      	cmp	r3, #0
 800352a:	d107      	bne.n	800353c <HAL_ADC_ConfigChannel+0x5c8>
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	0e9b      	lsrs	r3, r3, #26
 8003532:	3301      	adds	r3, #1
 8003534:	069b      	lsls	r3, r3, #26
 8003536:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800353a:	e015      	b.n	8003568 <HAL_ADC_ConfigChannel+0x5f4>
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003542:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003544:	fa93 f3a3 	rbit	r3, r3
 8003548:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800354a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800354c:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800354e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003550:	2b00      	cmp	r3, #0
 8003552:	d101      	bne.n	8003558 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8003554:	2320      	movs	r3, #32
 8003556:	e003      	b.n	8003560 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8003558:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800355a:	fab3 f383 	clz	r3, r3
 800355e:	b2db      	uxtb	r3, r3
 8003560:	3301      	adds	r3, #1
 8003562:	069b      	lsls	r3, r3, #26
 8003564:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003570:	2b00      	cmp	r3, #0
 8003572:	d109      	bne.n	8003588 <HAL_ADC_ConfigChannel+0x614>
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	0e9b      	lsrs	r3, r3, #26
 800357a:	3301      	adds	r3, #1
 800357c:	f003 031f 	and.w	r3, r3, #31
 8003580:	2101      	movs	r1, #1
 8003582:	fa01 f303 	lsl.w	r3, r1, r3
 8003586:	e017      	b.n	80035b8 <HAL_ADC_ConfigChannel+0x644>
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800358e:	6a3b      	ldr	r3, [r7, #32]
 8003590:	fa93 f3a3 	rbit	r3, r3
 8003594:	61fb      	str	r3, [r7, #28]
  return result;
 8003596:	69fb      	ldr	r3, [r7, #28]
 8003598:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800359a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800359c:	2b00      	cmp	r3, #0
 800359e:	d101      	bne.n	80035a4 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80035a0:	2320      	movs	r3, #32
 80035a2:	e003      	b.n	80035ac <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80035a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a6:	fab3 f383 	clz	r3, r3
 80035aa:	b2db      	uxtb	r3, r3
 80035ac:	3301      	adds	r3, #1
 80035ae:	f003 031f 	and.w	r3, r3, #31
 80035b2:	2101      	movs	r1, #1
 80035b4:	fa01 f303 	lsl.w	r3, r1, r3
 80035b8:	ea42 0103 	orr.w	r1, r2, r3
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d10d      	bne.n	80035e4 <HAL_ADC_ConfigChannel+0x670>
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	0e9b      	lsrs	r3, r3, #26
 80035ce:	3301      	adds	r3, #1
 80035d0:	f003 021f 	and.w	r2, r3, #31
 80035d4:	4613      	mov	r3, r2
 80035d6:	005b      	lsls	r3, r3, #1
 80035d8:	4413      	add	r3, r2
 80035da:	3b1e      	subs	r3, #30
 80035dc:	051b      	lsls	r3, r3, #20
 80035de:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80035e2:	e01b      	b.n	800361c <HAL_ADC_ConfigChannel+0x6a8>
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	fa93 f3a3 	rbit	r3, r3
 80035f0:	613b      	str	r3, [r7, #16]
  return result;
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80035f6:	69bb      	ldr	r3, [r7, #24]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d101      	bne.n	8003600 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80035fc:	2320      	movs	r3, #32
 80035fe:	e003      	b.n	8003608 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8003600:	69bb      	ldr	r3, [r7, #24]
 8003602:	fab3 f383 	clz	r3, r3
 8003606:	b2db      	uxtb	r3, r3
 8003608:	3301      	adds	r3, #1
 800360a:	f003 021f 	and.w	r2, r3, #31
 800360e:	4613      	mov	r3, r2
 8003610:	005b      	lsls	r3, r3, #1
 8003612:	4413      	add	r3, r2
 8003614:	3b1e      	subs	r3, #30
 8003616:	051b      	lsls	r3, r3, #20
 8003618:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800361c:	430b      	orrs	r3, r1
 800361e:	683a      	ldr	r2, [r7, #0]
 8003620:	6892      	ldr	r2, [r2, #8]
 8003622:	4619      	mov	r1, r3
 8003624:	f7ff fa08 	bl	8002a38 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	4b09      	ldr	r3, [pc, #36]	; (8003654 <HAL_ADC_ConfigChannel+0x6e0>)
 800362e:	4013      	ands	r3, r2
 8003630:	2b00      	cmp	r3, #0
 8003632:	f000 80be 	beq.w	80037b2 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800363e:	d004      	beq.n	800364a <HAL_ADC_ConfigChannel+0x6d6>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a04      	ldr	r2, [pc, #16]	; (8003658 <HAL_ADC_ConfigChannel+0x6e4>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d10a      	bne.n	8003660 <HAL_ADC_ConfigChannel+0x6ec>
 800364a:	4b04      	ldr	r3, [pc, #16]	; (800365c <HAL_ADC_ConfigChannel+0x6e8>)
 800364c:	e009      	b.n	8003662 <HAL_ADC_ConfigChannel+0x6ee>
 800364e:	bf00      	nop
 8003650:	407f0000 	.word	0x407f0000
 8003654:	80080000 	.word	0x80080000
 8003658:	50000100 	.word	0x50000100
 800365c:	50000300 	.word	0x50000300
 8003660:	4b59      	ldr	r3, [pc, #356]	; (80037c8 <HAL_ADC_ConfigChannel+0x854>)
 8003662:	4618      	mov	r0, r3
 8003664:	f7ff f910 	bl	8002888 <LL_ADC_GetCommonPathInternalCh>
 8003668:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a56      	ldr	r2, [pc, #344]	; (80037cc <HAL_ADC_ConfigChannel+0x858>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d004      	beq.n	8003680 <HAL_ADC_ConfigChannel+0x70c>
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a55      	ldr	r2, [pc, #340]	; (80037d0 <HAL_ADC_ConfigChannel+0x85c>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d13a      	bne.n	80036f6 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003680:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003684:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003688:	2b00      	cmp	r3, #0
 800368a:	d134      	bne.n	80036f6 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003694:	d005      	beq.n	80036a2 <HAL_ADC_ConfigChannel+0x72e>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a4e      	ldr	r2, [pc, #312]	; (80037d4 <HAL_ADC_ConfigChannel+0x860>)
 800369c:	4293      	cmp	r3, r2
 800369e:	f040 8085 	bne.w	80037ac <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80036aa:	d004      	beq.n	80036b6 <HAL_ADC_ConfigChannel+0x742>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a49      	ldr	r2, [pc, #292]	; (80037d8 <HAL_ADC_ConfigChannel+0x864>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d101      	bne.n	80036ba <HAL_ADC_ConfigChannel+0x746>
 80036b6:	4a49      	ldr	r2, [pc, #292]	; (80037dc <HAL_ADC_ConfigChannel+0x868>)
 80036b8:	e000      	b.n	80036bc <HAL_ADC_ConfigChannel+0x748>
 80036ba:	4a43      	ldr	r2, [pc, #268]	; (80037c8 <HAL_ADC_ConfigChannel+0x854>)
 80036bc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80036c0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80036c4:	4619      	mov	r1, r3
 80036c6:	4610      	mov	r0, r2
 80036c8:	f7ff f8cb 	bl	8002862 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80036cc:	4b44      	ldr	r3, [pc, #272]	; (80037e0 <HAL_ADC_ConfigChannel+0x86c>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	099b      	lsrs	r3, r3, #6
 80036d2:	4a44      	ldr	r2, [pc, #272]	; (80037e4 <HAL_ADC_ConfigChannel+0x870>)
 80036d4:	fba2 2303 	umull	r2, r3, r2, r3
 80036d8:	099b      	lsrs	r3, r3, #6
 80036da:	1c5a      	adds	r2, r3, #1
 80036dc:	4613      	mov	r3, r2
 80036de:	005b      	lsls	r3, r3, #1
 80036e0:	4413      	add	r3, r2
 80036e2:	009b      	lsls	r3, r3, #2
 80036e4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80036e6:	e002      	b.n	80036ee <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	3b01      	subs	r3, #1
 80036ec:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d1f9      	bne.n	80036e8 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80036f4:	e05a      	b.n	80037ac <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a3b      	ldr	r2, [pc, #236]	; (80037e8 <HAL_ADC_ConfigChannel+0x874>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d125      	bne.n	800374c <HAL_ADC_ConfigChannel+0x7d8>
 8003700:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003704:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003708:	2b00      	cmp	r3, #0
 800370a:	d11f      	bne.n	800374c <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a31      	ldr	r2, [pc, #196]	; (80037d8 <HAL_ADC_ConfigChannel+0x864>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d104      	bne.n	8003720 <HAL_ADC_ConfigChannel+0x7ac>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a34      	ldr	r2, [pc, #208]	; (80037ec <HAL_ADC_ConfigChannel+0x878>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d047      	beq.n	80037b0 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003728:	d004      	beq.n	8003734 <HAL_ADC_ConfigChannel+0x7c0>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a2a      	ldr	r2, [pc, #168]	; (80037d8 <HAL_ADC_ConfigChannel+0x864>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d101      	bne.n	8003738 <HAL_ADC_ConfigChannel+0x7c4>
 8003734:	4a29      	ldr	r2, [pc, #164]	; (80037dc <HAL_ADC_ConfigChannel+0x868>)
 8003736:	e000      	b.n	800373a <HAL_ADC_ConfigChannel+0x7c6>
 8003738:	4a23      	ldr	r2, [pc, #140]	; (80037c8 <HAL_ADC_ConfigChannel+0x854>)
 800373a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800373e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003742:	4619      	mov	r1, r3
 8003744:	4610      	mov	r0, r2
 8003746:	f7ff f88c 	bl	8002862 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800374a:	e031      	b.n	80037b0 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a27      	ldr	r2, [pc, #156]	; (80037f0 <HAL_ADC_ConfigChannel+0x87c>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d12d      	bne.n	80037b2 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003756:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800375a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800375e:	2b00      	cmp	r3, #0
 8003760:	d127      	bne.n	80037b2 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a1c      	ldr	r2, [pc, #112]	; (80037d8 <HAL_ADC_ConfigChannel+0x864>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d022      	beq.n	80037b2 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003774:	d004      	beq.n	8003780 <HAL_ADC_ConfigChannel+0x80c>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a17      	ldr	r2, [pc, #92]	; (80037d8 <HAL_ADC_ConfigChannel+0x864>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d101      	bne.n	8003784 <HAL_ADC_ConfigChannel+0x810>
 8003780:	4a16      	ldr	r2, [pc, #88]	; (80037dc <HAL_ADC_ConfigChannel+0x868>)
 8003782:	e000      	b.n	8003786 <HAL_ADC_ConfigChannel+0x812>
 8003784:	4a10      	ldr	r2, [pc, #64]	; (80037c8 <HAL_ADC_ConfigChannel+0x854>)
 8003786:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800378a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800378e:	4619      	mov	r1, r3
 8003790:	4610      	mov	r0, r2
 8003792:	f7ff f866 	bl	8002862 <LL_ADC_SetCommonPathInternalCh>
 8003796:	e00c      	b.n	80037b2 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800379c:	f043 0220 	orr.w	r2, r3, #32
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80037aa:	e002      	b.n	80037b2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80037ac:	bf00      	nop
 80037ae:	e000      	b.n	80037b2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80037b0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80037ba:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80037be:	4618      	mov	r0, r3
 80037c0:	37d8      	adds	r7, #216	; 0xd8
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}
 80037c6:	bf00      	nop
 80037c8:	50000700 	.word	0x50000700
 80037cc:	c3210000 	.word	0xc3210000
 80037d0:	90c00010 	.word	0x90c00010
 80037d4:	50000600 	.word	0x50000600
 80037d8:	50000100 	.word	0x50000100
 80037dc:	50000300 	.word	0x50000300
 80037e0:	200000d0 	.word	0x200000d0
 80037e4:	053e2d63 	.word	0x053e2d63
 80037e8:	c7520000 	.word	0xc7520000
 80037ec:	50000500 	.word	0x50000500
 80037f0:	cb840000 	.word	0xcb840000

080037f4 <__NVIC_SetPriorityGrouping>:
{
 80037f4:	b480      	push	{r7}
 80037f6:	b085      	sub	sp, #20
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	f003 0307 	and.w	r3, r3, #7
 8003802:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003804:	4b0c      	ldr	r3, [pc, #48]	; (8003838 <__NVIC_SetPriorityGrouping+0x44>)
 8003806:	68db      	ldr	r3, [r3, #12]
 8003808:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800380a:	68ba      	ldr	r2, [r7, #8]
 800380c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003810:	4013      	ands	r3, r2
 8003812:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800381c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003820:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003824:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003826:	4a04      	ldr	r2, [pc, #16]	; (8003838 <__NVIC_SetPriorityGrouping+0x44>)
 8003828:	68bb      	ldr	r3, [r7, #8]
 800382a:	60d3      	str	r3, [r2, #12]
}
 800382c:	bf00      	nop
 800382e:	3714      	adds	r7, #20
 8003830:	46bd      	mov	sp, r7
 8003832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003836:	4770      	bx	lr
 8003838:	e000ed00 	.word	0xe000ed00

0800383c <__NVIC_GetPriorityGrouping>:
{
 800383c:	b480      	push	{r7}
 800383e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003840:	4b04      	ldr	r3, [pc, #16]	; (8003854 <__NVIC_GetPriorityGrouping+0x18>)
 8003842:	68db      	ldr	r3, [r3, #12]
 8003844:	0a1b      	lsrs	r3, r3, #8
 8003846:	f003 0307 	and.w	r3, r3, #7
}
 800384a:	4618      	mov	r0, r3
 800384c:	46bd      	mov	sp, r7
 800384e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003852:	4770      	bx	lr
 8003854:	e000ed00 	.word	0xe000ed00

08003858 <__NVIC_EnableIRQ>:
{
 8003858:	b480      	push	{r7}
 800385a:	b083      	sub	sp, #12
 800385c:	af00      	add	r7, sp, #0
 800385e:	4603      	mov	r3, r0
 8003860:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003866:	2b00      	cmp	r3, #0
 8003868:	db0b      	blt.n	8003882 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800386a:	79fb      	ldrb	r3, [r7, #7]
 800386c:	f003 021f 	and.w	r2, r3, #31
 8003870:	4907      	ldr	r1, [pc, #28]	; (8003890 <__NVIC_EnableIRQ+0x38>)
 8003872:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003876:	095b      	lsrs	r3, r3, #5
 8003878:	2001      	movs	r0, #1
 800387a:	fa00 f202 	lsl.w	r2, r0, r2
 800387e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003882:	bf00      	nop
 8003884:	370c      	adds	r7, #12
 8003886:	46bd      	mov	sp, r7
 8003888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388c:	4770      	bx	lr
 800388e:	bf00      	nop
 8003890:	e000e100 	.word	0xe000e100

08003894 <__NVIC_SetPriority>:
{
 8003894:	b480      	push	{r7}
 8003896:	b083      	sub	sp, #12
 8003898:	af00      	add	r7, sp, #0
 800389a:	4603      	mov	r3, r0
 800389c:	6039      	str	r1, [r7, #0]
 800389e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	db0a      	blt.n	80038be <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	b2da      	uxtb	r2, r3
 80038ac:	490c      	ldr	r1, [pc, #48]	; (80038e0 <__NVIC_SetPriority+0x4c>)
 80038ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038b2:	0112      	lsls	r2, r2, #4
 80038b4:	b2d2      	uxtb	r2, r2
 80038b6:	440b      	add	r3, r1
 80038b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80038bc:	e00a      	b.n	80038d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	b2da      	uxtb	r2, r3
 80038c2:	4908      	ldr	r1, [pc, #32]	; (80038e4 <__NVIC_SetPriority+0x50>)
 80038c4:	79fb      	ldrb	r3, [r7, #7]
 80038c6:	f003 030f 	and.w	r3, r3, #15
 80038ca:	3b04      	subs	r3, #4
 80038cc:	0112      	lsls	r2, r2, #4
 80038ce:	b2d2      	uxtb	r2, r2
 80038d0:	440b      	add	r3, r1
 80038d2:	761a      	strb	r2, [r3, #24]
}
 80038d4:	bf00      	nop
 80038d6:	370c      	adds	r7, #12
 80038d8:	46bd      	mov	sp, r7
 80038da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038de:	4770      	bx	lr
 80038e0:	e000e100 	.word	0xe000e100
 80038e4:	e000ed00 	.word	0xe000ed00

080038e8 <NVIC_EncodePriority>:
{
 80038e8:	b480      	push	{r7}
 80038ea:	b089      	sub	sp, #36	; 0x24
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	60f8      	str	r0, [r7, #12]
 80038f0:	60b9      	str	r1, [r7, #8]
 80038f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	f003 0307 	and.w	r3, r3, #7
 80038fa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038fc:	69fb      	ldr	r3, [r7, #28]
 80038fe:	f1c3 0307 	rsb	r3, r3, #7
 8003902:	2b04      	cmp	r3, #4
 8003904:	bf28      	it	cs
 8003906:	2304      	movcs	r3, #4
 8003908:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800390a:	69fb      	ldr	r3, [r7, #28]
 800390c:	3304      	adds	r3, #4
 800390e:	2b06      	cmp	r3, #6
 8003910:	d902      	bls.n	8003918 <NVIC_EncodePriority+0x30>
 8003912:	69fb      	ldr	r3, [r7, #28]
 8003914:	3b03      	subs	r3, #3
 8003916:	e000      	b.n	800391a <NVIC_EncodePriority+0x32>
 8003918:	2300      	movs	r3, #0
 800391a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800391c:	f04f 32ff 	mov.w	r2, #4294967295
 8003920:	69bb      	ldr	r3, [r7, #24]
 8003922:	fa02 f303 	lsl.w	r3, r2, r3
 8003926:	43da      	mvns	r2, r3
 8003928:	68bb      	ldr	r3, [r7, #8]
 800392a:	401a      	ands	r2, r3
 800392c:	697b      	ldr	r3, [r7, #20]
 800392e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003930:	f04f 31ff 	mov.w	r1, #4294967295
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	fa01 f303 	lsl.w	r3, r1, r3
 800393a:	43d9      	mvns	r1, r3
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003940:	4313      	orrs	r3, r2
}
 8003942:	4618      	mov	r0, r3
 8003944:	3724      	adds	r7, #36	; 0x24
 8003946:	46bd      	mov	sp, r7
 8003948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394c:	4770      	bx	lr
	...

08003950 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b082      	sub	sp, #8
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	3b01      	subs	r3, #1
 800395c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003960:	d301      	bcc.n	8003966 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003962:	2301      	movs	r3, #1
 8003964:	e00f      	b.n	8003986 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003966:	4a0a      	ldr	r2, [pc, #40]	; (8003990 <SysTick_Config+0x40>)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	3b01      	subs	r3, #1
 800396c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800396e:	210f      	movs	r1, #15
 8003970:	f04f 30ff 	mov.w	r0, #4294967295
 8003974:	f7ff ff8e 	bl	8003894 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003978:	4b05      	ldr	r3, [pc, #20]	; (8003990 <SysTick_Config+0x40>)
 800397a:	2200      	movs	r2, #0
 800397c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800397e:	4b04      	ldr	r3, [pc, #16]	; (8003990 <SysTick_Config+0x40>)
 8003980:	2207      	movs	r2, #7
 8003982:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003984:	2300      	movs	r3, #0
}
 8003986:	4618      	mov	r0, r3
 8003988:	3708      	adds	r7, #8
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}
 800398e:	bf00      	nop
 8003990:	e000e010 	.word	0xe000e010

08003994 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b082      	sub	sp, #8
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800399c:	6878      	ldr	r0, [r7, #4]
 800399e:	f7ff ff29 	bl	80037f4 <__NVIC_SetPriorityGrouping>
}
 80039a2:	bf00      	nop
 80039a4:	3708      	adds	r7, #8
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}

080039aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039aa:	b580      	push	{r7, lr}
 80039ac:	b086      	sub	sp, #24
 80039ae:	af00      	add	r7, sp, #0
 80039b0:	4603      	mov	r3, r0
 80039b2:	60b9      	str	r1, [r7, #8]
 80039b4:	607a      	str	r2, [r7, #4]
 80039b6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80039b8:	f7ff ff40 	bl	800383c <__NVIC_GetPriorityGrouping>
 80039bc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039be:	687a      	ldr	r2, [r7, #4]
 80039c0:	68b9      	ldr	r1, [r7, #8]
 80039c2:	6978      	ldr	r0, [r7, #20]
 80039c4:	f7ff ff90 	bl	80038e8 <NVIC_EncodePriority>
 80039c8:	4602      	mov	r2, r0
 80039ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039ce:	4611      	mov	r1, r2
 80039d0:	4618      	mov	r0, r3
 80039d2:	f7ff ff5f 	bl	8003894 <__NVIC_SetPriority>
}
 80039d6:	bf00      	nop
 80039d8:	3718      	adds	r7, #24
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}

080039de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039de:	b580      	push	{r7, lr}
 80039e0:	b082      	sub	sp, #8
 80039e2:	af00      	add	r7, sp, #0
 80039e4:	4603      	mov	r3, r0
 80039e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039ec:	4618      	mov	r0, r3
 80039ee:	f7ff ff33 	bl	8003858 <__NVIC_EnableIRQ>
}
 80039f2:	bf00      	nop
 80039f4:	3708      	adds	r7, #8
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}

080039fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80039fa:	b580      	push	{r7, lr}
 80039fc:	b082      	sub	sp, #8
 80039fe:	af00      	add	r7, sp, #0
 8003a00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f7ff ffa4 	bl	8003950 <SysTick_Config>
 8003a08:	4603      	mov	r3, r0
}
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	3708      	adds	r7, #8
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}
	...

08003a14 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b082      	sub	sp, #8
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d101      	bne.n	8003a26 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	e054      	b.n	8003ad0 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	7f5b      	ldrb	r3, [r3, #29]
 8003a2a:	b2db      	uxtb	r3, r3
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d105      	bne.n	8003a3c <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2200      	movs	r2, #0
 8003a34:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8003a36:	6878      	ldr	r0, [r7, #4]
 8003a38:	f7fe fc2e 	bl	8002298 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2202      	movs	r2, #2
 8003a40:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	791b      	ldrb	r3, [r3, #4]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d10c      	bne.n	8003a64 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a22      	ldr	r2, [pc, #136]	; (8003ad8 <HAL_CRC_Init+0xc4>)
 8003a50:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	689a      	ldr	r2, [r3, #8]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f022 0218 	bic.w	r2, r2, #24
 8003a60:	609a      	str	r2, [r3, #8]
 8003a62:	e00c      	b.n	8003a7e <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6899      	ldr	r1, [r3, #8]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	68db      	ldr	r3, [r3, #12]
 8003a6c:	461a      	mov	r2, r3
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	f000 f834 	bl	8003adc <HAL_CRCEx_Polynomial_Set>
 8003a74:	4603      	mov	r3, r0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d001      	beq.n	8003a7e <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e028      	b.n	8003ad0 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	795b      	ldrb	r3, [r3, #5]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d105      	bne.n	8003a92 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f04f 32ff 	mov.w	r2, #4294967295
 8003a8e:	611a      	str	r2, [r3, #16]
 8003a90:	e004      	b.n	8003a9c <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	687a      	ldr	r2, [r7, #4]
 8003a98:	6912      	ldr	r2, [r2, #16]
 8003a9a:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	695a      	ldr	r2, [r3, #20]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	430a      	orrs	r2, r1
 8003ab0:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	699a      	ldr	r2, [r3, #24]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	430a      	orrs	r2, r1
 8003ac6:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2201      	movs	r2, #1
 8003acc:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8003ace:	2300      	movs	r3, #0
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	3708      	adds	r7, #8
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}
 8003ad8:	04c11db7 	.word	0x04c11db7

08003adc <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8003adc:	b480      	push	{r7}
 8003ade:	b087      	sub	sp, #28
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	60f8      	str	r0, [r7, #12]
 8003ae4:	60b9      	str	r1, [r7, #8]
 8003ae6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ae8:	2300      	movs	r3, #0
 8003aea:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8003aec:	231f      	movs	r3, #31
 8003aee:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8003af0:	bf00      	nop
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	1e5a      	subs	r2, r3, #1
 8003af6:	613a      	str	r2, [r7, #16]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d009      	beq.n	8003b10 <HAL_CRCEx_Polynomial_Set+0x34>
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	f003 031f 	and.w	r3, r3, #31
 8003b02:	68ba      	ldr	r2, [r7, #8]
 8003b04:	fa22 f303 	lsr.w	r3, r2, r3
 8003b08:	f003 0301 	and.w	r3, r3, #1
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d0f0      	beq.n	8003af2 <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2b18      	cmp	r3, #24
 8003b14:	d846      	bhi.n	8003ba4 <HAL_CRCEx_Polynomial_Set+0xc8>
 8003b16:	a201      	add	r2, pc, #4	; (adr r2, 8003b1c <HAL_CRCEx_Polynomial_Set+0x40>)
 8003b18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b1c:	08003bab 	.word	0x08003bab
 8003b20:	08003ba5 	.word	0x08003ba5
 8003b24:	08003ba5 	.word	0x08003ba5
 8003b28:	08003ba5 	.word	0x08003ba5
 8003b2c:	08003ba5 	.word	0x08003ba5
 8003b30:	08003ba5 	.word	0x08003ba5
 8003b34:	08003ba5 	.word	0x08003ba5
 8003b38:	08003ba5 	.word	0x08003ba5
 8003b3c:	08003b99 	.word	0x08003b99
 8003b40:	08003ba5 	.word	0x08003ba5
 8003b44:	08003ba5 	.word	0x08003ba5
 8003b48:	08003ba5 	.word	0x08003ba5
 8003b4c:	08003ba5 	.word	0x08003ba5
 8003b50:	08003ba5 	.word	0x08003ba5
 8003b54:	08003ba5 	.word	0x08003ba5
 8003b58:	08003ba5 	.word	0x08003ba5
 8003b5c:	08003b8d 	.word	0x08003b8d
 8003b60:	08003ba5 	.word	0x08003ba5
 8003b64:	08003ba5 	.word	0x08003ba5
 8003b68:	08003ba5 	.word	0x08003ba5
 8003b6c:	08003ba5 	.word	0x08003ba5
 8003b70:	08003ba5 	.word	0x08003ba5
 8003b74:	08003ba5 	.word	0x08003ba5
 8003b78:	08003ba5 	.word	0x08003ba5
 8003b7c:	08003b81 	.word	0x08003b81
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	2b06      	cmp	r3, #6
 8003b84:	d913      	bls.n	8003bae <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8003b8a:	e010      	b.n	8003bae <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	2b07      	cmp	r3, #7
 8003b90:	d90f      	bls.n	8003bb2 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8003b96:	e00c      	b.n	8003bb2 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	2b0f      	cmp	r3, #15
 8003b9c:	d90b      	bls.n	8003bb6 <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8003ba2:	e008      	b.n	8003bb6 <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	75fb      	strb	r3, [r7, #23]
      break;
 8003ba8:	e006      	b.n	8003bb8 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8003baa:	bf00      	nop
 8003bac:	e004      	b.n	8003bb8 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8003bae:	bf00      	nop
 8003bb0:	e002      	b.n	8003bb8 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8003bb2:	bf00      	nop
 8003bb4:	e000      	b.n	8003bb8 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8003bb6:	bf00      	nop
  }
  if (status == HAL_OK)
 8003bb8:	7dfb      	ldrb	r3, [r7, #23]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d10d      	bne.n	8003bda <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	68ba      	ldr	r2, [r7, #8]
 8003bc4:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	f023 0118 	bic.w	r1, r3, #24
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	687a      	ldr	r2, [r7, #4]
 8003bd6:	430a      	orrs	r2, r1
 8003bd8:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8003bda:	7dfb      	ldrb	r3, [r7, #23]
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	371c      	adds	r7, #28
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr

08003be8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b084      	sub	sp, #16
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d101      	bne.n	8003bfa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e08d      	b.n	8003d16 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	461a      	mov	r2, r3
 8003c00:	4b47      	ldr	r3, [pc, #284]	; (8003d20 <HAL_DMA_Init+0x138>)
 8003c02:	429a      	cmp	r2, r3
 8003c04:	d80f      	bhi.n	8003c26 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	4b45      	ldr	r3, [pc, #276]	; (8003d24 <HAL_DMA_Init+0x13c>)
 8003c0e:	4413      	add	r3, r2
 8003c10:	4a45      	ldr	r2, [pc, #276]	; (8003d28 <HAL_DMA_Init+0x140>)
 8003c12:	fba2 2303 	umull	r2, r3, r2, r3
 8003c16:	091b      	lsrs	r3, r3, #4
 8003c18:	009a      	lsls	r2, r3, #2
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	4a42      	ldr	r2, [pc, #264]	; (8003d2c <HAL_DMA_Init+0x144>)
 8003c22:	641a      	str	r2, [r3, #64]	; 0x40
 8003c24:	e00e      	b.n	8003c44 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	461a      	mov	r2, r3
 8003c2c:	4b40      	ldr	r3, [pc, #256]	; (8003d30 <HAL_DMA_Init+0x148>)
 8003c2e:	4413      	add	r3, r2
 8003c30:	4a3d      	ldr	r2, [pc, #244]	; (8003d28 <HAL_DMA_Init+0x140>)
 8003c32:	fba2 2303 	umull	r2, r3, r2, r3
 8003c36:	091b      	lsrs	r3, r3, #4
 8003c38:	009a      	lsls	r2, r3, #2
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	4a3c      	ldr	r2, [pc, #240]	; (8003d34 <HAL_DMA_Init+0x14c>)
 8003c42:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2202      	movs	r2, #2
 8003c48:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003c5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c5e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003c68:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	691b      	ldr	r3, [r3, #16]
 8003c6e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c74:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	699b      	ldr	r3, [r3, #24]
 8003c7a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c80:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6a1b      	ldr	r3, [r3, #32]
 8003c86:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003c88:	68fa      	ldr	r2, [r7, #12]
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	68fa      	ldr	r2, [r7, #12]
 8003c94:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003c96:	6878      	ldr	r0, [r7, #4]
 8003c98:	f000 f8fe 	bl	8003e98 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003ca4:	d102      	bne.n	8003cac <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	685a      	ldr	r2, [r3, #4]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003cb4:	b2d2      	uxtb	r2, r2
 8003cb6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cbc:	687a      	ldr	r2, [r7, #4]
 8003cbe:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003cc0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d010      	beq.n	8003cec <HAL_DMA_Init+0x104>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	2b04      	cmp	r3, #4
 8003cd0:	d80c      	bhi.n	8003cec <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003cd2:	6878      	ldr	r0, [r7, #4]
 8003cd4:	f000 f91e 	bl	8003f14 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cdc:	2200      	movs	r2, #0
 8003cde:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ce4:	687a      	ldr	r2, [r7, #4]
 8003ce6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003ce8:	605a      	str	r2, [r3, #4]
 8003cea:	e008      	b.n	8003cfe <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2200      	movs	r2, #0
 8003d02:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2201      	movs	r2, #1
 8003d08:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003d14:	2300      	movs	r3, #0
}
 8003d16:	4618      	mov	r0, r3
 8003d18:	3710      	adds	r7, #16
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}
 8003d1e:	bf00      	nop
 8003d20:	40020407 	.word	0x40020407
 8003d24:	bffdfff8 	.word	0xbffdfff8
 8003d28:	cccccccd 	.word	0xcccccccd
 8003d2c:	40020000 	.word	0x40020000
 8003d30:	bffdfbf8 	.word	0xbffdfbf8
 8003d34:	40020400 	.word	0x40020400

08003d38 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b084      	sub	sp, #16
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d54:	f003 031f 	and.w	r3, r3, #31
 8003d58:	2204      	movs	r2, #4
 8003d5a:	409a      	lsls	r2, r3
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	4013      	ands	r3, r2
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d026      	beq.n	8003db2 <HAL_DMA_IRQHandler+0x7a>
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	f003 0304 	and.w	r3, r3, #4
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d021      	beq.n	8003db2 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 0320 	and.w	r3, r3, #32
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d107      	bne.n	8003d8c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f022 0204 	bic.w	r2, r2, #4
 8003d8a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d90:	f003 021f 	and.w	r2, r3, #31
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d98:	2104      	movs	r1, #4
 8003d9a:	fa01 f202 	lsl.w	r2, r1, r2
 8003d9e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d071      	beq.n	8003e8c <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dac:	6878      	ldr	r0, [r7, #4]
 8003dae:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003db0:	e06c      	b.n	8003e8c <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003db6:	f003 031f 	and.w	r3, r3, #31
 8003dba:	2202      	movs	r2, #2
 8003dbc:	409a      	lsls	r2, r3
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d02e      	beq.n	8003e24 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	f003 0302 	and.w	r3, r3, #2
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d029      	beq.n	8003e24 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f003 0320 	and.w	r3, r3, #32
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d10b      	bne.n	8003df6 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	681a      	ldr	r2, [r3, #0]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f022 020a 	bic.w	r2, r2, #10
 8003dec:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2201      	movs	r2, #1
 8003df2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dfa:	f003 021f 	and.w	r2, r3, #31
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e02:	2102      	movs	r1, #2
 8003e04:	fa01 f202 	lsl.w	r2, r1, r2
 8003e08:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d038      	beq.n	8003e8c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e1e:	6878      	ldr	r0, [r7, #4]
 8003e20:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003e22:	e033      	b.n	8003e8c <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e28:	f003 031f 	and.w	r3, r3, #31
 8003e2c:	2208      	movs	r2, #8
 8003e2e:	409a      	lsls	r2, r3
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	4013      	ands	r3, r2
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d02a      	beq.n	8003e8e <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	f003 0308 	and.w	r3, r3, #8
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d025      	beq.n	8003e8e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f022 020e 	bic.w	r2, r2, #14
 8003e50:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e56:	f003 021f 	and.w	r2, r3, #31
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e5e:	2101      	movs	r1, #1
 8003e60:	fa01 f202 	lsl.w	r2, r1, r2
 8003e64:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2201      	movs	r2, #1
 8003e6a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2201      	movs	r2, #1
 8003e70:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2200      	movs	r2, #0
 8003e78:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d004      	beq.n	8003e8e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003e8c:	bf00      	nop
 8003e8e:	bf00      	nop
}
 8003e90:	3710      	adds	r7, #16
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}
	...

08003e98 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b087      	sub	sp, #28
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	461a      	mov	r2, r3
 8003ea6:	4b16      	ldr	r3, [pc, #88]	; (8003f00 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d802      	bhi.n	8003eb2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003eac:	4b15      	ldr	r3, [pc, #84]	; (8003f04 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003eae:	617b      	str	r3, [r7, #20]
 8003eb0:	e001      	b.n	8003eb6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8003eb2:	4b15      	ldr	r3, [pc, #84]	; (8003f08 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003eb4:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	b2db      	uxtb	r3, r3
 8003ec0:	3b08      	subs	r3, #8
 8003ec2:	4a12      	ldr	r2, [pc, #72]	; (8003f0c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003ec4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ec8:	091b      	lsrs	r3, r3, #4
 8003eca:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ed0:	089b      	lsrs	r3, r3, #2
 8003ed2:	009a      	lsls	r2, r3, #2
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	4413      	add	r3, r2
 8003ed8:	461a      	mov	r2, r3
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	4a0b      	ldr	r2, [pc, #44]	; (8003f10 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003ee2:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	f003 031f 	and.w	r3, r3, #31
 8003eea:	2201      	movs	r2, #1
 8003eec:	409a      	lsls	r2, r3
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003ef2:	bf00      	nop
 8003ef4:	371c      	adds	r7, #28
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr
 8003efe:	bf00      	nop
 8003f00:	40020407 	.word	0x40020407
 8003f04:	40020800 	.word	0x40020800
 8003f08:	40020820 	.word	0x40020820
 8003f0c:	cccccccd 	.word	0xcccccccd
 8003f10:	40020880 	.word	0x40020880

08003f14 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b085      	sub	sp, #20
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003f24:	68fa      	ldr	r2, [r7, #12]
 8003f26:	4b0b      	ldr	r3, [pc, #44]	; (8003f54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003f28:	4413      	add	r3, r2
 8003f2a:	009b      	lsls	r3, r3, #2
 8003f2c:	461a      	mov	r2, r3
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	4a08      	ldr	r2, [pc, #32]	; (8003f58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003f36:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	3b01      	subs	r3, #1
 8003f3c:	f003 031f 	and.w	r3, r3, #31
 8003f40:	2201      	movs	r2, #1
 8003f42:	409a      	lsls	r2, r3
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8003f48:	bf00      	nop
 8003f4a:	3714      	adds	r7, #20
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr
 8003f54:	1000823f 	.word	0x1000823f
 8003f58:	40020940 	.word	0x40020940

08003f5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b087      	sub	sp, #28
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
 8003f64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003f66:	2300      	movs	r3, #0
 8003f68:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003f6a:	e15a      	b.n	8004222 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	681a      	ldr	r2, [r3, #0]
 8003f70:	2101      	movs	r1, #1
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	fa01 f303 	lsl.w	r3, r1, r3
 8003f78:	4013      	ands	r3, r2
 8003f7a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	f000 814c 	beq.w	800421c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	f003 0303 	and.w	r3, r3, #3
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d005      	beq.n	8003f9c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003f98:	2b02      	cmp	r3, #2
 8003f9a:	d130      	bne.n	8003ffe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	689b      	ldr	r3, [r3, #8]
 8003fa0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	005b      	lsls	r3, r3, #1
 8003fa6:	2203      	movs	r2, #3
 8003fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fac:	43db      	mvns	r3, r3
 8003fae:	693a      	ldr	r2, [r7, #16]
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	68da      	ldr	r2, [r3, #12]
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	005b      	lsls	r3, r3, #1
 8003fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc0:	693a      	ldr	r2, [r7, #16]
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	693a      	ldr	r2, [r7, #16]
 8003fca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8003fda:	43db      	mvns	r3, r3
 8003fdc:	693a      	ldr	r2, [r7, #16]
 8003fde:	4013      	ands	r3, r2
 8003fe0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	091b      	lsrs	r3, r3, #4
 8003fe8:	f003 0201 	and.w	r2, r3, #1
 8003fec:	697b      	ldr	r3, [r7, #20]
 8003fee:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff2:	693a      	ldr	r2, [r7, #16]
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	693a      	ldr	r2, [r7, #16]
 8003ffc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	f003 0303 	and.w	r3, r3, #3
 8004006:	2b03      	cmp	r3, #3
 8004008:	d017      	beq.n	800403a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	68db      	ldr	r3, [r3, #12]
 800400e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	005b      	lsls	r3, r3, #1
 8004014:	2203      	movs	r2, #3
 8004016:	fa02 f303 	lsl.w	r3, r2, r3
 800401a:	43db      	mvns	r3, r3
 800401c:	693a      	ldr	r2, [r7, #16]
 800401e:	4013      	ands	r3, r2
 8004020:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	689a      	ldr	r2, [r3, #8]
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	005b      	lsls	r3, r3, #1
 800402a:	fa02 f303 	lsl.w	r3, r2, r3
 800402e:	693a      	ldr	r2, [r7, #16]
 8004030:	4313      	orrs	r3, r2
 8004032:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	693a      	ldr	r2, [r7, #16]
 8004038:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	f003 0303 	and.w	r3, r3, #3
 8004042:	2b02      	cmp	r3, #2
 8004044:	d123      	bne.n	800408e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004046:	697b      	ldr	r3, [r7, #20]
 8004048:	08da      	lsrs	r2, r3, #3
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	3208      	adds	r2, #8
 800404e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004052:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	f003 0307 	and.w	r3, r3, #7
 800405a:	009b      	lsls	r3, r3, #2
 800405c:	220f      	movs	r2, #15
 800405e:	fa02 f303 	lsl.w	r3, r2, r3
 8004062:	43db      	mvns	r3, r3
 8004064:	693a      	ldr	r2, [r7, #16]
 8004066:	4013      	ands	r3, r2
 8004068:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	691a      	ldr	r2, [r3, #16]
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	f003 0307 	and.w	r3, r3, #7
 8004074:	009b      	lsls	r3, r3, #2
 8004076:	fa02 f303 	lsl.w	r3, r2, r3
 800407a:	693a      	ldr	r2, [r7, #16]
 800407c:	4313      	orrs	r3, r2
 800407e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	08da      	lsrs	r2, r3, #3
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	3208      	adds	r2, #8
 8004088:	6939      	ldr	r1, [r7, #16]
 800408a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	005b      	lsls	r3, r3, #1
 8004098:	2203      	movs	r2, #3
 800409a:	fa02 f303 	lsl.w	r3, r2, r3
 800409e:	43db      	mvns	r3, r3
 80040a0:	693a      	ldr	r2, [r7, #16]
 80040a2:	4013      	ands	r3, r2
 80040a4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	f003 0203 	and.w	r2, r3, #3
 80040ae:	697b      	ldr	r3, [r7, #20]
 80040b0:	005b      	lsls	r3, r3, #1
 80040b2:	fa02 f303 	lsl.w	r3, r2, r3
 80040b6:	693a      	ldr	r2, [r7, #16]
 80040b8:	4313      	orrs	r3, r2
 80040ba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	693a      	ldr	r2, [r7, #16]
 80040c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	f000 80a6 	beq.w	800421c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040d0:	4b5b      	ldr	r3, [pc, #364]	; (8004240 <HAL_GPIO_Init+0x2e4>)
 80040d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040d4:	4a5a      	ldr	r2, [pc, #360]	; (8004240 <HAL_GPIO_Init+0x2e4>)
 80040d6:	f043 0301 	orr.w	r3, r3, #1
 80040da:	6613      	str	r3, [r2, #96]	; 0x60
 80040dc:	4b58      	ldr	r3, [pc, #352]	; (8004240 <HAL_GPIO_Init+0x2e4>)
 80040de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040e0:	f003 0301 	and.w	r3, r3, #1
 80040e4:	60bb      	str	r3, [r7, #8]
 80040e6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80040e8:	4a56      	ldr	r2, [pc, #344]	; (8004244 <HAL_GPIO_Init+0x2e8>)
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	089b      	lsrs	r3, r3, #2
 80040ee:	3302      	adds	r3, #2
 80040f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040f4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80040f6:	697b      	ldr	r3, [r7, #20]
 80040f8:	f003 0303 	and.w	r3, r3, #3
 80040fc:	009b      	lsls	r3, r3, #2
 80040fe:	220f      	movs	r2, #15
 8004100:	fa02 f303 	lsl.w	r3, r2, r3
 8004104:	43db      	mvns	r3, r3
 8004106:	693a      	ldr	r2, [r7, #16]
 8004108:	4013      	ands	r3, r2
 800410a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004112:	d01f      	beq.n	8004154 <HAL_GPIO_Init+0x1f8>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	4a4c      	ldr	r2, [pc, #304]	; (8004248 <HAL_GPIO_Init+0x2ec>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d019      	beq.n	8004150 <HAL_GPIO_Init+0x1f4>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	4a4b      	ldr	r2, [pc, #300]	; (800424c <HAL_GPIO_Init+0x2f0>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d013      	beq.n	800414c <HAL_GPIO_Init+0x1f0>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	4a4a      	ldr	r2, [pc, #296]	; (8004250 <HAL_GPIO_Init+0x2f4>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d00d      	beq.n	8004148 <HAL_GPIO_Init+0x1ec>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	4a49      	ldr	r2, [pc, #292]	; (8004254 <HAL_GPIO_Init+0x2f8>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d007      	beq.n	8004144 <HAL_GPIO_Init+0x1e8>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	4a48      	ldr	r2, [pc, #288]	; (8004258 <HAL_GPIO_Init+0x2fc>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d101      	bne.n	8004140 <HAL_GPIO_Init+0x1e4>
 800413c:	2305      	movs	r3, #5
 800413e:	e00a      	b.n	8004156 <HAL_GPIO_Init+0x1fa>
 8004140:	2306      	movs	r3, #6
 8004142:	e008      	b.n	8004156 <HAL_GPIO_Init+0x1fa>
 8004144:	2304      	movs	r3, #4
 8004146:	e006      	b.n	8004156 <HAL_GPIO_Init+0x1fa>
 8004148:	2303      	movs	r3, #3
 800414a:	e004      	b.n	8004156 <HAL_GPIO_Init+0x1fa>
 800414c:	2302      	movs	r3, #2
 800414e:	e002      	b.n	8004156 <HAL_GPIO_Init+0x1fa>
 8004150:	2301      	movs	r3, #1
 8004152:	e000      	b.n	8004156 <HAL_GPIO_Init+0x1fa>
 8004154:	2300      	movs	r3, #0
 8004156:	697a      	ldr	r2, [r7, #20]
 8004158:	f002 0203 	and.w	r2, r2, #3
 800415c:	0092      	lsls	r2, r2, #2
 800415e:	4093      	lsls	r3, r2
 8004160:	693a      	ldr	r2, [r7, #16]
 8004162:	4313      	orrs	r3, r2
 8004164:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004166:	4937      	ldr	r1, [pc, #220]	; (8004244 <HAL_GPIO_Init+0x2e8>)
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	089b      	lsrs	r3, r3, #2
 800416c:	3302      	adds	r3, #2
 800416e:	693a      	ldr	r2, [r7, #16]
 8004170:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004174:	4b39      	ldr	r3, [pc, #228]	; (800425c <HAL_GPIO_Init+0x300>)
 8004176:	689b      	ldr	r3, [r3, #8]
 8004178:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	43db      	mvns	r3, r3
 800417e:	693a      	ldr	r2, [r7, #16]
 8004180:	4013      	ands	r3, r2
 8004182:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800418c:	2b00      	cmp	r3, #0
 800418e:	d003      	beq.n	8004198 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004190:	693a      	ldr	r2, [r7, #16]
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	4313      	orrs	r3, r2
 8004196:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004198:	4a30      	ldr	r2, [pc, #192]	; (800425c <HAL_GPIO_Init+0x300>)
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800419e:	4b2f      	ldr	r3, [pc, #188]	; (800425c <HAL_GPIO_Init+0x300>)
 80041a0:	68db      	ldr	r3, [r3, #12]
 80041a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	43db      	mvns	r3, r3
 80041a8:	693a      	ldr	r2, [r7, #16]
 80041aa:	4013      	ands	r3, r2
 80041ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d003      	beq.n	80041c2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80041ba:	693a      	ldr	r2, [r7, #16]
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	4313      	orrs	r3, r2
 80041c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80041c2:	4a26      	ldr	r2, [pc, #152]	; (800425c <HAL_GPIO_Init+0x300>)
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80041c8:	4b24      	ldr	r3, [pc, #144]	; (800425c <HAL_GPIO_Init+0x300>)
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	43db      	mvns	r3, r3
 80041d2:	693a      	ldr	r2, [r7, #16]
 80041d4:	4013      	ands	r3, r2
 80041d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d003      	beq.n	80041ec <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80041e4:	693a      	ldr	r2, [r7, #16]
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	4313      	orrs	r3, r2
 80041ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80041ec:	4a1b      	ldr	r2, [pc, #108]	; (800425c <HAL_GPIO_Init+0x300>)
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80041f2:	4b1a      	ldr	r3, [pc, #104]	; (800425c <HAL_GPIO_Init+0x300>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	43db      	mvns	r3, r3
 80041fc:	693a      	ldr	r2, [r7, #16]
 80041fe:	4013      	ands	r3, r2
 8004200:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800420a:	2b00      	cmp	r3, #0
 800420c:	d003      	beq.n	8004216 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800420e:	693a      	ldr	r2, [r7, #16]
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	4313      	orrs	r3, r2
 8004214:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004216:	4a11      	ldr	r2, [pc, #68]	; (800425c <HAL_GPIO_Init+0x300>)
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	3301      	adds	r3, #1
 8004220:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	681a      	ldr	r2, [r3, #0]
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	fa22 f303 	lsr.w	r3, r2, r3
 800422c:	2b00      	cmp	r3, #0
 800422e:	f47f ae9d 	bne.w	8003f6c <HAL_GPIO_Init+0x10>
  }
}
 8004232:	bf00      	nop
 8004234:	bf00      	nop
 8004236:	371c      	adds	r7, #28
 8004238:	46bd      	mov	sp, r7
 800423a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423e:	4770      	bx	lr
 8004240:	40021000 	.word	0x40021000
 8004244:	40010000 	.word	0x40010000
 8004248:	48000400 	.word	0x48000400
 800424c:	48000800 	.word	0x48000800
 8004250:	48000c00 	.word	0x48000c00
 8004254:	48001000 	.word	0x48001000
 8004258:	48001400 	.word	0x48001400
 800425c:	40010400 	.word	0x40010400

08004260 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004262:	b08b      	sub	sp, #44	; 0x2c
 8004264:	af06      	add	r7, sp, #24
 8004266:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d101      	bne.n	8004272 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	e0d7      	b.n	8004422 <HAL_PCD_Init+0x1c2>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8004278:	b2db      	uxtb	r3, r3
 800427a:	2b00      	cmp	r3, #0
 800427c:	d106      	bne.n	800428c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2200      	movs	r2, #0
 8004282:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f7fe f846 	bl	8002318 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2203      	movs	r2, #3
 8004290:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4618      	mov	r0, r3
 800429a:	f002 ffe1 	bl	8007260 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800429e:	2300      	movs	r3, #0
 80042a0:	73fb      	strb	r3, [r7, #15]
 80042a2:	e04c      	b.n	800433e <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80042a4:	7bfb      	ldrb	r3, [r7, #15]
 80042a6:	6879      	ldr	r1, [r7, #4]
 80042a8:	1c5a      	adds	r2, r3, #1
 80042aa:	4613      	mov	r3, r2
 80042ac:	009b      	lsls	r3, r3, #2
 80042ae:	4413      	add	r3, r2
 80042b0:	00db      	lsls	r3, r3, #3
 80042b2:	440b      	add	r3, r1
 80042b4:	3301      	adds	r3, #1
 80042b6:	2201      	movs	r2, #1
 80042b8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80042ba:	7bfb      	ldrb	r3, [r7, #15]
 80042bc:	6879      	ldr	r1, [r7, #4]
 80042be:	1c5a      	adds	r2, r3, #1
 80042c0:	4613      	mov	r3, r2
 80042c2:	009b      	lsls	r3, r3, #2
 80042c4:	4413      	add	r3, r2
 80042c6:	00db      	lsls	r3, r3, #3
 80042c8:	440b      	add	r3, r1
 80042ca:	7bfa      	ldrb	r2, [r7, #15]
 80042cc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80042ce:	7bfa      	ldrb	r2, [r7, #15]
 80042d0:	7bfb      	ldrb	r3, [r7, #15]
 80042d2:	b298      	uxth	r0, r3
 80042d4:	6879      	ldr	r1, [r7, #4]
 80042d6:	4613      	mov	r3, r2
 80042d8:	009b      	lsls	r3, r3, #2
 80042da:	4413      	add	r3, r2
 80042dc:	00db      	lsls	r3, r3, #3
 80042de:	440b      	add	r3, r1
 80042e0:	3336      	adds	r3, #54	; 0x36
 80042e2:	4602      	mov	r2, r0
 80042e4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80042e6:	7bfb      	ldrb	r3, [r7, #15]
 80042e8:	6879      	ldr	r1, [r7, #4]
 80042ea:	1c5a      	adds	r2, r3, #1
 80042ec:	4613      	mov	r3, r2
 80042ee:	009b      	lsls	r3, r3, #2
 80042f0:	4413      	add	r3, r2
 80042f2:	00db      	lsls	r3, r3, #3
 80042f4:	440b      	add	r3, r1
 80042f6:	3303      	adds	r3, #3
 80042f8:	2200      	movs	r2, #0
 80042fa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80042fc:	7bfa      	ldrb	r2, [r7, #15]
 80042fe:	6879      	ldr	r1, [r7, #4]
 8004300:	4613      	mov	r3, r2
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	4413      	add	r3, r2
 8004306:	00db      	lsls	r3, r3, #3
 8004308:	440b      	add	r3, r1
 800430a:	3338      	adds	r3, #56	; 0x38
 800430c:	2200      	movs	r2, #0
 800430e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004310:	7bfa      	ldrb	r2, [r7, #15]
 8004312:	6879      	ldr	r1, [r7, #4]
 8004314:	4613      	mov	r3, r2
 8004316:	009b      	lsls	r3, r3, #2
 8004318:	4413      	add	r3, r2
 800431a:	00db      	lsls	r3, r3, #3
 800431c:	440b      	add	r3, r1
 800431e:	333c      	adds	r3, #60	; 0x3c
 8004320:	2200      	movs	r2, #0
 8004322:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004324:	7bfa      	ldrb	r2, [r7, #15]
 8004326:	6879      	ldr	r1, [r7, #4]
 8004328:	4613      	mov	r3, r2
 800432a:	009b      	lsls	r3, r3, #2
 800432c:	4413      	add	r3, r2
 800432e:	00db      	lsls	r3, r3, #3
 8004330:	440b      	add	r3, r1
 8004332:	3340      	adds	r3, #64	; 0x40
 8004334:	2200      	movs	r2, #0
 8004336:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004338:	7bfb      	ldrb	r3, [r7, #15]
 800433a:	3301      	adds	r3, #1
 800433c:	73fb      	strb	r3, [r7, #15]
 800433e:	7bfa      	ldrb	r2, [r7, #15]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	429a      	cmp	r2, r3
 8004346:	d3ad      	bcc.n	80042a4 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004348:	2300      	movs	r3, #0
 800434a:	73fb      	strb	r3, [r7, #15]
 800434c:	e044      	b.n	80043d8 <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800434e:	7bfa      	ldrb	r2, [r7, #15]
 8004350:	6879      	ldr	r1, [r7, #4]
 8004352:	4613      	mov	r3, r2
 8004354:	009b      	lsls	r3, r3, #2
 8004356:	4413      	add	r3, r2
 8004358:	00db      	lsls	r3, r3, #3
 800435a:	440b      	add	r3, r1
 800435c:	f203 1369 	addw	r3, r3, #361	; 0x169
 8004360:	2200      	movs	r2, #0
 8004362:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004364:	7bfa      	ldrb	r2, [r7, #15]
 8004366:	6879      	ldr	r1, [r7, #4]
 8004368:	4613      	mov	r3, r2
 800436a:	009b      	lsls	r3, r3, #2
 800436c:	4413      	add	r3, r2
 800436e:	00db      	lsls	r3, r3, #3
 8004370:	440b      	add	r3, r1
 8004372:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004376:	7bfa      	ldrb	r2, [r7, #15]
 8004378:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800437a:	7bfa      	ldrb	r2, [r7, #15]
 800437c:	6879      	ldr	r1, [r7, #4]
 800437e:	4613      	mov	r3, r2
 8004380:	009b      	lsls	r3, r3, #2
 8004382:	4413      	add	r3, r2
 8004384:	00db      	lsls	r3, r3, #3
 8004386:	440b      	add	r3, r1
 8004388:	f203 136b 	addw	r3, r3, #363	; 0x16b
 800438c:	2200      	movs	r2, #0
 800438e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004390:	7bfa      	ldrb	r2, [r7, #15]
 8004392:	6879      	ldr	r1, [r7, #4]
 8004394:	4613      	mov	r3, r2
 8004396:	009b      	lsls	r3, r3, #2
 8004398:	4413      	add	r3, r2
 800439a:	00db      	lsls	r3, r3, #3
 800439c:	440b      	add	r3, r1
 800439e:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 80043a2:	2200      	movs	r2, #0
 80043a4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80043a6:	7bfa      	ldrb	r2, [r7, #15]
 80043a8:	6879      	ldr	r1, [r7, #4]
 80043aa:	4613      	mov	r3, r2
 80043ac:	009b      	lsls	r3, r3, #2
 80043ae:	4413      	add	r3, r2
 80043b0:	00db      	lsls	r3, r3, #3
 80043b2:	440b      	add	r3, r1
 80043b4:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80043b8:	2200      	movs	r2, #0
 80043ba:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80043bc:	7bfa      	ldrb	r2, [r7, #15]
 80043be:	6879      	ldr	r1, [r7, #4]
 80043c0:	4613      	mov	r3, r2
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	4413      	add	r3, r2
 80043c6:	00db      	lsls	r3, r3, #3
 80043c8:	440b      	add	r3, r1
 80043ca:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80043ce:	2200      	movs	r2, #0
 80043d0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80043d2:	7bfb      	ldrb	r3, [r7, #15]
 80043d4:	3301      	adds	r3, #1
 80043d6:	73fb      	strb	r3, [r7, #15]
 80043d8:	7bfa      	ldrb	r2, [r7, #15]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	429a      	cmp	r2, r3
 80043e0:	d3b5      	bcc.n	800434e <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	603b      	str	r3, [r7, #0]
 80043e8:	687e      	ldr	r6, [r7, #4]
 80043ea:	466d      	mov	r5, sp
 80043ec:	f106 0410 	add.w	r4, r6, #16
 80043f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80043f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80043f4:	6823      	ldr	r3, [r4, #0]
 80043f6:	602b      	str	r3, [r5, #0]
 80043f8:	1d33      	adds	r3, r6, #4
 80043fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80043fc:	6838      	ldr	r0, [r7, #0]
 80043fe:	f002 ff4a 	bl	8007296 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2200      	movs	r2, #0
 8004406:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2201      	movs	r2, #1
 800440e:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	69db      	ldr	r3, [r3, #28]
 8004416:	2b01      	cmp	r3, #1
 8004418:	d102      	bne.n	8004420 <HAL_PCD_Init+0x1c0>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	f000 f805 	bl	800442a <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8004420:	2300      	movs	r3, #0
}
 8004422:	4618      	mov	r0, r3
 8004424:	3714      	adds	r7, #20
 8004426:	46bd      	mov	sp, r7
 8004428:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800442a <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800442a:	b480      	push	{r7}
 800442c:	b085      	sub	sp, #20
 800442e:	af00      	add	r7, sp, #0
 8004430:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2201      	movs	r2, #1
 800443c:	f8c3 22e8 	str.w	r2, [r3, #744]	; 0x2e8
  hpcd->LPM_State = LPM_L0;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2200      	movs	r2, #0
 8004444:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800444e:	b29b      	uxth	r3, r3
 8004450:	f043 0301 	orr.w	r3, r3, #1
 8004454:	b29a      	uxth	r2, r3
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8004462:	b29b      	uxth	r3, r3
 8004464:	f043 0302 	orr.w	r3, r3, #2
 8004468:	b29a      	uxth	r2, r3
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 8004470:	2300      	movs	r3, #0
}
 8004472:	4618      	mov	r0, r3
 8004474:	3714      	adds	r7, #20
 8004476:	46bd      	mov	sp, r7
 8004478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447c:	4770      	bx	lr
	...

08004480 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004480:	b480      	push	{r7}
 8004482:	b085      	sub	sp, #20
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d141      	bne.n	8004512 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800448e:	4b4b      	ldr	r3, [pc, #300]	; (80045bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004496:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800449a:	d131      	bne.n	8004500 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800449c:	4b47      	ldr	r3, [pc, #284]	; (80045bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800449e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80044a2:	4a46      	ldr	r2, [pc, #280]	; (80045bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80044a8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80044ac:	4b43      	ldr	r3, [pc, #268]	; (80045bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80044b4:	4a41      	ldr	r2, [pc, #260]	; (80045bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80044ba:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80044bc:	4b40      	ldr	r3, [pc, #256]	; (80045c0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	2232      	movs	r2, #50	; 0x32
 80044c2:	fb02 f303 	mul.w	r3, r2, r3
 80044c6:	4a3f      	ldr	r2, [pc, #252]	; (80045c4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80044c8:	fba2 2303 	umull	r2, r3, r2, r3
 80044cc:	0c9b      	lsrs	r3, r3, #18
 80044ce:	3301      	adds	r3, #1
 80044d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80044d2:	e002      	b.n	80044da <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	3b01      	subs	r3, #1
 80044d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80044da:	4b38      	ldr	r3, [pc, #224]	; (80045bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044dc:	695b      	ldr	r3, [r3, #20]
 80044de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044e6:	d102      	bne.n	80044ee <HAL_PWREx_ControlVoltageScaling+0x6e>
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d1f2      	bne.n	80044d4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80044ee:	4b33      	ldr	r3, [pc, #204]	; (80045bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044f0:	695b      	ldr	r3, [r3, #20]
 80044f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044fa:	d158      	bne.n	80045ae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80044fc:	2303      	movs	r3, #3
 80044fe:	e057      	b.n	80045b0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004500:	4b2e      	ldr	r3, [pc, #184]	; (80045bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004502:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004506:	4a2d      	ldr	r2, [pc, #180]	; (80045bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004508:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800450c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004510:	e04d      	b.n	80045ae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004518:	d141      	bne.n	800459e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800451a:	4b28      	ldr	r3, [pc, #160]	; (80045bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004522:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004526:	d131      	bne.n	800458c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004528:	4b24      	ldr	r3, [pc, #144]	; (80045bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800452a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800452e:	4a23      	ldr	r2, [pc, #140]	; (80045bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004530:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004534:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004538:	4b20      	ldr	r3, [pc, #128]	; (80045bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004540:	4a1e      	ldr	r2, [pc, #120]	; (80045bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004542:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004546:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004548:	4b1d      	ldr	r3, [pc, #116]	; (80045c0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	2232      	movs	r2, #50	; 0x32
 800454e:	fb02 f303 	mul.w	r3, r2, r3
 8004552:	4a1c      	ldr	r2, [pc, #112]	; (80045c4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004554:	fba2 2303 	umull	r2, r3, r2, r3
 8004558:	0c9b      	lsrs	r3, r3, #18
 800455a:	3301      	adds	r3, #1
 800455c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800455e:	e002      	b.n	8004566 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	3b01      	subs	r3, #1
 8004564:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004566:	4b15      	ldr	r3, [pc, #84]	; (80045bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004568:	695b      	ldr	r3, [r3, #20]
 800456a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800456e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004572:	d102      	bne.n	800457a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d1f2      	bne.n	8004560 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800457a:	4b10      	ldr	r3, [pc, #64]	; (80045bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800457c:	695b      	ldr	r3, [r3, #20]
 800457e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004582:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004586:	d112      	bne.n	80045ae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004588:	2303      	movs	r3, #3
 800458a:	e011      	b.n	80045b0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800458c:	4b0b      	ldr	r3, [pc, #44]	; (80045bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800458e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004592:	4a0a      	ldr	r2, [pc, #40]	; (80045bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004594:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004598:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800459c:	e007      	b.n	80045ae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800459e:	4b07      	ldr	r3, [pc, #28]	; (80045bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80045a6:	4a05      	ldr	r2, [pc, #20]	; (80045bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045a8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80045ac:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80045ae:	2300      	movs	r3, #0
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	3714      	adds	r7, #20
 80045b4:	46bd      	mov	sp, r7
 80045b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ba:	4770      	bx	lr
 80045bc:	40007000 	.word	0x40007000
 80045c0:	200000d0 	.word	0x200000d0
 80045c4:	431bde83 	.word	0x431bde83

080045c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b088      	sub	sp, #32
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d101      	bne.n	80045da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	e306      	b.n	8004be8 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f003 0301 	and.w	r3, r3, #1
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d075      	beq.n	80046d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80045e6:	4b97      	ldr	r3, [pc, #604]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	f003 030c 	and.w	r3, r3, #12
 80045ee:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80045f0:	4b94      	ldr	r3, [pc, #592]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	f003 0303 	and.w	r3, r3, #3
 80045f8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80045fa:	69bb      	ldr	r3, [r7, #24]
 80045fc:	2b0c      	cmp	r3, #12
 80045fe:	d102      	bne.n	8004606 <HAL_RCC_OscConfig+0x3e>
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	2b03      	cmp	r3, #3
 8004604:	d002      	beq.n	800460c <HAL_RCC_OscConfig+0x44>
 8004606:	69bb      	ldr	r3, [r7, #24]
 8004608:	2b08      	cmp	r3, #8
 800460a:	d10b      	bne.n	8004624 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800460c:	4b8d      	ldr	r3, [pc, #564]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004614:	2b00      	cmp	r3, #0
 8004616:	d05b      	beq.n	80046d0 <HAL_RCC_OscConfig+0x108>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d157      	bne.n	80046d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	e2e1      	b.n	8004be8 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800462c:	d106      	bne.n	800463c <HAL_RCC_OscConfig+0x74>
 800462e:	4b85      	ldr	r3, [pc, #532]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a84      	ldr	r2, [pc, #528]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 8004634:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004638:	6013      	str	r3, [r2, #0]
 800463a:	e01d      	b.n	8004678 <HAL_RCC_OscConfig+0xb0>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004644:	d10c      	bne.n	8004660 <HAL_RCC_OscConfig+0x98>
 8004646:	4b7f      	ldr	r3, [pc, #508]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a7e      	ldr	r2, [pc, #504]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 800464c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004650:	6013      	str	r3, [r2, #0]
 8004652:	4b7c      	ldr	r3, [pc, #496]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a7b      	ldr	r2, [pc, #492]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 8004658:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800465c:	6013      	str	r3, [r2, #0]
 800465e:	e00b      	b.n	8004678 <HAL_RCC_OscConfig+0xb0>
 8004660:	4b78      	ldr	r3, [pc, #480]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a77      	ldr	r2, [pc, #476]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 8004666:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800466a:	6013      	str	r3, [r2, #0]
 800466c:	4b75      	ldr	r3, [pc, #468]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a74      	ldr	r2, [pc, #464]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 8004672:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004676:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d013      	beq.n	80046a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004680:	f7fe f8ae 	bl	80027e0 <HAL_GetTick>
 8004684:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004686:	e008      	b.n	800469a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004688:	f7fe f8aa 	bl	80027e0 <HAL_GetTick>
 800468c:	4602      	mov	r2, r0
 800468e:	693b      	ldr	r3, [r7, #16]
 8004690:	1ad3      	subs	r3, r2, r3
 8004692:	2b64      	cmp	r3, #100	; 0x64
 8004694:	d901      	bls.n	800469a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004696:	2303      	movs	r3, #3
 8004698:	e2a6      	b.n	8004be8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800469a:	4b6a      	ldr	r3, [pc, #424]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d0f0      	beq.n	8004688 <HAL_RCC_OscConfig+0xc0>
 80046a6:	e014      	b.n	80046d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046a8:	f7fe f89a 	bl	80027e0 <HAL_GetTick>
 80046ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80046ae:	e008      	b.n	80046c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046b0:	f7fe f896 	bl	80027e0 <HAL_GetTick>
 80046b4:	4602      	mov	r2, r0
 80046b6:	693b      	ldr	r3, [r7, #16]
 80046b8:	1ad3      	subs	r3, r2, r3
 80046ba:	2b64      	cmp	r3, #100	; 0x64
 80046bc:	d901      	bls.n	80046c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80046be:	2303      	movs	r3, #3
 80046c0:	e292      	b.n	8004be8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80046c2:	4b60      	ldr	r3, [pc, #384]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d1f0      	bne.n	80046b0 <HAL_RCC_OscConfig+0xe8>
 80046ce:	e000      	b.n	80046d2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f003 0302 	and.w	r3, r3, #2
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d075      	beq.n	80047ca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80046de:	4b59      	ldr	r3, [pc, #356]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	f003 030c 	and.w	r3, r3, #12
 80046e6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80046e8:	4b56      	ldr	r3, [pc, #344]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 80046ea:	68db      	ldr	r3, [r3, #12]
 80046ec:	f003 0303 	and.w	r3, r3, #3
 80046f0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80046f2:	69bb      	ldr	r3, [r7, #24]
 80046f4:	2b0c      	cmp	r3, #12
 80046f6:	d102      	bne.n	80046fe <HAL_RCC_OscConfig+0x136>
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	2b02      	cmp	r3, #2
 80046fc:	d002      	beq.n	8004704 <HAL_RCC_OscConfig+0x13c>
 80046fe:	69bb      	ldr	r3, [r7, #24]
 8004700:	2b04      	cmp	r3, #4
 8004702:	d11f      	bne.n	8004744 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004704:	4b4f      	ldr	r3, [pc, #316]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800470c:	2b00      	cmp	r3, #0
 800470e:	d005      	beq.n	800471c <HAL_RCC_OscConfig+0x154>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	68db      	ldr	r3, [r3, #12]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d101      	bne.n	800471c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004718:	2301      	movs	r3, #1
 800471a:	e265      	b.n	8004be8 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800471c:	4b49      	ldr	r3, [pc, #292]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	691b      	ldr	r3, [r3, #16]
 8004728:	061b      	lsls	r3, r3, #24
 800472a:	4946      	ldr	r1, [pc, #280]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 800472c:	4313      	orrs	r3, r2
 800472e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004730:	4b45      	ldr	r3, [pc, #276]	; (8004848 <HAL_RCC_OscConfig+0x280>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4618      	mov	r0, r3
 8004736:	f7fe f807 	bl	8002748 <HAL_InitTick>
 800473a:	4603      	mov	r3, r0
 800473c:	2b00      	cmp	r3, #0
 800473e:	d043      	beq.n	80047c8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004740:	2301      	movs	r3, #1
 8004742:	e251      	b.n	8004be8 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	68db      	ldr	r3, [r3, #12]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d023      	beq.n	8004794 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800474c:	4b3d      	ldr	r3, [pc, #244]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a3c      	ldr	r2, [pc, #240]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 8004752:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004756:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004758:	f7fe f842 	bl	80027e0 <HAL_GetTick>
 800475c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800475e:	e008      	b.n	8004772 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004760:	f7fe f83e 	bl	80027e0 <HAL_GetTick>
 8004764:	4602      	mov	r2, r0
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	1ad3      	subs	r3, r2, r3
 800476a:	2b02      	cmp	r3, #2
 800476c:	d901      	bls.n	8004772 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800476e:	2303      	movs	r3, #3
 8004770:	e23a      	b.n	8004be8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004772:	4b34      	ldr	r3, [pc, #208]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800477a:	2b00      	cmp	r3, #0
 800477c:	d0f0      	beq.n	8004760 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800477e:	4b31      	ldr	r3, [pc, #196]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	691b      	ldr	r3, [r3, #16]
 800478a:	061b      	lsls	r3, r3, #24
 800478c:	492d      	ldr	r1, [pc, #180]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 800478e:	4313      	orrs	r3, r2
 8004790:	604b      	str	r3, [r1, #4]
 8004792:	e01a      	b.n	80047ca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004794:	4b2b      	ldr	r3, [pc, #172]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a2a      	ldr	r2, [pc, #168]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 800479a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800479e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047a0:	f7fe f81e 	bl	80027e0 <HAL_GetTick>
 80047a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80047a6:	e008      	b.n	80047ba <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047a8:	f7fe f81a 	bl	80027e0 <HAL_GetTick>
 80047ac:	4602      	mov	r2, r0
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	1ad3      	subs	r3, r2, r3
 80047b2:	2b02      	cmp	r3, #2
 80047b4:	d901      	bls.n	80047ba <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80047b6:	2303      	movs	r3, #3
 80047b8:	e216      	b.n	8004be8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80047ba:	4b22      	ldr	r3, [pc, #136]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d1f0      	bne.n	80047a8 <HAL_RCC_OscConfig+0x1e0>
 80047c6:	e000      	b.n	80047ca <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80047c8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f003 0308 	and.w	r3, r3, #8
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d041      	beq.n	800485a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	695b      	ldr	r3, [r3, #20]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d01c      	beq.n	8004818 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047de:	4b19      	ldr	r3, [pc, #100]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 80047e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047e4:	4a17      	ldr	r2, [pc, #92]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 80047e6:	f043 0301 	orr.w	r3, r3, #1
 80047ea:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047ee:	f7fd fff7 	bl	80027e0 <HAL_GetTick>
 80047f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80047f4:	e008      	b.n	8004808 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047f6:	f7fd fff3 	bl	80027e0 <HAL_GetTick>
 80047fa:	4602      	mov	r2, r0
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	1ad3      	subs	r3, r2, r3
 8004800:	2b02      	cmp	r3, #2
 8004802:	d901      	bls.n	8004808 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004804:	2303      	movs	r3, #3
 8004806:	e1ef      	b.n	8004be8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004808:	4b0e      	ldr	r3, [pc, #56]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 800480a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800480e:	f003 0302 	and.w	r3, r3, #2
 8004812:	2b00      	cmp	r3, #0
 8004814:	d0ef      	beq.n	80047f6 <HAL_RCC_OscConfig+0x22e>
 8004816:	e020      	b.n	800485a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004818:	4b0a      	ldr	r3, [pc, #40]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 800481a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800481e:	4a09      	ldr	r2, [pc, #36]	; (8004844 <HAL_RCC_OscConfig+0x27c>)
 8004820:	f023 0301 	bic.w	r3, r3, #1
 8004824:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004828:	f7fd ffda 	bl	80027e0 <HAL_GetTick>
 800482c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800482e:	e00d      	b.n	800484c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004830:	f7fd ffd6 	bl	80027e0 <HAL_GetTick>
 8004834:	4602      	mov	r2, r0
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	1ad3      	subs	r3, r2, r3
 800483a:	2b02      	cmp	r3, #2
 800483c:	d906      	bls.n	800484c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800483e:	2303      	movs	r3, #3
 8004840:	e1d2      	b.n	8004be8 <HAL_RCC_OscConfig+0x620>
 8004842:	bf00      	nop
 8004844:	40021000 	.word	0x40021000
 8004848:	200000d4 	.word	0x200000d4
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800484c:	4b8c      	ldr	r3, [pc, #560]	; (8004a80 <HAL_RCC_OscConfig+0x4b8>)
 800484e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004852:	f003 0302 	and.w	r3, r3, #2
 8004856:	2b00      	cmp	r3, #0
 8004858:	d1ea      	bne.n	8004830 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f003 0304 	and.w	r3, r3, #4
 8004862:	2b00      	cmp	r3, #0
 8004864:	f000 80a6 	beq.w	80049b4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004868:	2300      	movs	r3, #0
 800486a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800486c:	4b84      	ldr	r3, [pc, #528]	; (8004a80 <HAL_RCC_OscConfig+0x4b8>)
 800486e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004870:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004874:	2b00      	cmp	r3, #0
 8004876:	d101      	bne.n	800487c <HAL_RCC_OscConfig+0x2b4>
 8004878:	2301      	movs	r3, #1
 800487a:	e000      	b.n	800487e <HAL_RCC_OscConfig+0x2b6>
 800487c:	2300      	movs	r3, #0
 800487e:	2b00      	cmp	r3, #0
 8004880:	d00d      	beq.n	800489e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004882:	4b7f      	ldr	r3, [pc, #508]	; (8004a80 <HAL_RCC_OscConfig+0x4b8>)
 8004884:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004886:	4a7e      	ldr	r2, [pc, #504]	; (8004a80 <HAL_RCC_OscConfig+0x4b8>)
 8004888:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800488c:	6593      	str	r3, [r2, #88]	; 0x58
 800488e:	4b7c      	ldr	r3, [pc, #496]	; (8004a80 <HAL_RCC_OscConfig+0x4b8>)
 8004890:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004892:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004896:	60fb      	str	r3, [r7, #12]
 8004898:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800489a:	2301      	movs	r3, #1
 800489c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800489e:	4b79      	ldr	r3, [pc, #484]	; (8004a84 <HAL_RCC_OscConfig+0x4bc>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d118      	bne.n	80048dc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80048aa:	4b76      	ldr	r3, [pc, #472]	; (8004a84 <HAL_RCC_OscConfig+0x4bc>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4a75      	ldr	r2, [pc, #468]	; (8004a84 <HAL_RCC_OscConfig+0x4bc>)
 80048b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048b6:	f7fd ff93 	bl	80027e0 <HAL_GetTick>
 80048ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048bc:	e008      	b.n	80048d0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048be:	f7fd ff8f 	bl	80027e0 <HAL_GetTick>
 80048c2:	4602      	mov	r2, r0
 80048c4:	693b      	ldr	r3, [r7, #16]
 80048c6:	1ad3      	subs	r3, r2, r3
 80048c8:	2b02      	cmp	r3, #2
 80048ca:	d901      	bls.n	80048d0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80048cc:	2303      	movs	r3, #3
 80048ce:	e18b      	b.n	8004be8 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048d0:	4b6c      	ldr	r3, [pc, #432]	; (8004a84 <HAL_RCC_OscConfig+0x4bc>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d0f0      	beq.n	80048be <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	689b      	ldr	r3, [r3, #8]
 80048e0:	2b01      	cmp	r3, #1
 80048e2:	d108      	bne.n	80048f6 <HAL_RCC_OscConfig+0x32e>
 80048e4:	4b66      	ldr	r3, [pc, #408]	; (8004a80 <HAL_RCC_OscConfig+0x4b8>)
 80048e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048ea:	4a65      	ldr	r2, [pc, #404]	; (8004a80 <HAL_RCC_OscConfig+0x4b8>)
 80048ec:	f043 0301 	orr.w	r3, r3, #1
 80048f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80048f4:	e024      	b.n	8004940 <HAL_RCC_OscConfig+0x378>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	689b      	ldr	r3, [r3, #8]
 80048fa:	2b05      	cmp	r3, #5
 80048fc:	d110      	bne.n	8004920 <HAL_RCC_OscConfig+0x358>
 80048fe:	4b60      	ldr	r3, [pc, #384]	; (8004a80 <HAL_RCC_OscConfig+0x4b8>)
 8004900:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004904:	4a5e      	ldr	r2, [pc, #376]	; (8004a80 <HAL_RCC_OscConfig+0x4b8>)
 8004906:	f043 0304 	orr.w	r3, r3, #4
 800490a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800490e:	4b5c      	ldr	r3, [pc, #368]	; (8004a80 <HAL_RCC_OscConfig+0x4b8>)
 8004910:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004914:	4a5a      	ldr	r2, [pc, #360]	; (8004a80 <HAL_RCC_OscConfig+0x4b8>)
 8004916:	f043 0301 	orr.w	r3, r3, #1
 800491a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800491e:	e00f      	b.n	8004940 <HAL_RCC_OscConfig+0x378>
 8004920:	4b57      	ldr	r3, [pc, #348]	; (8004a80 <HAL_RCC_OscConfig+0x4b8>)
 8004922:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004926:	4a56      	ldr	r2, [pc, #344]	; (8004a80 <HAL_RCC_OscConfig+0x4b8>)
 8004928:	f023 0301 	bic.w	r3, r3, #1
 800492c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004930:	4b53      	ldr	r3, [pc, #332]	; (8004a80 <HAL_RCC_OscConfig+0x4b8>)
 8004932:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004936:	4a52      	ldr	r2, [pc, #328]	; (8004a80 <HAL_RCC_OscConfig+0x4b8>)
 8004938:	f023 0304 	bic.w	r3, r3, #4
 800493c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d016      	beq.n	8004976 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004948:	f7fd ff4a 	bl	80027e0 <HAL_GetTick>
 800494c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800494e:	e00a      	b.n	8004966 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004950:	f7fd ff46 	bl	80027e0 <HAL_GetTick>
 8004954:	4602      	mov	r2, r0
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	1ad3      	subs	r3, r2, r3
 800495a:	f241 3288 	movw	r2, #5000	; 0x1388
 800495e:	4293      	cmp	r3, r2
 8004960:	d901      	bls.n	8004966 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004962:	2303      	movs	r3, #3
 8004964:	e140      	b.n	8004be8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004966:	4b46      	ldr	r3, [pc, #280]	; (8004a80 <HAL_RCC_OscConfig+0x4b8>)
 8004968:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800496c:	f003 0302 	and.w	r3, r3, #2
 8004970:	2b00      	cmp	r3, #0
 8004972:	d0ed      	beq.n	8004950 <HAL_RCC_OscConfig+0x388>
 8004974:	e015      	b.n	80049a2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004976:	f7fd ff33 	bl	80027e0 <HAL_GetTick>
 800497a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800497c:	e00a      	b.n	8004994 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800497e:	f7fd ff2f 	bl	80027e0 <HAL_GetTick>
 8004982:	4602      	mov	r2, r0
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	1ad3      	subs	r3, r2, r3
 8004988:	f241 3288 	movw	r2, #5000	; 0x1388
 800498c:	4293      	cmp	r3, r2
 800498e:	d901      	bls.n	8004994 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004990:	2303      	movs	r3, #3
 8004992:	e129      	b.n	8004be8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004994:	4b3a      	ldr	r3, [pc, #232]	; (8004a80 <HAL_RCC_OscConfig+0x4b8>)
 8004996:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800499a:	f003 0302 	and.w	r3, r3, #2
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d1ed      	bne.n	800497e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80049a2:	7ffb      	ldrb	r3, [r7, #31]
 80049a4:	2b01      	cmp	r3, #1
 80049a6:	d105      	bne.n	80049b4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049a8:	4b35      	ldr	r3, [pc, #212]	; (8004a80 <HAL_RCC_OscConfig+0x4b8>)
 80049aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049ac:	4a34      	ldr	r2, [pc, #208]	; (8004a80 <HAL_RCC_OscConfig+0x4b8>)
 80049ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80049b2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f003 0320 	and.w	r3, r3, #32
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d03c      	beq.n	8004a3a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	699b      	ldr	r3, [r3, #24]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d01c      	beq.n	8004a02 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80049c8:	4b2d      	ldr	r3, [pc, #180]	; (8004a80 <HAL_RCC_OscConfig+0x4b8>)
 80049ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80049ce:	4a2c      	ldr	r2, [pc, #176]	; (8004a80 <HAL_RCC_OscConfig+0x4b8>)
 80049d0:	f043 0301 	orr.w	r3, r3, #1
 80049d4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049d8:	f7fd ff02 	bl	80027e0 <HAL_GetTick>
 80049dc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80049de:	e008      	b.n	80049f2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80049e0:	f7fd fefe 	bl	80027e0 <HAL_GetTick>
 80049e4:	4602      	mov	r2, r0
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	1ad3      	subs	r3, r2, r3
 80049ea:	2b02      	cmp	r3, #2
 80049ec:	d901      	bls.n	80049f2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80049ee:	2303      	movs	r3, #3
 80049f0:	e0fa      	b.n	8004be8 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80049f2:	4b23      	ldr	r3, [pc, #140]	; (8004a80 <HAL_RCC_OscConfig+0x4b8>)
 80049f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80049f8:	f003 0302 	and.w	r3, r3, #2
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d0ef      	beq.n	80049e0 <HAL_RCC_OscConfig+0x418>
 8004a00:	e01b      	b.n	8004a3a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004a02:	4b1f      	ldr	r3, [pc, #124]	; (8004a80 <HAL_RCC_OscConfig+0x4b8>)
 8004a04:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004a08:	4a1d      	ldr	r2, [pc, #116]	; (8004a80 <HAL_RCC_OscConfig+0x4b8>)
 8004a0a:	f023 0301 	bic.w	r3, r3, #1
 8004a0e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a12:	f7fd fee5 	bl	80027e0 <HAL_GetTick>
 8004a16:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004a18:	e008      	b.n	8004a2c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004a1a:	f7fd fee1 	bl	80027e0 <HAL_GetTick>
 8004a1e:	4602      	mov	r2, r0
 8004a20:	693b      	ldr	r3, [r7, #16]
 8004a22:	1ad3      	subs	r3, r2, r3
 8004a24:	2b02      	cmp	r3, #2
 8004a26:	d901      	bls.n	8004a2c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004a28:	2303      	movs	r3, #3
 8004a2a:	e0dd      	b.n	8004be8 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004a2c:	4b14      	ldr	r3, [pc, #80]	; (8004a80 <HAL_RCC_OscConfig+0x4b8>)
 8004a2e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004a32:	f003 0302 	and.w	r3, r3, #2
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d1ef      	bne.n	8004a1a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	69db      	ldr	r3, [r3, #28]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	f000 80d1 	beq.w	8004be6 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004a44:	4b0e      	ldr	r3, [pc, #56]	; (8004a80 <HAL_RCC_OscConfig+0x4b8>)
 8004a46:	689b      	ldr	r3, [r3, #8]
 8004a48:	f003 030c 	and.w	r3, r3, #12
 8004a4c:	2b0c      	cmp	r3, #12
 8004a4e:	f000 808b 	beq.w	8004b68 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	69db      	ldr	r3, [r3, #28]
 8004a56:	2b02      	cmp	r3, #2
 8004a58:	d15e      	bne.n	8004b18 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a5a:	4b09      	ldr	r3, [pc, #36]	; (8004a80 <HAL_RCC_OscConfig+0x4b8>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a08      	ldr	r2, [pc, #32]	; (8004a80 <HAL_RCC_OscConfig+0x4b8>)
 8004a60:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004a64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a66:	f7fd febb 	bl	80027e0 <HAL_GetTick>
 8004a6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a6c:	e00c      	b.n	8004a88 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a6e:	f7fd feb7 	bl	80027e0 <HAL_GetTick>
 8004a72:	4602      	mov	r2, r0
 8004a74:	693b      	ldr	r3, [r7, #16]
 8004a76:	1ad3      	subs	r3, r2, r3
 8004a78:	2b02      	cmp	r3, #2
 8004a7a:	d905      	bls.n	8004a88 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004a7c:	2303      	movs	r3, #3
 8004a7e:	e0b3      	b.n	8004be8 <HAL_RCC_OscConfig+0x620>
 8004a80:	40021000 	.word	0x40021000
 8004a84:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a88:	4b59      	ldr	r3, [pc, #356]	; (8004bf0 <HAL_RCC_OscConfig+0x628>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d1ec      	bne.n	8004a6e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a94:	4b56      	ldr	r3, [pc, #344]	; (8004bf0 <HAL_RCC_OscConfig+0x628>)
 8004a96:	68da      	ldr	r2, [r3, #12]
 8004a98:	4b56      	ldr	r3, [pc, #344]	; (8004bf4 <HAL_RCC_OscConfig+0x62c>)
 8004a9a:	4013      	ands	r3, r2
 8004a9c:	687a      	ldr	r2, [r7, #4]
 8004a9e:	6a11      	ldr	r1, [r2, #32]
 8004aa0:	687a      	ldr	r2, [r7, #4]
 8004aa2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004aa4:	3a01      	subs	r2, #1
 8004aa6:	0112      	lsls	r2, r2, #4
 8004aa8:	4311      	orrs	r1, r2
 8004aaa:	687a      	ldr	r2, [r7, #4]
 8004aac:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004aae:	0212      	lsls	r2, r2, #8
 8004ab0:	4311      	orrs	r1, r2
 8004ab2:	687a      	ldr	r2, [r7, #4]
 8004ab4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004ab6:	0852      	lsrs	r2, r2, #1
 8004ab8:	3a01      	subs	r2, #1
 8004aba:	0552      	lsls	r2, r2, #21
 8004abc:	4311      	orrs	r1, r2
 8004abe:	687a      	ldr	r2, [r7, #4]
 8004ac0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004ac2:	0852      	lsrs	r2, r2, #1
 8004ac4:	3a01      	subs	r2, #1
 8004ac6:	0652      	lsls	r2, r2, #25
 8004ac8:	4311      	orrs	r1, r2
 8004aca:	687a      	ldr	r2, [r7, #4]
 8004acc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004ace:	06d2      	lsls	r2, r2, #27
 8004ad0:	430a      	orrs	r2, r1
 8004ad2:	4947      	ldr	r1, [pc, #284]	; (8004bf0 <HAL_RCC_OscConfig+0x628>)
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ad8:	4b45      	ldr	r3, [pc, #276]	; (8004bf0 <HAL_RCC_OscConfig+0x628>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	4a44      	ldr	r2, [pc, #272]	; (8004bf0 <HAL_RCC_OscConfig+0x628>)
 8004ade:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004ae2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004ae4:	4b42      	ldr	r3, [pc, #264]	; (8004bf0 <HAL_RCC_OscConfig+0x628>)
 8004ae6:	68db      	ldr	r3, [r3, #12]
 8004ae8:	4a41      	ldr	r2, [pc, #260]	; (8004bf0 <HAL_RCC_OscConfig+0x628>)
 8004aea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004aee:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004af0:	f7fd fe76 	bl	80027e0 <HAL_GetTick>
 8004af4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004af6:	e008      	b.n	8004b0a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004af8:	f7fd fe72 	bl	80027e0 <HAL_GetTick>
 8004afc:	4602      	mov	r2, r0
 8004afe:	693b      	ldr	r3, [r7, #16]
 8004b00:	1ad3      	subs	r3, r2, r3
 8004b02:	2b02      	cmp	r3, #2
 8004b04:	d901      	bls.n	8004b0a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004b06:	2303      	movs	r3, #3
 8004b08:	e06e      	b.n	8004be8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b0a:	4b39      	ldr	r3, [pc, #228]	; (8004bf0 <HAL_RCC_OscConfig+0x628>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d0f0      	beq.n	8004af8 <HAL_RCC_OscConfig+0x530>
 8004b16:	e066      	b.n	8004be6 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b18:	4b35      	ldr	r3, [pc, #212]	; (8004bf0 <HAL_RCC_OscConfig+0x628>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a34      	ldr	r2, [pc, #208]	; (8004bf0 <HAL_RCC_OscConfig+0x628>)
 8004b1e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004b22:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004b24:	4b32      	ldr	r3, [pc, #200]	; (8004bf0 <HAL_RCC_OscConfig+0x628>)
 8004b26:	68db      	ldr	r3, [r3, #12]
 8004b28:	4a31      	ldr	r2, [pc, #196]	; (8004bf0 <HAL_RCC_OscConfig+0x628>)
 8004b2a:	f023 0303 	bic.w	r3, r3, #3
 8004b2e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004b30:	4b2f      	ldr	r3, [pc, #188]	; (8004bf0 <HAL_RCC_OscConfig+0x628>)
 8004b32:	68db      	ldr	r3, [r3, #12]
 8004b34:	4a2e      	ldr	r2, [pc, #184]	; (8004bf0 <HAL_RCC_OscConfig+0x628>)
 8004b36:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004b3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b3e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b40:	f7fd fe4e 	bl	80027e0 <HAL_GetTick>
 8004b44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b46:	e008      	b.n	8004b5a <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b48:	f7fd fe4a 	bl	80027e0 <HAL_GetTick>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	693b      	ldr	r3, [r7, #16]
 8004b50:	1ad3      	subs	r3, r2, r3
 8004b52:	2b02      	cmp	r3, #2
 8004b54:	d901      	bls.n	8004b5a <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8004b56:	2303      	movs	r3, #3
 8004b58:	e046      	b.n	8004be8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b5a:	4b25      	ldr	r3, [pc, #148]	; (8004bf0 <HAL_RCC_OscConfig+0x628>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d1f0      	bne.n	8004b48 <HAL_RCC_OscConfig+0x580>
 8004b66:	e03e      	b.n	8004be6 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	69db      	ldr	r3, [r3, #28]
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	d101      	bne.n	8004b74 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8004b70:	2301      	movs	r3, #1
 8004b72:	e039      	b.n	8004be8 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004b74:	4b1e      	ldr	r3, [pc, #120]	; (8004bf0 <HAL_RCC_OscConfig+0x628>)
 8004b76:	68db      	ldr	r3, [r3, #12]
 8004b78:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	f003 0203 	and.w	r2, r3, #3
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6a1b      	ldr	r3, [r3, #32]
 8004b84:	429a      	cmp	r2, r3
 8004b86:	d12c      	bne.n	8004be2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b92:	3b01      	subs	r3, #1
 8004b94:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b96:	429a      	cmp	r2, r3
 8004b98:	d123      	bne.n	8004be2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ba4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ba6:	429a      	cmp	r2, r3
 8004ba8:	d11b      	bne.n	8004be2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bb4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004bb6:	429a      	cmp	r2, r3
 8004bb8:	d113      	bne.n	8004be2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bc4:	085b      	lsrs	r3, r3, #1
 8004bc6:	3b01      	subs	r3, #1
 8004bc8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004bca:	429a      	cmp	r2, r3
 8004bcc:	d109      	bne.n	8004be2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bd8:	085b      	lsrs	r3, r3, #1
 8004bda:	3b01      	subs	r3, #1
 8004bdc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004bde:	429a      	cmp	r2, r3
 8004be0:	d001      	beq.n	8004be6 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	e000      	b.n	8004be8 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8004be6:	2300      	movs	r3, #0
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	3720      	adds	r7, #32
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bd80      	pop	{r7, pc}
 8004bf0:	40021000 	.word	0x40021000
 8004bf4:	019f800c 	.word	0x019f800c

08004bf8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b086      	sub	sp, #24
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
 8004c00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004c02:	2300      	movs	r3, #0
 8004c04:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d101      	bne.n	8004c10 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	e11e      	b.n	8004e4e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004c10:	4b91      	ldr	r3, [pc, #580]	; (8004e58 <HAL_RCC_ClockConfig+0x260>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f003 030f 	and.w	r3, r3, #15
 8004c18:	683a      	ldr	r2, [r7, #0]
 8004c1a:	429a      	cmp	r2, r3
 8004c1c:	d910      	bls.n	8004c40 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c1e:	4b8e      	ldr	r3, [pc, #568]	; (8004e58 <HAL_RCC_ClockConfig+0x260>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f023 020f 	bic.w	r2, r3, #15
 8004c26:	498c      	ldr	r1, [pc, #560]	; (8004e58 <HAL_RCC_ClockConfig+0x260>)
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c2e:	4b8a      	ldr	r3, [pc, #552]	; (8004e58 <HAL_RCC_ClockConfig+0x260>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f003 030f 	and.w	r3, r3, #15
 8004c36:	683a      	ldr	r2, [r7, #0]
 8004c38:	429a      	cmp	r2, r3
 8004c3a:	d001      	beq.n	8004c40 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004c3c:	2301      	movs	r3, #1
 8004c3e:	e106      	b.n	8004e4e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f003 0301 	and.w	r3, r3, #1
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d073      	beq.n	8004d34 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	2b03      	cmp	r3, #3
 8004c52:	d129      	bne.n	8004ca8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c54:	4b81      	ldr	r3, [pc, #516]	; (8004e5c <HAL_RCC_ClockConfig+0x264>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d101      	bne.n	8004c64 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004c60:	2301      	movs	r3, #1
 8004c62:	e0f4      	b.n	8004e4e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004c64:	f000 f966 	bl	8004f34 <RCC_GetSysClockFreqFromPLLSource>
 8004c68:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	4a7c      	ldr	r2, [pc, #496]	; (8004e60 <HAL_RCC_ClockConfig+0x268>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d93f      	bls.n	8004cf2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004c72:	4b7a      	ldr	r3, [pc, #488]	; (8004e5c <HAL_RCC_ClockConfig+0x264>)
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d009      	beq.n	8004c92 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d033      	beq.n	8004cf2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d12f      	bne.n	8004cf2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004c92:	4b72      	ldr	r3, [pc, #456]	; (8004e5c <HAL_RCC_ClockConfig+0x264>)
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004c9a:	4a70      	ldr	r2, [pc, #448]	; (8004e5c <HAL_RCC_ClockConfig+0x264>)
 8004c9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ca0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004ca2:	2380      	movs	r3, #128	; 0x80
 8004ca4:	617b      	str	r3, [r7, #20]
 8004ca6:	e024      	b.n	8004cf2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	2b02      	cmp	r3, #2
 8004cae:	d107      	bne.n	8004cc0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004cb0:	4b6a      	ldr	r3, [pc, #424]	; (8004e5c <HAL_RCC_ClockConfig+0x264>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d109      	bne.n	8004cd0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	e0c6      	b.n	8004e4e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004cc0:	4b66      	ldr	r3, [pc, #408]	; (8004e5c <HAL_RCC_ClockConfig+0x264>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d101      	bne.n	8004cd0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004ccc:	2301      	movs	r3, #1
 8004cce:	e0be      	b.n	8004e4e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004cd0:	f000 f8ce 	bl	8004e70 <HAL_RCC_GetSysClockFreq>
 8004cd4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004cd6:	693b      	ldr	r3, [r7, #16]
 8004cd8:	4a61      	ldr	r2, [pc, #388]	; (8004e60 <HAL_RCC_ClockConfig+0x268>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d909      	bls.n	8004cf2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004cde:	4b5f      	ldr	r3, [pc, #380]	; (8004e5c <HAL_RCC_ClockConfig+0x264>)
 8004ce0:	689b      	ldr	r3, [r3, #8]
 8004ce2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004ce6:	4a5d      	ldr	r2, [pc, #372]	; (8004e5c <HAL_RCC_ClockConfig+0x264>)
 8004ce8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004cec:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004cee:	2380      	movs	r3, #128	; 0x80
 8004cf0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004cf2:	4b5a      	ldr	r3, [pc, #360]	; (8004e5c <HAL_RCC_ClockConfig+0x264>)
 8004cf4:	689b      	ldr	r3, [r3, #8]
 8004cf6:	f023 0203 	bic.w	r2, r3, #3
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	4957      	ldr	r1, [pc, #348]	; (8004e5c <HAL_RCC_ClockConfig+0x264>)
 8004d00:	4313      	orrs	r3, r2
 8004d02:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d04:	f7fd fd6c 	bl	80027e0 <HAL_GetTick>
 8004d08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d0a:	e00a      	b.n	8004d22 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d0c:	f7fd fd68 	bl	80027e0 <HAL_GetTick>
 8004d10:	4602      	mov	r2, r0
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	1ad3      	subs	r3, r2, r3
 8004d16:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d901      	bls.n	8004d22 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004d1e:	2303      	movs	r3, #3
 8004d20:	e095      	b.n	8004e4e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d22:	4b4e      	ldr	r3, [pc, #312]	; (8004e5c <HAL_RCC_ClockConfig+0x264>)
 8004d24:	689b      	ldr	r3, [r3, #8]
 8004d26:	f003 020c 	and.w	r2, r3, #12
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	009b      	lsls	r3, r3, #2
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d1eb      	bne.n	8004d0c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f003 0302 	and.w	r3, r3, #2
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d023      	beq.n	8004d88 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f003 0304 	and.w	r3, r3, #4
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d005      	beq.n	8004d58 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d4c:	4b43      	ldr	r3, [pc, #268]	; (8004e5c <HAL_RCC_ClockConfig+0x264>)
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	4a42      	ldr	r2, [pc, #264]	; (8004e5c <HAL_RCC_ClockConfig+0x264>)
 8004d52:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004d56:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f003 0308 	and.w	r3, r3, #8
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d007      	beq.n	8004d74 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004d64:	4b3d      	ldr	r3, [pc, #244]	; (8004e5c <HAL_RCC_ClockConfig+0x264>)
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8004d6c:	4a3b      	ldr	r2, [pc, #236]	; (8004e5c <HAL_RCC_ClockConfig+0x264>)
 8004d6e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004d72:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d74:	4b39      	ldr	r3, [pc, #228]	; (8004e5c <HAL_RCC_ClockConfig+0x264>)
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	4936      	ldr	r1, [pc, #216]	; (8004e5c <HAL_RCC_ClockConfig+0x264>)
 8004d82:	4313      	orrs	r3, r2
 8004d84:	608b      	str	r3, [r1, #8]
 8004d86:	e008      	b.n	8004d9a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	2b80      	cmp	r3, #128	; 0x80
 8004d8c:	d105      	bne.n	8004d9a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004d8e:	4b33      	ldr	r3, [pc, #204]	; (8004e5c <HAL_RCC_ClockConfig+0x264>)
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	4a32      	ldr	r2, [pc, #200]	; (8004e5c <HAL_RCC_ClockConfig+0x264>)
 8004d94:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d98:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004d9a:	4b2f      	ldr	r3, [pc, #188]	; (8004e58 <HAL_RCC_ClockConfig+0x260>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f003 030f 	and.w	r3, r3, #15
 8004da2:	683a      	ldr	r2, [r7, #0]
 8004da4:	429a      	cmp	r2, r3
 8004da6:	d21d      	bcs.n	8004de4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004da8:	4b2b      	ldr	r3, [pc, #172]	; (8004e58 <HAL_RCC_ClockConfig+0x260>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f023 020f 	bic.w	r2, r3, #15
 8004db0:	4929      	ldr	r1, [pc, #164]	; (8004e58 <HAL_RCC_ClockConfig+0x260>)
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	4313      	orrs	r3, r2
 8004db6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004db8:	f7fd fd12 	bl	80027e0 <HAL_GetTick>
 8004dbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dbe:	e00a      	b.n	8004dd6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004dc0:	f7fd fd0e 	bl	80027e0 <HAL_GetTick>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	1ad3      	subs	r3, r2, r3
 8004dca:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d901      	bls.n	8004dd6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004dd2:	2303      	movs	r3, #3
 8004dd4:	e03b      	b.n	8004e4e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dd6:	4b20      	ldr	r3, [pc, #128]	; (8004e58 <HAL_RCC_ClockConfig+0x260>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f003 030f 	and.w	r3, r3, #15
 8004dde:	683a      	ldr	r2, [r7, #0]
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d1ed      	bne.n	8004dc0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f003 0304 	and.w	r3, r3, #4
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d008      	beq.n	8004e02 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004df0:	4b1a      	ldr	r3, [pc, #104]	; (8004e5c <HAL_RCC_ClockConfig+0x264>)
 8004df2:	689b      	ldr	r3, [r3, #8]
 8004df4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	68db      	ldr	r3, [r3, #12]
 8004dfc:	4917      	ldr	r1, [pc, #92]	; (8004e5c <HAL_RCC_ClockConfig+0x264>)
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f003 0308 	and.w	r3, r3, #8
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d009      	beq.n	8004e22 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e0e:	4b13      	ldr	r3, [pc, #76]	; (8004e5c <HAL_RCC_ClockConfig+0x264>)
 8004e10:	689b      	ldr	r3, [r3, #8]
 8004e12:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	691b      	ldr	r3, [r3, #16]
 8004e1a:	00db      	lsls	r3, r3, #3
 8004e1c:	490f      	ldr	r1, [pc, #60]	; (8004e5c <HAL_RCC_ClockConfig+0x264>)
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004e22:	f000 f825 	bl	8004e70 <HAL_RCC_GetSysClockFreq>
 8004e26:	4602      	mov	r2, r0
 8004e28:	4b0c      	ldr	r3, [pc, #48]	; (8004e5c <HAL_RCC_ClockConfig+0x264>)
 8004e2a:	689b      	ldr	r3, [r3, #8]
 8004e2c:	091b      	lsrs	r3, r3, #4
 8004e2e:	f003 030f 	and.w	r3, r3, #15
 8004e32:	490c      	ldr	r1, [pc, #48]	; (8004e64 <HAL_RCC_ClockConfig+0x26c>)
 8004e34:	5ccb      	ldrb	r3, [r1, r3]
 8004e36:	f003 031f 	and.w	r3, r3, #31
 8004e3a:	fa22 f303 	lsr.w	r3, r2, r3
 8004e3e:	4a0a      	ldr	r2, [pc, #40]	; (8004e68 <HAL_RCC_ClockConfig+0x270>)
 8004e40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004e42:	4b0a      	ldr	r3, [pc, #40]	; (8004e6c <HAL_RCC_ClockConfig+0x274>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4618      	mov	r0, r3
 8004e48:	f7fd fc7e 	bl	8002748 <HAL_InitTick>
 8004e4c:	4603      	mov	r3, r0
}
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3718      	adds	r7, #24
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}
 8004e56:	bf00      	nop
 8004e58:	40022000 	.word	0x40022000
 8004e5c:	40021000 	.word	0x40021000
 8004e60:	04c4b400 	.word	0x04c4b400
 8004e64:	0805bbc8 	.word	0x0805bbc8
 8004e68:	200000d0 	.word	0x200000d0
 8004e6c:	200000d4 	.word	0x200000d4

08004e70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e70:	b480      	push	{r7}
 8004e72:	b087      	sub	sp, #28
 8004e74:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004e76:	4b2c      	ldr	r3, [pc, #176]	; (8004f28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e78:	689b      	ldr	r3, [r3, #8]
 8004e7a:	f003 030c 	and.w	r3, r3, #12
 8004e7e:	2b04      	cmp	r3, #4
 8004e80:	d102      	bne.n	8004e88 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004e82:	4b2a      	ldr	r3, [pc, #168]	; (8004f2c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004e84:	613b      	str	r3, [r7, #16]
 8004e86:	e047      	b.n	8004f18 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004e88:	4b27      	ldr	r3, [pc, #156]	; (8004f28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e8a:	689b      	ldr	r3, [r3, #8]
 8004e8c:	f003 030c 	and.w	r3, r3, #12
 8004e90:	2b08      	cmp	r3, #8
 8004e92:	d102      	bne.n	8004e9a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004e94:	4b26      	ldr	r3, [pc, #152]	; (8004f30 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004e96:	613b      	str	r3, [r7, #16]
 8004e98:	e03e      	b.n	8004f18 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004e9a:	4b23      	ldr	r3, [pc, #140]	; (8004f28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e9c:	689b      	ldr	r3, [r3, #8]
 8004e9e:	f003 030c 	and.w	r3, r3, #12
 8004ea2:	2b0c      	cmp	r3, #12
 8004ea4:	d136      	bne.n	8004f14 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004ea6:	4b20      	ldr	r3, [pc, #128]	; (8004f28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ea8:	68db      	ldr	r3, [r3, #12]
 8004eaa:	f003 0303 	and.w	r3, r3, #3
 8004eae:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004eb0:	4b1d      	ldr	r3, [pc, #116]	; (8004f28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004eb2:	68db      	ldr	r3, [r3, #12]
 8004eb4:	091b      	lsrs	r3, r3, #4
 8004eb6:	f003 030f 	and.w	r3, r3, #15
 8004eba:	3301      	adds	r3, #1
 8004ebc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	2b03      	cmp	r3, #3
 8004ec2:	d10c      	bne.n	8004ede <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004ec4:	4a1a      	ldr	r2, [pc, #104]	; (8004f30 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ecc:	4a16      	ldr	r2, [pc, #88]	; (8004f28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ece:	68d2      	ldr	r2, [r2, #12]
 8004ed0:	0a12      	lsrs	r2, r2, #8
 8004ed2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004ed6:	fb02 f303 	mul.w	r3, r2, r3
 8004eda:	617b      	str	r3, [r7, #20]
      break;
 8004edc:	e00c      	b.n	8004ef8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004ede:	4a13      	ldr	r2, [pc, #76]	; (8004f2c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ee6:	4a10      	ldr	r2, [pc, #64]	; (8004f28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ee8:	68d2      	ldr	r2, [r2, #12]
 8004eea:	0a12      	lsrs	r2, r2, #8
 8004eec:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004ef0:	fb02 f303 	mul.w	r3, r2, r3
 8004ef4:	617b      	str	r3, [r7, #20]
      break;
 8004ef6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004ef8:	4b0b      	ldr	r3, [pc, #44]	; (8004f28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004efa:	68db      	ldr	r3, [r3, #12]
 8004efc:	0e5b      	lsrs	r3, r3, #25
 8004efe:	f003 0303 	and.w	r3, r3, #3
 8004f02:	3301      	adds	r3, #1
 8004f04:	005b      	lsls	r3, r3, #1
 8004f06:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004f08:	697a      	ldr	r2, [r7, #20]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f10:	613b      	str	r3, [r7, #16]
 8004f12:	e001      	b.n	8004f18 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004f14:	2300      	movs	r3, #0
 8004f16:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004f18:	693b      	ldr	r3, [r7, #16]
}
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	371c      	adds	r7, #28
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f24:	4770      	bx	lr
 8004f26:	bf00      	nop
 8004f28:	40021000 	.word	0x40021000
 8004f2c:	00f42400 	.word	0x00f42400
 8004f30:	007a1200 	.word	0x007a1200

08004f34 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b087      	sub	sp, #28
 8004f38:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004f3a:	4b1e      	ldr	r3, [pc, #120]	; (8004fb4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004f3c:	68db      	ldr	r3, [r3, #12]
 8004f3e:	f003 0303 	and.w	r3, r3, #3
 8004f42:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004f44:	4b1b      	ldr	r3, [pc, #108]	; (8004fb4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004f46:	68db      	ldr	r3, [r3, #12]
 8004f48:	091b      	lsrs	r3, r3, #4
 8004f4a:	f003 030f 	and.w	r3, r3, #15
 8004f4e:	3301      	adds	r3, #1
 8004f50:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004f52:	693b      	ldr	r3, [r7, #16]
 8004f54:	2b03      	cmp	r3, #3
 8004f56:	d10c      	bne.n	8004f72 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004f58:	4a17      	ldr	r2, [pc, #92]	; (8004fb8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f60:	4a14      	ldr	r2, [pc, #80]	; (8004fb4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004f62:	68d2      	ldr	r2, [r2, #12]
 8004f64:	0a12      	lsrs	r2, r2, #8
 8004f66:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004f6a:	fb02 f303 	mul.w	r3, r2, r3
 8004f6e:	617b      	str	r3, [r7, #20]
    break;
 8004f70:	e00c      	b.n	8004f8c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004f72:	4a12      	ldr	r2, [pc, #72]	; (8004fbc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f7a:	4a0e      	ldr	r2, [pc, #56]	; (8004fb4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004f7c:	68d2      	ldr	r2, [r2, #12]
 8004f7e:	0a12      	lsrs	r2, r2, #8
 8004f80:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004f84:	fb02 f303 	mul.w	r3, r2, r3
 8004f88:	617b      	str	r3, [r7, #20]
    break;
 8004f8a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004f8c:	4b09      	ldr	r3, [pc, #36]	; (8004fb4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	0e5b      	lsrs	r3, r3, #25
 8004f92:	f003 0303 	and.w	r3, r3, #3
 8004f96:	3301      	adds	r3, #1
 8004f98:	005b      	lsls	r3, r3, #1
 8004f9a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004f9c:	697a      	ldr	r2, [r7, #20]
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fa4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004fa6:	687b      	ldr	r3, [r7, #4]
}
 8004fa8:	4618      	mov	r0, r3
 8004faa:	371c      	adds	r7, #28
 8004fac:	46bd      	mov	sp, r7
 8004fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb2:	4770      	bx	lr
 8004fb4:	40021000 	.word	0x40021000
 8004fb8:	007a1200 	.word	0x007a1200
 8004fbc:	00f42400 	.word	0x00f42400

08004fc0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b086      	sub	sp, #24
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004fc8:	2300      	movs	r3, #0
 8004fca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004fcc:	2300      	movs	r3, #0
 8004fce:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	f000 8098 	beq.w	800510e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fde:	2300      	movs	r3, #0
 8004fe0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fe2:	4b43      	ldr	r3, [pc, #268]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004fe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fe6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d10d      	bne.n	800500a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fee:	4b40      	ldr	r3, [pc, #256]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ff0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ff2:	4a3f      	ldr	r2, [pc, #252]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ff4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ff8:	6593      	str	r3, [r2, #88]	; 0x58
 8004ffa:	4b3d      	ldr	r3, [pc, #244]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ffc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ffe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005002:	60bb      	str	r3, [r7, #8]
 8005004:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005006:	2301      	movs	r3, #1
 8005008:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800500a:	4b3a      	ldr	r3, [pc, #232]	; (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4a39      	ldr	r2, [pc, #228]	; (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005010:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005014:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005016:	f7fd fbe3 	bl	80027e0 <HAL_GetTick>
 800501a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800501c:	e009      	b.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800501e:	f7fd fbdf 	bl	80027e0 <HAL_GetTick>
 8005022:	4602      	mov	r2, r0
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	1ad3      	subs	r3, r2, r3
 8005028:	2b02      	cmp	r3, #2
 800502a:	d902      	bls.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800502c:	2303      	movs	r3, #3
 800502e:	74fb      	strb	r3, [r7, #19]
        break;
 8005030:	e005      	b.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005032:	4b30      	ldr	r3, [pc, #192]	; (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800503a:	2b00      	cmp	r3, #0
 800503c:	d0ef      	beq.n	800501e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800503e:	7cfb      	ldrb	r3, [r7, #19]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d159      	bne.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005044:	4b2a      	ldr	r3, [pc, #168]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005046:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800504a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800504e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d01e      	beq.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800505a:	697a      	ldr	r2, [r7, #20]
 800505c:	429a      	cmp	r2, r3
 800505e:	d019      	beq.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005060:	4b23      	ldr	r3, [pc, #140]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005062:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005066:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800506a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800506c:	4b20      	ldr	r3, [pc, #128]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800506e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005072:	4a1f      	ldr	r2, [pc, #124]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005074:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005078:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800507c:	4b1c      	ldr	r3, [pc, #112]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800507e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005082:	4a1b      	ldr	r2, [pc, #108]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005084:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005088:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800508c:	4a18      	ldr	r2, [pc, #96]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800508e:	697b      	ldr	r3, [r7, #20]
 8005090:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	f003 0301 	and.w	r3, r3, #1
 800509a:	2b00      	cmp	r3, #0
 800509c:	d016      	beq.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800509e:	f7fd fb9f 	bl	80027e0 <HAL_GetTick>
 80050a2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80050a4:	e00b      	b.n	80050be <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050a6:	f7fd fb9b 	bl	80027e0 <HAL_GetTick>
 80050aa:	4602      	mov	r2, r0
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	1ad3      	subs	r3, r2, r3
 80050b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80050b4:	4293      	cmp	r3, r2
 80050b6:	d902      	bls.n	80050be <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80050b8:	2303      	movs	r3, #3
 80050ba:	74fb      	strb	r3, [r7, #19]
            break;
 80050bc:	e006      	b.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80050be:	4b0c      	ldr	r3, [pc, #48]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80050c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050c4:	f003 0302 	and.w	r3, r3, #2
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d0ec      	beq.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80050cc:	7cfb      	ldrb	r3, [r7, #19]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d10b      	bne.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80050d2:	4b07      	ldr	r3, [pc, #28]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80050d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050d8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050e0:	4903      	ldr	r1, [pc, #12]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80050e2:	4313      	orrs	r3, r2
 80050e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80050e8:	e008      	b.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80050ea:	7cfb      	ldrb	r3, [r7, #19]
 80050ec:	74bb      	strb	r3, [r7, #18]
 80050ee:	e005      	b.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80050f0:	40021000 	.word	0x40021000
 80050f4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050f8:	7cfb      	ldrb	r3, [r7, #19]
 80050fa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80050fc:	7c7b      	ldrb	r3, [r7, #17]
 80050fe:	2b01      	cmp	r3, #1
 8005100:	d105      	bne.n	800510e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005102:	4ba7      	ldr	r3, [pc, #668]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005104:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005106:	4aa6      	ldr	r2, [pc, #664]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005108:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800510c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f003 0301 	and.w	r3, r3, #1
 8005116:	2b00      	cmp	r3, #0
 8005118:	d00a      	beq.n	8005130 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800511a:	4ba1      	ldr	r3, [pc, #644]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800511c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005120:	f023 0203 	bic.w	r2, r3, #3
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	499d      	ldr	r1, [pc, #628]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800512a:	4313      	orrs	r3, r2
 800512c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f003 0302 	and.w	r3, r3, #2
 8005138:	2b00      	cmp	r3, #0
 800513a:	d00a      	beq.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800513c:	4b98      	ldr	r3, [pc, #608]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800513e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005142:	f023 020c 	bic.w	r2, r3, #12
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	4995      	ldr	r1, [pc, #596]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800514c:	4313      	orrs	r3, r2
 800514e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f003 0304 	and.w	r3, r3, #4
 800515a:	2b00      	cmp	r3, #0
 800515c:	d00a      	beq.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800515e:	4b90      	ldr	r3, [pc, #576]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005160:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005164:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	68db      	ldr	r3, [r3, #12]
 800516c:	498c      	ldr	r1, [pc, #560]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800516e:	4313      	orrs	r3, r2
 8005170:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f003 0308 	and.w	r3, r3, #8
 800517c:	2b00      	cmp	r3, #0
 800517e:	d00a      	beq.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005180:	4b87      	ldr	r3, [pc, #540]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005182:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005186:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	691b      	ldr	r3, [r3, #16]
 800518e:	4984      	ldr	r1, [pc, #528]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005190:	4313      	orrs	r3, r2
 8005192:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f003 0310 	and.w	r3, r3, #16
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d00a      	beq.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80051a2:	4b7f      	ldr	r3, [pc, #508]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	695b      	ldr	r3, [r3, #20]
 80051b0:	497b      	ldr	r1, [pc, #492]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051b2:	4313      	orrs	r3, r2
 80051b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f003 0320 	and.w	r3, r3, #32
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d00a      	beq.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80051c4:	4b76      	ldr	r3, [pc, #472]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051ca:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	699b      	ldr	r3, [r3, #24]
 80051d2:	4973      	ldr	r1, [pc, #460]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051d4:	4313      	orrs	r3, r2
 80051d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d00a      	beq.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80051e6:	4b6e      	ldr	r3, [pc, #440]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051ec:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	69db      	ldr	r3, [r3, #28]
 80051f4:	496a      	ldr	r1, [pc, #424]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051f6:	4313      	orrs	r3, r2
 80051f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005204:	2b00      	cmp	r3, #0
 8005206:	d00a      	beq.n	800521e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005208:	4b65      	ldr	r3, [pc, #404]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800520a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800520e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6a1b      	ldr	r3, [r3, #32]
 8005216:	4962      	ldr	r1, [pc, #392]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005218:	4313      	orrs	r3, r2
 800521a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005226:	2b00      	cmp	r3, #0
 8005228:	d00a      	beq.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800522a:	4b5d      	ldr	r3, [pc, #372]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800522c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005230:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005238:	4959      	ldr	r1, [pc, #356]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800523a:	4313      	orrs	r3, r2
 800523c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005248:	2b00      	cmp	r3, #0
 800524a:	d00a      	beq.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800524c:	4b54      	ldr	r3, [pc, #336]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800524e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005252:	f023 0203 	bic.w	r2, r3, #3
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800525a:	4951      	ldr	r1, [pc, #324]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800525c:	4313      	orrs	r3, r2
 800525e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800526a:	2b00      	cmp	r3, #0
 800526c:	d00a      	beq.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800526e:	4b4c      	ldr	r3, [pc, #304]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005270:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005274:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800527c:	4948      	ldr	r1, [pc, #288]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800527e:	4313      	orrs	r3, r2
 8005280:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800528c:	2b00      	cmp	r3, #0
 800528e:	d015      	beq.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005290:	4b43      	ldr	r3, [pc, #268]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005292:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005296:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800529e:	4940      	ldr	r1, [pc, #256]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052a0:	4313      	orrs	r3, r2
 80052a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052aa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80052ae:	d105      	bne.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80052b0:	4b3b      	ldr	r3, [pc, #236]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052b2:	68db      	ldr	r3, [r3, #12]
 80052b4:	4a3a      	ldr	r2, [pc, #232]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80052ba:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d015      	beq.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80052c8:	4b35      	ldr	r3, [pc, #212]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052ce:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052d6:	4932      	ldr	r1, [pc, #200]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052d8:	4313      	orrs	r3, r2
 80052da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052e2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80052e6:	d105      	bne.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80052e8:	4b2d      	ldr	r3, [pc, #180]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052ea:	68db      	ldr	r3, [r3, #12]
 80052ec:	4a2c      	ldr	r2, [pc, #176]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80052f2:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d015      	beq.n	800532c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005300:	4b27      	ldr	r3, [pc, #156]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005302:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005306:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800530e:	4924      	ldr	r1, [pc, #144]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005310:	4313      	orrs	r3, r2
 8005312:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800531a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800531e:	d105      	bne.n	800532c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005320:	4b1f      	ldr	r3, [pc, #124]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005322:	68db      	ldr	r3, [r3, #12]
 8005324:	4a1e      	ldr	r2, [pc, #120]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005326:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800532a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005334:	2b00      	cmp	r3, #0
 8005336:	d015      	beq.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005338:	4b19      	ldr	r3, [pc, #100]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800533a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800533e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005346:	4916      	ldr	r1, [pc, #88]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005348:	4313      	orrs	r3, r2
 800534a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005352:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005356:	d105      	bne.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005358:	4b11      	ldr	r3, [pc, #68]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800535a:	68db      	ldr	r3, [r3, #12]
 800535c:	4a10      	ldr	r2, [pc, #64]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800535e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005362:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800536c:	2b00      	cmp	r3, #0
 800536e:	d019      	beq.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005370:	4b0b      	ldr	r3, [pc, #44]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005372:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005376:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800537e:	4908      	ldr	r1, [pc, #32]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005380:	4313      	orrs	r3, r2
 8005382:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800538a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800538e:	d109      	bne.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005390:	4b03      	ldr	r3, [pc, #12]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005392:	68db      	ldr	r3, [r3, #12]
 8005394:	4a02      	ldr	r2, [pc, #8]	; (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005396:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800539a:	60d3      	str	r3, [r2, #12]
 800539c:	e002      	b.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800539e:	bf00      	nop
 80053a0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d015      	beq.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80053b0:	4b29      	ldr	r3, [pc, #164]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80053b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053b6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053be:	4926      	ldr	r1, [pc, #152]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80053c0:	4313      	orrs	r3, r2
 80053c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053ca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80053ce:	d105      	bne.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80053d0:	4b21      	ldr	r3, [pc, #132]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80053d2:	68db      	ldr	r3, [r3, #12]
 80053d4:	4a20      	ldr	r2, [pc, #128]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80053d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053da:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d015      	beq.n	8005414 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80053e8:	4b1b      	ldr	r3, [pc, #108]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80053ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053ee:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80053f6:	4918      	ldr	r1, [pc, #96]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80053f8:	4313      	orrs	r3, r2
 80053fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005402:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005406:	d105      	bne.n	8005414 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005408:	4b13      	ldr	r3, [pc, #76]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800540a:	68db      	ldr	r3, [r3, #12]
 800540c:	4a12      	ldr	r2, [pc, #72]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800540e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005412:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800541c:	2b00      	cmp	r3, #0
 800541e:	d015      	beq.n	800544c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005420:	4b0d      	ldr	r3, [pc, #52]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005422:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005426:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800542e:	490a      	ldr	r1, [pc, #40]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005430:	4313      	orrs	r3, r2
 8005432:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800543a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800543e:	d105      	bne.n	800544c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005440:	4b05      	ldr	r3, [pc, #20]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005442:	68db      	ldr	r3, [r3, #12]
 8005444:	4a04      	ldr	r2, [pc, #16]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005446:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800544a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800544c:	7cbb      	ldrb	r3, [r7, #18]
}
 800544e:	4618      	mov	r0, r3
 8005450:	3718      	adds	r7, #24
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}
 8005456:	bf00      	nop
 8005458:	40021000 	.word	0x40021000

0800545c <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b084      	sub	sp, #16
 8005460:	af00      	add	r7, sp, #0
 8005462:	60f8      	str	r0, [r7, #12]
 8005464:	60b9      	str	r1, [r7, #8]
 8005466:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d101      	bne.n	8005472 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 800546e:	2301      	movs	r3, #1
 8005470:	e038      	b.n	80054e4 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005478:	b2db      	uxtb	r3, r3
 800547a:	2b00      	cmp	r3, #0
 800547c:	d106      	bne.n	800548c <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	2200      	movs	r2, #0
 8005482:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8005486:	68f8      	ldr	r0, [r7, #12]
 8005488:	f7fc ffd6 	bl	8002438 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	3308      	adds	r3, #8
 8005494:	4619      	mov	r1, r3
 8005496:	4610      	mov	r0, r2
 8005498:	f000 fb70 	bl	8005b7c <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	6818      	ldr	r0, [r3, #0]
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	689b      	ldr	r3, [r3, #8]
 80054a4:	461a      	mov	r2, r3
 80054a6:	68b9      	ldr	r1, [r7, #8]
 80054a8:	f000 fc38 	bl	8005d1c <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	6858      	ldr	r0, [r3, #4]
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	689a      	ldr	r2, [r3, #8]
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054b8:	6879      	ldr	r1, [r7, #4]
 80054ba:	f000 fc81 	bl	8005dc0 <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	68fa      	ldr	r2, [r7, #12]
 80054c4:	6892      	ldr	r2, [r2, #8]
 80054c6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	68fa      	ldr	r2, [r7, #12]
 80054d0:	6892      	ldr	r2, [r2, #8]
 80054d2:	f041 0101 	orr.w	r1, r1, #1
 80054d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	2201      	movs	r2, #1
 80054de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80054e2:	2300      	movs	r3, #0
}
 80054e4:	4618      	mov	r0, r3
 80054e6:	3710      	adds	r7, #16
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bd80      	pop	{r7, pc}

080054ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b082      	sub	sp, #8
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d101      	bne.n	80054fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80054fa:	2301      	movs	r3, #1
 80054fc:	e049      	b.n	8005592 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005504:	b2db      	uxtb	r3, r3
 8005506:	2b00      	cmp	r3, #0
 8005508:	d106      	bne.n	8005518 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2200      	movs	r2, #0
 800550e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005512:	6878      	ldr	r0, [r7, #4]
 8005514:	f7fc fee0 	bl	80022d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2202      	movs	r2, #2
 800551c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681a      	ldr	r2, [r3, #0]
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	3304      	adds	r3, #4
 8005528:	4619      	mov	r1, r3
 800552a:	4610      	mov	r0, r2
 800552c:	f000 f94c 	bl	80057c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2201      	movs	r2, #1
 8005534:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2201      	movs	r2, #1
 800553c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2201      	movs	r2, #1
 8005544:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2201      	movs	r2, #1
 800554c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2201      	movs	r2, #1
 8005554:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2201      	movs	r2, #1
 800555c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2201      	movs	r2, #1
 8005564:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2201      	movs	r2, #1
 800556c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2201      	movs	r2, #1
 8005574:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2201      	movs	r2, #1
 800557c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2201      	movs	r2, #1
 8005584:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2201      	movs	r2, #1
 800558c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005590:	2300      	movs	r3, #0
}
 8005592:	4618      	mov	r0, r3
 8005594:	3708      	adds	r7, #8
 8005596:	46bd      	mov	sp, r7
 8005598:	bd80      	pop	{r7, pc}
	...

0800559c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b084      	sub	sp, #16
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
 80055a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80055a6:	2300      	movs	r3, #0
 80055a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055b0:	2b01      	cmp	r3, #1
 80055b2:	d101      	bne.n	80055b8 <HAL_TIM_ConfigClockSource+0x1c>
 80055b4:	2302      	movs	r3, #2
 80055b6:	e0f6      	b.n	80057a6 <HAL_TIM_ConfigClockSource+0x20a>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2201      	movs	r2, #1
 80055bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2202      	movs	r2, #2
 80055c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	689b      	ldr	r3, [r3, #8]
 80055ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 80055d6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80055da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80055e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	68ba      	ldr	r2, [r7, #8]
 80055ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a6f      	ldr	r2, [pc, #444]	; (80057b0 <HAL_TIM_ConfigClockSource+0x214>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	f000 80c1 	beq.w	800577a <HAL_TIM_ConfigClockSource+0x1de>
 80055f8:	4a6d      	ldr	r2, [pc, #436]	; (80057b0 <HAL_TIM_ConfigClockSource+0x214>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	f200 80c6 	bhi.w	800578c <HAL_TIM_ConfigClockSource+0x1f0>
 8005600:	4a6c      	ldr	r2, [pc, #432]	; (80057b4 <HAL_TIM_ConfigClockSource+0x218>)
 8005602:	4293      	cmp	r3, r2
 8005604:	f000 80b9 	beq.w	800577a <HAL_TIM_ConfigClockSource+0x1de>
 8005608:	4a6a      	ldr	r2, [pc, #424]	; (80057b4 <HAL_TIM_ConfigClockSource+0x218>)
 800560a:	4293      	cmp	r3, r2
 800560c:	f200 80be 	bhi.w	800578c <HAL_TIM_ConfigClockSource+0x1f0>
 8005610:	4a69      	ldr	r2, [pc, #420]	; (80057b8 <HAL_TIM_ConfigClockSource+0x21c>)
 8005612:	4293      	cmp	r3, r2
 8005614:	f000 80b1 	beq.w	800577a <HAL_TIM_ConfigClockSource+0x1de>
 8005618:	4a67      	ldr	r2, [pc, #412]	; (80057b8 <HAL_TIM_ConfigClockSource+0x21c>)
 800561a:	4293      	cmp	r3, r2
 800561c:	f200 80b6 	bhi.w	800578c <HAL_TIM_ConfigClockSource+0x1f0>
 8005620:	4a66      	ldr	r2, [pc, #408]	; (80057bc <HAL_TIM_ConfigClockSource+0x220>)
 8005622:	4293      	cmp	r3, r2
 8005624:	f000 80a9 	beq.w	800577a <HAL_TIM_ConfigClockSource+0x1de>
 8005628:	4a64      	ldr	r2, [pc, #400]	; (80057bc <HAL_TIM_ConfigClockSource+0x220>)
 800562a:	4293      	cmp	r3, r2
 800562c:	f200 80ae 	bhi.w	800578c <HAL_TIM_ConfigClockSource+0x1f0>
 8005630:	4a63      	ldr	r2, [pc, #396]	; (80057c0 <HAL_TIM_ConfigClockSource+0x224>)
 8005632:	4293      	cmp	r3, r2
 8005634:	f000 80a1 	beq.w	800577a <HAL_TIM_ConfigClockSource+0x1de>
 8005638:	4a61      	ldr	r2, [pc, #388]	; (80057c0 <HAL_TIM_ConfigClockSource+0x224>)
 800563a:	4293      	cmp	r3, r2
 800563c:	f200 80a6 	bhi.w	800578c <HAL_TIM_ConfigClockSource+0x1f0>
 8005640:	4a60      	ldr	r2, [pc, #384]	; (80057c4 <HAL_TIM_ConfigClockSource+0x228>)
 8005642:	4293      	cmp	r3, r2
 8005644:	f000 8099 	beq.w	800577a <HAL_TIM_ConfigClockSource+0x1de>
 8005648:	4a5e      	ldr	r2, [pc, #376]	; (80057c4 <HAL_TIM_ConfigClockSource+0x228>)
 800564a:	4293      	cmp	r3, r2
 800564c:	f200 809e 	bhi.w	800578c <HAL_TIM_ConfigClockSource+0x1f0>
 8005650:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8005654:	f000 8091 	beq.w	800577a <HAL_TIM_ConfigClockSource+0x1de>
 8005658:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800565c:	f200 8096 	bhi.w	800578c <HAL_TIM_ConfigClockSource+0x1f0>
 8005660:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005664:	f000 8089 	beq.w	800577a <HAL_TIM_ConfigClockSource+0x1de>
 8005668:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800566c:	f200 808e 	bhi.w	800578c <HAL_TIM_ConfigClockSource+0x1f0>
 8005670:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005674:	d03e      	beq.n	80056f4 <HAL_TIM_ConfigClockSource+0x158>
 8005676:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800567a:	f200 8087 	bhi.w	800578c <HAL_TIM_ConfigClockSource+0x1f0>
 800567e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005682:	f000 8086 	beq.w	8005792 <HAL_TIM_ConfigClockSource+0x1f6>
 8005686:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800568a:	d87f      	bhi.n	800578c <HAL_TIM_ConfigClockSource+0x1f0>
 800568c:	2b70      	cmp	r3, #112	; 0x70
 800568e:	d01a      	beq.n	80056c6 <HAL_TIM_ConfigClockSource+0x12a>
 8005690:	2b70      	cmp	r3, #112	; 0x70
 8005692:	d87b      	bhi.n	800578c <HAL_TIM_ConfigClockSource+0x1f0>
 8005694:	2b60      	cmp	r3, #96	; 0x60
 8005696:	d050      	beq.n	800573a <HAL_TIM_ConfigClockSource+0x19e>
 8005698:	2b60      	cmp	r3, #96	; 0x60
 800569a:	d877      	bhi.n	800578c <HAL_TIM_ConfigClockSource+0x1f0>
 800569c:	2b50      	cmp	r3, #80	; 0x50
 800569e:	d03c      	beq.n	800571a <HAL_TIM_ConfigClockSource+0x17e>
 80056a0:	2b50      	cmp	r3, #80	; 0x50
 80056a2:	d873      	bhi.n	800578c <HAL_TIM_ConfigClockSource+0x1f0>
 80056a4:	2b40      	cmp	r3, #64	; 0x40
 80056a6:	d058      	beq.n	800575a <HAL_TIM_ConfigClockSource+0x1be>
 80056a8:	2b40      	cmp	r3, #64	; 0x40
 80056aa:	d86f      	bhi.n	800578c <HAL_TIM_ConfigClockSource+0x1f0>
 80056ac:	2b30      	cmp	r3, #48	; 0x30
 80056ae:	d064      	beq.n	800577a <HAL_TIM_ConfigClockSource+0x1de>
 80056b0:	2b30      	cmp	r3, #48	; 0x30
 80056b2:	d86b      	bhi.n	800578c <HAL_TIM_ConfigClockSource+0x1f0>
 80056b4:	2b20      	cmp	r3, #32
 80056b6:	d060      	beq.n	800577a <HAL_TIM_ConfigClockSource+0x1de>
 80056b8:	2b20      	cmp	r3, #32
 80056ba:	d867      	bhi.n	800578c <HAL_TIM_ConfigClockSource+0x1f0>
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d05c      	beq.n	800577a <HAL_TIM_ConfigClockSource+0x1de>
 80056c0:	2b10      	cmp	r3, #16
 80056c2:	d05a      	beq.n	800577a <HAL_TIM_ConfigClockSource+0x1de>
 80056c4:	e062      	b.n	800578c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6818      	ldr	r0, [r3, #0]
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	6899      	ldr	r1, [r3, #8]
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	685a      	ldr	r2, [r3, #4]
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	68db      	ldr	r3, [r3, #12]
 80056d6:	f000 f99b 	bl	8005a10 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	689b      	ldr	r3, [r3, #8]
 80056e0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80056e8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	68ba      	ldr	r2, [r7, #8]
 80056f0:	609a      	str	r2, [r3, #8]
      break;
 80056f2:	e04f      	b.n	8005794 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6818      	ldr	r0, [r3, #0]
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	6899      	ldr	r1, [r3, #8]
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	685a      	ldr	r2, [r3, #4]
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	68db      	ldr	r3, [r3, #12]
 8005704:	f000 f984 	bl	8005a10 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	689a      	ldr	r2, [r3, #8]
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005716:	609a      	str	r2, [r3, #8]
      break;
 8005718:	e03c      	b.n	8005794 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6818      	ldr	r0, [r3, #0]
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	6859      	ldr	r1, [r3, #4]
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	68db      	ldr	r3, [r3, #12]
 8005726:	461a      	mov	r2, r3
 8005728:	f000 f8f6 	bl	8005918 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	2150      	movs	r1, #80	; 0x50
 8005732:	4618      	mov	r0, r3
 8005734:	f000 f94f 	bl	80059d6 <TIM_ITRx_SetConfig>
      break;
 8005738:	e02c      	b.n	8005794 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6818      	ldr	r0, [r3, #0]
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	6859      	ldr	r1, [r3, #4]
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	68db      	ldr	r3, [r3, #12]
 8005746:	461a      	mov	r2, r3
 8005748:	f000 f915 	bl	8005976 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	2160      	movs	r1, #96	; 0x60
 8005752:	4618      	mov	r0, r3
 8005754:	f000 f93f 	bl	80059d6 <TIM_ITRx_SetConfig>
      break;
 8005758:	e01c      	b.n	8005794 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6818      	ldr	r0, [r3, #0]
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	6859      	ldr	r1, [r3, #4]
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	68db      	ldr	r3, [r3, #12]
 8005766:	461a      	mov	r2, r3
 8005768:	f000 f8d6 	bl	8005918 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	2140      	movs	r1, #64	; 0x40
 8005772:	4618      	mov	r0, r3
 8005774:	f000 f92f 	bl	80059d6 <TIM_ITRx_SetConfig>
      break;
 8005778:	e00c      	b.n	8005794 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681a      	ldr	r2, [r3, #0]
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4619      	mov	r1, r3
 8005784:	4610      	mov	r0, r2
 8005786:	f000 f926 	bl	80059d6 <TIM_ITRx_SetConfig>
      break;
 800578a:	e003      	b.n	8005794 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800578c:	2301      	movs	r3, #1
 800578e:	73fb      	strb	r3, [r7, #15]
      break;
 8005790:	e000      	b.n	8005794 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8005792:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2200      	movs	r2, #0
 80057a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80057a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	3710      	adds	r7, #16
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}
 80057ae:	bf00      	nop
 80057b0:	00100070 	.word	0x00100070
 80057b4:	00100060 	.word	0x00100060
 80057b8:	00100050 	.word	0x00100050
 80057bc:	00100040 	.word	0x00100040
 80057c0:	00100030 	.word	0x00100030
 80057c4:	00100020 	.word	0x00100020

080057c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80057c8:	b480      	push	{r7}
 80057ca:	b085      	sub	sp, #20
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
 80057d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	4a46      	ldr	r2, [pc, #280]	; (80058f4 <TIM_Base_SetConfig+0x12c>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d017      	beq.n	8005810 <TIM_Base_SetConfig+0x48>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057e6:	d013      	beq.n	8005810 <TIM_Base_SetConfig+0x48>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	4a43      	ldr	r2, [pc, #268]	; (80058f8 <TIM_Base_SetConfig+0x130>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d00f      	beq.n	8005810 <TIM_Base_SetConfig+0x48>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	4a42      	ldr	r2, [pc, #264]	; (80058fc <TIM_Base_SetConfig+0x134>)
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d00b      	beq.n	8005810 <TIM_Base_SetConfig+0x48>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	4a41      	ldr	r2, [pc, #260]	; (8005900 <TIM_Base_SetConfig+0x138>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d007      	beq.n	8005810 <TIM_Base_SetConfig+0x48>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	4a40      	ldr	r2, [pc, #256]	; (8005904 <TIM_Base_SetConfig+0x13c>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d003      	beq.n	8005810 <TIM_Base_SetConfig+0x48>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	4a3f      	ldr	r2, [pc, #252]	; (8005908 <TIM_Base_SetConfig+0x140>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d108      	bne.n	8005822 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005816:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	68fa      	ldr	r2, [r7, #12]
 800581e:	4313      	orrs	r3, r2
 8005820:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	4a33      	ldr	r2, [pc, #204]	; (80058f4 <TIM_Base_SetConfig+0x12c>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d023      	beq.n	8005872 <TIM_Base_SetConfig+0xaa>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005830:	d01f      	beq.n	8005872 <TIM_Base_SetConfig+0xaa>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	4a30      	ldr	r2, [pc, #192]	; (80058f8 <TIM_Base_SetConfig+0x130>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d01b      	beq.n	8005872 <TIM_Base_SetConfig+0xaa>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	4a2f      	ldr	r2, [pc, #188]	; (80058fc <TIM_Base_SetConfig+0x134>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d017      	beq.n	8005872 <TIM_Base_SetConfig+0xaa>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	4a2e      	ldr	r2, [pc, #184]	; (8005900 <TIM_Base_SetConfig+0x138>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d013      	beq.n	8005872 <TIM_Base_SetConfig+0xaa>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	4a2d      	ldr	r2, [pc, #180]	; (8005904 <TIM_Base_SetConfig+0x13c>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d00f      	beq.n	8005872 <TIM_Base_SetConfig+0xaa>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	4a2d      	ldr	r2, [pc, #180]	; (800590c <TIM_Base_SetConfig+0x144>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d00b      	beq.n	8005872 <TIM_Base_SetConfig+0xaa>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	4a2c      	ldr	r2, [pc, #176]	; (8005910 <TIM_Base_SetConfig+0x148>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d007      	beq.n	8005872 <TIM_Base_SetConfig+0xaa>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	4a2b      	ldr	r2, [pc, #172]	; (8005914 <TIM_Base_SetConfig+0x14c>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d003      	beq.n	8005872 <TIM_Base_SetConfig+0xaa>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	4a26      	ldr	r2, [pc, #152]	; (8005908 <TIM_Base_SetConfig+0x140>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d108      	bne.n	8005884 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005878:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	68db      	ldr	r3, [r3, #12]
 800587e:	68fa      	ldr	r2, [r7, #12]
 8005880:	4313      	orrs	r3, r2
 8005882:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	695b      	ldr	r3, [r3, #20]
 800588e:	4313      	orrs	r3, r2
 8005890:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	68fa      	ldr	r2, [r7, #12]
 8005896:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	689a      	ldr	r2, [r3, #8]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	681a      	ldr	r2, [r3, #0]
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	4a12      	ldr	r2, [pc, #72]	; (80058f4 <TIM_Base_SetConfig+0x12c>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d013      	beq.n	80058d8 <TIM_Base_SetConfig+0x110>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	4a14      	ldr	r2, [pc, #80]	; (8005904 <TIM_Base_SetConfig+0x13c>)
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d00f      	beq.n	80058d8 <TIM_Base_SetConfig+0x110>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	4a14      	ldr	r2, [pc, #80]	; (800590c <TIM_Base_SetConfig+0x144>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d00b      	beq.n	80058d8 <TIM_Base_SetConfig+0x110>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	4a13      	ldr	r2, [pc, #76]	; (8005910 <TIM_Base_SetConfig+0x148>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d007      	beq.n	80058d8 <TIM_Base_SetConfig+0x110>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	4a12      	ldr	r2, [pc, #72]	; (8005914 <TIM_Base_SetConfig+0x14c>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d003      	beq.n	80058d8 <TIM_Base_SetConfig+0x110>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	4a0d      	ldr	r2, [pc, #52]	; (8005908 <TIM_Base_SetConfig+0x140>)
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d103      	bne.n	80058e0 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	691a      	ldr	r2, [r3, #16]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2201      	movs	r2, #1
 80058e4:	615a      	str	r2, [r3, #20]
}
 80058e6:	bf00      	nop
 80058e8:	3714      	adds	r7, #20
 80058ea:	46bd      	mov	sp, r7
 80058ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f0:	4770      	bx	lr
 80058f2:	bf00      	nop
 80058f4:	40012c00 	.word	0x40012c00
 80058f8:	40000400 	.word	0x40000400
 80058fc:	40000800 	.word	0x40000800
 8005900:	40000c00 	.word	0x40000c00
 8005904:	40013400 	.word	0x40013400
 8005908:	40015000 	.word	0x40015000
 800590c:	40014000 	.word	0x40014000
 8005910:	40014400 	.word	0x40014400
 8005914:	40014800 	.word	0x40014800

08005918 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005918:	b480      	push	{r7}
 800591a:	b087      	sub	sp, #28
 800591c:	af00      	add	r7, sp, #0
 800591e:	60f8      	str	r0, [r7, #12]
 8005920:	60b9      	str	r1, [r7, #8]
 8005922:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	6a1b      	ldr	r3, [r3, #32]
 8005928:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	6a1b      	ldr	r3, [r3, #32]
 800592e:	f023 0201 	bic.w	r2, r3, #1
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	699b      	ldr	r3, [r3, #24]
 800593a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800593c:	693b      	ldr	r3, [r7, #16]
 800593e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005942:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	011b      	lsls	r3, r3, #4
 8005948:	693a      	ldr	r2, [r7, #16]
 800594a:	4313      	orrs	r3, r2
 800594c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	f023 030a 	bic.w	r3, r3, #10
 8005954:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005956:	697a      	ldr	r2, [r7, #20]
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	4313      	orrs	r3, r2
 800595c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	693a      	ldr	r2, [r7, #16]
 8005962:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	697a      	ldr	r2, [r7, #20]
 8005968:	621a      	str	r2, [r3, #32]
}
 800596a:	bf00      	nop
 800596c:	371c      	adds	r7, #28
 800596e:	46bd      	mov	sp, r7
 8005970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005974:	4770      	bx	lr

08005976 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005976:	b480      	push	{r7}
 8005978:	b087      	sub	sp, #28
 800597a:	af00      	add	r7, sp, #0
 800597c:	60f8      	str	r0, [r7, #12]
 800597e:	60b9      	str	r1, [r7, #8]
 8005980:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	6a1b      	ldr	r3, [r3, #32]
 8005986:	f023 0210 	bic.w	r2, r3, #16
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	699b      	ldr	r3, [r3, #24]
 8005992:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	6a1b      	ldr	r3, [r3, #32]
 8005998:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800599a:	697b      	ldr	r3, [r7, #20]
 800599c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80059a0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	031b      	lsls	r3, r3, #12
 80059a6:	697a      	ldr	r2, [r7, #20]
 80059a8:	4313      	orrs	r3, r2
 80059aa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80059ac:	693b      	ldr	r3, [r7, #16]
 80059ae:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80059b2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	011b      	lsls	r3, r3, #4
 80059b8:	693a      	ldr	r2, [r7, #16]
 80059ba:	4313      	orrs	r3, r2
 80059bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	697a      	ldr	r2, [r7, #20]
 80059c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	693a      	ldr	r2, [r7, #16]
 80059c8:	621a      	str	r2, [r3, #32]
}
 80059ca:	bf00      	nop
 80059cc:	371c      	adds	r7, #28
 80059ce:	46bd      	mov	sp, r7
 80059d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d4:	4770      	bx	lr

080059d6 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80059d6:	b480      	push	{r7}
 80059d8:	b085      	sub	sp, #20
 80059da:	af00      	add	r7, sp, #0
 80059dc:	6078      	str	r0, [r7, #4]
 80059de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	689b      	ldr	r3, [r3, #8]
 80059e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80059ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059f0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80059f2:	683a      	ldr	r2, [r7, #0]
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	4313      	orrs	r3, r2
 80059f8:	f043 0307 	orr.w	r3, r3, #7
 80059fc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	68fa      	ldr	r2, [r7, #12]
 8005a02:	609a      	str	r2, [r3, #8]
}
 8005a04:	bf00      	nop
 8005a06:	3714      	adds	r7, #20
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0e:	4770      	bx	lr

08005a10 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005a10:	b480      	push	{r7}
 8005a12:	b087      	sub	sp, #28
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	60f8      	str	r0, [r7, #12]
 8005a18:	60b9      	str	r1, [r7, #8]
 8005a1a:	607a      	str	r2, [r7, #4]
 8005a1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	689b      	ldr	r3, [r3, #8]
 8005a22:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a24:	697b      	ldr	r3, [r7, #20]
 8005a26:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a2a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	021a      	lsls	r2, r3, #8
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	431a      	orrs	r2, r3
 8005a34:	68bb      	ldr	r3, [r7, #8]
 8005a36:	4313      	orrs	r3, r2
 8005a38:	697a      	ldr	r2, [r7, #20]
 8005a3a:	4313      	orrs	r3, r2
 8005a3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	697a      	ldr	r2, [r7, #20]
 8005a42:	609a      	str	r2, [r3, #8]
}
 8005a44:	bf00      	nop
 8005a46:	371c      	adds	r7, #28
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4e:	4770      	bx	lr

08005a50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005a50:	b480      	push	{r7}
 8005a52:	b085      	sub	sp, #20
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
 8005a58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a60:	2b01      	cmp	r3, #1
 8005a62:	d101      	bne.n	8005a68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005a64:	2302      	movs	r3, #2
 8005a66:	e074      	b.n	8005b52 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2202      	movs	r2, #2
 8005a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	689b      	ldr	r3, [r3, #8]
 8005a86:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4a34      	ldr	r2, [pc, #208]	; (8005b60 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d009      	beq.n	8005aa6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4a33      	ldr	r2, [pc, #204]	; (8005b64 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d004      	beq.n	8005aa6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4a31      	ldr	r2, [pc, #196]	; (8005b68 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d108      	bne.n	8005ab8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005aac:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	68fa      	ldr	r2, [r7, #12]
 8005ab4:	4313      	orrs	r3, r2
 8005ab6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8005abe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ac2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	68fa      	ldr	r2, [r7, #12]
 8005aca:	4313      	orrs	r3, r2
 8005acc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	68fa      	ldr	r2, [r7, #12]
 8005ad4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4a21      	ldr	r2, [pc, #132]	; (8005b60 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d022      	beq.n	8005b26 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ae8:	d01d      	beq.n	8005b26 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a1f      	ldr	r2, [pc, #124]	; (8005b6c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d018      	beq.n	8005b26 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a1d      	ldr	r2, [pc, #116]	; (8005b70 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d013      	beq.n	8005b26 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a1c      	ldr	r2, [pc, #112]	; (8005b74 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d00e      	beq.n	8005b26 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a15      	ldr	r2, [pc, #84]	; (8005b64 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d009      	beq.n	8005b26 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a18      	ldr	r2, [pc, #96]	; (8005b78 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d004      	beq.n	8005b26 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a11      	ldr	r2, [pc, #68]	; (8005b68 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d10c      	bne.n	8005b40 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b2c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	689b      	ldr	r3, [r3, #8]
 8005b32:	68ba      	ldr	r2, [r7, #8]
 8005b34:	4313      	orrs	r3, r2
 8005b36:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	68ba      	ldr	r2, [r7, #8]
 8005b3e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2201      	movs	r2, #1
 8005b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b50:	2300      	movs	r3, #0
}
 8005b52:	4618      	mov	r0, r3
 8005b54:	3714      	adds	r7, #20
 8005b56:	46bd      	mov	sp, r7
 8005b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5c:	4770      	bx	lr
 8005b5e:	bf00      	nop
 8005b60:	40012c00 	.word	0x40012c00
 8005b64:	40013400 	.word	0x40013400
 8005b68:	40015000 	.word	0x40015000
 8005b6c:	40000400 	.word	0x40000400
 8005b70:	40000800 	.word	0x40000800
 8005b74:	40000c00 	.word	0x40000c00
 8005b78:	40014000 	.word	0x40014000

08005b7c <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    FMC_NORSRAM_InitTypeDef *Init)
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	b087      	sub	sp, #28
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
 8005b84:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_PAGESIZE(Init->PageSize));
  assert_param(IS_FMC_NBL_SETUPTIME(Init->NBLSetupTime));
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	681a      	ldr	r2, [r3, #0]
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b90:	683a      	ldr	r2, [r7, #0]
 8005b92:	6812      	ldr	r2, [r2, #0]
 8005b94:	f023 0101 	bic.w	r1, r3, #1
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	689b      	ldr	r3, [r3, #8]
 8005ba2:	2b08      	cmp	r3, #8
 8005ba4:	d102      	bne.n	8005bac <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8005ba6:	2340      	movs	r3, #64	; 0x40
 8005ba8:	617b      	str	r3, [r7, #20]
 8005baa:	e001      	b.n	8005bb0 <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8005bac:	2300      	movs	r3, #0
 8005bae:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8005bb4:	697b      	ldr	r3, [r7, #20]
 8005bb6:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8005bbc:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8005bc2:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8005bc8:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8005bce:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 8005bd4:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 8005bda:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 8005be0:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WaitSignal              | \
 8005be6:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->ExtendedMode            | \
 8005bec:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  btcr_reg = (flashaccess                   | \
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bfa:	693a      	ldr	r2, [r7, #16]
 8005bfc:	4313      	orrs	r3, r2
 8005bfe:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->WriteFifo;
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c04:	693a      	ldr	r2, [r7, #16]
 8005c06:	4313      	orrs	r3, r2
 8005c08:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->NBLSetupTime;
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c0e:	693a      	ldr	r2, [r7, #16]
 8005c10:	4313      	orrs	r3, r2
 8005c12:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c18:	693a      	ldr	r2, [r7, #16]
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 8005c1e:	4b3e      	ldr	r3, [pc, #248]	; (8005d18 <FMC_NORSRAM_Init+0x19c>)
 8005c20:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005c28:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCR1_WFDIS;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005c30:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCRx_NBLSET;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	f443 0340 	orr.w	r3, r3, #12582912	; 0xc00000
 8005c38:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCRx_CPSIZE;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8005c40:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	681a      	ldr	r2, [r3, #0]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	43db      	mvns	r3, r3
 8005c50:	ea02 0103 	and.w	r1, r2, r3
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	681a      	ldr	r2, [r3, #0]
 8005c58:	693b      	ldr	r3, [r7, #16]
 8005c5a:	4319      	orrs	r1, r3
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c66:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005c6a:	d10c      	bne.n	8005c86 <FMC_NORSRAM_Init+0x10a>
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d008      	beq.n	8005c86 <FMC_NORSRAM_Init+0x10a>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c80:	431a      	orrs	r2, r3
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	601a      	str	r2, [r3, #0]
  }

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d006      	beq.n	8005c9c <FMC_NORSRAM_Init+0x120>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681a      	ldr	r2, [r3, #0]
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c96:	431a      	orrs	r2, r3
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	601a      	str	r2, [r3, #0]
  }

  /* Check PSRAM chip select counter state */
  if (Init->MaxChipSelectPulse == ENABLE)
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005ca2:	2b01      	cmp	r3, #1
 8005ca4:	d12f      	bne.n	8005d06 <FMC_NORSRAM_Init+0x18a>
  {
    /* Check the parameters */
    assert_param(IS_FMC_MAX_CHIP_SELECT_PULSE_TIME(Init->MaxChipSelectPulseTime));

    /* Configure PSRAM chip select counter value */
    MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6a1b      	ldr	r3, [r3, #32]
 8005caa:	0c1b      	lsrs	r3, r3, #16
 8005cac:	041b      	lsls	r3, r3, #16
 8005cae:	683a      	ldr	r2, [r7, #0]
 8005cb0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8005cb2:	431a      	orrs	r2, r3
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	621a      	str	r2, [r3, #32]

    /* Enable PSRAM chip select counter for the bank */
    switch (Init->NSBank)
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	2b04      	cmp	r3, #4
 8005cbe:	d014      	beq.n	8005cea <FMC_NORSRAM_Init+0x16e>
 8005cc0:	2b04      	cmp	r3, #4
 8005cc2:	d819      	bhi.n	8005cf8 <FMC_NORSRAM_Init+0x17c>
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d002      	beq.n	8005cce <FMC_NORSRAM_Init+0x152>
 8005cc8:	2b02      	cmp	r3, #2
 8005cca:	d007      	beq.n	8005cdc <FMC_NORSRAM_Init+0x160>
 8005ccc:	e014      	b.n	8005cf8 <FMC_NORSRAM_Init+0x17c>
    {
      case FMC_NORSRAM_BANK1 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB1EN);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6a1b      	ldr	r3, [r3, #32]
 8005cd2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	621a      	str	r2, [r3, #32]
        break;
 8005cda:	e015      	b.n	8005d08 <FMC_NORSRAM_Init+0x18c>

      case FMC_NORSRAM_BANK2 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB2EN);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6a1b      	ldr	r3, [r3, #32]
 8005ce0:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	621a      	str	r2, [r3, #32]
        break;
 8005ce8:	e00e      	b.n	8005d08 <FMC_NORSRAM_Init+0x18c>

      case FMC_NORSRAM_BANK3 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB3EN);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6a1b      	ldr	r3, [r3, #32]
 8005cee:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	621a      	str	r2, [r3, #32]
        break;
 8005cf6:	e007      	b.n	8005d08 <FMC_NORSRAM_Init+0x18c>

      default :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB4EN);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6a1b      	ldr	r3, [r3, #32]
 8005cfc:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	621a      	str	r2, [r3, #32]
        break;
 8005d04:	e000      	b.n	8005d08 <FMC_NORSRAM_Init+0x18c>
    }
  }
 8005d06:	bf00      	nop

  return HAL_OK;
 8005d08:	2300      	movs	r3, #0
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	371c      	adds	r7, #28
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d14:	4770      	bx	lr
 8005d16:	bf00      	nop
 8005d18:	0008fb7f 	.word	0x0008fb7f

08005d1c <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b087      	sub	sp, #28
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	60f8      	str	r0, [r7, #12]
 8005d24:	60b9      	str	r1, [r7, #8]
 8005d26:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	1c5a      	adds	r2, r3, #1
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	681a      	ldr	r2, [r3, #0]
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	685b      	ldr	r3, [r3, #4]
 8005d3a:	011b      	lsls	r3, r3, #4
 8005d3c:	431a      	orrs	r2, r3
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	689b      	ldr	r3, [r3, #8]
 8005d42:	021b      	lsls	r3, r3, #8
 8005d44:	431a      	orrs	r2, r3
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	68db      	ldr	r3, [r3, #12]
 8005d4a:	079b      	lsls	r3, r3, #30
 8005d4c:	431a      	orrs	r2, r3
 8005d4e:	68bb      	ldr	r3, [r7, #8]
 8005d50:	691b      	ldr	r3, [r3, #16]
 8005d52:	041b      	lsls	r3, r3, #16
 8005d54:	431a      	orrs	r2, r3
 8005d56:	68bb      	ldr	r3, [r7, #8]
 8005d58:	695b      	ldr	r3, [r3, #20]
 8005d5a:	3b01      	subs	r3, #1
 8005d5c:	051b      	lsls	r3, r3, #20
 8005d5e:	431a      	orrs	r2, r3
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	699b      	ldr	r3, [r3, #24]
 8005d64:	3b02      	subs	r3, #2
 8005d66:	061b      	lsls	r3, r3, #24
 8005d68:	ea42 0103 	orr.w	r1, r2, r3
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	69db      	ldr	r3, [r3, #28]
 8005d70:	687a      	ldr	r2, [r7, #4]
 8005d72:	3201      	adds	r2, #1
 8005d74:	4319      	orrs	r1, r3
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       (((Timing->CLKDivision) - 1U)     << FMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005d84:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005d88:	d113      	bne.n	8005db2 <FMC_NORSRAM_Timing_Init+0x96>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	685b      	ldr	r3, [r3, #4]
 8005d8e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005d92:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	695b      	ldr	r3, [r3, #20]
 8005d98:	3b01      	subs	r3, #1
 8005d9a:	051b      	lsls	r3, r3, #20
 8005d9c:	697a      	ldr	r2, [r7, #20]
 8005d9e:	4313      	orrs	r3, r2
 8005da0:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8005daa:	697b      	ldr	r3, [r7, #20]
 8005dac:	431a      	orrs	r2, r3
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005db2:	2300      	movs	r3, #0
}
 8005db4:	4618      	mov	r0, r3
 8005db6:	371c      	adds	r7, #28
 8005db8:	46bd      	mov	sp, r7
 8005dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbe:	4770      	bx	lr

08005dc0 <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	b085      	sub	sp, #20
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	60f8      	str	r0, [r7, #12]
 8005dc8:	60b9      	str	r1, [r7, #8]
 8005dca:	607a      	str	r2, [r7, #4]
 8005dcc:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005dd4:	d121      	bne.n	8005e1a <FMC_NORSRAM_Extended_Timing_Init+0x5a>
    assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	687a      	ldr	r2, [r7, #4]
 8005dda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005dde:	f003 627f 	and.w	r2, r3, #267386880	; 0xff00000
 8005de2:	68bb      	ldr	r3, [r7, #8]
 8005de4:	6819      	ldr	r1, [r3, #0]
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	685b      	ldr	r3, [r3, #4]
 8005dea:	011b      	lsls	r3, r3, #4
 8005dec:	4319      	orrs	r1, r3
 8005dee:	68bb      	ldr	r3, [r7, #8]
 8005df0:	689b      	ldr	r3, [r3, #8]
 8005df2:	021b      	lsls	r3, r3, #8
 8005df4:	4319      	orrs	r1, r3
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	68db      	ldr	r3, [r3, #12]
 8005dfa:	079b      	lsls	r3, r3, #30
 8005dfc:	4319      	orrs	r1, r3
 8005dfe:	68bb      	ldr	r3, [r7, #8]
 8005e00:	69db      	ldr	r3, [r3, #28]
 8005e02:	4319      	orrs	r1, r3
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	691b      	ldr	r3, [r3, #16]
 8005e08:	041b      	lsls	r3, r3, #16
 8005e0a:	430b      	orrs	r3, r1
 8005e0c:	ea42 0103 	orr.w	r1, r2, r3
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	687a      	ldr	r2, [r7, #4]
 8005e14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8005e18:	e005      	b.n	8005e26 <FMC_NORSRAM_Extended_Timing_Init+0x66>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	687a      	ldr	r2, [r7, #4]
 8005e1e:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8005e22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8005e26:	2300      	movs	r3, #0
}
 8005e28:	4618      	mov	r0, r3
 8005e2a:	3714      	adds	r7, #20
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e32:	4770      	bx	lr

08005e34 <LL_GPIO_SetPinMode>:
{
 8005e34:	b480      	push	{r7}
 8005e36:	b08b      	sub	sp, #44	; 0x2c
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	60f8      	str	r0, [r7, #12]
 8005e3c:	60b9      	str	r1, [r7, #8]
 8005e3e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681a      	ldr	r2, [r3, #0]
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e48:	697b      	ldr	r3, [r7, #20]
 8005e4a:	fa93 f3a3 	rbit	r3, r3
 8005e4e:	613b      	str	r3, [r7, #16]
  return result;
 8005e50:	693b      	ldr	r3, [r7, #16]
 8005e52:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005e54:	69bb      	ldr	r3, [r7, #24]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d101      	bne.n	8005e5e <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8005e5a:	2320      	movs	r3, #32
 8005e5c:	e003      	b.n	8005e66 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8005e5e:	69bb      	ldr	r3, [r7, #24]
 8005e60:	fab3 f383 	clz	r3, r3
 8005e64:	b2db      	uxtb	r3, r3
 8005e66:	005b      	lsls	r3, r3, #1
 8005e68:	2103      	movs	r1, #3
 8005e6a:	fa01 f303 	lsl.w	r3, r1, r3
 8005e6e:	43db      	mvns	r3, r3
 8005e70:	401a      	ands	r2, r3
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e76:	6a3b      	ldr	r3, [r7, #32]
 8005e78:	fa93 f3a3 	rbit	r3, r3
 8005e7c:	61fb      	str	r3, [r7, #28]
  return result;
 8005e7e:	69fb      	ldr	r3, [r7, #28]
 8005e80:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8005e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d101      	bne.n	8005e8c <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8005e88:	2320      	movs	r3, #32
 8005e8a:	e003      	b.n	8005e94 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8005e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e8e:	fab3 f383 	clz	r3, r3
 8005e92:	b2db      	uxtb	r3, r3
 8005e94:	005b      	lsls	r3, r3, #1
 8005e96:	6879      	ldr	r1, [r7, #4]
 8005e98:	fa01 f303 	lsl.w	r3, r1, r3
 8005e9c:	431a      	orrs	r2, r3
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	601a      	str	r2, [r3, #0]
}
 8005ea2:	bf00      	nop
 8005ea4:	372c      	adds	r7, #44	; 0x2c
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eac:	4770      	bx	lr

08005eae <LL_GPIO_SetPinOutputType>:
{
 8005eae:	b480      	push	{r7}
 8005eb0:	b085      	sub	sp, #20
 8005eb2:	af00      	add	r7, sp, #0
 8005eb4:	60f8      	str	r0, [r7, #12]
 8005eb6:	60b9      	str	r1, [r7, #8]
 8005eb8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	685a      	ldr	r2, [r3, #4]
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	43db      	mvns	r3, r3
 8005ec2:	401a      	ands	r2, r3
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	6879      	ldr	r1, [r7, #4]
 8005ec8:	fb01 f303 	mul.w	r3, r1, r3
 8005ecc:	431a      	orrs	r2, r3
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	605a      	str	r2, [r3, #4]
}
 8005ed2:	bf00      	nop
 8005ed4:	3714      	adds	r7, #20
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005edc:	4770      	bx	lr

08005ede <LL_GPIO_SetPinSpeed>:
{
 8005ede:	b480      	push	{r7}
 8005ee0:	b08b      	sub	sp, #44	; 0x2c
 8005ee2:	af00      	add	r7, sp, #0
 8005ee4:	60f8      	str	r0, [r7, #12]
 8005ee6:	60b9      	str	r1, [r7, #8]
 8005ee8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	689a      	ldr	r2, [r3, #8]
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	fa93 f3a3 	rbit	r3, r3
 8005ef8:	613b      	str	r3, [r7, #16]
  return result;
 8005efa:	693b      	ldr	r3, [r7, #16]
 8005efc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005efe:	69bb      	ldr	r3, [r7, #24]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d101      	bne.n	8005f08 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8005f04:	2320      	movs	r3, #32
 8005f06:	e003      	b.n	8005f10 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8005f08:	69bb      	ldr	r3, [r7, #24]
 8005f0a:	fab3 f383 	clz	r3, r3
 8005f0e:	b2db      	uxtb	r3, r3
 8005f10:	005b      	lsls	r3, r3, #1
 8005f12:	2103      	movs	r1, #3
 8005f14:	fa01 f303 	lsl.w	r3, r1, r3
 8005f18:	43db      	mvns	r3, r3
 8005f1a:	401a      	ands	r2, r3
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f20:	6a3b      	ldr	r3, [r7, #32]
 8005f22:	fa93 f3a3 	rbit	r3, r3
 8005f26:	61fb      	str	r3, [r7, #28]
  return result;
 8005f28:	69fb      	ldr	r3, [r7, #28]
 8005f2a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8005f2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d101      	bne.n	8005f36 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8005f32:	2320      	movs	r3, #32
 8005f34:	e003      	b.n	8005f3e <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8005f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f38:	fab3 f383 	clz	r3, r3
 8005f3c:	b2db      	uxtb	r3, r3
 8005f3e:	005b      	lsls	r3, r3, #1
 8005f40:	6879      	ldr	r1, [r7, #4]
 8005f42:	fa01 f303 	lsl.w	r3, r1, r3
 8005f46:	431a      	orrs	r2, r3
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	609a      	str	r2, [r3, #8]
}
 8005f4c:	bf00      	nop
 8005f4e:	372c      	adds	r7, #44	; 0x2c
 8005f50:	46bd      	mov	sp, r7
 8005f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f56:	4770      	bx	lr

08005f58 <LL_GPIO_SetPinPull>:
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b08b      	sub	sp, #44	; 0x2c
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	60f8      	str	r0, [r7, #12]
 8005f60:	60b9      	str	r1, [r7, #8]
 8005f62:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	68da      	ldr	r2, [r3, #12]
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f6c:	697b      	ldr	r3, [r7, #20]
 8005f6e:	fa93 f3a3 	rbit	r3, r3
 8005f72:	613b      	str	r3, [r7, #16]
  return result;
 8005f74:	693b      	ldr	r3, [r7, #16]
 8005f76:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005f78:	69bb      	ldr	r3, [r7, #24]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d101      	bne.n	8005f82 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8005f7e:	2320      	movs	r3, #32
 8005f80:	e003      	b.n	8005f8a <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8005f82:	69bb      	ldr	r3, [r7, #24]
 8005f84:	fab3 f383 	clz	r3, r3
 8005f88:	b2db      	uxtb	r3, r3
 8005f8a:	005b      	lsls	r3, r3, #1
 8005f8c:	2103      	movs	r1, #3
 8005f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8005f92:	43db      	mvns	r3, r3
 8005f94:	401a      	ands	r2, r3
 8005f96:	68bb      	ldr	r3, [r7, #8]
 8005f98:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f9a:	6a3b      	ldr	r3, [r7, #32]
 8005f9c:	fa93 f3a3 	rbit	r3, r3
 8005fa0:	61fb      	str	r3, [r7, #28]
  return result;
 8005fa2:	69fb      	ldr	r3, [r7, #28]
 8005fa4:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8005fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d101      	bne.n	8005fb0 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8005fac:	2320      	movs	r3, #32
 8005fae:	e003      	b.n	8005fb8 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8005fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fb2:	fab3 f383 	clz	r3, r3
 8005fb6:	b2db      	uxtb	r3, r3
 8005fb8:	005b      	lsls	r3, r3, #1
 8005fba:	6879      	ldr	r1, [r7, #4]
 8005fbc:	fa01 f303 	lsl.w	r3, r1, r3
 8005fc0:	431a      	orrs	r2, r3
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	60da      	str	r2, [r3, #12]
}
 8005fc6:	bf00      	nop
 8005fc8:	372c      	adds	r7, #44	; 0x2c
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd0:	4770      	bx	lr

08005fd2 <LL_GPIO_SetAFPin_0_7>:
{
 8005fd2:	b480      	push	{r7}
 8005fd4:	b08b      	sub	sp, #44	; 0x2c
 8005fd6:	af00      	add	r7, sp, #0
 8005fd8:	60f8      	str	r0, [r7, #12]
 8005fda:	60b9      	str	r1, [r7, #8]
 8005fdc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	6a1a      	ldr	r2, [r3, #32]
 8005fe2:	68bb      	ldr	r3, [r7, #8]
 8005fe4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	fa93 f3a3 	rbit	r3, r3
 8005fec:	613b      	str	r3, [r7, #16]
  return result;
 8005fee:	693b      	ldr	r3, [r7, #16]
 8005ff0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005ff2:	69bb      	ldr	r3, [r7, #24]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d101      	bne.n	8005ffc <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8005ff8:	2320      	movs	r3, #32
 8005ffa:	e003      	b.n	8006004 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8005ffc:	69bb      	ldr	r3, [r7, #24]
 8005ffe:	fab3 f383 	clz	r3, r3
 8006002:	b2db      	uxtb	r3, r3
 8006004:	009b      	lsls	r3, r3, #2
 8006006:	210f      	movs	r1, #15
 8006008:	fa01 f303 	lsl.w	r3, r1, r3
 800600c:	43db      	mvns	r3, r3
 800600e:	401a      	ands	r2, r3
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006014:	6a3b      	ldr	r3, [r7, #32]
 8006016:	fa93 f3a3 	rbit	r3, r3
 800601a:	61fb      	str	r3, [r7, #28]
  return result;
 800601c:	69fb      	ldr	r3, [r7, #28]
 800601e:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8006020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006022:	2b00      	cmp	r3, #0
 8006024:	d101      	bne.n	800602a <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8006026:	2320      	movs	r3, #32
 8006028:	e003      	b.n	8006032 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800602a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800602c:	fab3 f383 	clz	r3, r3
 8006030:	b2db      	uxtb	r3, r3
 8006032:	009b      	lsls	r3, r3, #2
 8006034:	6879      	ldr	r1, [r7, #4]
 8006036:	fa01 f303 	lsl.w	r3, r1, r3
 800603a:	431a      	orrs	r2, r3
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	621a      	str	r2, [r3, #32]
}
 8006040:	bf00      	nop
 8006042:	372c      	adds	r7, #44	; 0x2c
 8006044:	46bd      	mov	sp, r7
 8006046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604a:	4770      	bx	lr

0800604c <LL_GPIO_SetAFPin_8_15>:
{
 800604c:	b480      	push	{r7}
 800604e:	b08b      	sub	sp, #44	; 0x2c
 8006050:	af00      	add	r7, sp, #0
 8006052:	60f8      	str	r0, [r7, #12]
 8006054:	60b9      	str	r1, [r7, #8]
 8006056:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	0a1b      	lsrs	r3, r3, #8
 8006060:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006062:	697b      	ldr	r3, [r7, #20]
 8006064:	fa93 f3a3 	rbit	r3, r3
 8006068:	613b      	str	r3, [r7, #16]
  return result;
 800606a:	693b      	ldr	r3, [r7, #16]
 800606c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800606e:	69bb      	ldr	r3, [r7, #24]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d101      	bne.n	8006078 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8006074:	2320      	movs	r3, #32
 8006076:	e003      	b.n	8006080 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8006078:	69bb      	ldr	r3, [r7, #24]
 800607a:	fab3 f383 	clz	r3, r3
 800607e:	b2db      	uxtb	r3, r3
 8006080:	009b      	lsls	r3, r3, #2
 8006082:	210f      	movs	r1, #15
 8006084:	fa01 f303 	lsl.w	r3, r1, r3
 8006088:	43db      	mvns	r3, r3
 800608a:	401a      	ands	r2, r3
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	0a1b      	lsrs	r3, r3, #8
 8006090:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006092:	6a3b      	ldr	r3, [r7, #32]
 8006094:	fa93 f3a3 	rbit	r3, r3
 8006098:	61fb      	str	r3, [r7, #28]
  return result;
 800609a:	69fb      	ldr	r3, [r7, #28]
 800609c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800609e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d101      	bne.n	80060a8 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 80060a4:	2320      	movs	r3, #32
 80060a6:	e003      	b.n	80060b0 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 80060a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060aa:	fab3 f383 	clz	r3, r3
 80060ae:	b2db      	uxtb	r3, r3
 80060b0:	009b      	lsls	r3, r3, #2
 80060b2:	6879      	ldr	r1, [r7, #4]
 80060b4:	fa01 f303 	lsl.w	r3, r1, r3
 80060b8:	431a      	orrs	r2, r3
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	625a      	str	r2, [r3, #36]	; 0x24
}
 80060be:	bf00      	nop
 80060c0:	372c      	adds	r7, #44	; 0x2c
 80060c2:	46bd      	mov	sp, r7
 80060c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c8:	4770      	bx	lr

080060ca <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80060ca:	b580      	push	{r7, lr}
 80060cc:	b088      	sub	sp, #32
 80060ce:	af00      	add	r7, sp, #0
 80060d0:	6078      	str	r0, [r7, #4]
 80060d2:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060da:	693b      	ldr	r3, [r7, #16]
 80060dc:	fa93 f3a3 	rbit	r3, r3
 80060e0:	60fb      	str	r3, [r7, #12]
  return result;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80060e6:	697b      	ldr	r3, [r7, #20]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d101      	bne.n	80060f0 <LL_GPIO_Init+0x26>
    return 32U;
 80060ec:	2320      	movs	r3, #32
 80060ee:	e003      	b.n	80060f8 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	fab3 f383 	clz	r3, r3
 80060f6:	b2db      	uxtb	r3, r3
 80060f8:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80060fa:	e048      	b.n	800618e <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	681a      	ldr	r2, [r3, #0]
 8006100:	2101      	movs	r1, #1
 8006102:	69fb      	ldr	r3, [r7, #28]
 8006104:	fa01 f303 	lsl.w	r3, r1, r3
 8006108:	4013      	ands	r3, r2
 800610a:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 800610c:	69bb      	ldr	r3, [r7, #24]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d03a      	beq.n	8006188 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	685b      	ldr	r3, [r3, #4]
 8006116:	2b01      	cmp	r3, #1
 8006118:	d003      	beq.n	8006122 <LL_GPIO_Init+0x58>
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	685b      	ldr	r3, [r3, #4]
 800611e:	2b02      	cmp	r3, #2
 8006120:	d10e      	bne.n	8006140 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	689b      	ldr	r3, [r3, #8]
 8006126:	461a      	mov	r2, r3
 8006128:	69b9      	ldr	r1, [r7, #24]
 800612a:	6878      	ldr	r0, [r7, #4]
 800612c:	f7ff fed7 	bl	8005ede <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	6819      	ldr	r1, [r3, #0]
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	68db      	ldr	r3, [r3, #12]
 8006138:	461a      	mov	r2, r3
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	f7ff feb7 	bl	8005eae <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	691b      	ldr	r3, [r3, #16]
 8006144:	461a      	mov	r2, r3
 8006146:	69b9      	ldr	r1, [r7, #24]
 8006148:	6878      	ldr	r0, [r7, #4]
 800614a:	f7ff ff05 	bl	8005f58 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	685b      	ldr	r3, [r3, #4]
 8006152:	2b02      	cmp	r3, #2
 8006154:	d111      	bne.n	800617a <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8006156:	69bb      	ldr	r3, [r7, #24]
 8006158:	2bff      	cmp	r3, #255	; 0xff
 800615a:	d807      	bhi.n	800616c <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	695b      	ldr	r3, [r3, #20]
 8006160:	461a      	mov	r2, r3
 8006162:	69b9      	ldr	r1, [r7, #24]
 8006164:	6878      	ldr	r0, [r7, #4]
 8006166:	f7ff ff34 	bl	8005fd2 <LL_GPIO_SetAFPin_0_7>
 800616a:	e006      	b.n	800617a <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	695b      	ldr	r3, [r3, #20]
 8006170:	461a      	mov	r2, r3
 8006172:	69b9      	ldr	r1, [r7, #24]
 8006174:	6878      	ldr	r0, [r7, #4]
 8006176:	f7ff ff69 	bl	800604c <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	461a      	mov	r2, r3
 8006180:	69b9      	ldr	r1, [r7, #24]
 8006182:	6878      	ldr	r0, [r7, #4]
 8006184:	f7ff fe56 	bl	8005e34 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8006188:	69fb      	ldr	r3, [r7, #28]
 800618a:	3301      	adds	r3, #1
 800618c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	681a      	ldr	r2, [r3, #0]
 8006192:	69fb      	ldr	r3, [r7, #28]
 8006194:	fa22 f303 	lsr.w	r3, r2, r3
 8006198:	2b00      	cmp	r3, #0
 800619a:	d1af      	bne.n	80060fc <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 800619c:	2300      	movs	r3, #0
}
 800619e:	4618      	mov	r0, r3
 80061a0:	3720      	adds	r7, #32
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bd80      	pop	{r7, pc}
	...

080061a8 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80061a8:	b480      	push	{r7}
 80061aa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80061ac:	4b07      	ldr	r3, [pc, #28]	; (80061cc <LL_RCC_HSI_IsReady+0x24>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061b8:	d101      	bne.n	80061be <LL_RCC_HSI_IsReady+0x16>
 80061ba:	2301      	movs	r3, #1
 80061bc:	e000      	b.n	80061c0 <LL_RCC_HSI_IsReady+0x18>
 80061be:	2300      	movs	r3, #0
}
 80061c0:	4618      	mov	r0, r3
 80061c2:	46bd      	mov	sp, r7
 80061c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c8:	4770      	bx	lr
 80061ca:	bf00      	nop
 80061cc:	40021000 	.word	0x40021000

080061d0 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 80061d0:	b480      	push	{r7}
 80061d2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80061d4:	4b07      	ldr	r3, [pc, #28]	; (80061f4 <LL_RCC_LSE_IsReady+0x24>)
 80061d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061da:	f003 0302 	and.w	r3, r3, #2
 80061de:	2b02      	cmp	r3, #2
 80061e0:	d101      	bne.n	80061e6 <LL_RCC_LSE_IsReady+0x16>
 80061e2:	2301      	movs	r3, #1
 80061e4:	e000      	b.n	80061e8 <LL_RCC_LSE_IsReady+0x18>
 80061e6:	2300      	movs	r3, #0
}
 80061e8:	4618      	mov	r0, r3
 80061ea:	46bd      	mov	sp, r7
 80061ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f0:	4770      	bx	lr
 80061f2:	bf00      	nop
 80061f4:	40021000 	.word	0x40021000

080061f8 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80061f8:	b480      	push	{r7}
 80061fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80061fc:	4b04      	ldr	r3, [pc, #16]	; (8006210 <LL_RCC_GetSysClkSource+0x18>)
 80061fe:	689b      	ldr	r3, [r3, #8]
 8006200:	f003 030c 	and.w	r3, r3, #12
}
 8006204:	4618      	mov	r0, r3
 8006206:	46bd      	mov	sp, r7
 8006208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620c:	4770      	bx	lr
 800620e:	bf00      	nop
 8006210:	40021000 	.word	0x40021000

08006214 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8006214:	b480      	push	{r7}
 8006216:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8006218:	4b04      	ldr	r3, [pc, #16]	; (800622c <LL_RCC_GetAHBPrescaler+0x18>)
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8006220:	4618      	mov	r0, r3
 8006222:	46bd      	mov	sp, r7
 8006224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006228:	4770      	bx	lr
 800622a:	bf00      	nop
 800622c:	40021000 	.word	0x40021000

08006230 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8006230:	b480      	push	{r7}
 8006232:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8006234:	4b04      	ldr	r3, [pc, #16]	; (8006248 <LL_RCC_GetAPB1Prescaler+0x18>)
 8006236:	689b      	ldr	r3, [r3, #8]
 8006238:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 800623c:	4618      	mov	r0, r3
 800623e:	46bd      	mov	sp, r7
 8006240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006244:	4770      	bx	lr
 8006246:	bf00      	nop
 8006248:	40021000 	.word	0x40021000

0800624c <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 800624c:	b480      	push	{r7}
 800624e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8006250:	4b04      	ldr	r3, [pc, #16]	; (8006264 <LL_RCC_GetAPB2Prescaler+0x18>)
 8006252:	689b      	ldr	r3, [r3, #8]
 8006254:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8006258:	4618      	mov	r0, r3
 800625a:	46bd      	mov	sp, r7
 800625c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006260:	4770      	bx	lr
 8006262:	bf00      	nop
 8006264:	40021000 	.word	0x40021000

08006268 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8006268:	b480      	push	{r7}
 800626a:	b083      	sub	sp, #12
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8006270:	4b06      	ldr	r3, [pc, #24]	; (800628c <LL_RCC_GetUSARTClockSource+0x24>)
 8006272:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	401a      	ands	r2, r3
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	041b      	lsls	r3, r3, #16
 800627e:	4313      	orrs	r3, r2
}
 8006280:	4618      	mov	r0, r3
 8006282:	370c      	adds	r7, #12
 8006284:	46bd      	mov	sp, r7
 8006286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628a:	4770      	bx	lr
 800628c:	40021000 	.word	0x40021000

08006290 <LL_RCC_GetUARTClockSource>:
  *         @arg @ref LL_RCC_UART5_CLKSOURCE_LSE (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)
{
 8006290:	b480      	push	{r7}
 8006292:	b083      	sub	sp, #12
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 8006298:	4b06      	ldr	r3, [pc, #24]	; (80062b4 <LL_RCC_GetUARTClockSource+0x24>)
 800629a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	401a      	ands	r2, r3
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	041b      	lsls	r3, r3, #16
 80062a6:	4313      	orrs	r3, r2
}
 80062a8:	4618      	mov	r0, r3
 80062aa:	370c      	adds	r7, #12
 80062ac:	46bd      	mov	sp, r7
 80062ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b2:	4770      	bx	lr
 80062b4:	40021000 	.word	0x40021000

080062b8 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80062b8:	b480      	push	{r7}
 80062ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80062bc:	4b04      	ldr	r3, [pc, #16]	; (80062d0 <LL_RCC_PLL_GetMainSource+0x18>)
 80062be:	68db      	ldr	r3, [r3, #12]
 80062c0:	f003 0303 	and.w	r3, r3, #3
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	46bd      	mov	sp, r7
 80062c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062cc:	4770      	bx	lr
 80062ce:	bf00      	nop
 80062d0:	40021000 	.word	0x40021000

080062d4 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between Min_Data = 8 and Max_Data = 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80062d4:	b480      	push	{r7}
 80062d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80062d8:	4b04      	ldr	r3, [pc, #16]	; (80062ec <LL_RCC_PLL_GetN+0x18>)
 80062da:	68db      	ldr	r3, [r3, #12]
 80062dc:	0a1b      	lsrs	r3, r3, #8
 80062de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 80062e2:	4618      	mov	r0, r3
 80062e4:	46bd      	mov	sp, r7
 80062e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ea:	4770      	bx	lr
 80062ec:	40021000 	.word	0x40021000

080062f0 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_4
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80062f0:	b480      	push	{r7}
 80062f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80062f4:	4b04      	ldr	r3, [pc, #16]	; (8006308 <LL_RCC_PLL_GetR+0x18>)
 80062f6:	68db      	ldr	r3, [r3, #12]
 80062f8:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 80062fc:	4618      	mov	r0, r3
 80062fe:	46bd      	mov	sp, r7
 8006300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006304:	4770      	bx	lr
 8006306:	bf00      	nop
 8006308:	40021000 	.word	0x40021000

0800630c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_14
  *         @arg @ref LL_RCC_PLLM_DIV_15
  *         @arg @ref LL_RCC_PLLM_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800630c:	b480      	push	{r7}
 800630e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006310:	4b04      	ldr	r3, [pc, #16]	; (8006324 <LL_RCC_PLL_GetDivider+0x18>)
 8006312:	68db      	ldr	r3, [r3, #12]
 8006314:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8006318:	4618      	mov	r0, r3
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr
 8006322:	bf00      	nop
 8006324:	40021000 	.word	0x40021000

08006328 <LL_RCC_GetUSARTClockFreq>:
  *
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b084      	sub	sp, #16
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8006330:	2300      	movs	r3, #0
 8006332:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2b03      	cmp	r3, #3
 8006338:	d132      	bne.n	80063a0 <LL_RCC_GetUSARTClockFreq+0x78>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800633a:	6878      	ldr	r0, [r7, #4]
 800633c:	f7ff ff94 	bl	8006268 <LL_RCC_GetUSARTClockSource>
 8006340:	4603      	mov	r3, r0
 8006342:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 8006346:	d016      	beq.n	8006376 <LL_RCC_GetUSARTClockFreq+0x4e>
 8006348:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 800634c:	d81c      	bhi.n	8006388 <LL_RCC_GetUSARTClockFreq+0x60>
 800634e:	4a52      	ldr	r2, [pc, #328]	; (8006498 <LL_RCC_GetUSARTClockFreq+0x170>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d003      	beq.n	800635c <LL_RCC_GetUSARTClockFreq+0x34>
 8006354:	4a51      	ldr	r2, [pc, #324]	; (800649c <LL_RCC_GetUSARTClockFreq+0x174>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d004      	beq.n	8006364 <LL_RCC_GetUSARTClockFreq+0x3c>
 800635a:	e015      	b.n	8006388 <LL_RCC_GetUSARTClockFreq+0x60>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800635c:	f000 f934 	bl	80065c8 <RCC_GetSystemClockFreq>
 8006360:	60f8      	str	r0, [r7, #12]
        break;
 8006362:	e094      	b.n	800648e <LL_RCC_GetUSARTClockFreq+0x166>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8006364:	f7ff ff20 	bl	80061a8 <LL_RCC_HSI_IsReady>
 8006368:	4603      	mov	r3, r0
 800636a:	2b00      	cmp	r3, #0
 800636c:	f000 8082 	beq.w	8006474 <LL_RCC_GetUSARTClockFreq+0x14c>
        {
          usart_frequency = HSI_VALUE;
 8006370:	4b4b      	ldr	r3, [pc, #300]	; (80064a0 <LL_RCC_GetUSARTClockFreq+0x178>)
 8006372:	60fb      	str	r3, [r7, #12]
        }
        break;
 8006374:	e07e      	b.n	8006474 <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8006376:	f7ff ff2b 	bl	80061d0 <LL_RCC_LSE_IsReady>
 800637a:	4603      	mov	r3, r0
 800637c:	2b00      	cmp	r3, #0
 800637e:	d07b      	beq.n	8006478 <LL_RCC_GetUSARTClockFreq+0x150>
        {
          usart_frequency = LSE_VALUE;
 8006380:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006384:	60fb      	str	r3, [r7, #12]
        }
        break;
 8006386:	e077      	b.n	8006478 <LL_RCC_GetUSARTClockFreq+0x150>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8006388:	f000 f91e 	bl	80065c8 <RCC_GetSystemClockFreq>
 800638c:	4603      	mov	r3, r0
 800638e:	4618      	mov	r0, r3
 8006390:	f000 f940 	bl	8006614 <RCC_GetHCLKClockFreq>
 8006394:	4603      	mov	r3, r0
 8006396:	4618      	mov	r0, r3
 8006398:	f000 f96a 	bl	8006670 <RCC_GetPCLK2ClockFreq>
 800639c:	60f8      	str	r0, [r7, #12]
        break;
 800639e:	e076      	b.n	800648e <LL_RCC_GetUSARTClockFreq+0x166>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2b0c      	cmp	r3, #12
 80063a4:	d131      	bne.n	800640a <LL_RCC_GetUSARTClockFreq+0xe2>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80063a6:	6878      	ldr	r0, [r7, #4]
 80063a8:	f7ff ff5e 	bl	8006268 <LL_RCC_GetUSARTClockSource>
 80063ac:	4603      	mov	r3, r0
 80063ae:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 80063b2:	d015      	beq.n	80063e0 <LL_RCC_GetUSARTClockFreq+0xb8>
 80063b4:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 80063b8:	d81b      	bhi.n	80063f2 <LL_RCC_GetUSARTClockFreq+0xca>
 80063ba:	4a3a      	ldr	r2, [pc, #232]	; (80064a4 <LL_RCC_GetUSARTClockFreq+0x17c>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d003      	beq.n	80063c8 <LL_RCC_GetUSARTClockFreq+0xa0>
 80063c0:	4a39      	ldr	r2, [pc, #228]	; (80064a8 <LL_RCC_GetUSARTClockFreq+0x180>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d004      	beq.n	80063d0 <LL_RCC_GetUSARTClockFreq+0xa8>
 80063c6:	e014      	b.n	80063f2 <LL_RCC_GetUSARTClockFreq+0xca>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 80063c8:	f000 f8fe 	bl	80065c8 <RCC_GetSystemClockFreq>
 80063cc:	60f8      	str	r0, [r7, #12]
        break;
 80063ce:	e05e      	b.n	800648e <LL_RCC_GetUSARTClockFreq+0x166>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 80063d0:	f7ff feea 	bl	80061a8 <LL_RCC_HSI_IsReady>
 80063d4:	4603      	mov	r3, r0
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d050      	beq.n	800647c <LL_RCC_GetUSARTClockFreq+0x154>
        {
          usart_frequency = HSI_VALUE;
 80063da:	4b31      	ldr	r3, [pc, #196]	; (80064a0 <LL_RCC_GetUSARTClockFreq+0x178>)
 80063dc:	60fb      	str	r3, [r7, #12]
        }
        break;
 80063de:	e04d      	b.n	800647c <LL_RCC_GetUSARTClockFreq+0x154>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 80063e0:	f7ff fef6 	bl	80061d0 <LL_RCC_LSE_IsReady>
 80063e4:	4603      	mov	r3, r0
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d04a      	beq.n	8006480 <LL_RCC_GetUSARTClockFreq+0x158>
        {
          usart_frequency = LSE_VALUE;
 80063ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80063ee:	60fb      	str	r3, [r7, #12]
        }
        break;
 80063f0:	e046      	b.n	8006480 <LL_RCC_GetUSARTClockFreq+0x158>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80063f2:	f000 f8e9 	bl	80065c8 <RCC_GetSystemClockFreq>
 80063f6:	4603      	mov	r3, r0
 80063f8:	4618      	mov	r0, r3
 80063fa:	f000 f90b 	bl	8006614 <RCC_GetHCLKClockFreq>
 80063fe:	4603      	mov	r3, r0
 8006400:	4618      	mov	r0, r3
 8006402:	f000 f91f 	bl	8006644 <RCC_GetPCLK1ClockFreq>
 8006406:	60f8      	str	r0, [r7, #12]
        break;
 8006408:	e041      	b.n	800648e <LL_RCC_GetUSARTClockFreq+0x166>
    }
  }
  else
  {
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2b30      	cmp	r3, #48	; 0x30
 800640e:	d139      	bne.n	8006484 <LL_RCC_GetUSARTClockFreq+0x15c>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8006410:	6878      	ldr	r0, [r7, #4]
 8006412:	f7ff ff29 	bl	8006268 <LL_RCC_GetUSARTClockSource>
 8006416:	4603      	mov	r3, r0
 8006418:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 800641c:	d015      	beq.n	800644a <LL_RCC_GetUSARTClockFreq+0x122>
 800641e:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 8006422:	d81b      	bhi.n	800645c <LL_RCC_GetUSARTClockFreq+0x134>
 8006424:	4a21      	ldr	r2, [pc, #132]	; (80064ac <LL_RCC_GetUSARTClockFreq+0x184>)
 8006426:	4293      	cmp	r3, r2
 8006428:	d003      	beq.n	8006432 <LL_RCC_GetUSARTClockFreq+0x10a>
 800642a:	4a21      	ldr	r2, [pc, #132]	; (80064b0 <LL_RCC_GetUSARTClockFreq+0x188>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d004      	beq.n	800643a <LL_RCC_GetUSARTClockFreq+0x112>
 8006430:	e014      	b.n	800645c <LL_RCC_GetUSARTClockFreq+0x134>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 8006432:	f000 f8c9 	bl	80065c8 <RCC_GetSystemClockFreq>
 8006436:	60f8      	str	r0, [r7, #12]
          break;
 8006438:	e029      	b.n	800648e <LL_RCC_GetUSARTClockFreq+0x166>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 800643a:	f7ff feb5 	bl	80061a8 <LL_RCC_HSI_IsReady>
 800643e:	4603      	mov	r3, r0
 8006440:	2b00      	cmp	r3, #0
 8006442:	d021      	beq.n	8006488 <LL_RCC_GetUSARTClockFreq+0x160>
          {
            usart_frequency = HSI_VALUE;
 8006444:	4b16      	ldr	r3, [pc, #88]	; (80064a0 <LL_RCC_GetUSARTClockFreq+0x178>)
 8006446:	60fb      	str	r3, [r7, #12]
          }
          break;
 8006448:	e01e      	b.n	8006488 <LL_RCC_GetUSARTClockFreq+0x160>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 800644a:	f7ff fec1 	bl	80061d0 <LL_RCC_LSE_IsReady>
 800644e:	4603      	mov	r3, r0
 8006450:	2b00      	cmp	r3, #0
 8006452:	d01b      	beq.n	800648c <LL_RCC_GetUSARTClockFreq+0x164>
          {
            usart_frequency = LSE_VALUE;
 8006454:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006458:	60fb      	str	r3, [r7, #12]
          }
          break;
 800645a:	e017      	b.n	800648c <LL_RCC_GetUSARTClockFreq+0x164>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800645c:	f000 f8b4 	bl	80065c8 <RCC_GetSystemClockFreq>
 8006460:	4603      	mov	r3, r0
 8006462:	4618      	mov	r0, r3
 8006464:	f000 f8d6 	bl	8006614 <RCC_GetHCLKClockFreq>
 8006468:	4603      	mov	r3, r0
 800646a:	4618      	mov	r0, r3
 800646c:	f000 f8ea 	bl	8006644 <RCC_GetPCLK1ClockFreq>
 8006470:	60f8      	str	r0, [r7, #12]
          break;
 8006472:	e00c      	b.n	800648e <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8006474:	bf00      	nop
 8006476:	e00a      	b.n	800648e <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8006478:	bf00      	nop
 800647a:	e008      	b.n	800648e <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 800647c:	bf00      	nop
 800647e:	e006      	b.n	800648e <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8006480:	bf00      	nop
 8006482:	e004      	b.n	800648e <LL_RCC_GetUSARTClockFreq+0x166>
      }
    }
 8006484:	bf00      	nop
 8006486:	e002      	b.n	800648e <LL_RCC_GetUSARTClockFreq+0x166>
          break;
 8006488:	bf00      	nop
 800648a:	e000      	b.n	800648e <LL_RCC_GetUSARTClockFreq+0x166>
          break;
 800648c:	bf00      	nop
  }
  return usart_frequency;
 800648e:	68fb      	ldr	r3, [r7, #12]
}
 8006490:	4618      	mov	r0, r3
 8006492:	3710      	adds	r7, #16
 8006494:	46bd      	mov	sp, r7
 8006496:	bd80      	pop	{r7, pc}
 8006498:	00030001 	.word	0x00030001
 800649c:	00030002 	.word	0x00030002
 80064a0:	00f42400 	.word	0x00f42400
 80064a4:	000c0004 	.word	0x000c0004
 80064a8:	000c0008 	.word	0x000c0008
 80064ac:	00300010 	.word	0x00300010
 80064b0:	00300020 	.word	0x00300020

080064b4 <LL_RCC_GetUARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b084      	sub	sp, #16
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80064bc:	2300      	movs	r3, #0
 80064be:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2bc0      	cmp	r3, #192	; 0xc0
 80064c4:	d131      	bne.n	800652a <LL_RCC_GetUARTClockFreq+0x76>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 80064c6:	6878      	ldr	r0, [r7, #4]
 80064c8:	f7ff fee2 	bl	8006290 <LL_RCC_GetUARTClockSource>
 80064cc:	4603      	mov	r3, r0
 80064ce:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 80064d2:	d015      	beq.n	8006500 <LL_RCC_GetUARTClockFreq+0x4c>
 80064d4:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 80064d8:	d81b      	bhi.n	8006512 <LL_RCC_GetUARTClockFreq+0x5e>
 80064da:	4a36      	ldr	r2, [pc, #216]	; (80065b4 <LL_RCC_GetUARTClockFreq+0x100>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d003      	beq.n	80064e8 <LL_RCC_GetUARTClockFreq+0x34>
 80064e0:	4a35      	ldr	r2, [pc, #212]	; (80065b8 <LL_RCC_GetUARTClockFreq+0x104>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d004      	beq.n	80064f0 <LL_RCC_GetUARTClockFreq+0x3c>
 80064e6:	e014      	b.n	8006512 <LL_RCC_GetUARTClockFreq+0x5e>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 80064e8:	f000 f86e 	bl	80065c8 <RCC_GetSystemClockFreq>
 80064ec:	60f8      	str	r0, [r7, #12]
        break;
 80064ee:	e021      	b.n	8006534 <LL_RCC_GetUARTClockFreq+0x80>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 80064f0:	f7ff fe5a 	bl	80061a8 <LL_RCC_HSI_IsReady>
 80064f4:	4603      	mov	r3, r0
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d019      	beq.n	800652e <LL_RCC_GetUARTClockFreq+0x7a>
        {
          uart_frequency = HSI_VALUE;
 80064fa:	4b30      	ldr	r3, [pc, #192]	; (80065bc <LL_RCC_GetUARTClockFreq+0x108>)
 80064fc:	60fb      	str	r3, [r7, #12]
        }
        break;
 80064fe:	e016      	b.n	800652e <LL_RCC_GetUARTClockFreq+0x7a>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8006500:	f7ff fe66 	bl	80061d0 <LL_RCC_LSE_IsReady>
 8006504:	4603      	mov	r3, r0
 8006506:	2b00      	cmp	r3, #0
 8006508:	d013      	beq.n	8006532 <LL_RCC_GetUARTClockFreq+0x7e>
        {
          uart_frequency = LSE_VALUE;
 800650a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800650e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8006510:	e00f      	b.n	8006532 <LL_RCC_GetUARTClockFreq+0x7e>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8006512:	f000 f859 	bl	80065c8 <RCC_GetSystemClockFreq>
 8006516:	4603      	mov	r3, r0
 8006518:	4618      	mov	r0, r3
 800651a:	f000 f87b 	bl	8006614 <RCC_GetHCLKClockFreq>
 800651e:	4603      	mov	r3, r0
 8006520:	4618      	mov	r0, r3
 8006522:	f000 f88f 	bl	8006644 <RCC_GetPCLK1ClockFreq>
 8006526:	60f8      	str	r0, [r7, #12]
        break;
 8006528:	e004      	b.n	8006534 <LL_RCC_GetUARTClockFreq+0x80>
    }
  }
 800652a:	bf00      	nop
 800652c:	e002      	b.n	8006534 <LL_RCC_GetUARTClockFreq+0x80>
        break;
 800652e:	bf00      	nop
 8006530:	e000      	b.n	8006534 <LL_RCC_GetUARTClockFreq+0x80>
        break;
 8006532:	bf00      	nop

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800653a:	d131      	bne.n	80065a0 <LL_RCC_GetUARTClockFreq+0xec>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800653c:	6878      	ldr	r0, [r7, #4]
 800653e:	f7ff fea7 	bl	8006290 <LL_RCC_GetUARTClockSource>
 8006542:	4603      	mov	r3, r0
 8006544:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 8006548:	d015      	beq.n	8006576 <LL_RCC_GetUARTClockFreq+0xc2>
 800654a:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 800654e:	d81b      	bhi.n	8006588 <LL_RCC_GetUARTClockFreq+0xd4>
 8006550:	4a1b      	ldr	r2, [pc, #108]	; (80065c0 <LL_RCC_GetUARTClockFreq+0x10c>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d003      	beq.n	800655e <LL_RCC_GetUARTClockFreq+0xaa>
 8006556:	4a1b      	ldr	r2, [pc, #108]	; (80065c4 <LL_RCC_GetUARTClockFreq+0x110>)
 8006558:	4293      	cmp	r3, r2
 800655a:	d004      	beq.n	8006566 <LL_RCC_GetUARTClockFreq+0xb2>
 800655c:	e014      	b.n	8006588 <LL_RCC_GetUARTClockFreq+0xd4>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 800655e:	f000 f833 	bl	80065c8 <RCC_GetSystemClockFreq>
 8006562:	60f8      	str	r0, [r7, #12]
        break;
 8006564:	e021      	b.n	80065aa <LL_RCC_GetUARTClockFreq+0xf6>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8006566:	f7ff fe1f 	bl	80061a8 <LL_RCC_HSI_IsReady>
 800656a:	4603      	mov	r3, r0
 800656c:	2b00      	cmp	r3, #0
 800656e:	d019      	beq.n	80065a4 <LL_RCC_GetUARTClockFreq+0xf0>
        {
          uart_frequency = HSI_VALUE;
 8006570:	4b12      	ldr	r3, [pc, #72]	; (80065bc <LL_RCC_GetUARTClockFreq+0x108>)
 8006572:	60fb      	str	r3, [r7, #12]
        }
        break;
 8006574:	e016      	b.n	80065a4 <LL_RCC_GetUARTClockFreq+0xf0>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8006576:	f7ff fe2b 	bl	80061d0 <LL_RCC_LSE_IsReady>
 800657a:	4603      	mov	r3, r0
 800657c:	2b00      	cmp	r3, #0
 800657e:	d013      	beq.n	80065a8 <LL_RCC_GetUARTClockFreq+0xf4>
        {
          uart_frequency = LSE_VALUE;
 8006580:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006584:	60fb      	str	r3, [r7, #12]
        }
        break;
 8006586:	e00f      	b.n	80065a8 <LL_RCC_GetUARTClockFreq+0xf4>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8006588:	f000 f81e 	bl	80065c8 <RCC_GetSystemClockFreq>
 800658c:	4603      	mov	r3, r0
 800658e:	4618      	mov	r0, r3
 8006590:	f000 f840 	bl	8006614 <RCC_GetHCLKClockFreq>
 8006594:	4603      	mov	r3, r0
 8006596:	4618      	mov	r0, r3
 8006598:	f000 f854 	bl	8006644 <RCC_GetPCLK1ClockFreq>
 800659c:	60f8      	str	r0, [r7, #12]
        break;
 800659e:	e004      	b.n	80065aa <LL_RCC_GetUARTClockFreq+0xf6>
    }
  }
 80065a0:	bf00      	nop
 80065a2:	e002      	b.n	80065aa <LL_RCC_GetUARTClockFreq+0xf6>
        break;
 80065a4:	bf00      	nop
 80065a6:	e000      	b.n	80065aa <LL_RCC_GetUARTClockFreq+0xf6>
        break;
 80065a8:	bf00      	nop
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 80065aa:	68fb      	ldr	r3, [r7, #12]
}
 80065ac:	4618      	mov	r0, r3
 80065ae:	3710      	adds	r7, #16
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bd80      	pop	{r7, pc}
 80065b4:	00c00040 	.word	0x00c00040
 80065b8:	00c00080 	.word	0x00c00080
 80065bc:	00f42400 	.word	0x00f42400
 80065c0:	03000100 	.word	0x03000100
 80065c4:	03000200 	.word	0x03000200

080065c8 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b082      	sub	sp, #8
 80065cc:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80065ce:	f7ff fe13 	bl	80061f8 <LL_RCC_GetSysClkSource>
 80065d2:	4603      	mov	r3, r0
 80065d4:	2b0c      	cmp	r3, #12
 80065d6:	d00c      	beq.n	80065f2 <RCC_GetSystemClockFreq+0x2a>
 80065d8:	2b0c      	cmp	r3, #12
 80065da:	d80e      	bhi.n	80065fa <RCC_GetSystemClockFreq+0x32>
 80065dc:	2b04      	cmp	r3, #4
 80065de:	d002      	beq.n	80065e6 <RCC_GetSystemClockFreq+0x1e>
 80065e0:	2b08      	cmp	r3, #8
 80065e2:	d003      	beq.n	80065ec <RCC_GetSystemClockFreq+0x24>
 80065e4:	e009      	b.n	80065fa <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80065e6:	4b09      	ldr	r3, [pc, #36]	; (800660c <RCC_GetSystemClockFreq+0x44>)
 80065e8:	607b      	str	r3, [r7, #4]
      break;
 80065ea:	e009      	b.n	8006600 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80065ec:	4b08      	ldr	r3, [pc, #32]	; (8006610 <RCC_GetSystemClockFreq+0x48>)
 80065ee:	607b      	str	r3, [r7, #4]
      break;
 80065f0:	e006      	b.n	8006600 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 80065f2:	f000 f853 	bl	800669c <RCC_PLL_GetFreqDomain_SYS>
 80065f6:	6078      	str	r0, [r7, #4]
      break;
 80065f8:	e002      	b.n	8006600 <RCC_GetSystemClockFreq+0x38>

    default:
      frequency = HSI_VALUE;
 80065fa:	4b04      	ldr	r3, [pc, #16]	; (800660c <RCC_GetSystemClockFreq+0x44>)
 80065fc:	607b      	str	r3, [r7, #4]
      break;
 80065fe:	bf00      	nop
  }

  return frequency;
 8006600:	687b      	ldr	r3, [r7, #4]
}
 8006602:	4618      	mov	r0, r3
 8006604:	3708      	adds	r7, #8
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}
 800660a:	bf00      	nop
 800660c:	00f42400 	.word	0x00f42400
 8006610:	007a1200 	.word	0x007a1200

08006614 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8006614:	b580      	push	{r7, lr}
 8006616:	b082      	sub	sp, #8
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800661c:	f7ff fdfa 	bl	8006214 <LL_RCC_GetAHBPrescaler>
 8006620:	4603      	mov	r3, r0
 8006622:	091b      	lsrs	r3, r3, #4
 8006624:	f003 030f 	and.w	r3, r3, #15
 8006628:	4a05      	ldr	r2, [pc, #20]	; (8006640 <RCC_GetHCLKClockFreq+0x2c>)
 800662a:	5cd3      	ldrb	r3, [r2, r3]
 800662c:	f003 031f 	and.w	r3, r3, #31
 8006630:	687a      	ldr	r2, [r7, #4]
 8006632:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006636:	4618      	mov	r0, r3
 8006638:	3708      	adds	r7, #8
 800663a:	46bd      	mov	sp, r7
 800663c:	bd80      	pop	{r7, pc}
 800663e:	bf00      	nop
 8006640:	0805bbc8 	.word	0x0805bbc8

08006644 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b082      	sub	sp, #8
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800664c:	f7ff fdf0 	bl	8006230 <LL_RCC_GetAPB1Prescaler>
 8006650:	4603      	mov	r3, r0
 8006652:	0a1b      	lsrs	r3, r3, #8
 8006654:	4a05      	ldr	r2, [pc, #20]	; (800666c <RCC_GetPCLK1ClockFreq+0x28>)
 8006656:	5cd3      	ldrb	r3, [r2, r3]
 8006658:	f003 031f 	and.w	r3, r3, #31
 800665c:	687a      	ldr	r2, [r7, #4]
 800665e:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006662:	4618      	mov	r0, r3
 8006664:	3708      	adds	r7, #8
 8006666:	46bd      	mov	sp, r7
 8006668:	bd80      	pop	{r7, pc}
 800666a:	bf00      	nop
 800666c:	0805bbd8 	.word	0x0805bbd8

08006670 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b082      	sub	sp, #8
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8006678:	f7ff fde8 	bl	800624c <LL_RCC_GetAPB2Prescaler>
 800667c:	4603      	mov	r3, r0
 800667e:	0adb      	lsrs	r3, r3, #11
 8006680:	4a05      	ldr	r2, [pc, #20]	; (8006698 <RCC_GetPCLK2ClockFreq+0x28>)
 8006682:	5cd3      	ldrb	r3, [r2, r3]
 8006684:	f003 031f 	and.w	r3, r3, #31
 8006688:	687a      	ldr	r2, [r7, #4]
 800668a:	fa22 f303 	lsr.w	r3, r2, r3
}
 800668e:	4618      	mov	r0, r3
 8006690:	3708      	adds	r7, #8
 8006692:	46bd      	mov	sp, r7
 8006694:	bd80      	pop	{r7, pc}
 8006696:	bf00      	nop
 8006698:	0805bbd8 	.word	0x0805bbd8

0800669c <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 800669c:	b590      	push	{r4, r7, lr}
 800669e:	b083      	sub	sp, #12
 80066a0:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80066a2:	f7ff fe09 	bl	80062b8 <LL_RCC_PLL_GetMainSource>
 80066a6:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	2b02      	cmp	r3, #2
 80066ac:	d003      	beq.n	80066b6 <RCC_PLL_GetFreqDomain_SYS+0x1a>
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	2b03      	cmp	r3, #3
 80066b2:	d003      	beq.n	80066bc <RCC_PLL_GetFreqDomain_SYS+0x20>
 80066b4:	e005      	b.n	80066c2 <RCC_PLL_GetFreqDomain_SYS+0x26>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80066b6:	4b11      	ldr	r3, [pc, #68]	; (80066fc <RCC_PLL_GetFreqDomain_SYS+0x60>)
 80066b8:	607b      	str	r3, [r7, #4]
      break;
 80066ba:	e005      	b.n	80066c8 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80066bc:	4b10      	ldr	r3, [pc, #64]	; (8006700 <RCC_PLL_GetFreqDomain_SYS+0x64>)
 80066be:	607b      	str	r3, [r7, #4]
      break;
 80066c0:	e002      	b.n	80066c8 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    default:
      pllinputfreq = HSI_VALUE;
 80066c2:	4b0e      	ldr	r3, [pc, #56]	; (80066fc <RCC_PLL_GetFreqDomain_SYS+0x60>)
 80066c4:	607b      	str	r3, [r7, #4]
      break;
 80066c6:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80066c8:	f7ff fe04 	bl	80062d4 <LL_RCC_PLL_GetN>
 80066cc:	4602      	mov	r2, r0
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	fb03 f402 	mul.w	r4, r3, r2
 80066d4:	f7ff fe1a 	bl	800630c <LL_RCC_PLL_GetDivider>
 80066d8:	4603      	mov	r3, r0
 80066da:	091b      	lsrs	r3, r3, #4
 80066dc:	3301      	adds	r3, #1
 80066de:	fbb4 f4f3 	udiv	r4, r4, r3
 80066e2:	f7ff fe05 	bl	80062f0 <LL_RCC_PLL_GetR>
 80066e6:	4603      	mov	r3, r0
 80066e8:	0e5b      	lsrs	r3, r3, #25
 80066ea:	3301      	adds	r3, #1
 80066ec:	005b      	lsls	r3, r3, #1
 80066ee:	fbb4 f3f3 	udiv	r3, r4, r3
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 80066f2:	4618      	mov	r0, r3
 80066f4:	370c      	adds	r7, #12
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bd90      	pop	{r4, r7, pc}
 80066fa:	bf00      	nop
 80066fc:	00f42400 	.word	0x00f42400
 8006700:	007a1200 	.word	0x007a1200

08006704 <LL_TIM_SetPrescaler>:
{
 8006704:	b480      	push	{r7}
 8006706:	b083      	sub	sp, #12
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
 800670c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	683a      	ldr	r2, [r7, #0]
 8006712:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006714:	bf00      	nop
 8006716:	370c      	adds	r7, #12
 8006718:	46bd      	mov	sp, r7
 800671a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671e:	4770      	bx	lr

08006720 <LL_TIM_SetAutoReload>:
{
 8006720:	b480      	push	{r7}
 8006722:	b083      	sub	sp, #12
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
 8006728:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	683a      	ldr	r2, [r7, #0]
 800672e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006730:	bf00      	nop
 8006732:	370c      	adds	r7, #12
 8006734:	46bd      	mov	sp, r7
 8006736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673a:	4770      	bx	lr

0800673c <LL_TIM_SetRepetitionCounter>:
{
 800673c:	b480      	push	{r7}
 800673e:	b083      	sub	sp, #12
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
 8006744:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	683a      	ldr	r2, [r7, #0]
 800674a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800674c:	bf00      	nop
 800674e:	370c      	adds	r7, #12
 8006750:	46bd      	mov	sp, r7
 8006752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006756:	4770      	bx	lr

08006758 <LL_TIM_OC_SetCompareCH1>:
{
 8006758:	b480      	push	{r7}
 800675a:	b083      	sub	sp, #12
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
 8006760:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	683a      	ldr	r2, [r7, #0]
 8006766:	635a      	str	r2, [r3, #52]	; 0x34
}
 8006768:	bf00      	nop
 800676a:	370c      	adds	r7, #12
 800676c:	46bd      	mov	sp, r7
 800676e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006772:	4770      	bx	lr

08006774 <LL_TIM_OC_SetCompareCH2>:
{
 8006774:	b480      	push	{r7}
 8006776:	b083      	sub	sp, #12
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
 800677c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	683a      	ldr	r2, [r7, #0]
 8006782:	639a      	str	r2, [r3, #56]	; 0x38
}
 8006784:	bf00      	nop
 8006786:	370c      	adds	r7, #12
 8006788:	46bd      	mov	sp, r7
 800678a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678e:	4770      	bx	lr

08006790 <LL_TIM_OC_SetCompareCH3>:
{
 8006790:	b480      	push	{r7}
 8006792:	b083      	sub	sp, #12
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
 8006798:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	683a      	ldr	r2, [r7, #0]
 800679e:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80067a0:	bf00      	nop
 80067a2:	370c      	adds	r7, #12
 80067a4:	46bd      	mov	sp, r7
 80067a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067aa:	4770      	bx	lr

080067ac <LL_TIM_OC_SetCompareCH4>:
{
 80067ac:	b480      	push	{r7}
 80067ae:	b083      	sub	sp, #12
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
 80067b4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	683a      	ldr	r2, [r7, #0]
 80067ba:	641a      	str	r2, [r3, #64]	; 0x40
}
 80067bc:	bf00      	nop
 80067be:	370c      	adds	r7, #12
 80067c0:	46bd      	mov	sp, r7
 80067c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c6:	4770      	bx	lr

080067c8 <LL_TIM_OC_SetCompareCH5>:
{
 80067c8:	b480      	push	{r7}
 80067ca:	b083      	sub	sp, #12
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
 80067d0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	683a      	ldr	r2, [r7, #0]
 80067da:	649a      	str	r2, [r3, #72]	; 0x48
}
 80067dc:	bf00      	nop
 80067de:	370c      	adds	r7, #12
 80067e0:	46bd      	mov	sp, r7
 80067e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e6:	4770      	bx	lr

080067e8 <LL_TIM_OC_SetCompareCH6>:
{
 80067e8:	b480      	push	{r7}
 80067ea:	b083      	sub	sp, #12
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
 80067f0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	683a      	ldr	r2, [r7, #0]
 80067f6:	64da      	str	r2, [r3, #76]	; 0x4c
}
 80067f8:	bf00      	nop
 80067fa:	370c      	adds	r7, #12
 80067fc:	46bd      	mov	sp, r7
 80067fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006802:	4770      	bx	lr

08006804 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8006804:	b480      	push	{r7}
 8006806:	b083      	sub	sp, #12
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	695b      	ldr	r3, [r3, #20]
 8006810:	f043 0201 	orr.w	r2, r3, #1
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	615a      	str	r2, [r3, #20]
}
 8006818:	bf00      	nop
 800681a:	370c      	adds	r7, #12
 800681c:	46bd      	mov	sp, r7
 800681e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006822:	4770      	bx	lr

08006824 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8006824:	b580      	push	{r7, lr}
 8006826:	b084      	sub	sp, #16
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
 800682c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	4a43      	ldr	r2, [pc, #268]	; (8006944 <LL_TIM_Init+0x120>)
 8006838:	4293      	cmp	r3, r2
 800683a:	d017      	beq.n	800686c <LL_TIM_Init+0x48>
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006842:	d013      	beq.n	800686c <LL_TIM_Init+0x48>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	4a40      	ldr	r2, [pc, #256]	; (8006948 <LL_TIM_Init+0x124>)
 8006848:	4293      	cmp	r3, r2
 800684a:	d00f      	beq.n	800686c <LL_TIM_Init+0x48>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	4a3f      	ldr	r2, [pc, #252]	; (800694c <LL_TIM_Init+0x128>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d00b      	beq.n	800686c <LL_TIM_Init+0x48>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	4a3e      	ldr	r2, [pc, #248]	; (8006950 <LL_TIM_Init+0x12c>)
 8006858:	4293      	cmp	r3, r2
 800685a:	d007      	beq.n	800686c <LL_TIM_Init+0x48>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	4a3d      	ldr	r2, [pc, #244]	; (8006954 <LL_TIM_Init+0x130>)
 8006860:	4293      	cmp	r3, r2
 8006862:	d003      	beq.n	800686c <LL_TIM_Init+0x48>
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	4a3c      	ldr	r2, [pc, #240]	; (8006958 <LL_TIM_Init+0x134>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d106      	bne.n	800687a <LL_TIM_Init+0x56>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	685b      	ldr	r3, [r3, #4]
 8006876:	4313      	orrs	r3, r2
 8006878:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	4a31      	ldr	r2, [pc, #196]	; (8006944 <LL_TIM_Init+0x120>)
 800687e:	4293      	cmp	r3, r2
 8006880:	d023      	beq.n	80068ca <LL_TIM_Init+0xa6>
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006888:	d01f      	beq.n	80068ca <LL_TIM_Init+0xa6>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	4a2e      	ldr	r2, [pc, #184]	; (8006948 <LL_TIM_Init+0x124>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d01b      	beq.n	80068ca <LL_TIM_Init+0xa6>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	4a2d      	ldr	r2, [pc, #180]	; (800694c <LL_TIM_Init+0x128>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d017      	beq.n	80068ca <LL_TIM_Init+0xa6>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	4a2c      	ldr	r2, [pc, #176]	; (8006950 <LL_TIM_Init+0x12c>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d013      	beq.n	80068ca <LL_TIM_Init+0xa6>
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	4a2b      	ldr	r2, [pc, #172]	; (8006954 <LL_TIM_Init+0x130>)
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d00f      	beq.n	80068ca <LL_TIM_Init+0xa6>
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	4a2b      	ldr	r2, [pc, #172]	; (800695c <LL_TIM_Init+0x138>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d00b      	beq.n	80068ca <LL_TIM_Init+0xa6>
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	4a2a      	ldr	r2, [pc, #168]	; (8006960 <LL_TIM_Init+0x13c>)
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d007      	beq.n	80068ca <LL_TIM_Init+0xa6>
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	4a29      	ldr	r2, [pc, #164]	; (8006964 <LL_TIM_Init+0x140>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d003      	beq.n	80068ca <LL_TIM_Init+0xa6>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	4a24      	ldr	r2, [pc, #144]	; (8006958 <LL_TIM_Init+0x134>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d106      	bne.n	80068d8 <LL_TIM_Init+0xb4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	68db      	ldr	r3, [r3, #12]
 80068d4:	4313      	orrs	r3, r2
 80068d6:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	68fa      	ldr	r2, [r7, #12]
 80068dc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	689b      	ldr	r3, [r3, #8]
 80068e2:	4619      	mov	r1, r3
 80068e4:	6878      	ldr	r0, [r7, #4]
 80068e6:	f7ff ff1b 	bl	8006720 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80068ea:	683b      	ldr	r3, [r7, #0]
 80068ec:	881b      	ldrh	r3, [r3, #0]
 80068ee:	4619      	mov	r1, r3
 80068f0:	6878      	ldr	r0, [r7, #4]
 80068f2:	f7ff ff07 	bl	8006704 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	4a12      	ldr	r2, [pc, #72]	; (8006944 <LL_TIM_Init+0x120>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d013      	beq.n	8006926 <LL_TIM_Init+0x102>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	4a14      	ldr	r2, [pc, #80]	; (8006954 <LL_TIM_Init+0x130>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d00f      	beq.n	8006926 <LL_TIM_Init+0x102>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	4a14      	ldr	r2, [pc, #80]	; (800695c <LL_TIM_Init+0x138>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d00b      	beq.n	8006926 <LL_TIM_Init+0x102>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	4a13      	ldr	r2, [pc, #76]	; (8006960 <LL_TIM_Init+0x13c>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d007      	beq.n	8006926 <LL_TIM_Init+0x102>
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	4a12      	ldr	r2, [pc, #72]	; (8006964 <LL_TIM_Init+0x140>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d003      	beq.n	8006926 <LL_TIM_Init+0x102>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	4a0d      	ldr	r2, [pc, #52]	; (8006958 <LL_TIM_Init+0x134>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d105      	bne.n	8006932 <LL_TIM_Init+0x10e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	691b      	ldr	r3, [r3, #16]
 800692a:	4619      	mov	r1, r3
 800692c:	6878      	ldr	r0, [r7, #4]
 800692e:	f7ff ff05 	bl	800673c <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	f7ff ff66 	bl	8006804 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8006938:	2300      	movs	r3, #0
}
 800693a:	4618      	mov	r0, r3
 800693c:	3710      	adds	r7, #16
 800693e:	46bd      	mov	sp, r7
 8006940:	bd80      	pop	{r7, pc}
 8006942:	bf00      	nop
 8006944:	40012c00 	.word	0x40012c00
 8006948:	40000400 	.word	0x40000400
 800694c:	40000800 	.word	0x40000800
 8006950:	40000c00 	.word	0x40000c00
 8006954:	40013400 	.word	0x40013400
 8006958:	40015000 	.word	0x40015000
 800695c:	40014000 	.word	0x40014000
 8006960:	40014400 	.word	0x40014400
 8006964:	40014800 	.word	0x40014800

08006968 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b086      	sub	sp, #24
 800696c:	af00      	add	r7, sp, #0
 800696e:	60f8      	str	r0, [r7, #12]
 8006970:	60b9      	str	r1, [r7, #8]
 8006972:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8006974:	2301      	movs	r3, #1
 8006976:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800697e:	d045      	beq.n	8006a0c <LL_TIM_OC_Init+0xa4>
 8006980:	68bb      	ldr	r3, [r7, #8]
 8006982:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006986:	d848      	bhi.n	8006a1a <LL_TIM_OC_Init+0xb2>
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800698e:	d036      	beq.n	80069fe <LL_TIM_OC_Init+0x96>
 8006990:	68bb      	ldr	r3, [r7, #8]
 8006992:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006996:	d840      	bhi.n	8006a1a <LL_TIM_OC_Init+0xb2>
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800699e:	d027      	beq.n	80069f0 <LL_TIM_OC_Init+0x88>
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069a6:	d838      	bhi.n	8006a1a <LL_TIM_OC_Init+0xb2>
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80069ae:	d018      	beq.n	80069e2 <LL_TIM_OC_Init+0x7a>
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80069b6:	d830      	bhi.n	8006a1a <LL_TIM_OC_Init+0xb2>
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	2b01      	cmp	r3, #1
 80069bc:	d003      	beq.n	80069c6 <LL_TIM_OC_Init+0x5e>
 80069be:	68bb      	ldr	r3, [r7, #8]
 80069c0:	2b10      	cmp	r3, #16
 80069c2:	d007      	beq.n	80069d4 <LL_TIM_OC_Init+0x6c>
      break;
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 80069c4:	e029      	b.n	8006a1a <LL_TIM_OC_Init+0xb2>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 80069c6:	6879      	ldr	r1, [r7, #4]
 80069c8:	68f8      	ldr	r0, [r7, #12]
 80069ca:	f000 f82d 	bl	8006a28 <OC1Config>
 80069ce:	4603      	mov	r3, r0
 80069d0:	75fb      	strb	r3, [r7, #23]
      break;
 80069d2:	e023      	b.n	8006a1c <LL_TIM_OC_Init+0xb4>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 80069d4:	6879      	ldr	r1, [r7, #4]
 80069d6:	68f8      	ldr	r0, [r7, #12]
 80069d8:	f000 f8ac 	bl	8006b34 <OC2Config>
 80069dc:	4603      	mov	r3, r0
 80069de:	75fb      	strb	r3, [r7, #23]
      break;
 80069e0:	e01c      	b.n	8006a1c <LL_TIM_OC_Init+0xb4>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 80069e2:	6879      	ldr	r1, [r7, #4]
 80069e4:	68f8      	ldr	r0, [r7, #12]
 80069e6:	f000 f92f 	bl	8006c48 <OC3Config>
 80069ea:	4603      	mov	r3, r0
 80069ec:	75fb      	strb	r3, [r7, #23]
      break;
 80069ee:	e015      	b.n	8006a1c <LL_TIM_OC_Init+0xb4>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 80069f0:	6879      	ldr	r1, [r7, #4]
 80069f2:	68f8      	ldr	r0, [r7, #12]
 80069f4:	f000 f9b2 	bl	8006d5c <OC4Config>
 80069f8:	4603      	mov	r3, r0
 80069fa:	75fb      	strb	r3, [r7, #23]
      break;
 80069fc:	e00e      	b.n	8006a1c <LL_TIM_OC_Init+0xb4>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 80069fe:	6879      	ldr	r1, [r7, #4]
 8006a00:	68f8      	ldr	r0, [r7, #12]
 8006a02:	f000 fa35 	bl	8006e70 <OC5Config>
 8006a06:	4603      	mov	r3, r0
 8006a08:	75fb      	strb	r3, [r7, #23]
      break;
 8006a0a:	e007      	b.n	8006a1c <LL_TIM_OC_Init+0xb4>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 8006a0c:	6879      	ldr	r1, [r7, #4]
 8006a0e:	68f8      	ldr	r0, [r7, #12]
 8006a10:	f000 fa98 	bl	8006f44 <OC6Config>
 8006a14:	4603      	mov	r3, r0
 8006a16:	75fb      	strb	r3, [r7, #23]
      break;
 8006a18:	e000      	b.n	8006a1c <LL_TIM_OC_Init+0xb4>
      break;
 8006a1a:	bf00      	nop
  }

  return result;
 8006a1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a1e:	4618      	mov	r0, r3
 8006a20:	3718      	adds	r7, #24
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bd80      	pop	{r7, pc}
	...

08006a28 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b086      	sub	sp, #24
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
 8006a30:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6a1b      	ldr	r3, [r3, #32]
 8006a36:	f023 0201 	bic.w	r2, r3, #1
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6a1b      	ldr	r3, [r3, #32]
 8006a42:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	685b      	ldr	r3, [r3, #4]
 8006a48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	699b      	ldr	r3, [r3, #24]
 8006a4e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	f023 0303 	bic.w	r3, r3, #3
 8006a56:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a62:	683a      	ldr	r2, [r7, #0]
 8006a64:	6812      	ldr	r2, [r2, #0]
 8006a66:	4313      	orrs	r3, r2
 8006a68:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8006a6a:	697b      	ldr	r3, [r7, #20]
 8006a6c:	f023 0202 	bic.w	r2, r3, #2
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	691b      	ldr	r3, [r3, #16]
 8006a74:	4313      	orrs	r3, r2
 8006a76:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	f023 0201 	bic.w	r2, r3, #1
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	685b      	ldr	r3, [r3, #4]
 8006a82:	4313      	orrs	r3, r2
 8006a84:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	4a24      	ldr	r2, [pc, #144]	; (8006b1c <OC1Config+0xf4>)
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d013      	beq.n	8006ab6 <OC1Config+0x8e>
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	4a23      	ldr	r2, [pc, #140]	; (8006b20 <OC1Config+0xf8>)
 8006a92:	4293      	cmp	r3, r2
 8006a94:	d00f      	beq.n	8006ab6 <OC1Config+0x8e>
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	4a22      	ldr	r2, [pc, #136]	; (8006b24 <OC1Config+0xfc>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d00b      	beq.n	8006ab6 <OC1Config+0x8e>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	4a21      	ldr	r2, [pc, #132]	; (8006b28 <OC1Config+0x100>)
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d007      	beq.n	8006ab6 <OC1Config+0x8e>
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	4a20      	ldr	r2, [pc, #128]	; (8006b2c <OC1Config+0x104>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d003      	beq.n	8006ab6 <OC1Config+0x8e>
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	4a1f      	ldr	r2, [pc, #124]	; (8006b30 <OC1Config+0x108>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d11e      	bne.n	8006af4 <OC1Config+0xcc>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8006ab6:	697b      	ldr	r3, [r7, #20]
 8006ab8:	f023 0208 	bic.w	r2, r3, #8
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	695b      	ldr	r3, [r3, #20]
 8006ac0:	009b      	lsls	r3, r3, #2
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	f023 0204 	bic.w	r2, r3, #4
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	689b      	ldr	r3, [r3, #8]
 8006ad0:	009b      	lsls	r3, r3, #2
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8006ad6:	693b      	ldr	r3, [r7, #16]
 8006ad8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	699b      	ldr	r3, [r3, #24]
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8006ae4:	693b      	ldr	r3, [r7, #16]
 8006ae6:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	69db      	ldr	r3, [r3, #28]
 8006aee:	005b      	lsls	r3, r3, #1
 8006af0:	4313      	orrs	r3, r2
 8006af2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	693a      	ldr	r2, [r7, #16]
 8006af8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	68fa      	ldr	r2, [r7, #12]
 8006afe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	68db      	ldr	r3, [r3, #12]
 8006b04:	4619      	mov	r1, r3
 8006b06:	6878      	ldr	r0, [r7, #4]
 8006b08:	f7ff fe26 	bl	8006758 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	697a      	ldr	r2, [r7, #20]
 8006b10:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8006b12:	2300      	movs	r3, #0
}
 8006b14:	4618      	mov	r0, r3
 8006b16:	3718      	adds	r7, #24
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	bd80      	pop	{r7, pc}
 8006b1c:	40012c00 	.word	0x40012c00
 8006b20:	40013400 	.word	0x40013400
 8006b24:	40014000 	.word	0x40014000
 8006b28:	40014400 	.word	0x40014400
 8006b2c:	40014800 	.word	0x40014800
 8006b30:	40015000 	.word	0x40015000

08006b34 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b086      	sub	sp, #24
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
 8006b3c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6a1b      	ldr	r3, [r3, #32]
 8006b42:	f023 0210 	bic.w	r2, r3, #16
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6a1b      	ldr	r3, [r3, #32]
 8006b4e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	685b      	ldr	r3, [r3, #4]
 8006b54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	699b      	ldr	r3, [r3, #24]
 8006b5a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006b6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b6e:	683a      	ldr	r2, [r7, #0]
 8006b70:	6812      	ldr	r2, [r2, #0]
 8006b72:	0212      	lsls	r2, r2, #8
 8006b74:	4313      	orrs	r3, r2
 8006b76:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8006b78:	697b      	ldr	r3, [r7, #20]
 8006b7a:	f023 0220 	bic.w	r2, r3, #32
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	691b      	ldr	r3, [r3, #16]
 8006b82:	011b      	lsls	r3, r3, #4
 8006b84:	4313      	orrs	r3, r2
 8006b86:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8006b88:	697b      	ldr	r3, [r7, #20]
 8006b8a:	f023 0210 	bic.w	r2, r3, #16
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	685b      	ldr	r3, [r3, #4]
 8006b92:	011b      	lsls	r3, r3, #4
 8006b94:	4313      	orrs	r3, r2
 8006b96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	4a25      	ldr	r2, [pc, #148]	; (8006c30 <OC2Config+0xfc>)
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d013      	beq.n	8006bc8 <OC2Config+0x94>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	4a24      	ldr	r2, [pc, #144]	; (8006c34 <OC2Config+0x100>)
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	d00f      	beq.n	8006bc8 <OC2Config+0x94>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	4a23      	ldr	r2, [pc, #140]	; (8006c38 <OC2Config+0x104>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d00b      	beq.n	8006bc8 <OC2Config+0x94>
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	4a22      	ldr	r2, [pc, #136]	; (8006c3c <OC2Config+0x108>)
 8006bb4:	4293      	cmp	r3, r2
 8006bb6:	d007      	beq.n	8006bc8 <OC2Config+0x94>
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	4a21      	ldr	r2, [pc, #132]	; (8006c40 <OC2Config+0x10c>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d003      	beq.n	8006bc8 <OC2Config+0x94>
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	4a20      	ldr	r2, [pc, #128]	; (8006c44 <OC2Config+0x110>)
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d11f      	bne.n	8006c08 <OC2Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8006bc8:	697b      	ldr	r3, [r7, #20]
 8006bca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	695b      	ldr	r3, [r3, #20]
 8006bd2:	019b      	lsls	r3, r3, #6
 8006bd4:	4313      	orrs	r3, r2
 8006bd6:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8006bd8:	697b      	ldr	r3, [r7, #20]
 8006bda:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	689b      	ldr	r3, [r3, #8]
 8006be2:	019b      	lsls	r3, r3, #6
 8006be4:	4313      	orrs	r3, r2
 8006be6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8006be8:	693b      	ldr	r3, [r7, #16]
 8006bea:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	699b      	ldr	r3, [r3, #24]
 8006bf2:	009b      	lsls	r3, r3, #2
 8006bf4:	4313      	orrs	r3, r2
 8006bf6:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8006bf8:	693b      	ldr	r3, [r7, #16]
 8006bfa:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	69db      	ldr	r3, [r3, #28]
 8006c02:	00db      	lsls	r3, r3, #3
 8006c04:	4313      	orrs	r3, r2
 8006c06:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	693a      	ldr	r2, [r7, #16]
 8006c0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	68fa      	ldr	r2, [r7, #12]
 8006c12:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	68db      	ldr	r3, [r3, #12]
 8006c18:	4619      	mov	r1, r3
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f7ff fdaa 	bl	8006774 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	697a      	ldr	r2, [r7, #20]
 8006c24:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8006c26:	2300      	movs	r3, #0
}
 8006c28:	4618      	mov	r0, r3
 8006c2a:	3718      	adds	r7, #24
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	bd80      	pop	{r7, pc}
 8006c30:	40012c00 	.word	0x40012c00
 8006c34:	40013400 	.word	0x40013400
 8006c38:	40014000 	.word	0x40014000
 8006c3c:	40014400 	.word	0x40014400
 8006c40:	40014800 	.word	0x40014800
 8006c44:	40015000 	.word	0x40015000

08006c48 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b086      	sub	sp, #24
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
 8006c50:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6a1b      	ldr	r3, [r3, #32]
 8006c56:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6a1b      	ldr	r3, [r3, #32]
 8006c62:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	685b      	ldr	r3, [r3, #4]
 8006c68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	69db      	ldr	r3, [r3, #28]
 8006c6e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	f023 0303 	bic.w	r3, r3, #3
 8006c76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c82:	683a      	ldr	r2, [r7, #0]
 8006c84:	6812      	ldr	r2, [r2, #0]
 8006c86:	4313      	orrs	r3, r2
 8006c88:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8006c8a:	697b      	ldr	r3, [r7, #20]
 8006c8c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	691b      	ldr	r3, [r3, #16]
 8006c94:	021b      	lsls	r3, r3, #8
 8006c96:	4313      	orrs	r3, r2
 8006c98:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8006c9a:	697b      	ldr	r3, [r7, #20]
 8006c9c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006ca0:	683b      	ldr	r3, [r7, #0]
 8006ca2:	685b      	ldr	r3, [r3, #4]
 8006ca4:	021b      	lsls	r3, r3, #8
 8006ca6:	4313      	orrs	r3, r2
 8006ca8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	4a25      	ldr	r2, [pc, #148]	; (8006d44 <OC3Config+0xfc>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d013      	beq.n	8006cda <OC3Config+0x92>
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	4a24      	ldr	r2, [pc, #144]	; (8006d48 <OC3Config+0x100>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d00f      	beq.n	8006cda <OC3Config+0x92>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	4a23      	ldr	r2, [pc, #140]	; (8006d4c <OC3Config+0x104>)
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d00b      	beq.n	8006cda <OC3Config+0x92>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	4a22      	ldr	r2, [pc, #136]	; (8006d50 <OC3Config+0x108>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d007      	beq.n	8006cda <OC3Config+0x92>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	4a21      	ldr	r2, [pc, #132]	; (8006d54 <OC3Config+0x10c>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d003      	beq.n	8006cda <OC3Config+0x92>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	4a20      	ldr	r2, [pc, #128]	; (8006d58 <OC3Config+0x110>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d11f      	bne.n	8006d1a <OC3Config+0xd2>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8006cda:	697b      	ldr	r3, [r7, #20]
 8006cdc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	695b      	ldr	r3, [r3, #20]
 8006ce4:	029b      	lsls	r3, r3, #10
 8006ce6:	4313      	orrs	r3, r2
 8006ce8:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8006cea:	697b      	ldr	r3, [r7, #20]
 8006cec:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	689b      	ldr	r3, [r3, #8]
 8006cf4:	029b      	lsls	r3, r3, #10
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8006cfa:	693b      	ldr	r3, [r7, #16]
 8006cfc:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	699b      	ldr	r3, [r3, #24]
 8006d04:	011b      	lsls	r3, r3, #4
 8006d06:	4313      	orrs	r3, r2
 8006d08:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8006d0a:	693b      	ldr	r3, [r7, #16]
 8006d0c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	69db      	ldr	r3, [r3, #28]
 8006d14:	015b      	lsls	r3, r3, #5
 8006d16:	4313      	orrs	r3, r2
 8006d18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	693a      	ldr	r2, [r7, #16]
 8006d1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	68fa      	ldr	r2, [r7, #12]
 8006d24:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	68db      	ldr	r3, [r3, #12]
 8006d2a:	4619      	mov	r1, r3
 8006d2c:	6878      	ldr	r0, [r7, #4]
 8006d2e:	f7ff fd2f 	bl	8006790 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	697a      	ldr	r2, [r7, #20]
 8006d36:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8006d38:	2300      	movs	r3, #0
}
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	3718      	adds	r7, #24
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	bd80      	pop	{r7, pc}
 8006d42:	bf00      	nop
 8006d44:	40012c00 	.word	0x40012c00
 8006d48:	40013400 	.word	0x40013400
 8006d4c:	40014000 	.word	0x40014000
 8006d50:	40014400 	.word	0x40014400
 8006d54:	40014800 	.word	0x40014800
 8006d58:	40015000 	.word	0x40015000

08006d5c <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b086      	sub	sp, #24
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
 8006d64:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	6a1b      	ldr	r3, [r3, #32]
 8006d6a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6a1b      	ldr	r3, [r3, #32]
 8006d76:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	685b      	ldr	r3, [r3, #4]
 8006d7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	69db      	ldr	r3, [r3, #28]
 8006d82:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d8a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006d92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d96:	683a      	ldr	r2, [r7, #0]
 8006d98:	6812      	ldr	r2, [r2, #0]
 8006d9a:	0212      	lsls	r2, r2, #8
 8006d9c:	4313      	orrs	r3, r2
 8006d9e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	691b      	ldr	r3, [r3, #16]
 8006daa:	031b      	lsls	r3, r3, #12
 8006dac:	4313      	orrs	r3, r2
 8006dae:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8006db0:	697b      	ldr	r3, [r7, #20]
 8006db2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	685b      	ldr	r3, [r3, #4]
 8006dba:	031b      	lsls	r3, r3, #12
 8006dbc:	4313      	orrs	r3, r2
 8006dbe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	4a25      	ldr	r2, [pc, #148]	; (8006e58 <OC4Config+0xfc>)
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d013      	beq.n	8006df0 <OC4Config+0x94>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	4a24      	ldr	r2, [pc, #144]	; (8006e5c <OC4Config+0x100>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d00f      	beq.n	8006df0 <OC4Config+0x94>
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	4a23      	ldr	r2, [pc, #140]	; (8006e60 <OC4Config+0x104>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d00b      	beq.n	8006df0 <OC4Config+0x94>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	4a22      	ldr	r2, [pc, #136]	; (8006e64 <OC4Config+0x108>)
 8006ddc:	4293      	cmp	r3, r2
 8006dde:	d007      	beq.n	8006df0 <OC4Config+0x94>
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	4a21      	ldr	r2, [pc, #132]	; (8006e68 <OC4Config+0x10c>)
 8006de4:	4293      	cmp	r3, r2
 8006de6:	d003      	beq.n	8006df0 <OC4Config+0x94>
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	4a20      	ldr	r2, [pc, #128]	; (8006e6c <OC4Config+0x110>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d11f      	bne.n	8006e30 <OC4Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NP, TIM_OCInitStruct->OCNPolarity << 14U);
 8006df0:	697b      	ldr	r3, [r7, #20]
 8006df2:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	695b      	ldr	r3, [r3, #20]
 8006dfa:	039b      	lsls	r3, r3, #14
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NE, TIM_OCInitStruct->OCNState << 14U);
 8006e00:	697b      	ldr	r3, [r7, #20]
 8006e02:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	689b      	ldr	r3, [r3, #8]
 8006e0a:	039b      	lsls	r3, r3, #14
 8006e0c:	4313      	orrs	r3, r2
 8006e0e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8006e10:	693b      	ldr	r3, [r7, #16]
 8006e12:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	699b      	ldr	r3, [r3, #24]
 8006e1a:	019b      	lsls	r3, r3, #6
 8006e1c:	4313      	orrs	r3, r2
 8006e1e:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4N, TIM_OCInitStruct->OCNIdleState << 7U);
 8006e20:	693b      	ldr	r3, [r7, #16]
 8006e22:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	69db      	ldr	r3, [r3, #28]
 8006e2a:	01db      	lsls	r3, r3, #7
 8006e2c:	4313      	orrs	r3, r2
 8006e2e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	693a      	ldr	r2, [r7, #16]
 8006e34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	68fa      	ldr	r2, [r7, #12]
 8006e3a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	68db      	ldr	r3, [r3, #12]
 8006e40:	4619      	mov	r1, r3
 8006e42:	6878      	ldr	r0, [r7, #4]
 8006e44:	f7ff fcb2 	bl	80067ac <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	697a      	ldr	r2, [r7, #20]
 8006e4c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8006e4e:	2300      	movs	r3, #0
}
 8006e50:	4618      	mov	r0, r3
 8006e52:	3718      	adds	r7, #24
 8006e54:	46bd      	mov	sp, r7
 8006e56:	bd80      	pop	{r7, pc}
 8006e58:	40012c00 	.word	0x40012c00
 8006e5c:	40013400 	.word	0x40013400
 8006e60:	40014000 	.word	0x40014000
 8006e64:	40014400 	.word	0x40014400
 8006e68:	40014800 	.word	0x40014800
 8006e6c:	40015000 	.word	0x40015000

08006e70 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b084      	sub	sp, #16
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
 8006e78:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6a1b      	ldr	r3, [r3, #32]
 8006e7e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6a1b      	ldr	r3, [r3, #32]
 8006e8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e90:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8006e92:	68bb      	ldr	r3, [r7, #8]
 8006e94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e9c:	683a      	ldr	r2, [r7, #0]
 8006e9e:	6812      	ldr	r2, [r2, #0]
 8006ea0:	4313      	orrs	r3, r2
 8006ea2:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8006eaa:	683b      	ldr	r3, [r7, #0]
 8006eac:	691b      	ldr	r3, [r3, #16]
 8006eae:	041b      	lsls	r3, r3, #16
 8006eb0:	4313      	orrs	r3, r2
 8006eb2:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	685b      	ldr	r3, [r3, #4]
 8006ebe:	041b      	lsls	r3, r3, #16
 8006ec0:	4313      	orrs	r3, r2
 8006ec2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	4a19      	ldr	r2, [pc, #100]	; (8006f2c <OC5Config+0xbc>)
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	d013      	beq.n	8006ef4 <OC5Config+0x84>
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	4a18      	ldr	r2, [pc, #96]	; (8006f30 <OC5Config+0xc0>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d00f      	beq.n	8006ef4 <OC5Config+0x84>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	4a17      	ldr	r2, [pc, #92]	; (8006f34 <OC5Config+0xc4>)
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d00b      	beq.n	8006ef4 <OC5Config+0x84>
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	4a16      	ldr	r2, [pc, #88]	; (8006f38 <OC5Config+0xc8>)
 8006ee0:	4293      	cmp	r3, r2
 8006ee2:	d007      	beq.n	8006ef4 <OC5Config+0x84>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	4a15      	ldr	r2, [pc, #84]	; (8006f3c <OC5Config+0xcc>)
 8006ee8:	4293      	cmp	r3, r2
 8006eea:	d003      	beq.n	8006ef4 <OC5Config+0x84>
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	4a14      	ldr	r2, [pc, #80]	; (8006f40 <OC5Config+0xd0>)
 8006ef0:	4293      	cmp	r3, r2
 8006ef2:	d109      	bne.n	8006f08 <OC5Config+0x98>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	699b      	ldr	r3, [r3, #24]
 8006f00:	021b      	lsls	r3, r3, #8
 8006f02:	431a      	orrs	r2, r3
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	68ba      	ldr	r2, [r7, #8]
 8006f0c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	68db      	ldr	r3, [r3, #12]
 8006f12:	4619      	mov	r1, r3
 8006f14:	6878      	ldr	r0, [r7, #4]
 8006f16:	f7ff fc57 	bl	80067c8 <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	68fa      	ldr	r2, [r7, #12]
 8006f1e:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8006f20:	2300      	movs	r3, #0
}
 8006f22:	4618      	mov	r0, r3
 8006f24:	3710      	adds	r7, #16
 8006f26:	46bd      	mov	sp, r7
 8006f28:	bd80      	pop	{r7, pc}
 8006f2a:	bf00      	nop
 8006f2c:	40012c00 	.word	0x40012c00
 8006f30:	40013400 	.word	0x40013400
 8006f34:	40014000 	.word	0x40014000
 8006f38:	40014400 	.word	0x40014400
 8006f3c:	40014800 	.word	0x40014800
 8006f40:	40015000 	.word	0x40015000

08006f44 <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b084      	sub	sp, #16
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
 8006f4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6a1b      	ldr	r3, [r3, #32]
 8006f52:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6a1b      	ldr	r3, [r3, #32]
 8006f5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f64:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8006f66:	68bb      	ldr	r3, [r7, #8]
 8006f68:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006f6c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f70:	683a      	ldr	r2, [r7, #0]
 8006f72:	6812      	ldr	r2, [r2, #0]
 8006f74:	0212      	lsls	r2, r2, #8
 8006f76:	4313      	orrs	r3, r2
 8006f78:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	691b      	ldr	r3, [r3, #16]
 8006f84:	051b      	lsls	r3, r3, #20
 8006f86:	4313      	orrs	r3, r2
 8006f88:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	685b      	ldr	r3, [r3, #4]
 8006f94:	051b      	lsls	r3, r3, #20
 8006f96:	4313      	orrs	r3, r2
 8006f98:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	4a18      	ldr	r2, [pc, #96]	; (8007000 <OC6Config+0xbc>)
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d013      	beq.n	8006fca <OC6Config+0x86>
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	4a17      	ldr	r2, [pc, #92]	; (8007004 <OC6Config+0xc0>)
 8006fa6:	4293      	cmp	r3, r2
 8006fa8:	d00f      	beq.n	8006fca <OC6Config+0x86>
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	4a16      	ldr	r2, [pc, #88]	; (8007008 <OC6Config+0xc4>)
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d00b      	beq.n	8006fca <OC6Config+0x86>
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	4a15      	ldr	r2, [pc, #84]	; (800700c <OC6Config+0xc8>)
 8006fb6:	4293      	cmp	r3, r2
 8006fb8:	d007      	beq.n	8006fca <OC6Config+0x86>
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	4a14      	ldr	r2, [pc, #80]	; (8007010 <OC6Config+0xcc>)
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d003      	beq.n	8006fca <OC6Config+0x86>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	4a13      	ldr	r2, [pc, #76]	; (8007014 <OC6Config+0xd0>)
 8006fc6:	4293      	cmp	r3, r2
 8006fc8:	d109      	bne.n	8006fde <OC6Config+0x9a>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	685b      	ldr	r3, [r3, #4]
 8006fce:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	699b      	ldr	r3, [r3, #24]
 8006fd6:	029b      	lsls	r3, r3, #10
 8006fd8:	431a      	orrs	r2, r3
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	68ba      	ldr	r2, [r7, #8]
 8006fe2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	68db      	ldr	r3, [r3, #12]
 8006fe8:	4619      	mov	r1, r3
 8006fea:	6878      	ldr	r0, [r7, #4]
 8006fec:	f7ff fbfc 	bl	80067e8 <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	68fa      	ldr	r2, [r7, #12]
 8006ff4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8006ff6:	2300      	movs	r3, #0
}
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	3710      	adds	r7, #16
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	bd80      	pop	{r7, pc}
 8007000:	40012c00 	.word	0x40012c00
 8007004:	40013400 	.word	0x40013400
 8007008:	40014000 	.word	0x40014000
 800700c:	40014400 	.word	0x40014400
 8007010:	40014800 	.word	0x40014800
 8007014:	40015000 	.word	0x40015000

08007018 <LL_USART_IsEnabled>:
{
 8007018:	b480      	push	{r7}
 800701a:	b083      	sub	sp, #12
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f003 0301 	and.w	r3, r3, #1
 8007028:	2b01      	cmp	r3, #1
 800702a:	d101      	bne.n	8007030 <LL_USART_IsEnabled+0x18>
 800702c:	2301      	movs	r3, #1
 800702e:	e000      	b.n	8007032 <LL_USART_IsEnabled+0x1a>
 8007030:	2300      	movs	r3, #0
}
 8007032:	4618      	mov	r0, r3
 8007034:	370c      	adds	r7, #12
 8007036:	46bd      	mov	sp, r7
 8007038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703c:	4770      	bx	lr

0800703e <LL_USART_SetPrescaler>:
{
 800703e:	b480      	push	{r7}
 8007040:	b083      	sub	sp, #12
 8007042:	af00      	add	r7, sp, #0
 8007044:	6078      	str	r0, [r7, #4]
 8007046:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800704c:	f023 030f 	bic.w	r3, r3, #15
 8007050:	683a      	ldr	r2, [r7, #0]
 8007052:	b292      	uxth	r2, r2
 8007054:	431a      	orrs	r2, r3
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800705a:	bf00      	nop
 800705c:	370c      	adds	r7, #12
 800705e:	46bd      	mov	sp, r7
 8007060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007064:	4770      	bx	lr

08007066 <LL_USART_SetStopBitsLength>:
{
 8007066:	b480      	push	{r7}
 8007068:	b083      	sub	sp, #12
 800706a:	af00      	add	r7, sp, #0
 800706c:	6078      	str	r0, [r7, #4]
 800706e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	685b      	ldr	r3, [r3, #4]
 8007074:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	431a      	orrs	r2, r3
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	605a      	str	r2, [r3, #4]
}
 8007080:	bf00      	nop
 8007082:	370c      	adds	r7, #12
 8007084:	46bd      	mov	sp, r7
 8007086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708a:	4770      	bx	lr

0800708c <LL_USART_SetHWFlowCtrl>:
{
 800708c:	b480      	push	{r7}
 800708e:	b083      	sub	sp, #12
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
 8007094:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	689b      	ldr	r3, [r3, #8]
 800709a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	431a      	orrs	r2, r3
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	609a      	str	r2, [r3, #8]
}
 80070a6:	bf00      	nop
 80070a8:	370c      	adds	r7, #12
 80070aa:	46bd      	mov	sp, r7
 80070ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b0:	4770      	bx	lr
	...

080070b4 <LL_USART_SetBaudRate>:
{
 80070b4:	b480      	push	{r7}
 80070b6:	b087      	sub	sp, #28
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	60f8      	str	r0, [r7, #12]
 80070bc:	60b9      	str	r1, [r7, #8]
 80070be:	607a      	str	r2, [r7, #4]
 80070c0:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2b0b      	cmp	r3, #11
 80070c6:	d83c      	bhi.n	8007142 <LL_USART_SetBaudRate+0x8e>
  else if (BaudRate == 0U)
 80070c8:	6a3b      	ldr	r3, [r7, #32]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d039      	beq.n	8007142 <LL_USART_SetBaudRate+0x8e>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80070d4:	d122      	bne.n	800711c <LL_USART_SetBaudRate+0x68>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	b2db      	uxtb	r3, r3
 80070da:	461a      	mov	r2, r3
 80070dc:	4b1c      	ldr	r3, [pc, #112]	; (8007150 <LL_USART_SetBaudRate+0x9c>)
 80070de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070e2:	68ba      	ldr	r2, [r7, #8]
 80070e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80070e8:	005a      	lsls	r2, r3, #1
 80070ea:	6a3b      	ldr	r3, [r7, #32]
 80070ec:	085b      	lsrs	r3, r3, #1
 80070ee:	441a      	add	r2, r3
 80070f0:	6a3b      	ldr	r3, [r7, #32]
 80070f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80070f6:	b29b      	uxth	r3, r3
 80070f8:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 80070fa:	697a      	ldr	r2, [r7, #20]
 80070fc:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8007100:	4013      	ands	r3, r2
 8007102:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007104:	697b      	ldr	r3, [r7, #20]
 8007106:	085b      	lsrs	r3, r3, #1
 8007108:	b29b      	uxth	r3, r3
 800710a:	f003 0307 	and.w	r3, r3, #7
 800710e:	693a      	ldr	r2, [r7, #16]
 8007110:	4313      	orrs	r3, r2
 8007112:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	693a      	ldr	r2, [r7, #16]
 8007118:	60da      	str	r2, [r3, #12]
}
 800711a:	e012      	b.n	8007142 <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	b2db      	uxtb	r3, r3
 8007120:	461a      	mov	r2, r3
 8007122:	4b0b      	ldr	r3, [pc, #44]	; (8007150 <LL_USART_SetBaudRate+0x9c>)
 8007124:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007128:	68ba      	ldr	r2, [r7, #8]
 800712a:	fbb2 f2f3 	udiv	r2, r2, r3
 800712e:	6a3b      	ldr	r3, [r7, #32]
 8007130:	085b      	lsrs	r3, r3, #1
 8007132:	441a      	add	r2, r3
 8007134:	6a3b      	ldr	r3, [r7, #32]
 8007136:	fbb2 f3f3 	udiv	r3, r2, r3
 800713a:	b29b      	uxth	r3, r3
 800713c:	461a      	mov	r2, r3
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	60da      	str	r2, [r3, #12]
}
 8007142:	bf00      	nop
 8007144:	371c      	adds	r7, #28
 8007146:	46bd      	mov	sp, r7
 8007148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714c:	4770      	bx	lr
 800714e:	bf00      	nop
 8007150:	0805bbe0 	.word	0x0805bbe0

08007154 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b086      	sub	sp, #24
 8007158:	af02      	add	r7, sp, #8
 800715a:	6078      	str	r0, [r7, #4]
 800715c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800715e:	2301      	movs	r3, #1
 8007160:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8007162:	2300      	movs	r3, #0
 8007164:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8007166:	6878      	ldr	r0, [r7, #4]
 8007168:	f7ff ff56 	bl	8007018 <LL_USART_IsEnabled>
 800716c:	4603      	mov	r3, r0
 800716e:	2b00      	cmp	r3, #0
 8007170:	d165      	bne.n	800723e <LL_USART_Init+0xea>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681a      	ldr	r2, [r3, #0]
 8007176:	4b34      	ldr	r3, [pc, #208]	; (8007248 <LL_USART_Init+0xf4>)
 8007178:	4013      	ands	r3, r2
 800717a:	683a      	ldr	r2, [r7, #0]
 800717c:	6891      	ldr	r1, [r2, #8]
 800717e:	683a      	ldr	r2, [r7, #0]
 8007180:	6912      	ldr	r2, [r2, #16]
 8007182:	4311      	orrs	r1, r2
 8007184:	683a      	ldr	r2, [r7, #0]
 8007186:	6952      	ldr	r2, [r2, #20]
 8007188:	4311      	orrs	r1, r2
 800718a:	683a      	ldr	r2, [r7, #0]
 800718c:	69d2      	ldr	r2, [r2, #28]
 800718e:	430a      	orrs	r2, r1
 8007190:	431a      	orrs	r2, r3
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	68db      	ldr	r3, [r3, #12]
 800719a:	4619      	mov	r1, r3
 800719c:	6878      	ldr	r0, [r7, #4]
 800719e:	f7ff ff62 	bl	8007066 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	699b      	ldr	r3, [r3, #24]
 80071a6:	4619      	mov	r1, r3
 80071a8:	6878      	ldr	r0, [r7, #4]
 80071aa:	f7ff ff6f 	bl	800708c <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	4a26      	ldr	r2, [pc, #152]	; (800724c <LL_USART_Init+0xf8>)
 80071b2:	4293      	cmp	r3, r2
 80071b4:	d104      	bne.n	80071c0 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 80071b6:	2003      	movs	r0, #3
 80071b8:	f7ff f8b6 	bl	8006328 <LL_RCC_GetUSARTClockFreq>
 80071bc:	60b8      	str	r0, [r7, #8]
 80071be:	e023      	b.n	8007208 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	4a23      	ldr	r2, [pc, #140]	; (8007250 <LL_USART_Init+0xfc>)
 80071c4:	4293      	cmp	r3, r2
 80071c6:	d104      	bne.n	80071d2 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 80071c8:	200c      	movs	r0, #12
 80071ca:	f7ff f8ad 	bl	8006328 <LL_RCC_GetUSARTClockFreq>
 80071ce:	60b8      	str	r0, [r7, #8]
 80071d0:	e01a      	b.n	8007208 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART3)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	4a1f      	ldr	r2, [pc, #124]	; (8007254 <LL_USART_Init+0x100>)
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d104      	bne.n	80071e4 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 80071da:	2030      	movs	r0, #48	; 0x30
 80071dc:	f7ff f8a4 	bl	8006328 <LL_RCC_GetUSARTClockFreq>
 80071e0:	60b8      	str	r0, [r7, #8]
 80071e2:	e011      	b.n	8007208 <LL_USART_Init+0xb4>
    }
#if defined(UART4)
    else if (USARTx == UART4)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	4a1c      	ldr	r2, [pc, #112]	; (8007258 <LL_USART_Init+0x104>)
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d104      	bne.n	80071f6 <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 80071ec:	20c0      	movs	r0, #192	; 0xc0
 80071ee:	f7ff f961 	bl	80064b4 <LL_RCC_GetUARTClockFreq>
 80071f2:	60b8      	str	r0, [r7, #8]
 80071f4:	e008      	b.n	8007208 <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	4a18      	ldr	r2, [pc, #96]	; (800725c <LL_USART_Init+0x108>)
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d104      	bne.n	8007208 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 80071fe:	f44f 7040 	mov.w	r0, #768	; 0x300
 8007202:	f7ff f957 	bl	80064b4 <LL_RCC_GetUARTClockFreq>
 8007206:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8007208:	68bb      	ldr	r3, [r7, #8]
 800720a:	2b00      	cmp	r3, #0
 800720c:	d011      	beq.n	8007232 <LL_USART_Init+0xde>
        && (USART_InitStruct->BaudRate != 0U))
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	685b      	ldr	r3, [r3, #4]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d00d      	beq.n	8007232 <LL_USART_Init+0xde>
    {
      status = SUCCESS;
 8007216:	2300      	movs	r3, #0
 8007218:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	681a      	ldr	r2, [r3, #0]
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	69d9      	ldr	r1, [r3, #28]
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	685b      	ldr	r3, [r3, #4]
 8007226:	9300      	str	r3, [sp, #0]
 8007228:	460b      	mov	r3, r1
 800722a:	68b9      	ldr	r1, [r7, #8]
 800722c:	6878      	ldr	r0, [r7, #4]
 800722e:	f7ff ff41 	bl	80070b4 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	4619      	mov	r1, r3
 8007238:	6878      	ldr	r0, [r7, #4]
 800723a:	f7ff ff00 	bl	800703e <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800723e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007240:	4618      	mov	r0, r3
 8007242:	3710      	adds	r7, #16
 8007244:	46bd      	mov	sp, r7
 8007246:	bd80      	pop	{r7, pc}
 8007248:	efff69f3 	.word	0xefff69f3
 800724c:	40013800 	.word	0x40013800
 8007250:	40004400 	.word	0x40004400
 8007254:	40004800 	.word	0x40004800
 8007258:	40004c00 	.word	0x40004c00
 800725c:	40005000 	.word	0x40005000

08007260 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8007260:	b480      	push	{r7}
 8007262:	b085      	sub	sp, #20
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007268:	f64b 7380 	movw	r3, #49024	; 0xbf80
 800726c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007274:	b29a      	uxth	r2, r3
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	b29b      	uxth	r3, r3
 800727a:	43db      	mvns	r3, r3
 800727c:	b29b      	uxth	r3, r3
 800727e:	4013      	ands	r3, r2
 8007280:	b29a      	uxth	r2, r3
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007288:	2300      	movs	r3, #0
}
 800728a:	4618      	mov	r0, r3
 800728c:	3714      	adds	r7, #20
 800728e:	46bd      	mov	sp, r7
 8007290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007294:	4770      	bx	lr

08007296 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007296:	b084      	sub	sp, #16
 8007298:	b480      	push	{r7}
 800729a:	b083      	sub	sp, #12
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
 80072a0:	f107 0014 	add.w	r0, r7, #20
 80072a4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2201      	movs	r2, #1
 80072ac:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2200      	movs	r2, #0
 80072b4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2200      	movs	r2, #0
 80072bc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2200      	movs	r2, #0
 80072c4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80072c8:	2300      	movs	r3, #0
}
 80072ca:	4618      	mov	r0, r3
 80072cc:	370c      	adds	r7, #12
 80072ce:	46bd      	mov	sp, r7
 80072d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d4:	b004      	add	sp, #16
 80072d6:	4770      	bx	lr

080072d8 <python_model_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool python_model_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b082      	sub	sp, #8
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
 80072e0:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_python_model_activations_map, 1, params)) {
 80072e2:	683a      	ldr	r2, [r7, #0]
 80072e4:	2101      	movs	r1, #1
 80072e6:	4827      	ldr	r0, [pc, #156]	; (8007384 <python_model_configure_activations+0xac>)
 80072e8:	f001 fe06 	bl	8008ef8 <ai_platform_get_activations_map>
 80072ec:	4603      	mov	r3, r0
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d03d      	beq.n	800736e <python_model_configure_activations+0x96>
    /* Updating activations (byte) offsets */
    
    input_0_output_array.data = AI_PTR(g_python_model_activations_map[0] + 0);
 80072f2:	4b24      	ldr	r3, [pc, #144]	; (8007384 <python_model_configure_activations+0xac>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	4a24      	ldr	r2, [pc, #144]	; (8007388 <python_model_configure_activations+0xb0>)
 80072f8:	6093      	str	r3, [r2, #8]
    input_0_output_array.data_start = AI_PTR(g_python_model_activations_map[0] + 0);
 80072fa:	4b22      	ldr	r3, [pc, #136]	; (8007384 <python_model_configure_activations+0xac>)
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	4a22      	ldr	r2, [pc, #136]	; (8007388 <python_model_configure_activations+0xb0>)
 8007300:	60d3      	str	r3, [r2, #12]
    
    _fc1_Gemm_output_0_output_array.data = AI_PTR(g_python_model_activations_map[0] + 588);
 8007302:	4b20      	ldr	r3, [pc, #128]	; (8007384 <python_model_configure_activations+0xac>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f503 7313 	add.w	r3, r3, #588	; 0x24c
 800730a:	4a20      	ldr	r2, [pc, #128]	; (800738c <python_model_configure_activations+0xb4>)
 800730c:	6093      	str	r3, [r2, #8]
    _fc1_Gemm_output_0_output_array.data_start = AI_PTR(g_python_model_activations_map[0] + 588);
 800730e:	4b1d      	ldr	r3, [pc, #116]	; (8007384 <python_model_configure_activations+0xac>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f503 7313 	add.w	r3, r3, #588	; 0x24c
 8007316:	4a1d      	ldr	r2, [pc, #116]	; (800738c <python_model_configure_activations+0xb4>)
 8007318:	60d3      	str	r3, [r2, #12]
    
    _Relu_output_0_output_array.data = AI_PTR(g_python_model_activations_map[0] + 0);
 800731a:	4b1a      	ldr	r3, [pc, #104]	; (8007384 <python_model_configure_activations+0xac>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	4a1c      	ldr	r2, [pc, #112]	; (8007390 <python_model_configure_activations+0xb8>)
 8007320:	6093      	str	r3, [r2, #8]
    _Relu_output_0_output_array.data_start = AI_PTR(g_python_model_activations_map[0] + 0);
 8007322:	4b18      	ldr	r3, [pc, #96]	; (8007384 <python_model_configure_activations+0xac>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	4a1a      	ldr	r2, [pc, #104]	; (8007390 <python_model_configure_activations+0xb8>)
 8007328:	60d3      	str	r3, [r2, #12]
    
    _fc2_Gemm_output_0_output_array.data = AI_PTR(g_python_model_activations_map[0] + 400);
 800732a:	4b16      	ldr	r3, [pc, #88]	; (8007384 <python_model_configure_activations+0xac>)
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 8007332:	4a18      	ldr	r2, [pc, #96]	; (8007394 <python_model_configure_activations+0xbc>)
 8007334:	6093      	str	r3, [r2, #8]
    _fc2_Gemm_output_0_output_array.data_start = AI_PTR(g_python_model_activations_map[0] + 400);
 8007336:	4b13      	ldr	r3, [pc, #76]	; (8007384 <python_model_configure_activations+0xac>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 800733e:	4a15      	ldr	r2, [pc, #84]	; (8007394 <python_model_configure_activations+0xbc>)
 8007340:	60d3      	str	r3, [r2, #12]
    
    _Relu_1_output_0_output_array.data = AI_PTR(g_python_model_activations_map[0] + 0);
 8007342:	4b10      	ldr	r3, [pc, #64]	; (8007384 <python_model_configure_activations+0xac>)
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	4a14      	ldr	r2, [pc, #80]	; (8007398 <python_model_configure_activations+0xc0>)
 8007348:	6093      	str	r3, [r2, #8]
    _Relu_1_output_0_output_array.data_start = AI_PTR(g_python_model_activations_map[0] + 0);
 800734a:	4b0e      	ldr	r3, [pc, #56]	; (8007384 <python_model_configure_activations+0xac>)
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	4a12      	ldr	r2, [pc, #72]	; (8007398 <python_model_configure_activations+0xc0>)
 8007350:	60d3      	str	r3, [r2, #12]
    
    output_0_output_array.data = AI_PTR(g_python_model_activations_map[0] + 400);
 8007352:	4b0c      	ldr	r3, [pc, #48]	; (8007384 <python_model_configure_activations+0xac>)
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 800735a:	4a10      	ldr	r2, [pc, #64]	; (800739c <python_model_configure_activations+0xc4>)
 800735c:	6093      	str	r3, [r2, #8]
    output_0_output_array.data_start = AI_PTR(g_python_model_activations_map[0] + 400);
 800735e:	4b09      	ldr	r3, [pc, #36]	; (8007384 <python_model_configure_activations+0xac>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 8007366:	4a0d      	ldr	r2, [pc, #52]	; (800739c <python_model_configure_activations+0xc4>)
 8007368:	60d3      	str	r3, [r2, #12]
    
    return true;
 800736a:	2301      	movs	r3, #1
 800736c:	e005      	b.n	800737a <python_model_configure_activations+0xa2>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 800736e:	2213      	movs	r2, #19
 8007370:	2130      	movs	r1, #48	; 0x30
 8007372:	6878      	ldr	r0, [r7, #4]
 8007374:	f001 fea4 	bl	80090c0 <ai_platform_network_set_error>
  return false;
 8007378:	2300      	movs	r3, #0
}
 800737a:	4618      	mov	r0, r3
 800737c:	3708      	adds	r7, #8
 800737e:	46bd      	mov	sp, r7
 8007380:	bd80      	pop	{r7, pc}
 8007382:	bf00      	nop
 8007384:	200012f4 	.word	0x200012f4
 8007388:	2000011c 	.word	0x2000011c
 800738c:	2000013c 	.word	0x2000013c
 8007390:	2000014c 	.word	0x2000014c
 8007394:	2000015c 	.word	0x2000015c
 8007398:	2000017c 	.word	0x2000017c
 800739c:	2000018c 	.word	0x2000018c

080073a0 <python_model_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool python_model_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b082      	sub	sp, #8
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
 80073a8:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_python_model_weights_map, 1, params)) {
 80073aa:	683a      	ldr	r2, [r7, #0]
 80073ac:	2101      	movs	r1, #1
 80073ae:	4843      	ldr	r0, [pc, #268]	; (80074bc <python_model_configure_weights+0x11c>)
 80073b0:	f001 fd4e 	bl	8008e50 <ai_platform_get_weights_map>
 80073b4:	4603      	mov	r3, r0
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d075      	beq.n	80074a6 <python_model_configure_weights+0x106>
    /* Updating weights (byte) offsets */
    
    _fc1_Gemm_output_0_weights_array.format |= AI_FMT_FLAG_CONST;
 80073ba:	4b41      	ldr	r3, [pc, #260]	; (80074c0 <python_model_configure_weights+0x120>)
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80073c2:	4a3f      	ldr	r2, [pc, #252]	; (80074c0 <python_model_configure_weights+0x120>)
 80073c4:	6013      	str	r3, [r2, #0]
    _fc1_Gemm_output_0_weights_array.data = AI_PTR(g_python_model_weights_map[0] + 0);
 80073c6:	4b3d      	ldr	r3, [pc, #244]	; (80074bc <python_model_configure_weights+0x11c>)
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	4a3d      	ldr	r2, [pc, #244]	; (80074c0 <python_model_configure_weights+0x120>)
 80073cc:	6093      	str	r3, [r2, #8]
    _fc1_Gemm_output_0_weights_array.data_start = AI_PTR(g_python_model_weights_map[0] + 0);
 80073ce:	4b3b      	ldr	r3, [pc, #236]	; (80074bc <python_model_configure_weights+0x11c>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	4a3b      	ldr	r2, [pc, #236]	; (80074c0 <python_model_configure_weights+0x120>)
 80073d4:	60d3      	str	r3, [r2, #12]
    
    _fc1_Gemm_output_0_bias_array.format |= AI_FMT_FLAG_CONST;
 80073d6:	4b3b      	ldr	r3, [pc, #236]	; (80074c4 <python_model_configure_weights+0x124>)
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80073de:	4a39      	ldr	r2, [pc, #228]	; (80074c4 <python_model_configure_weights+0x124>)
 80073e0:	6013      	str	r3, [r2, #0]
    _fc1_Gemm_output_0_bias_array.data = AI_PTR(g_python_model_weights_map[0] + 58800);
 80073e2:	4b36      	ldr	r3, [pc, #216]	; (80074bc <python_model_configure_weights+0x11c>)
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f503 4365 	add.w	r3, r3, #58624	; 0xe500
 80073ea:	33b0      	adds	r3, #176	; 0xb0
 80073ec:	4a35      	ldr	r2, [pc, #212]	; (80074c4 <python_model_configure_weights+0x124>)
 80073ee:	6093      	str	r3, [r2, #8]
    _fc1_Gemm_output_0_bias_array.data_start = AI_PTR(g_python_model_weights_map[0] + 58800);
 80073f0:	4b32      	ldr	r3, [pc, #200]	; (80074bc <python_model_configure_weights+0x11c>)
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f503 4365 	add.w	r3, r3, #58624	; 0xe500
 80073f8:	33b0      	adds	r3, #176	; 0xb0
 80073fa:	4a32      	ldr	r2, [pc, #200]	; (80074c4 <python_model_configure_weights+0x124>)
 80073fc:	60d3      	str	r3, [r2, #12]
    
    _fc2_Gemm_output_0_weights_array.format |= AI_FMT_FLAG_CONST;
 80073fe:	4b32      	ldr	r3, [pc, #200]	; (80074c8 <python_model_configure_weights+0x128>)
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007406:	4a30      	ldr	r2, [pc, #192]	; (80074c8 <python_model_configure_weights+0x128>)
 8007408:	6013      	str	r3, [r2, #0]
    _fc2_Gemm_output_0_weights_array.data = AI_PTR(g_python_model_weights_map[0] + 59200);
 800740a:	4b2c      	ldr	r3, [pc, #176]	; (80074bc <python_model_configure_weights+0x11c>)
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f503 4367 	add.w	r3, r3, #59136	; 0xe700
 8007412:	3340      	adds	r3, #64	; 0x40
 8007414:	4a2c      	ldr	r2, [pc, #176]	; (80074c8 <python_model_configure_weights+0x128>)
 8007416:	6093      	str	r3, [r2, #8]
    _fc2_Gemm_output_0_weights_array.data_start = AI_PTR(g_python_model_weights_map[0] + 59200);
 8007418:	4b28      	ldr	r3, [pc, #160]	; (80074bc <python_model_configure_weights+0x11c>)
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f503 4367 	add.w	r3, r3, #59136	; 0xe700
 8007420:	3340      	adds	r3, #64	; 0x40
 8007422:	4a29      	ldr	r2, [pc, #164]	; (80074c8 <python_model_configure_weights+0x128>)
 8007424:	60d3      	str	r3, [r2, #12]
    
    _fc2_Gemm_output_0_bias_array.format |= AI_FMT_FLAG_CONST;
 8007426:	4b29      	ldr	r3, [pc, #164]	; (80074cc <python_model_configure_weights+0x12c>)
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800742e:	4a27      	ldr	r2, [pc, #156]	; (80074cc <python_model_configure_weights+0x12c>)
 8007430:	6013      	str	r3, [r2, #0]
    _fc2_Gemm_output_0_bias_array.data = AI_PTR(g_python_model_weights_map[0] + 99200);
 8007432:	4b22      	ldr	r3, [pc, #136]	; (80074bc <python_model_configure_weights+0x11c>)
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
 800743a:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800743e:	4a23      	ldr	r2, [pc, #140]	; (80074cc <python_model_configure_weights+0x12c>)
 8007440:	6093      	str	r3, [r2, #8]
    _fc2_Gemm_output_0_bias_array.data_start = AI_PTR(g_python_model_weights_map[0] + 99200);
 8007442:	4b1e      	ldr	r3, [pc, #120]	; (80074bc <python_model_configure_weights+0x11c>)
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
 800744a:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800744e:	4a1f      	ldr	r2, [pc, #124]	; (80074cc <python_model_configure_weights+0x12c>)
 8007450:	60d3      	str	r3, [r2, #12]
    
    output_0_weights_array.format |= AI_FMT_FLAG_CONST;
 8007452:	4b1f      	ldr	r3, [pc, #124]	; (80074d0 <python_model_configure_weights+0x130>)
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800745a:	4a1d      	ldr	r2, [pc, #116]	; (80074d0 <python_model_configure_weights+0x130>)
 800745c:	6013      	str	r3, [r2, #0]
    output_0_weights_array.data = AI_PTR(g_python_model_weights_map[0] + 99600);
 800745e:	4b17      	ldr	r3, [pc, #92]	; (80074bc <python_model_configure_weights+0x11c>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f503 33c2 	add.w	r3, r3, #99328	; 0x18400
 8007466:	f503 7388 	add.w	r3, r3, #272	; 0x110
 800746a:	4a19      	ldr	r2, [pc, #100]	; (80074d0 <python_model_configure_weights+0x130>)
 800746c:	6093      	str	r3, [r2, #8]
    output_0_weights_array.data_start = AI_PTR(g_python_model_weights_map[0] + 99600);
 800746e:	4b13      	ldr	r3, [pc, #76]	; (80074bc <python_model_configure_weights+0x11c>)
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f503 33c2 	add.w	r3, r3, #99328	; 0x18400
 8007476:	f503 7388 	add.w	r3, r3, #272	; 0x110
 800747a:	4a15      	ldr	r2, [pc, #84]	; (80074d0 <python_model_configure_weights+0x130>)
 800747c:	60d3      	str	r3, [r2, #12]
    
    output_0_bias_array.format |= AI_FMT_FLAG_CONST;
 800747e:	4b15      	ldr	r3, [pc, #84]	; (80074d4 <python_model_configure_weights+0x134>)
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007486:	4a13      	ldr	r2, [pc, #76]	; (80074d4 <python_model_configure_weights+0x134>)
 8007488:	6013      	str	r3, [r2, #0]
    output_0_bias_array.data = AI_PTR(g_python_model_weights_map[0] + 102400);
 800748a:	4b0c      	ldr	r3, [pc, #48]	; (80074bc <python_model_configure_weights+0x11c>)
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 8007492:	4a10      	ldr	r2, [pc, #64]	; (80074d4 <python_model_configure_weights+0x134>)
 8007494:	6093      	str	r3, [r2, #8]
    output_0_bias_array.data_start = AI_PTR(g_python_model_weights_map[0] + 102400);
 8007496:	4b09      	ldr	r3, [pc, #36]	; (80074bc <python_model_configure_weights+0x11c>)
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 800749e:	4a0d      	ldr	r2, [pc, #52]	; (80074d4 <python_model_configure_weights+0x134>)
 80074a0:	60d3      	str	r3, [r2, #12]
    
    return true;
 80074a2:	2301      	movs	r3, #1
 80074a4:	e005      	b.n	80074b2 <python_model_configure_weights+0x112>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 80074a6:	2212      	movs	r2, #18
 80074a8:	2130      	movs	r1, #48	; 0x30
 80074aa:	6878      	ldr	r0, [r7, #4]
 80074ac:	f001 fe08 	bl	80090c0 <ai_platform_network_set_error>
  return false;
 80074b0:	2300      	movs	r3, #0
}
 80074b2:	4618      	mov	r0, r3
 80074b4:	3708      	adds	r7, #8
 80074b6:	46bd      	mov	sp, r7
 80074b8:	bd80      	pop	{r7, pc}
 80074ba:	bf00      	nop
 80074bc:	200012f8 	.word	0x200012f8
 80074c0:	200000dc 	.word	0x200000dc
 80074c4:	200000ec 	.word	0x200000ec
 80074c8:	200000fc 	.word	0x200000fc
 80074cc:	2000010c 	.word	0x2000010c
 80074d0:	2000012c 	.word	0x2000012c
 80074d4:	2000016c 	.word	0x2000016c

080074d8 <ai_python_model_get_error>:
  return false;
}

AI_API_ENTRY
ai_error ai_python_model_get_error(ai_handle network)
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b082      	sub	sp, #8
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 80074e0:	6878      	ldr	r0, [r7, #4]
 80074e2:	f001 fd7f 	bl	8008fe4 <ai_platform_network_get_error>
 80074e6:	4603      	mov	r3, r0
}
 80074e8:	4618      	mov	r0, r3
 80074ea:	3708      	adds	r7, #8
 80074ec:	46bd      	mov	sp, r7
 80074ee:	bd80      	pop	{r7, pc}

080074f0 <ai_python_model_create>:

AI_API_ENTRY
ai_error ai_python_model_create(
  ai_handle* network, const ai_buffer* network_config)
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b084      	sub	sp, #16
 80074f4:	af02      	add	r7, sp, #8
 80074f6:	6078      	str	r0, [r7, #4]
 80074f8:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 80074fa:	2300      	movs	r3, #0
 80074fc:	9301      	str	r3, [sp, #4]
 80074fe:	2305      	movs	r3, #5
 8007500:	9300      	str	r3, [sp, #0]
 8007502:	2301      	movs	r3, #1
 8007504:	4a04      	ldr	r2, [pc, #16]	; (8007518 <ai_python_model_create+0x28>)
 8007506:	6839      	ldr	r1, [r7, #0]
 8007508:	6878      	ldr	r0, [r7, #4]
 800750a:	f001 ff85 	bl	8009418 <ai_platform_network_create>
 800750e:	4603      	mov	r3, r0
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8007510:	4618      	mov	r0, r3
 8007512:	3708      	adds	r7, #8
 8007514:	46bd      	mov	sp, r7
 8007516:	bd80      	pop	{r7, pc}
 8007518:	200006c0 	.word	0x200006c0

0800751c <ai_python_model_create_and_init>:

AI_API_ENTRY
ai_error ai_python_model_create_and_init(
  ai_handle* network, const ai_handle activations[], const ai_handle weights[])
{
 800751c:	b580      	push	{r7, lr}
 800751e:	b096      	sub	sp, #88	; 0x58
 8007520:	af00      	add	r7, sp, #0
 8007522:	60f8      	str	r0, [r7, #12]
 8007524:	60b9      	str	r1, [r7, #8]
 8007526:	607a      	str	r2, [r7, #4]
    ai_error err;
    ai_network_params params;

    err = ai_python_model_create(network, AI_PYTHON_MODEL_DATA_CONFIG);
 8007528:	2100      	movs	r1, #0
 800752a:	68f8      	ldr	r0, [r7, #12]
 800752c:	f7ff ffe0 	bl	80074f0 <ai_python_model_create>
 8007530:	4603      	mov	r3, r0
 8007532:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (err.type != AI_ERROR_NONE)
 8007534:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8007538:	2b00      	cmp	r3, #0
 800753a:	d001      	beq.n	8007540 <ai_python_model_create_and_init+0x24>
        return err;
 800753c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800753e:	e05d      	b.n	80075fc <ai_python_model_create_and_init+0xe0>
    if (ai_python_model_data_params_get(&params) != true) {
 8007540:	f107 0314 	add.w	r3, r7, #20
 8007544:	4618      	mov	r0, r3
 8007546:	f000 f8dd 	bl	8007704 <ai_python_model_data_params_get>
 800754a:	4603      	mov	r3, r0
 800754c:	f083 0301 	eor.w	r3, r3, #1
 8007550:	b2db      	uxtb	r3, r3
 8007552:	2b00      	cmp	r3, #0
 8007554:	d008      	beq.n	8007568 <ai_python_model_create_and_init+0x4c>
        err = ai_python_model_get_error(*network);
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	4618      	mov	r0, r3
 800755c:	f7ff ffbc 	bl	80074d8 <ai_python_model_get_error>
 8007560:	4603      	mov	r3, r0
 8007562:	64fb      	str	r3, [r7, #76]	; 0x4c
        return err;
 8007564:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007566:	e049      	b.n	80075fc <ai_python_model_create_and_init+0xe0>
    }
#if defined(AI_PYTHON_MODEL_DATA_ACTIVATIONS_COUNT)
    if (activations) {
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d016      	beq.n	800759c <ai_python_model_create_and_init+0x80>
        /* set the addresses of the activations buffers */
        for (int idx=0;idx<params.map_activations.size;idx++)
 800756e:	2300      	movs	r3, #0
 8007570:	657b      	str	r3, [r7, #84]	; 0x54
 8007572:	e00e      	b.n	8007592 <ai_python_model_create_and_init+0x76>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 8007574:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007576:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007578:	009b      	lsls	r3, r3, #2
 800757a:	68ba      	ldr	r2, [r7, #8]
 800757c:	4413      	add	r3, r2
 800757e:	681a      	ldr	r2, [r3, #0]
 8007580:	f107 0314 	add.w	r3, r7, #20
 8007584:	330c      	adds	r3, #12
 8007586:	4618      	mov	r0, r3
 8007588:	f001 fc4e 	bl	8008e28 <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_activations.size;idx++)
 800758c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800758e:	3301      	adds	r3, #1
 8007590:	657b      	str	r3, [r7, #84]	; 0x54
 8007592:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8007594:	461a      	mov	r2, r3
 8007596:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007598:	4293      	cmp	r3, r2
 800759a:	dbeb      	blt.n	8007574 <ai_python_model_create_and_init+0x58>
    }
#endif
#if defined(AI_PYTHON_MODEL_DATA_WEIGHTS_COUNT)
    if (weights) {
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d016      	beq.n	80075d0 <ai_python_model_create_and_init+0xb4>
        /* set the addresses of the weight buffers */
        for (int idx=0;idx<params.map_weights.size;idx++)
 80075a2:	2300      	movs	r3, #0
 80075a4:	653b      	str	r3, [r7, #80]	; 0x50
 80075a6:	e00e      	b.n	80075c6 <ai_python_model_create_and_init+0xaa>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 80075a8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80075aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80075ac:	009b      	lsls	r3, r3, #2
 80075ae:	687a      	ldr	r2, [r7, #4]
 80075b0:	4413      	add	r3, r2
 80075b2:	681a      	ldr	r2, [r3, #0]
 80075b4:	f107 0314 	add.w	r3, r7, #20
 80075b8:	3304      	adds	r3, #4
 80075ba:	4618      	mov	r0, r3
 80075bc:	f001 fc34 	bl	8008e28 <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_weights.size;idx++)
 80075c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80075c2:	3301      	adds	r3, #1
 80075c4:	653b      	str	r3, [r7, #80]	; 0x50
 80075c6:	8b7b      	ldrh	r3, [r7, #26]
 80075c8:	461a      	mov	r2, r3
 80075ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80075cc:	4293      	cmp	r3, r2
 80075ce:	dbeb      	blt.n	80075a8 <ai_python_model_create_and_init+0x8c>
    }
#endif
    if (ai_python_model_init(*network, &params) != true) {
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f107 0214 	add.w	r2, r7, #20
 80075d8:	4611      	mov	r1, r2
 80075da:	4618      	mov	r0, r3
 80075dc:	f000 f846 	bl	800766c <ai_python_model_init>
 80075e0:	4603      	mov	r3, r0
 80075e2:	f083 0301 	eor.w	r3, r3, #1
 80075e6:	b2db      	uxtb	r3, r3
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d006      	beq.n	80075fa <ai_python_model_create_and_init+0xde>
        err = ai_python_model_get_error(*network);
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	4618      	mov	r0, r3
 80075f2:	f7ff ff71 	bl	80074d8 <ai_python_model_get_error>
 80075f6:	4603      	mov	r3, r0
 80075f8:	64fb      	str	r3, [r7, #76]	; 0x4c
    }
    return err;
 80075fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 80075fc:	4618      	mov	r0, r3
 80075fe:	3758      	adds	r7, #88	; 0x58
 8007600:	46bd      	mov	sp, r7
 8007602:	bd80      	pop	{r7, pc}

08007604 <ai_python_model_inputs_get>:

AI_API_ENTRY
ai_buffer* ai_python_model_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8007604:	b580      	push	{r7, lr}
 8007606:	b082      	sub	sp, #8
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
 800760c:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d104      	bne.n	800761e <ai_python_model_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8007614:	4b06      	ldr	r3, [pc, #24]	; (8007630 <ai_python_model_inputs_get+0x2c>)
 8007616:	607b      	str	r3, [r7, #4]
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	4a06      	ldr	r2, [pc, #24]	; (8007634 <ai_python_model_inputs_get+0x30>)
 800761c:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 800761e:	6839      	ldr	r1, [r7, #0]
 8007620:	6878      	ldr	r0, [r7, #4]
 8007622:	f001 fd53 	bl	80090cc <ai_platform_inputs_get>
 8007626:	4603      	mov	r3, r0
}
 8007628:	4618      	mov	r0, r3
 800762a:	3708      	adds	r7, #8
 800762c:	46bd      	mov	sp, r7
 800762e:	bd80      	pop	{r7, pc}
 8007630:	200006c0 	.word	0x200006c0
 8007634:	a1c00100 	.word	0xa1c00100

08007638 <ai_python_model_outputs_get>:

AI_API_ENTRY
ai_buffer* ai_python_model_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8007638:	b580      	push	{r7, lr}
 800763a:	b082      	sub	sp, #8
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]
 8007640:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d104      	bne.n	8007652 <ai_python_model_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8007648:	4b06      	ldr	r3, [pc, #24]	; (8007664 <ai_python_model_outputs_get+0x2c>)
 800764a:	607b      	str	r3, [r7, #4]
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	4a06      	ldr	r2, [pc, #24]	; (8007668 <ai_python_model_outputs_get+0x30>)
 8007650:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 8007652:	6839      	ldr	r1, [r7, #0]
 8007654:	6878      	ldr	r0, [r7, #4]
 8007656:	f001 fe0f 	bl	8009278 <ai_platform_outputs_get>
 800765a:	4603      	mov	r3, r0
}
 800765c:	4618      	mov	r0, r3
 800765e:	3708      	adds	r7, #8
 8007660:	46bd      	mov	sp, r7
 8007662:	bd80      	pop	{r7, pc}
 8007664:	200006c0 	.word	0x200006c0
 8007668:	a1c00100 	.word	0xa1c00100

0800766c <ai_python_model_init>:
}

AI_API_ENTRY
ai_bool ai_python_model_init(
  ai_handle network, const ai_network_params* params)
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b084      	sub	sp, #16
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
 8007674:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = ai_platform_network_init(network, params);
 8007676:	6839      	ldr	r1, [r7, #0]
 8007678:	6878      	ldr	r0, [r7, #4]
 800767a:	f001 ffa3 	bl	80095c4 <ai_platform_network_init>
 800767e:	60f8      	str	r0, [r7, #12]
  if (!net_ctx) return false;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d101      	bne.n	800768a <ai_python_model_init+0x1e>
 8007686:	2300      	movs	r3, #0
 8007688:	e028      	b.n	80076dc <ai_python_model_init+0x70>

  ai_bool ok = true;
 800768a:	2301      	movs	r3, #1
 800768c:	72fb      	strb	r3, [r7, #11]
  ok &= python_model_configure_weights(net_ctx, params);
 800768e:	6839      	ldr	r1, [r7, #0]
 8007690:	68f8      	ldr	r0, [r7, #12]
 8007692:	f7ff fe85 	bl	80073a0 <python_model_configure_weights>
 8007696:	4603      	mov	r3, r0
 8007698:	461a      	mov	r2, r3
 800769a:	7afb      	ldrb	r3, [r7, #11]
 800769c:	4013      	ands	r3, r2
 800769e:	2b00      	cmp	r3, #0
 80076a0:	bf14      	ite	ne
 80076a2:	2301      	movne	r3, #1
 80076a4:	2300      	moveq	r3, #0
 80076a6:	72fb      	strb	r3, [r7, #11]
  ok &= python_model_configure_activations(net_ctx, params);
 80076a8:	6839      	ldr	r1, [r7, #0]
 80076aa:	68f8      	ldr	r0, [r7, #12]
 80076ac:	f7ff fe14 	bl	80072d8 <python_model_configure_activations>
 80076b0:	4603      	mov	r3, r0
 80076b2:	461a      	mov	r2, r3
 80076b4:	7afb      	ldrb	r3, [r7, #11]
 80076b6:	4013      	ands	r3, r2
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	bf14      	ite	ne
 80076bc:	2301      	movne	r3, #1
 80076be:	2300      	moveq	r3, #0
 80076c0:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 80076c2:	6878      	ldr	r0, [r7, #4]
 80076c4:	f002 f86c 	bl	80097a0 <ai_platform_network_post_init>
 80076c8:	4603      	mov	r3, r0
 80076ca:	461a      	mov	r2, r3
 80076cc:	7afb      	ldrb	r3, [r7, #11]
 80076ce:	4013      	ands	r3, r2
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	bf14      	ite	ne
 80076d4:	2301      	movne	r3, #1
 80076d6:	2300      	moveq	r3, #0
 80076d8:	72fb      	strb	r3, [r7, #11]

  return ok;
 80076da:	7afb      	ldrb	r3, [r7, #11]
}
 80076dc:	4618      	mov	r0, r3
 80076de:	3710      	adds	r7, #16
 80076e0:	46bd      	mov	sp, r7
 80076e2:	bd80      	pop	{r7, pc}

080076e4 <ai_python_model_run>:


AI_API_ENTRY
ai_i32 ai_python_model_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b084      	sub	sp, #16
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	60f8      	str	r0, [r7, #12]
 80076ec:	60b9      	str	r1, [r7, #8]
 80076ee:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 80076f0:	687a      	ldr	r2, [r7, #4]
 80076f2:	68b9      	ldr	r1, [r7, #8]
 80076f4:	68f8      	ldr	r0, [r7, #12]
 80076f6:	f002 f8db 	bl	80098b0 <ai_platform_network_process>
 80076fa:	4603      	mov	r3, r0
}
 80076fc:	4618      	mov	r0, r3
 80076fe:	3710      	adds	r7, #16
 8007700:	46bd      	mov	sp, r7
 8007702:	bd80      	pop	{r7, pc}

08007704 <ai_python_model_data_params_get>:
 * @ingroup python_model_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_python_model_data_params_get(ai_network_params* params)
{
 8007704:	b580      	push	{r7, lr}
 8007706:	b086      	sub	sp, #24
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
  if (!params) return false;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d101      	bne.n	8007716 <ai_python_model_data_params_get+0x12>
 8007712:	2300      	movs	r3, #0
 8007714:	e016      	b.n	8007744 <ai_python_model_data_params_get+0x40>
  
  const ai_buffer_array map_activations = 
 8007716:	4a0d      	ldr	r2, [pc, #52]	; (800774c <ai_python_model_data_params_get+0x48>)
 8007718:	f107 0310 	add.w	r3, r7, #16
 800771c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007720:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_PYTHON_MODEL_DATA_ACTIVATIONS_COUNT, g_python_model_data_map_activations);
  
  const ai_buffer_array map_weights = 
 8007724:	4a0a      	ldr	r2, [pc, #40]	; (8007750 <ai_python_model_data_params_get+0x4c>)
 8007726:	f107 0308 	add.w	r3, r7, #8
 800772a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800772e:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_PYTHON_MODEL_DATA_WEIGHTS_COUNT, g_python_model_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 8007732:	f107 0210 	add.w	r2, r7, #16
 8007736:	f107 0308 	add.w	r3, r7, #8
 800773a:	4619      	mov	r1, r3
 800773c:	6878      	ldr	r0, [r7, #4]
 800773e:	f001 fc2f 	bl	8008fa0 <ai_platform_bind_network_params>
 8007742:	4603      	mov	r3, r0
}
 8007744:	4618      	mov	r0, r3
 8007746:	3718      	adds	r7, #24
 8007748:	46bd      	mov	sp, r7
 800774a:	bd80      	pop	{r7, pc}
 800774c:	0800c00c 	.word	0x0800c00c
 8007750:	0800c014 	.word	0x0800c014

08007754 <LL_GPIO_SetOutputPin>:
{
 8007754:	b480      	push	{r7}
 8007756:	b083      	sub	sp, #12
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
 800775c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	683a      	ldr	r2, [r7, #0]
 8007762:	619a      	str	r2, [r3, #24]
}
 8007764:	bf00      	nop
 8007766:	370c      	adds	r7, #12
 8007768:	46bd      	mov	sp, r7
 800776a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776e:	4770      	bx	lr

08007770 <LL_GPIO_ResetOutputPin>:
{
 8007770:	b480      	push	{r7}
 8007772:	b083      	sub	sp, #12
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
 8007778:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	683a      	ldr	r2, [r7, #0]
 800777e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8007780:	bf00      	nop
 8007782:	370c      	adds	r7, #12
 8007784:	46bd      	mov	sp, r7
 8007786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778a:	4770      	bx	lr

0800778c <LED_init>:


// Funkcija LED_init() poskrbi, da se pravilno inicializira LED_group_handle_t struktura.
// Poskrbi tudi, da se določi začetno stanje LEDic.
void LED_init(void)
{
 800778c:	b580      	push	{r7, lr}
 800778e:	af00      	add	r7, sp, #0
		// Uporabite makroje "GPIOn" in "LL_GPIO_PIN_n" iz nizko-nivojske LL knjižnice.
		// Spodaj imate primer za inicializacijo LEDice LED0.


		// LEDice na portu F
		LED_group.LEDs[LED0].pin = LL_GPIO_PIN_2;
 8007790:	4b1a      	ldr	r3, [pc, #104]	; (80077fc <LED_init+0x70>)
 8007792:	2204      	movs	r2, #4
 8007794:	605a      	str	r2, [r3, #4]
		LED_group.LEDs[LED0].port = GPIOF;
 8007796:	4b19      	ldr	r3, [pc, #100]	; (80077fc <LED_init+0x70>)
 8007798:	4a19      	ldr	r2, [pc, #100]	; (8007800 <LED_init+0x74>)
 800779a:	601a      	str	r2, [r3, #0]

		LED_group.LEDs[LED1].pin = LL_GPIO_PIN_3;
 800779c:	4b17      	ldr	r3, [pc, #92]	; (80077fc <LED_init+0x70>)
 800779e:	2208      	movs	r2, #8
 80077a0:	60da      	str	r2, [r3, #12]
		LED_group.LEDs[LED1].port = GPIOF;
 80077a2:	4b16      	ldr	r3, [pc, #88]	; (80077fc <LED_init+0x70>)
 80077a4:	4a16      	ldr	r2, [pc, #88]	; (8007800 <LED_init+0x74>)
 80077a6:	609a      	str	r2, [r3, #8]

		LED_group.LEDs[LED2].pin = LL_GPIO_PIN_4;
 80077a8:	4b14      	ldr	r3, [pc, #80]	; (80077fc <LED_init+0x70>)
 80077aa:	2210      	movs	r2, #16
 80077ac:	615a      	str	r2, [r3, #20]
		LED_group.LEDs[LED2].port = GPIOF;
 80077ae:	4b13      	ldr	r3, [pc, #76]	; (80077fc <LED_init+0x70>)
 80077b0:	4a13      	ldr	r2, [pc, #76]	; (8007800 <LED_init+0x74>)
 80077b2:	611a      	str	r2, [r3, #16]

		LED_group.LEDs[LED3].pin = LL_GPIO_PIN_5;
 80077b4:	4b11      	ldr	r3, [pc, #68]	; (80077fc <LED_init+0x70>)
 80077b6:	2220      	movs	r2, #32
 80077b8:	61da      	str	r2, [r3, #28]
		LED_group.LEDs[LED3].port = GPIOF;
 80077ba:	4b10      	ldr	r3, [pc, #64]	; (80077fc <LED_init+0x70>)
 80077bc:	4a10      	ldr	r2, [pc, #64]	; (8007800 <LED_init+0x74>)
 80077be:	619a      	str	r2, [r3, #24]



		// LEDice na portu C

		LED_group.LEDs[LED4].pin = LL_GPIO_PIN_0;
 80077c0:	4b0e      	ldr	r3, [pc, #56]	; (80077fc <LED_init+0x70>)
 80077c2:	2201      	movs	r2, #1
 80077c4:	625a      	str	r2, [r3, #36]	; 0x24
		LED_group.LEDs[LED4].port = GPIOC;
 80077c6:	4b0d      	ldr	r3, [pc, #52]	; (80077fc <LED_init+0x70>)
 80077c8:	4a0e      	ldr	r2, [pc, #56]	; (8007804 <LED_init+0x78>)
 80077ca:	621a      	str	r2, [r3, #32]

		LED_group.LEDs[LED5].pin = LL_GPIO_PIN_1;
 80077cc:	4b0b      	ldr	r3, [pc, #44]	; (80077fc <LED_init+0x70>)
 80077ce:	2202      	movs	r2, #2
 80077d0:	62da      	str	r2, [r3, #44]	; 0x2c
		LED_group.LEDs[LED5].port = GPIOC;
 80077d2:	4b0a      	ldr	r3, [pc, #40]	; (80077fc <LED_init+0x70>)
 80077d4:	4a0b      	ldr	r2, [pc, #44]	; (8007804 <LED_init+0x78>)
 80077d6:	629a      	str	r2, [r3, #40]	; 0x28

	 	LED_group.LEDs[LED6].pin = LL_GPIO_PIN_2;
 80077d8:	4b08      	ldr	r3, [pc, #32]	; (80077fc <LED_init+0x70>)
 80077da:	2204      	movs	r2, #4
 80077dc:	635a      	str	r2, [r3, #52]	; 0x34
		LED_group.LEDs[LED6].port = GPIOC;
 80077de:	4b07      	ldr	r3, [pc, #28]	; (80077fc <LED_init+0x70>)
 80077e0:	4a08      	ldr	r2, [pc, #32]	; (8007804 <LED_init+0x78>)
 80077e2:	631a      	str	r2, [r3, #48]	; 0x30

		LED_group.LEDs[LED7].pin = LL_GPIO_PIN_3;
 80077e4:	4b05      	ldr	r3, [pc, #20]	; (80077fc <LED_init+0x70>)
 80077e6:	2208      	movs	r2, #8
 80077e8:	63da      	str	r2, [r3, #60]	; 0x3c
		LED_group.LEDs[LED7].port = GPIOC;
 80077ea:	4b04      	ldr	r3, [pc, #16]	; (80077fc <LED_init+0x70>)
 80077ec:	4a05      	ldr	r2, [pc, #20]	; (8007804 <LED_init+0x78>)
 80077ee:	639a      	str	r2, [r3, #56]	; 0x38

	// 2. Nastavite začetno stanje LEDic (t.i. privzeto stanje (angl. default state)).

		// Na začetku po inicializaciji želimo imeti vse LEDice ugasnjene.
		// Uporabi se lahko kar LEDs_write() funkcijo.
		LEDs_write(0x00);
 80077f0:	2000      	movs	r0, #0
 80077f2:	f000 f809 	bl	8007808 <LEDs_write>

}
 80077f6:	bf00      	nop
 80077f8:	bd80      	pop	{r7, pc}
 80077fa:	bf00      	nop
 80077fc:	20001380 	.word	0x20001380
 8007800:	48001400 	.word	0x48001400
 8007804:	48000800 	.word	0x48000800

08007808 <LEDs_write>:
// V primeru funkcije LEDs_write() pa vrednost vhodnega argumenta "value"
// neposredno določa, katere LEDice v LED skupini bodo prižgane ter katere
// ugasnjene po ideji: če postavljen i-ti bit vrednosti "value", potem naj
// bo prižgana i-ta LEDica; sicer naj bo ugasnjena.
void LEDs_write(uint8_t value)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b084      	sub	sp, #16
 800780c:	af00      	add	r7, sp, #0
 800780e:	4603      	mov	r3, r0
 8007810:	71fb      	strb	r3, [r7, #7]
	uint8_t bitmask = 0x01;
 8007812:	2301      	movs	r3, #1
 8007814:	73fb      	strb	r3, [r7, #15]

	// S "for" zanko se sprehodimo preko vseh LEDic v sistemu.
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 8007816:	2300      	movs	r3, #0
 8007818:	73bb      	strb	r3, [r7, #14]
 800781a:	e026      	b.n	800786a <LEDs_write+0x62>
	{
		// Preveri vrednost i-tega bita vhodnega argumenta "value".
		if (value & bitmask)
 800781c:	79fa      	ldrb	r2, [r7, #7]
 800781e:	7bfb      	ldrb	r3, [r7, #15]
 8007820:	4013      	ands	r3, r2
 8007822:	b2db      	uxtb	r3, r3
 8007824:	2b00      	cmp	r3, #0
 8007826:	d00d      	beq.n	8007844 <LEDs_write+0x3c>
		{
			// Če je i-ti bit enak 1, potem naj se prižge i-ta LEDica, pri čemer se pa
			// upošteva vrstni red LEDic, kot je bil definiran v naštevnem tipu LEDs_enum_t;

			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8007828:	7bbb      	ldrb	r3, [r7, #14]
 800782a:	4a14      	ldr	r2, [pc, #80]	; (800787c <LEDs_write+0x74>)
 800782c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8007830:	7bbb      	ldrb	r3, [r7, #14]
 8007832:	4912      	ldr	r1, [pc, #72]	; (800787c <LEDs_write+0x74>)
 8007834:	00db      	lsls	r3, r3, #3
 8007836:	440b      	add	r3, r1
 8007838:	685b      	ldr	r3, [r3, #4]
 800783a:	4619      	mov	r1, r3
 800783c:	4610      	mov	r0, r2
 800783e:	f7ff ff89 	bl	8007754 <LL_GPIO_SetOutputPin>
 8007842:	e00c      	b.n	800785e <LEDs_write+0x56>
		}
		else
		{
			// sicer pa naj se i-ta LEDica ugasne.

			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8007844:	7bbb      	ldrb	r3, [r7, #14]
 8007846:	4a0d      	ldr	r2, [pc, #52]	; (800787c <LEDs_write+0x74>)
 8007848:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800784c:	7bbb      	ldrb	r3, [r7, #14]
 800784e:	490b      	ldr	r1, [pc, #44]	; (800787c <LEDs_write+0x74>)
 8007850:	00db      	lsls	r3, r3, #3
 8007852:	440b      	add	r3, r1
 8007854:	685b      	ldr	r3, [r3, #4]
 8007856:	4619      	mov	r1, r3
 8007858:	4610      	mov	r0, r2
 800785a:	f7ff ff89 	bl	8007770 <LL_GPIO_ResetOutputPin>

		}


		// In nato si pripravimo novo pomožno bitno masko za branje naslednjega bita v vhodnem argumentu.
		bitmask <<= 1;
 800785e:	7bfb      	ldrb	r3, [r7, #15]
 8007860:	005b      	lsls	r3, r3, #1
 8007862:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 8007864:	7bbb      	ldrb	r3, [r7, #14]
 8007866:	3301      	adds	r3, #1
 8007868:	73bb      	strb	r3, [r7, #14]
 800786a:	7bbb      	ldrb	r3, [r7, #14]
 800786c:	2b07      	cmp	r3, #7
 800786e:	d9d5      	bls.n	800781c <LEDs_write+0x14>
	}
}
 8007870:	bf00      	nop
 8007872:	bf00      	nop
 8007874:	3710      	adds	r7, #16
 8007876:	46bd      	mov	sp, r7
 8007878:	bd80      	pop	{r7, pc}
 800787a:	bf00      	nop
 800787c:	20001380 	.word	0x20001380

08007880 <LL_USART_IsActiveFlag_TXE_TXFNF>:
{
 8007880:	b480      	push	{r7}
 8007882:	b083      	sub	sp, #12
 8007884:	af00      	add	r7, sp, #0
 8007886:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	69db      	ldr	r3, [r3, #28]
 800788c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007890:	2b80      	cmp	r3, #128	; 0x80
 8007892:	d101      	bne.n	8007898 <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 8007894:	2301      	movs	r3, #1
 8007896:	e000      	b.n	800789a <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 8007898:	2300      	movs	r3, #0
}
 800789a:	4618      	mov	r0, r3
 800789c:	370c      	adds	r7, #12
 800789e:	46bd      	mov	sp, r7
 80078a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a4:	4770      	bx	lr

080078a6 <LL_USART_EnableIT_RXNE_RXFNE>:
{
 80078a6:	b480      	push	{r7}
 80078a8:	b089      	sub	sp, #36	; 0x24
 80078aa:	af00      	add	r7, sp, #0
 80078ac:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	e853 3f00 	ldrex	r3, [r3]
 80078b8:	60bb      	str	r3, [r7, #8]
   return(result);
 80078ba:	68bb      	ldr	r3, [r7, #8]
 80078bc:	f043 0320 	orr.w	r3, r3, #32
 80078c0:	61fb      	str	r3, [r7, #28]
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	69fa      	ldr	r2, [r7, #28]
 80078c6:	61ba      	str	r2, [r7, #24]
 80078c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ca:	6979      	ldr	r1, [r7, #20]
 80078cc:	69ba      	ldr	r2, [r7, #24]
 80078ce:	e841 2300 	strex	r3, r2, [r1]
 80078d2:	613b      	str	r3, [r7, #16]
   return(result);
 80078d4:	693b      	ldr	r3, [r7, #16]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d1e9      	bne.n	80078ae <LL_USART_EnableIT_RXNE_RXFNE+0x8>
}
 80078da:	bf00      	nop
 80078dc:	bf00      	nop
 80078de:	3724      	adds	r7, #36	; 0x24
 80078e0:	46bd      	mov	sp, r7
 80078e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e6:	4770      	bx	lr

080078e8 <LL_USART_DisableIT_TXE_TXFNF>:
{
 80078e8:	b480      	push	{r7}
 80078ea:	b089      	sub	sp, #36	; 0x24
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	e853 3f00 	ldrex	r3, [r3]
 80078fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007902:	61fb      	str	r3, [r7, #28]
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	69fa      	ldr	r2, [r7, #28]
 8007908:	61ba      	str	r2, [r7, #24]
 800790a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800790c:	6979      	ldr	r1, [r7, #20]
 800790e:	69ba      	ldr	r2, [r7, #24]
 8007910:	e841 2300 	strex	r3, r2, [r1]
 8007914:	613b      	str	r3, [r7, #16]
   return(result);
 8007916:	693b      	ldr	r3, [r7, #16]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d1e9      	bne.n	80078f0 <LL_USART_DisableIT_TXE_TXFNF+0x8>
}
 800791c:	bf00      	nop
 800791e:	bf00      	nop
 8007920:	3724      	adds	r7, #36	; 0x24
 8007922:	46bd      	mov	sp, r7
 8007924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007928:	4770      	bx	lr

0800792a <LL_USART_ReceiveData8>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
 800792a:	b480      	push	{r7}
 800792c:	b083      	sub	sp, #12
 800792e:	af00      	add	r7, sp, #0
 8007930:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007936:	b2db      	uxtb	r3, r3
}
 8007938:	4618      	mov	r0, r3
 800793a:	370c      	adds	r7, #12
 800793c:	46bd      	mov	sp, r7
 800793e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007942:	4770      	bx	lr

08007944 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8007944:	b480      	push	{r7}
 8007946:	b083      	sub	sp, #12
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
 800794c:	460b      	mov	r3, r1
 800794e:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8007950:	78fa      	ldrb	r2, [r7, #3]
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	629a      	str	r2, [r3, #40]	; 0x28
}
 8007956:	bf00      	nop
 8007958:	370c      	adds	r7, #12
 800795a:	46bd      	mov	sp, r7
 800795c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007960:	4770      	bx	lr
	...

08007964 <SCI_init>:


// Funkcija SCI_init() poskrbi za inicializacijo SCI "handle" strukture SCI
// in modificira dolžino medpomnilnika printf() funkcije.
void SCI_init(void)
{
 8007964:	b580      	push	{r7, lr}
 8007966:	af00      	add	r7, sp, #0
		// USART vmesnik specificiramo s pred-definiranim makrojem iz
	    // "CMSIS STM32G474xx Device Peripheral Access" knjižnice (datoteka "stm32g474xx.h").
		// Razmišljamo podobno kot pri portih. Za primer: GPIOx --> GPIOF.
		// Pri serijskem vmesniku je situacija podobna: USARTx --> USART[številka vmesnika].

	SCI.enota=USART3;
 8007968:	4b0e      	ldr	r3, [pc, #56]	; (80079a4 <SCI_init+0x40>)
 800796a:	4a0f      	ldr	r2, [pc, #60]	; (80079a8 <SCI_init+0x44>)
 800796c:	601a      	str	r2, [r3, #0]
		// standardni izhod "stdout" s pomočjo printf() funkcije,
		// bomo nastavili na 0. Na ta način dosežemo najboljšo odzivnost
		// printf() funkcije, saj se tako ne čaka, da se medpomnilnik napolne,
		// preden se pošlje sporočilo. Sporočila bodo tako poslana takoj, ko se
		// prejme vsaj en znak.
		setvbuf(stdout, NULL, _IONBF, 0);
 800796e:	4b0f      	ldr	r3, [pc, #60]	; (80079ac <SCI_init+0x48>)
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	6898      	ldr	r0, [r3, #8]
 8007974:	2300      	movs	r3, #0
 8007976:	2202      	movs	r2, #2
 8007978:	2100      	movs	r1, #0
 800797a:	f003 fa67 	bl	800ae4c <setvbuf>


		// ****** Dodati je potrebno še dva koraka v inizializaciji:

				// 3. Inicializacija SCI medpomnilnikov  (RX and TX)
					BUF_init( &SCI_RX_buf_handle, SCI_RX_buffer, SCI_RX_BUF_LEN);	// RX SCI medpomnilnik
 800797e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007982:	490b      	ldr	r1, [pc, #44]	; (80079b0 <SCI_init+0x4c>)
 8007984:	480b      	ldr	r0, [pc, #44]	; (80079b4 <SCI_init+0x50>)
 8007986:	f000 f8fb 	bl	8007b80 <BUF_init>
					BUF_init( &SCI_TX_buf_handle,SCI_TX_buffer,SCI_TX_BUF_LEN );	// TX SCI medpomnilnik
 800798a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800798e:	490a      	ldr	r1, [pc, #40]	; (80079b8 <SCI_init+0x54>)
 8007990:	480a      	ldr	r0, [pc, #40]	; (80079bc <SCI_init+0x58>)
 8007992:	f000 f8f5 	bl	8007b80 <BUF_init>
					// Kot zadnji korak inicializacije SCI vmesnika poskrbimo, da se vklopijo
					// prekinitve ob sprejemu novega podatka preko USART enote, s katero
					// implementiramo SCI vmesnik. Uporabimo seveda primerno LL funkcijo,
					// ki omogoči prekinitve ob postavitvi RXNE zastavice.

					LL_USART_EnableIT_RXNE_RXFNE (SCI.enota);
 8007996:	4b03      	ldr	r3, [pc, #12]	; (80079a4 <SCI_init+0x40>)
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	4618      	mov	r0, r3
 800799c:	f7ff ff83 	bl	80078a6 <LL_USART_EnableIT_RXNE_RXFNE>

		// ------ Funkcije za pošiljanje niza znakov ali zaporedja bajtov s pomočjo prekinitev -------



}
 80079a0:	bf00      	nop
 80079a2:	bd80      	pop	{r7, pc}
 80079a4:	200017e0 	.word	0x200017e0
 80079a8:	40004800 	.word	0x40004800
 80079ac:	20000774 	.word	0x20000774
 80079b0:	200013c0 	.word	0x200013c0
 80079b4:	200015c0 	.word	0x200015c0
 80079b8:	200015d0 	.word	0x200015d0
 80079bc:	200017d0 	.word	0x200017d0

080079c0 <SCI_send_char>:

// Funkcija SCI_send_char() pošlje en sam ZNAK preko SCI vmesnika (uporabno, kadar delamo z besedilnimi sporočili).
// Ker SCI vmesnik implementiramo z USART vmesnikom, je potrebno pravzaprav znak poslati z oddajnikom USART enote.
// Pri tem si pomagamo z LL funkcijo.
void SCI_send_char(char c)
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b082      	sub	sp, #8
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	4603      	mov	r3, r0
 80079c8:	71fb      	strb	r3, [r7, #7]
	// S čakanjem v zanki zagotovimo, da USART oddajnik lahko sprejme nov znak v oddajni register.
	// Za ugotavljanje, ali je že mogoče pisati v oddajni register USART vmesnika, uporabimo ustrezno
	// nizko-nivojsko LL funkcijo za delo z USART-om.
	while( LL_USART_IsActiveFlag_TXE_TXFNF (SCI.enota) == 0 );
 80079ca:	bf00      	nop
 80079cc:	4b09      	ldr	r3, [pc, #36]	; (80079f4 <SCI_send_char+0x34>)
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	4618      	mov	r0, r3
 80079d2:	f7ff ff55 	bl	8007880 <LL_USART_IsActiveFlag_TXE_TXFNF>
 80079d6:	4603      	mov	r3, r0
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d0f7      	beq.n	80079cc <SCI_send_char+0xc>


	// In nato z uporabo USART vmesnika pošljemo en znak, shranjen v spremenljivki "c".
	// Za pošiljane podatka preko USART vmesnika prav tako uporabimo
	// ustrezno nizko-nivojsko LL funkcijo.
	LL_USART_TransmitData8 (SCI.enota , c);
 80079dc:	4b05      	ldr	r3, [pc, #20]	; (80079f4 <SCI_send_char+0x34>)
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	79fa      	ldrb	r2, [r7, #7]
 80079e2:	4611      	mov	r1, r2
 80079e4:	4618      	mov	r0, r3
 80079e6:	f7ff ffad 	bl	8007944 <LL_USART_TransmitData8>


}
 80079ea:	bf00      	nop
 80079ec:	3708      	adds	r7, #8
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}
 80079f2:	bf00      	nop
 80079f4:	200017e0 	.word	0x200017e0

080079f8 <SCI_send_byte>:

// Funkcija SCI_send_byte() pošlje en sam BAJT preko SCI vmesnika (uporabno, kadar pošiljamo binarne podatke).
// Ker SCI vmesnik implementiramo z USART vmesnikom, je potrebno pravzaprav bajt podatkov poslati z oddajnikom USART enote.
// Pri tem si pomagamo z LL funkcijo. Implementacija te funkcije je skoraj indentična implementaciji funkcije zgoraj.
void SCI_send_byte(uint8_t data)
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b082      	sub	sp, #8
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	4603      	mov	r3, r0
 8007a00:	71fb      	strb	r3, [r7, #7]
	// S čakanjem v zanki zagotovimo, da USART oddajnik lahko sprejme nov bajt v oddajni register.
	// Za ugotavljanje, ali je že mogoče pisati v oddajni register USART vmesnika, uporabimo ustrezno
		// nizko-nivojsko LL funkcijo za delo z USART-om.

	while( LL_USART_IsActiveFlag_TXE_TXFNF (SCI.enota) == 0 );
 8007a02:	bf00      	nop
 8007a04:	4b09      	ldr	r3, [pc, #36]	; (8007a2c <SCI_send_byte+0x34>)
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	4618      	mov	r0, r3
 8007a0a:	f7ff ff39 	bl	8007880 <LL_USART_IsActiveFlag_TXE_TXFNF>
 8007a0e:	4603      	mov	r3, r0
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d0f7      	beq.n	8007a04 <SCI_send_byte+0xc>

	// In nato z uporabo USART vmesnika pošljemo en bajt podatkov, shranjenih v spremenljivki "data".
	// Za pošiljane podatka preko USART vmesnika prav tako uporabimo
	// ustrezno nizko-nivojsko LL funkcijo.

	LL_USART_TransmitData8 (SCI.enota , data);
 8007a14:	4b05      	ldr	r3, [pc, #20]	; (8007a2c <SCI_send_byte+0x34>)
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	79fa      	ldrb	r2, [r7, #7]
 8007a1a:	4611      	mov	r1, r2
 8007a1c:	4618      	mov	r0, r3
 8007a1e:	f7ff ff91 	bl	8007944 <LL_USART_TransmitData8>

}
 8007a22:	bf00      	nop
 8007a24:	3708      	adds	r7, #8
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bd80      	pop	{r7, pc}
 8007a2a:	bf00      	nop
 8007a2c:	200017e0 	.word	0x200017e0

08007a30 <SCI_send_string>:
// enega samega znaka oziroma bajta podaktkov, ki smo jih definirali zgoraj.


// Funkcija SCI_send_string() pošlje znakovni niz (tj. string) preko SCI vmesnika.
void SCI_send_string(char *str)
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b084      	sub	sp, #16
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
	// Pomožna spremenljivka - indeks znaka, ki ga pošiljamo. Indeks "i" je
	// potrebno pred prvo uporabo smiselno inicializirati.
	// Kateri znak pošljemo najprej? Kakšna je vrednost indeksa tega znaka?
	uint32_t i = 0;
 8007a38:	2300      	movs	r3, #0
 8007a3a:	60fb      	str	r3, [r7, #12]

	// Pošlji celoten niz znakov tako, da pošiljaš znak za znakom
	// vse dokler ne naletiš na vrednost 0 (null terminated string).
	// Premislite: "null terminating" znaka ni potrebno pošiljati preko SCI vmesnika.
	while( str[i] != 0 )
 8007a3c:	e009      	b.n	8007a52 <SCI_send_string+0x22>
	{
		SCI_send_char(str[i]);
 8007a3e:	687a      	ldr	r2, [r7, #4]
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	4413      	add	r3, r2
 8007a44:	781b      	ldrb	r3, [r3, #0]
 8007a46:	4618      	mov	r0, r3
 8007a48:	f7ff ffba 	bl	80079c0 <SCI_send_char>
		i++;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	3301      	adds	r3, #1
 8007a50:	60fb      	str	r3, [r7, #12]
	while( str[i] != 0 )
 8007a52:	687a      	ldr	r2, [r7, #4]
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	4413      	add	r3, r2
 8007a58:	781b      	ldrb	r3, [r3, #0]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d1ef      	bne.n	8007a3e <SCI_send_string+0xe>
	}


}
 8007a5e:	bf00      	nop
 8007a60:	bf00      	nop
 8007a62:	3710      	adds	r7, #16
 8007a64:	46bd      	mov	sp, r7
 8007a66:	bd80      	pop	{r7, pc}

08007a68 <SCI_receive_byte_Callback>:
// ------- "callback" funkcije, ki implementirajo prekinitvene rutine ---------

// Funkcija SCI_receive_byte_Callback() je "callback" funkcija, ki jo bomo poklicali
// ob prekinitvah, ko bo sprejet nov bajt preko USARTa, s katerim implementiramo sistemski SCI vmesnik.
void SCI_receive_byte_Callback(void)
{
 8007a68:	b580      	push	{r7, lr}
 8007a6a:	b082      	sub	sp, #8
 8007a6c:	af00      	add	r7, sp, #0
	uint8_t received_data;

	// Ko preko USART vmesnika prejmemo nov podatek, ga shranimo v sprejemni RX medpomnilnik SCI vmesnika.

	// Najprej z uporabo LL funkcije preberemo novo-sprejeti podatek in ga shranimo v pomožno spremenljivko.
	received_data = LL_USART_ReceiveData8 (SCI.enota);
 8007a6e:	4b08      	ldr	r3, [pc, #32]	; (8007a90 <SCI_receive_byte_Callback+0x28>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	4618      	mov	r0, r3
 8007a74:	f7ff ff59 	bl	800792a <LL_USART_ReceiveData8>
 8007a78:	4603      	mov	r3, r0
 8007a7a:	71fb      	strb	r3, [r7, #7]

	// Nato pa ta podatek shranimo v sprejemni RX medpomnilnik SCI vmesnika za nadaljno obdelavo kasneje.
	BUF_store_byte( &SCI_RX_buf_handle, received_data );
 8007a7c:	79fb      	ldrb	r3, [r7, #7]
 8007a7e:	4619      	mov	r1, r3
 8007a80:	4804      	ldr	r0, [pc, #16]	; (8007a94 <SCI_receive_byte_Callback+0x2c>)
 8007a82:	f000 f8a1 	bl	8007bc8 <BUF_store_byte>
}
 8007a86:	bf00      	nop
 8007a88:	3708      	adds	r7, #8
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	bd80      	pop	{r7, pc}
 8007a8e:	bf00      	nop
 8007a90:	200017e0 	.word	0x200017e0
 8007a94:	200015c0 	.word	0x200015c0

08007a98 <SCI_transmit_byte_Callback>:

// Funkcija SCI_transmit_byte_Callback() je "callback" funkcija, ki jo bomo poklicali
// ob prekinitvah, ko bo oddajni register USART vmesnika prost (tj. bo lahko prejel nov
// podatek za pošiljanje).
void SCI_transmit_byte_Callback(void)
{
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	b082      	sub	sp, #8
 8007a9c:	af00      	add	r7, sp, #0
	buf_rtrn_codes_t	return_code;			// sem shranimo rezultat poskusa branja iz medpomnilnika


	// Najprej poskusimo prebrati naslednji podatek, ki ga želimo poslati.
	// Zapomnimo si "vrnjeno kodo" (angl. return code), ki jo vrne BUF_ funkcija.
	return_code = BUF_get_byte( &SCI_TX_buf_handle, &data_to_transmit );
 8007a9e:	1dbb      	adds	r3, r7, #6
 8007aa0:	4619      	mov	r1, r3
 8007aa2:	480f      	ldr	r0, [pc, #60]	; (8007ae0 <SCI_transmit_byte_Callback+0x48>)
 8007aa4:	f000 f8c4 	bl	8007c30 <BUF_get_byte>
 8007aa8:	4603      	mov	r3, r0
 8007aaa:	71fb      	strb	r3, [r7, #7]

	// S pomočjo "vrnjene kode" ugotovimo, če sedaj imamo na voljo naslednji podatek za pošiljanje.
	if ( return_code == BUFFER_OK )
 8007aac:	79fb      	ldrb	r3, [r7, #7]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d106      	bne.n	8007ac0 <SCI_transmit_byte_Callback+0x28>
	{
		// In če je na voljo naslednji podatek, ga kar vpišemo v oddajni podatkovni register
		// USART vmesnika s pomočjo LL funkcije.

		LL_USART_TransmitData8(SCI.enota, data_to_transmit);
 8007ab2:	4b0c      	ldr	r3, [pc, #48]	; (8007ae4 <SCI_transmit_byte_Callback+0x4c>)
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	79ba      	ldrb	r2, [r7, #6]
 8007ab8:	4611      	mov	r1, r2
 8007aba:	4618      	mov	r0, r3
 8007abc:	f7ff ff42 	bl	8007944 <LL_USART_TransmitData8>


	// Po vsakem podatku, ki ga pošljemo, je potrebno preveriti, če smo morda
	// poslali zadnji podatek. To je pomembno, saj moramo v tem primeru ustaviti
	// "avtomatsko" pošiljanje podatkov s pomočjo prekinitev.
	if ( BUF_get_data_size( &SCI_TX_buf_handle ) == 0)
 8007ac0:	4807      	ldr	r0, [pc, #28]	; (8007ae0 <SCI_transmit_byte_Callback+0x48>)
 8007ac2:	f000 f8df 	bl	8007c84 <BUF_get_data_size>
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d104      	bne.n	8007ad6 <SCI_transmit_byte_Callback+0x3e>
		// prekinitve ob sprostitvi oddajnega podatkovnega registra (TXE),
		// saj nimamo več kaj pošiljati. Tako onemogočimo avtomatsko
		// pošiljanje iz oddajnega TX medpomnilnika SCI vmesnika s pomočjo prekinitev.
		// Uporabimo ustrezno LL funkcijo za onemogočitev prekinitve.

		LL_USART_DisableIT_TXE_TXFNF (SCI.enota);
 8007acc:	4b05      	ldr	r3, [pc, #20]	; (8007ae4 <SCI_transmit_byte_Callback+0x4c>)
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	f7ff ff09 	bl	80078e8 <LL_USART_DisableIT_TXE_TXFNF>
	}

}
 8007ad6:	bf00      	nop
 8007ad8:	3708      	adds	r7, #8
 8007ada:	46bd      	mov	sp, r7
 8007adc:	bd80      	pop	{r7, pc}
 8007ade:	bf00      	nop
 8007ae0:	200017d0 	.word	0x200017d0
 8007ae4:	200017e0 	.word	0x200017e0

08007ae8 <SCI_send_bytes>:

// Funkcija SCI_send_bytes() pošlje zaporedje bajtov preko SCI vmesnika.
// Lokacija podatkov zapošiljanje je podana z vhodnim argumentom "*data",
// dolžina podatkov za pošiljanje pa je podano z vhodnim argumentom "size".
void SCI_send_bytes(uint8_t *data, uint32_t size)
{
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b084      	sub	sp, #16
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
 8007af0:	6039      	str	r1, [r7, #0]
	// Ker je dolžina podatkov znana vnaprej, uporabimo "for" zanko.
	for(int i = 0; i < size; i++)
 8007af2:	2300      	movs	r3, #0
 8007af4:	60fb      	str	r3, [r7, #12]
 8007af6:	e009      	b.n	8007b0c <SCI_send_bytes+0x24>
	{
		// In znotraj nje pošiljamo bajt za bajtom.

		SCI_send_byte(data[i]);
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	687a      	ldr	r2, [r7, #4]
 8007afc:	4413      	add	r3, r2
 8007afe:	781b      	ldrb	r3, [r3, #0]
 8007b00:	4618      	mov	r0, r3
 8007b02:	f7ff ff79 	bl	80079f8 <SCI_send_byte>
	for(int i = 0; i < size; i++)
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	3301      	adds	r3, #1
 8007b0a:	60fb      	str	r3, [r7, #12]
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	683a      	ldr	r2, [r7, #0]
 8007b10:	429a      	cmp	r2, r3
 8007b12:	d8f1      	bhi.n	8007af8 <SCI_send_bytes+0x10>
	}
}
 8007b14:	bf00      	nop
 8007b16:	bf00      	nop
 8007b18:	3710      	adds	r7, #16
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	bd80      	pop	{r7, pc}

08007b1e <_write>:
// redefiniramo _write() funkcijo pravzaprav priredimo uporabo printf() funkcije
// tako, da pošilja sporočila na točno tak način, kakor to sami želimo.
// In mi želimo uporabljati funkcijo printf() tako, da bomo s pomočjo nje
// pošiljali formatirana sporočila preko SCI vmesnika.
int _write(int file, char *ptr, int len)
{
 8007b1e:	b580      	push	{r7, lr}
 8007b20:	b084      	sub	sp, #16
 8007b22:	af00      	add	r7, sp, #0
 8007b24:	60f8      	str	r0, [r7, #12]
 8007b26:	60b9      	str	r1, [r7, #8]
 8007b28:	607a      	str	r2, [r7, #4]
	// Sedaj pa uporabimo našo SCI sistemsko funkcijo SCI_send_bytes()
	// da z njo pošljemo te podatke, na katere kaže "ptr".
	// Ker naša funkcija SCI_send_bytes() uporablja drugačen tip
	// vhodnih argumentov, je potrebno poskrbeti za eksplicitno
	// pretvorbo med tipi podatkov (angl. type-casting).
	SCI_send_bytes( (uint8_t*) ptr, (uint32_t) len );
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	4619      	mov	r1, r3
 8007b2e:	68b8      	ldr	r0, [r7, #8]
 8007b30:	f7ff ffda 	bl	8007ae8 <SCI_send_bytes>


	// Funkcija _write() mora vrniti število uspešno poslanih
	// znakov. Tu poenostavimo in privzamemo, da je bilo uspešno
	// poslanih vseh "len" znakov.
	return len;
 8007b34:	687b      	ldr	r3, [r7, #4]
}
 8007b36:	4618      	mov	r0, r3
 8007b38:	3710      	adds	r7, #16
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	bd80      	pop	{r7, pc}
	...

08007b40 <SCI_demo_Hello_world>:


// Funkcija SCI_demo_Hello_world() naj preko SCI vmesnika pošlje
// klasično sporočilo "Hello world!".
void SCI_demo_Hello_world(void)
{
 8007b40:	b590      	push	{r4, r7, lr}
 8007b42:	b089      	sub	sp, #36	; 0x24
 8007b44:	af00      	add	r7, sp, #0
	char arr[32]="Hello wrold ";
 8007b46:	4b0d      	ldr	r3, [pc, #52]	; (8007b7c <SCI_demo_Hello_world+0x3c>)
 8007b48:	463c      	mov	r4, r7
 8007b4a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007b4c:	c407      	stmia	r4!, {r0, r1, r2}
 8007b4e:	7023      	strb	r3, [r4, #0]
 8007b50:	f107 030d 	add.w	r3, r7, #13
 8007b54:	2200      	movs	r2, #0
 8007b56:	601a      	str	r2, [r3, #0]
 8007b58:	605a      	str	r2, [r3, #4]
 8007b5a:	609a      	str	r2, [r3, #8]
 8007b5c:	60da      	str	r2, [r3, #12]
 8007b5e:	f8c3 200f 	str.w	r2, [r3, #15]
	SCI_send_string(arr);
 8007b62:	463b      	mov	r3, r7
 8007b64:	4618      	mov	r0, r3
 8007b66:	f7ff ff63 	bl	8007a30 <SCI_send_string>

	HAL_Delay(1000);
 8007b6a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007b6e:	f7fa fe43 	bl	80027f8 <HAL_Delay>
}
 8007b72:	bf00      	nop
 8007b74:	3724      	adds	r7, #36	; 0x24
 8007b76:	46bd      	mov	sp, r7
 8007b78:	bd90      	pop	{r4, r7, pc}
 8007b7a:	bf00      	nop
 8007b7c:	0800c080 	.word	0x0800c080

08007b80 <BUF_init>:

// Initialize the buffer handle according to given parameters.
// buf_length is length of buffer given by buffer_ptr,
// capacity of the buffer will be one location (byte) less.
void BUF_init(buf_handle_t *buf_handle, uint8_t *buffer_ptr, uint32_t buf_length)
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b084      	sub	sp, #16
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	60f8      	str	r0, [r7, #12]
 8007b88:	60b9      	str	r1, [r7, #8]
 8007b8a:	607a      	str	r2, [r7, #4]
	buf_handle->buffer = buffer_ptr;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	68ba      	ldr	r2, [r7, #8]
 8007b90:	601a      	str	r2, [r3, #0]
	buf_handle->length = buf_length;
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	687a      	ldr	r2, [r7, #4]
 8007b96:	605a      	str	r2, [r3, #4]

	// And flush the buffer.
	BUF_flush(buf_handle);
 8007b98:	68f8      	ldr	r0, [r7, #12]
 8007b9a:	f000 f804 	bl	8007ba6 <BUF_flush>
}
 8007b9e:	bf00      	nop
 8007ba0:	3710      	adds	r7, #16
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	bd80      	pop	{r7, pc}

08007ba6 <BUF_flush>:

// Flush the buffer
buf_rtrn_codes_t BUF_flush(buf_handle_t *buf_handle)
{
 8007ba6:	b480      	push	{r7}
 8007ba8:	b083      	sub	sp, #12
 8007baa:	af00      	add	r7, sp, #0
 8007bac:	6078      	str	r0, [r7, #4]
	buf_handle->front = 0;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	60da      	str	r2, [r3, #12]
	buf_handle->rear = 0;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	609a      	str	r2, [r3, #8]

	return BUFFER_OK;
 8007bba:	2300      	movs	r3, #0
}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	370c      	adds	r7, #12
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc6:	4770      	bx	lr

08007bc8 <BUF_store_byte>:



// Store one byte of data.
buf_rtrn_codes_t BUF_store_byte(buf_handle_t *buf_handle, uint8_t data)
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b083      	sub	sp, #12
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
 8007bd0:	460b      	mov	r3, r1
 8007bd2:	70fb      	strb	r3, [r7, #3]
	// check if buffer already full
	// this happens when incremented rear pointer is equal to the front pointer
	if ( BUF_INC_MOD(buf_handle->rear, buf_handle->length) == buf_handle->front )
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	689b      	ldr	r3, [r3, #8]
 8007bd8:	1c5a      	adds	r2, r3, #1
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	685b      	ldr	r3, [r3, #4]
 8007bde:	429a      	cmp	r2, r3
 8007be0:	d203      	bcs.n	8007bea <BUF_store_byte+0x22>
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	689b      	ldr	r3, [r3, #8]
 8007be6:	3301      	adds	r3, #1
 8007be8:	e000      	b.n	8007bec <BUF_store_byte+0x24>
 8007bea:	2300      	movs	r3, #0
 8007bec:	687a      	ldr	r2, [r7, #4]
 8007bee:	68d2      	ldr	r2, [r2, #12]
 8007bf0:	4293      	cmp	r3, r2
 8007bf2:	d101      	bne.n	8007bf8 <BUF_store_byte+0x30>
	{
		return BUFFER_FULL;	//-> if so, return error
 8007bf4:	2301      	movs	r3, #1
 8007bf6:	e015      	b.n	8007c24 <BUF_store_byte+0x5c>
	}
	else
	{
		// store data
		buf_handle->buffer[buf_handle->rear] = data;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681a      	ldr	r2, [r3, #0]
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	689b      	ldr	r3, [r3, #8]
 8007c00:	4413      	add	r3, r2
 8007c02:	78fa      	ldrb	r2, [r7, #3]
 8007c04:	701a      	strb	r2, [r3, #0]

		// increment the rear pointer, pointing to the next location in the buffer
		buf_handle->rear = BUF_INC_MOD(buf_handle->rear, buf_handle->length);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	689b      	ldr	r3, [r3, #8]
 8007c0a:	1c5a      	adds	r2, r3, #1
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	685b      	ldr	r3, [r3, #4]
 8007c10:	429a      	cmp	r2, r3
 8007c12:	d203      	bcs.n	8007c1c <BUF_store_byte+0x54>
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	689b      	ldr	r3, [r3, #8]
 8007c18:	3301      	adds	r3, #1
 8007c1a:	e000      	b.n	8007c1e <BUF_store_byte+0x56>
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	687a      	ldr	r2, [r7, #4]
 8007c20:	6093      	str	r3, [r2, #8]
		
		return BUFFER_OK;
 8007c22:	2300      	movs	r3, #0
	}
}
 8007c24:	4618      	mov	r0, r3
 8007c26:	370c      	adds	r7, #12
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2e:	4770      	bx	lr

08007c30 <BUF_get_byte>:



// Read one byte of data and store it to the given location.
buf_rtrn_codes_t BUF_get_byte(buf_handle_t *buf_handle, uint8_t *data)
{
 8007c30:	b480      	push	{r7}
 8007c32:	b083      	sub	sp, #12
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
 8007c38:	6039      	str	r1, [r7, #0]
	// first check if buffer empty
	if (buf_handle->front == buf_handle->rear)
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	68da      	ldr	r2, [r3, #12]
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	689b      	ldr	r3, [r3, #8]
 8007c42:	429a      	cmp	r2, r3
 8007c44:	d101      	bne.n	8007c4a <BUF_get_byte+0x1a>
	{
		return BUFFER_EMPTY;	// return error code and exit this function
 8007c46:	2302      	movs	r3, #2
 8007c48:	e016      	b.n	8007c78 <BUF_get_byte+0x48>
	}

	// else read and return data from the buffer "front"
	*data = buf_handle->buffer[buf_handle->front];	//Get data from the queue "front"
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681a      	ldr	r2, [r3, #0]
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	68db      	ldr	r3, [r3, #12]
 8007c52:	4413      	add	r3, r2
 8007c54:	781a      	ldrb	r2, [r3, #0]
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	701a      	strb	r2, [r3, #0]

	// increment the front pointer, releasing the location in the buffer
	buf_handle->front = BUF_INC_MOD(buf_handle->front, buf_handle->length);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	68db      	ldr	r3, [r3, #12]
 8007c5e:	1c5a      	adds	r2, r3, #1
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	685b      	ldr	r3, [r3, #4]
 8007c64:	429a      	cmp	r2, r3
 8007c66:	d203      	bcs.n	8007c70 <BUF_get_byte+0x40>
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	68db      	ldr	r3, [r3, #12]
 8007c6c:	3301      	adds	r3, #1
 8007c6e:	e000      	b.n	8007c72 <BUF_get_byte+0x42>
 8007c70:	2300      	movs	r3, #0
 8007c72:	687a      	ldr	r2, [r7, #4]
 8007c74:	60d3      	str	r3, [r2, #12]

	return BUFFER_OK;	// return BUFFER_OK error code
 8007c76:	2300      	movs	r3, #0

}
 8007c78:	4618      	mov	r0, r3
 8007c7a:	370c      	adds	r7, #12
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c82:	4770      	bx	lr

08007c84 <BUF_get_data_size>:



// Get the number of bytes currently in the buffer queue.
uint32_t BUF_get_data_size(buf_handle_t *buf_handle)
{
 8007c84:	b480      	push	{r7}
 8007c86:	b085      	sub	sp, #20
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
	// NOTE: you must first store the front/rear pointers in the local variables
	// and only then use these values for data size calculation. This is how you
	// avoid race conditions during data size calculation!
	uint32_t rear = buf_handle->rear;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	689b      	ldr	r3, [r3, #8]
 8007c90:	60fb      	str	r3, [r7, #12]
	uint32_t front = buf_handle->front;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	68db      	ldr	r3, [r3, #12]
 8007c96:	60bb      	str	r3, [r7, #8]

	// Calculate the size using modulus arithmetics.
	return BUF_DIF_MOD(rear, front, buf_handle->length);
 8007c98:	68fa      	ldr	r2, [r7, #12]
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	429a      	cmp	r2, r3
 8007c9e:	d206      	bcs.n	8007cae <BUF_get_data_size+0x2a>
 8007ca0:	68fa      	ldr	r2, [r7, #12]
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	1ad2      	subs	r2, r2, r3
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	685b      	ldr	r3, [r3, #4]
 8007caa:	4413      	add	r3, r2
 8007cac:	e002      	b.n	8007cb4 <BUF_get_data_size+0x30>
 8007cae:	68fa      	ldr	r2, [r7, #12]
 8007cb0:	68bb      	ldr	r3, [r7, #8]
 8007cb2:	1ad3      	subs	r3, r2, r3

}
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	3714      	adds	r7, #20
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cbe:	4770      	bx	lr

08007cc0 <LL_GPIO_IsInputPinSet>:
{
 8007cc0:	b480      	push	{r7}
 8007cc2:	b083      	sub	sp, #12
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
 8007cc8:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	691a      	ldr	r2, [r3, #16]
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	4013      	ands	r3, r2
 8007cd2:	683a      	ldr	r2, [r7, #0]
 8007cd4:	429a      	cmp	r2, r3
 8007cd6:	d101      	bne.n	8007cdc <LL_GPIO_IsInputPinSet+0x1c>
 8007cd8:	2301      	movs	r3, #1
 8007cda:	e000      	b.n	8007cde <LL_GPIO_IsInputPinSet+0x1e>
 8007cdc:	2300      	movs	r3, #0
}
 8007cde:	4618      	mov	r0, r3
 8007ce0:	370c      	adds	r7, #12
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce8:	4770      	bx	lr
	...

08007cec <KBD_init>:

// Funkcija KBD_init() poskrbi, da se pravilno inicializira keyboard_handle_t strukturna spremenljivka.
// Poskrbi tudi za inicializacijo medpomnilnika tipkovnice.
//
void KBD_init(void)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b082      	sub	sp, #8
 8007cf0:	af00      	add	r7, sp, #0
		// To storite tako, da pravilno inicializirate "handle" strukture posameznih tipk.
		// Uporabite makroje "GPIOn" in "LL_GPIO_PIN_n" iz nizko-nivojske LL knjižnice.


		// buttons on port C
		keyboard.buttons[BTN_OK].pin = LL_GPIO_PIN_15 ;
 8007cf2:	4b21      	ldr	r3, [pc, #132]	; (8007d78 <KBD_init+0x8c>)
 8007cf4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8007cf8:	605a      	str	r2, [r3, #4]
		keyboard.buttons[BTN_OK].port = GPIOC;
 8007cfa:	4b1f      	ldr	r3, [pc, #124]	; (8007d78 <KBD_init+0x8c>)
 8007cfc:	4a1f      	ldr	r2, [pc, #124]	; (8007d7c <KBD_init+0x90>)
 8007cfe:	601a      	str	r2, [r3, #0]

		keyboard.buttons[BTN_ESC].pin = LL_GPIO_PIN_14 ;
 8007d00:	4b1d      	ldr	r3, [pc, #116]	; (8007d78 <KBD_init+0x8c>)
 8007d02:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007d06:	611a      	str	r2, [r3, #16]
		keyboard.buttons[BTN_ESC].port = GPIOC;
 8007d08:	4b1b      	ldr	r3, [pc, #108]	; (8007d78 <KBD_init+0x8c>)
 8007d0a:	4a1c      	ldr	r2, [pc, #112]	; (8007d7c <KBD_init+0x90>)
 8007d0c:	60da      	str	r2, [r3, #12]



		// buttons on port G

		keyboard.buttons[BTN_RIGHT].pin = LL_GPIO_PIN_8 ;
 8007d0e:	4b1a      	ldr	r3, [pc, #104]	; (8007d78 <KBD_init+0x8c>)
 8007d10:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007d14:	61da      	str	r2, [r3, #28]
		keyboard.buttons[BTN_RIGHT].port = GPIOG;
 8007d16:	4b18      	ldr	r3, [pc, #96]	; (8007d78 <KBD_init+0x8c>)
 8007d18:	4a19      	ldr	r2, [pc, #100]	; (8007d80 <KBD_init+0x94>)
 8007d1a:	619a      	str	r2, [r3, #24]

		keyboard.buttons[BTN_LEFT].pin = LL_GPIO_PIN_6 ;
 8007d1c:	4b16      	ldr	r3, [pc, #88]	; (8007d78 <KBD_init+0x8c>)
 8007d1e:	2240      	movs	r2, #64	; 0x40
 8007d20:	629a      	str	r2, [r3, #40]	; 0x28
		keyboard.buttons[BTN_LEFT].port = GPIOG;
 8007d22:	4b15      	ldr	r3, [pc, #84]	; (8007d78 <KBD_init+0x8c>)
 8007d24:	4a16      	ldr	r2, [pc, #88]	; (8007d80 <KBD_init+0x94>)
 8007d26:	625a      	str	r2, [r3, #36]	; 0x24

		keyboard.buttons[BTN_UP].pin = LL_GPIO_PIN_0 ;
 8007d28:	4b13      	ldr	r3, [pc, #76]	; (8007d78 <KBD_init+0x8c>)
 8007d2a:	2201      	movs	r2, #1
 8007d2c:	635a      	str	r2, [r3, #52]	; 0x34
		keyboard.buttons[BTN_UP].port = GPIOG;
 8007d2e:	4b12      	ldr	r3, [pc, #72]	; (8007d78 <KBD_init+0x8c>)
 8007d30:	4a13      	ldr	r2, [pc, #76]	; (8007d80 <KBD_init+0x94>)
 8007d32:	631a      	str	r2, [r3, #48]	; 0x30

		keyboard.buttons[BTN_DOWN].pin = LL_GPIO_PIN_1 ;
 8007d34:	4b10      	ldr	r3, [pc, #64]	; (8007d78 <KBD_init+0x8c>)
 8007d36:	2202      	movs	r2, #2
 8007d38:	641a      	str	r2, [r3, #64]	; 0x40
		keyboard.buttons[BTN_DOWN].port = GPIOG;
 8007d3a:	4b0f      	ldr	r3, [pc, #60]	; (8007d78 <KBD_init+0x8c>)
 8007d3c:	4a10      	ldr	r2, [pc, #64]	; (8007d80 <KBD_init+0x94>)
 8007d3e:	63da      	str	r2, [r3, #60]	; 0x3c

	// 2. Inicializirajte začetne vrednosti "handle" strukture za posamezne tipke v tipkovnici na sistemskem nivoju


		// Sprehodimo se preko vseh "handle" struktur za delo s posameznimi tipkami.
		for(int i=0; i < NUM_OF_BTNS; i++)
 8007d40:	2300      	movs	r3, #0
 8007d42:	607b      	str	r3, [r7, #4]
 8007d44:	e00c      	b.n	8007d60 <KBD_init+0x74>
			// In te vrednosti je potrebno na začetku nastaviti.
			// Smiselno jih je nastaviti na tako vrednost, kot da so tipke na začetku v sproščenem,
			// nestisnjenem stanju (angl. released). In tu si lahko pomagate s pomožnim
			// naštevnim tipom button_sig_value_t.

			keyboard.buttons[i].state = BTN_RELEASED_SIGNAL_STATE;
 8007d46:	490c      	ldr	r1, [pc, #48]	; (8007d78 <KBD_init+0x8c>)
 8007d48:	687a      	ldr	r2, [r7, #4]
 8007d4a:	4613      	mov	r3, r2
 8007d4c:	005b      	lsls	r3, r3, #1
 8007d4e:	4413      	add	r3, r2
 8007d50:	009b      	lsls	r3, r3, #2
 8007d52:	440b      	add	r3, r1
 8007d54:	3308      	adds	r3, #8
 8007d56:	2201      	movs	r2, #1
 8007d58:	701a      	strb	r2, [r3, #0]
		for(int i=0; i < NUM_OF_BTNS; i++)
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	3301      	adds	r3, #1
 8007d5e:	607b      	str	r3, [r7, #4]
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2b05      	cmp	r3, #5
 8007d64:	ddef      	ble.n	8007d46 <KBD_init+0x5a>

	// 3. Inicializiramo še medpomnilnik tipkovnice.

		// Uporabimo funkcijo BUF_init(), ki določi, katera tabela se bo uporabljala kot
		// ciklični medpomnilnik ter kako dolg bo ta medpomnilnik.
		BUF_init( &kbd_buf_handle, kbd_buffer, KBD_BUF_LEN);
 8007d66:	2220      	movs	r2, #32
 8007d68:	4906      	ldr	r1, [pc, #24]	; (8007d84 <KBD_init+0x98>)
 8007d6a:	4807      	ldr	r0, [pc, #28]	; (8007d88 <KBD_init+0x9c>)
 8007d6c:	f7ff ff08 	bl	8007b80 <BUF_init>

}
 8007d70:	bf00      	nop
 8007d72:	3708      	adds	r7, #8
 8007d74:	46bd      	mov	sp, r7
 8007d76:	bd80      	pop	{r7, pc}
 8007d78:	200017e4 	.word	0x200017e4
 8007d7c:	48000800 	.word	0x48000800
 8007d80:	48001800 	.word	0x48001800
 8007d84:	2000182c 	.word	0x2000182c
 8007d88:	2000184c 	.word	0x2000184c

08007d8c <KBD_scan>:
// Funkcija KBD_scan() prebere trenutno stanje tipk v tipkovnici: ugotovi,
// katere tipke SO BILE PRITISNJENE ter shrani to informacijo v medpomnilnik
// tipkovnice, da se bo kasneje sistem lahko odzval na pritisk teh tipk.
//
void KBD_scan(void)
{
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	b082      	sub	sp, #8
 8007d90:	af00      	add	r7, sp, #0
	// torej starega stanja tipke.
	button_sig_state_t state_old;


	// Sprehodimo se preko vseh "handle" struktur za delo s posameznimi tipkami.
	for(int i=0; i < NUM_OF_BTNS; i++)
 8007d92:	2300      	movs	r3, #0
 8007d94:	607b      	str	r3, [r7, #4]
 8007d96:	e041      	b.n	8007e1c <KBD_scan+0x90>
	{
		// Znotraj zanke delamo trenutno z i-to tipko. Spremenljivka "i" je pomožni števec zanke.

		// Trenutno, novo stanje tipke postane sedaj staro stanje tipke in si ga tako shranimo v
		// pomožno spremenljivko.
		state_old = keyboard.buttons[i].state;
 8007d98:	4924      	ldr	r1, [pc, #144]	; (8007e2c <KBD_scan+0xa0>)
 8007d9a:	687a      	ldr	r2, [r7, #4]
 8007d9c:	4613      	mov	r3, r2
 8007d9e:	005b      	lsls	r3, r3, #1
 8007da0:	4413      	add	r3, r2
 8007da2:	009b      	lsls	r3, r3, #2
 8007da4:	440b      	add	r3, r1
 8007da6:	3308      	adds	r3, #8
 8007da8:	781b      	ldrb	r3, [r3, #0]
 8007daa:	70fb      	strb	r3, [r7, #3]

		// In novo, trenutno stanje tipke se prebere iz ustreznega digitalnega GPIO vhoda s pomočjo LL funkcije.
		keyboard.buttons[i].state = LL_GPIO_IsInputPinSet(keyboard.buttons[i].port, keyboard.buttons[i].pin);
 8007dac:	491f      	ldr	r1, [pc, #124]	; (8007e2c <KBD_scan+0xa0>)
 8007dae:	687a      	ldr	r2, [r7, #4]
 8007db0:	4613      	mov	r3, r2
 8007db2:	005b      	lsls	r3, r3, #1
 8007db4:	4413      	add	r3, r2
 8007db6:	009b      	lsls	r3, r3, #2
 8007db8:	440b      	add	r3, r1
 8007dba:	6818      	ldr	r0, [r3, #0]
 8007dbc:	491b      	ldr	r1, [pc, #108]	; (8007e2c <KBD_scan+0xa0>)
 8007dbe:	687a      	ldr	r2, [r7, #4]
 8007dc0:	4613      	mov	r3, r2
 8007dc2:	005b      	lsls	r3, r3, #1
 8007dc4:	4413      	add	r3, r2
 8007dc6:	009b      	lsls	r3, r3, #2
 8007dc8:	440b      	add	r3, r1
 8007dca:	3304      	adds	r3, #4
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	4619      	mov	r1, r3
 8007dd0:	f7ff ff76 	bl	8007cc0 <LL_GPIO_IsInputPinSet>
 8007dd4:	4603      	mov	r3, r0
 8007dd6:	b2d8      	uxtb	r0, r3
 8007dd8:	4914      	ldr	r1, [pc, #80]	; (8007e2c <KBD_scan+0xa0>)
 8007dda:	687a      	ldr	r2, [r7, #4]
 8007ddc:	4613      	mov	r3, r2
 8007dde:	005b      	lsls	r3, r3, #1
 8007de0:	4413      	add	r3, r2
 8007de2:	009b      	lsls	r3, r3, #2
 8007de4:	440b      	add	r3, r1
 8007de6:	3308      	adds	r3, #8
 8007de8:	4602      	mov	r2, r0
 8007dea:	701a      	strb	r2, [r3, #0]



		// Sedaj pa je potrebno preveriti, ali se je za i-to tipko ZGODIL PRITISK. Pri tem si pomagajte s
		// starim in trenutnim stanjem tipke. Pomaga vam lahko tudi pomožni naštevni tip button_sig_value_t.
		if ( ( state_old == BTN_PRESSED_SIGNAL_STATE ) && ( state_old != keyboard.buttons[i].state ) )
 8007dec:	78fb      	ldrb	r3, [r7, #3]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d111      	bne.n	8007e16 <KBD_scan+0x8a>
 8007df2:	490e      	ldr	r1, [pc, #56]	; (8007e2c <KBD_scan+0xa0>)
 8007df4:	687a      	ldr	r2, [r7, #4]
 8007df6:	4613      	mov	r3, r2
 8007df8:	005b      	lsls	r3, r3, #1
 8007dfa:	4413      	add	r3, r2
 8007dfc:	009b      	lsls	r3, r3, #2
 8007dfe:	440b      	add	r3, r1
 8007e00:	3308      	adds	r3, #8
 8007e02:	781b      	ldrb	r3, [r3, #0]
 8007e04:	78fa      	ldrb	r2, [r7, #3]
 8007e06:	429a      	cmp	r2, r3
 8007e08:	d005      	beq.n	8007e16 <KBD_scan+0x8a>
		{

			// In če zaznamo pritisk i-te tipke, shranimo to informacijo v medpomnilnik tipkovnice.
			// Shranimo seveda kar vrednost elementa naštevnega tipa, ki pripada obravnavani i-ti tipki.
			// In to je seveda kar vrednost števca "i". Uporabimo funkcijo BUF_store_byte().
			BUF_store_byte( &kbd_buf_handle, i);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	b2db      	uxtb	r3, r3
 8007e0e:	4619      	mov	r1, r3
 8007e10:	4807      	ldr	r0, [pc, #28]	; (8007e30 <KBD_scan+0xa4>)
 8007e12:	f7ff fed9 	bl	8007bc8 <BUF_store_byte>
	for(int i=0; i < NUM_OF_BTNS; i++)
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	3301      	adds	r3, #1
 8007e1a:	607b      	str	r3, [r7, #4]
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2b05      	cmp	r3, #5
 8007e20:	ddba      	ble.n	8007d98 <KBD_scan+0xc>

		}

	}

}
 8007e22:	bf00      	nop
 8007e24:	bf00      	nop
 8007e26:	3708      	adds	r7, #8
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	bd80      	pop	{r7, pc}
 8007e2c:	200017e4 	.word	0x200017e4
 8007e30:	2000184c 	.word	0x2000184c

08007e34 <KBD_get_pressed_button>:
// Funkcija KBD_get_pressed_button() iz medpomnilnika tipkovnice vrne
// informacijo o tem, katera je naslednja pritisnjena tipka, na katero
// se še nismo odzvali (tj. je še nismo obdelali, "sprocesirali").
//
buttons_enum_t KBD_get_pressed_button(void)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b082      	sub	sp, #8
 8007e38:	af00      	add	r7, sp, #0



	// Torej, poskusimo prebrati nov element iz medpomnilnika in ga shraniti v
	// spremenljivko "pressed_button". Rezultat operacije shranimo v spremenljikvo "return_code".
	return_code = BUF_get_byte(&kbd_buf_handle, &pressed_button);
 8007e3a:	1dbb      	adds	r3, r7, #6
 8007e3c:	4619      	mov	r1, r3
 8007e3e:	4807      	ldr	r0, [pc, #28]	; (8007e5c <KBD_get_pressed_button+0x28>)
 8007e40:	f7ff fef6 	bl	8007c30 <BUF_get_byte>
 8007e44:	4603      	mov	r3, r0
 8007e46:	71fb      	strb	r3, [r7, #7]


	// Če je bilo branje elementa iz medpomnilnika v spremenljivko "pressed_button"
	// uspešno (rezultat operacije je BUFFER_OK),
	if ( return_code == BUFFER_OK )
 8007e48:	79fb      	ldrb	r3, [r7, #7]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d101      	bne.n	8007e52 <KBD_get_pressed_button+0x1e>
	{
		// potem je vrednost, ki jo mora funkcija KBD_get_pressed_button() vrniti,
		// kar enaka vrednosti pomožne spremenljivke "pressed_button".

		return pressed_button;
 8007e4e:	79bb      	ldrb	r3, [r7, #6]
 8007e50:	e000      	b.n	8007e54 <KBD_get_pressed_button+0x20>
		// Če pa je bilo branje elementa iz medpomnilnika v spremenljivko "pressed_button"
		// neuspešno (tj. ni bil vrnjen BUFFER_OK), potem pa sklepamo, da je medpomnilnik
		// prazen in da pravzaprav ni bila pritisnjena nobena nova tipka.
		// Funkcija KBD_get_pressed_button() mora vrniti kodo "BTN_NONE".

		return BTN_NONE;
 8007e52:	2307      	movs	r3, #7
	}

}
 8007e54:	4618      	mov	r0, r3
 8007e56:	3708      	adds	r7, #8
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	bd80      	pop	{r7, pc}
 8007e5c:	2000184c 	.word	0x2000184c

08007e60 <KBD_flush>:


// Funkcija KBD_flush() počisti medpomnilnik tipkovnice. To pomeni, da se zavrže
// vso informacijo o morebitnih pritisnjenih tipkah, ki jih še nismo obdelali.
void KBD_flush(void)
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	af00      	add	r7, sp, #0
	BUF_flush(&kbd_buf_handle);
 8007e64:	4802      	ldr	r0, [pc, #8]	; (8007e70 <KBD_flush+0x10>)
 8007e66:	f7ff fe9e 	bl	8007ba6 <BUF_flush>
}
 8007e6a:	bf00      	nop
 8007e6c:	bd80      	pop	{r7, pc}
 8007e6e:	bf00      	nop
 8007e70:	2000184c 	.word	0x2000184c

08007e74 <KBD_any_button_been_pressed>:

// Funkcija KBD_any_button_been_pressed() vrne infromacijo o tem, ali je bila
// pritisnjena katerakoli nova tipka, ki je še nismo obdelali. To stori tako,
// da preveri velikost podatkov, ki jih hrani medpomnilnik tipkovnice.
uint8_t KBD_any_button_been_pressed(void)
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	af00      	add	r7, sp, #0
	return ( BUF_get_data_size( &kbd_buf_handle ) );
 8007e78:	4803      	ldr	r0, [pc, #12]	; (8007e88 <KBD_any_button_been_pressed+0x14>)
 8007e7a:	f7ff ff03 	bl	8007c84 <BUF_get_data_size>
 8007e7e:	4603      	mov	r3, r0
 8007e80:	b2db      	uxtb	r3, r3
}
 8007e82:	4618      	mov	r0, r3
 8007e84:	bd80      	pop	{r7, pc}
 8007e86:	bf00      	nop
 8007e88:	2000184c 	.word	0x2000184c

08007e8c <LCD_IO_Init>:
/*!
 * @brief Nizkonivojska inicializacija zaslona
 * @internal
 */
static void LCD_IO_Init()
{
 8007e8c:	b580      	push	{r7, lr}
 8007e8e:	af00      	add	r7, sp, #0
	LCD_RST_LOW();
 8007e90:	4b06      	ldr	r3, [pc, #24]	; (8007eac <LCD_IO_Init+0x20>)
 8007e92:	2208      	movs	r2, #8
 8007e94:	629a      	str	r2, [r3, #40]	; 0x28
	HAL_Delay(120);
 8007e96:	2078      	movs	r0, #120	; 0x78
 8007e98:	f7fa fcae 	bl	80027f8 <HAL_Delay>
	LCD_RST_HIGH();
 8007e9c:	4b03      	ldr	r3, [pc, #12]	; (8007eac <LCD_IO_Init+0x20>)
 8007e9e:	2208      	movs	r2, #8
 8007ea0:	619a      	str	r2, [r3, #24]
	HAL_Delay(120);
 8007ea2:	2078      	movs	r0, #120	; 0x78
 8007ea4:	f7fa fca8 	bl	80027f8 <HAL_Delay>
}
 8007ea8:	bf00      	nop
 8007eaa:	bd80      	pop	{r7, pc}
 8007eac:	48000c00 	.word	0x48000c00

08007eb0 <LCD_FillRect>:
 *
 * Funkcija izbere želeno območje, potem pa tolikokrat pošlje izbrano barvo,
 * kolikor slikovnih točk je potrebnih.
 */
void LCD_FillRect(uint32_t x, uint32_t y, uint32_t w, uint32_t h, uint16_t c)
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b086      	sub	sp, #24
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	60f8      	str	r0, [r7, #12]
 8007eb8:	60b9      	str	r1, [r7, #8]
 8007eba:	607a      	str	r2, [r7, #4]
 8007ebc:	603b      	str	r3, [r7, #0]
	uint32_t max_count   = ILI9341_GetParam(LCD_AREA);     // št. vseh pikslov
 8007ebe:	2002      	movs	r0, #2
 8007ec0:	f000 fa98 	bl	80083f4 <ILI9341_GetParam>
 8007ec4:	6138      	str	r0, [r7, #16]
	uint32_t pixel_count = w*h;  						   // dejansko št. pikslov
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	683a      	ldr	r2, [r7, #0]
 8007eca:	fb02 f303 	mul.w	r3, r2, r3
 8007ece:	617b      	str	r3, [r7, #20]

	if(pixel_count > max_count)
 8007ed0:	697a      	ldr	r2, [r7, #20]
 8007ed2:	693b      	ldr	r3, [r7, #16]
 8007ed4:	429a      	cmp	r2, r3
 8007ed6:	d901      	bls.n	8007edc <LCD_FillRect+0x2c>
		pixel_count = max_count;
 8007ed8:	693b      	ldr	r3, [r7, #16]
 8007eda:	617b      	str	r3, [r7, #20]

	// Izbor koordinat piksla
	ILI9341_SetDisplayWindow(x, y, w, h);
 8007edc:	683b      	ldr	r3, [r7, #0]
 8007ede:	687a      	ldr	r2, [r7, #4]
 8007ee0:	68b9      	ldr	r1, [r7, #8]
 8007ee2:	68f8      	ldr	r0, [r7, #12]
 8007ee4:	f000 f99a 	bl	800821c <ILI9341_SetDisplayWindow>

	// Barvanje pikslov
	ILI9341_SendRepeatedData(c, pixel_count);
 8007ee8:	8c3b      	ldrh	r3, [r7, #32]
 8007eea:	6979      	ldr	r1, [r7, #20]
 8007eec:	4618      	mov	r0, r3
 8007eee:	f000 f93e 	bl	800816e <ILI9341_SendRepeatedData>
}
 8007ef2:	bf00      	nop
 8007ef4:	3718      	adds	r7, #24
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	bd80      	pop	{r7, pc}

08007efa <LCD_Init>:
 * Inicializacija nastavi privzet barvni prostor (RGB565), orientacijo zaslona, vklopi osvetlitev,
 * zapolni zaslon s črno barvo in nastavi bel tekst na črni podlagi.
 * @note Za inicializacijo posameznih strojnih enot mora poskrbeti uporabnik (npr. FMC).
 */
void LCD_Init()
{
 8007efa:	b580      	push	{r7, lr}
 8007efc:	af00      	add	r7, sp, #0
	// Resetiraj IO vmesnik zaslona.
	LCD_IO_Init();
 8007efe:	f7ff ffc5 	bl	8007e8c <LCD_IO_Init>

	// Inicializiraj krmilnik Ili9341 v barvnem prostoru RBG565 in brez zasuka slike.
	ILI9341_Init(ILI9341_COLORSPACE_RBG565, ILI9341_MISKO_ROTATE_0);
 8007f02:	2103      	movs	r1, #3
 8007f04:	2055      	movs	r0, #85	; 0x55
 8007f06:	f000 f9eb 	bl	80082e0 <ILI9341_Init>
	ILI9341_DisplayOn();
 8007f0a:	f000 fa66 	bl	80083da <ILI9341_DisplayOn>

	// Počistimo zaslon.
	LCD_ClearScreen();
 8007f0e:	f000 f806 	bl	8007f1e <LCD_ClearScreen>

	// Počakamo, da se zgornji ukaz izvede.
	ILI9341_WaitTransfer();
 8007f12:	f000 fa5b 	bl	80083cc <ILI9341_WaitTransfer>

	// Inicializiramo še osvetlitev LCD zaslona.
	// Pri tem uporabimo funkcijo LCD_BKLT modula.

	LCD_BKLT_init();
 8007f16:	f000 f89f 	bl	8008058 <LCD_BKLT_init>

}
 8007f1a:	bf00      	nop
 8007f1c:	bd80      	pop	{r7, pc}

08007f1e <LCD_ClearScreen>:

/*!
 * @brief Počisti zaslon (prebarvaj s črno barvo)
 */
void LCD_ClearScreen()
{
 8007f1e:	b590      	push	{r4, r7, lr}
 8007f20:	b083      	sub	sp, #12
 8007f22:	af02      	add	r7, sp, #8
    LCD_FillRect(0, 0, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT), 0);
 8007f24:	2000      	movs	r0, #0
 8007f26:	f000 fa65 	bl	80083f4 <ILI9341_GetParam>
 8007f2a:	4604      	mov	r4, r0
 8007f2c:	2001      	movs	r0, #1
 8007f2e:	f000 fa61 	bl	80083f4 <ILI9341_GetParam>
 8007f32:	4603      	mov	r3, r0
 8007f34:	2200      	movs	r2, #0
 8007f36:	9200      	str	r2, [sp, #0]
 8007f38:	4622      	mov	r2, r4
 8007f3a:	2100      	movs	r1, #0
 8007f3c:	2000      	movs	r0, #0
 8007f3e:	f7ff ffb7 	bl	8007eb0 <LCD_FillRect>
}
 8007f42:	bf00      	nop
 8007f44:	3704      	adds	r7, #4
 8007f46:	46bd      	mov	sp, r7
 8007f48:	bd90      	pop	{r4, r7, pc}

08007f4a <UserPixelSetFunction>:
// ------ Definicija dveh temeljnih funkcij za risanje na zaslon -------


// Implementacija funkcije za izris enega samega piksla na zaslon.
void UserPixelSetFunction(UG_S16 x, UG_S16 y, UG_COLOR c)
{
 8007f4a:	b580      	push	{r7, lr}
 8007f4c:	b084      	sub	sp, #16
 8007f4e:	af00      	add	r7, sp, #0
 8007f50:	60f8      	str	r0, [r7, #12]
 8007f52:	60b9      	str	r1, [r7, #8]
 8007f54:	607a      	str	r2, [r7, #4]
	ILI9341_SetDisplayWindow(x, y, 1, 1);
 8007f56:	68f8      	ldr	r0, [r7, #12]
 8007f58:	68b9      	ldr	r1, [r7, #8]
 8007f5a:	2301      	movs	r3, #1
 8007f5c:	2201      	movs	r2, #1
 8007f5e:	f000 f95d 	bl	800821c <ILI9341_SetDisplayWindow>
	ILI9341_SendData((LCD_IO_Data_t *)&c, 1);
 8007f62:	1d3b      	adds	r3, r7, #4
 8007f64:	2101      	movs	r1, #1
 8007f66:	4618      	mov	r0, r3
 8007f68:	f000 f8df 	bl	800812a <ILI9341_SendData>
}
 8007f6c:	bf00      	nop
 8007f6e:	3710      	adds	r7, #16
 8007f70:	46bd      	mov	sp, r7
 8007f72:	bd80      	pop	{r7, pc}

08007f74 <_HW_FillFrame_>:


// Implementacija funkcije za izris pravokotnika na zaslon.
UG_RESULT _HW_FillFrame_(UG_S16 x, UG_S16 y, UG_S16 w, UG_S16 h, UG_COLOR c)
{
 8007f74:	b590      	push	{r4, r7, lr}
 8007f76:	b087      	sub	sp, #28
 8007f78:	af02      	add	r7, sp, #8
 8007f7a:	60f8      	str	r0, [r7, #12]
 8007f7c:	60b9      	str	r1, [r7, #8]
 8007f7e:	607a      	str	r2, [r7, #4]
 8007f80:	603b      	str	r3, [r7, #0]
	LCD_FillRect(x, y, w, h, c);
 8007f82:	68f8      	ldr	r0, [r7, #12]
 8007f84:	68b9      	ldr	r1, [r7, #8]
 8007f86:	687a      	ldr	r2, [r7, #4]
 8007f88:	683c      	ldr	r4, [r7, #0]
 8007f8a:	6a3b      	ldr	r3, [r7, #32]
 8007f8c:	b29b      	uxth	r3, r3
 8007f8e:	9300      	str	r3, [sp, #0]
 8007f90:	4623      	mov	r3, r4
 8007f92:	f7ff ff8d 	bl	8007eb0 <LCD_FillRect>

	return UG_RESULT_OK;
 8007f96:	2300      	movs	r3, #0
}
 8007f98:	4618      	mov	r0, r3
 8007f9a:	3714      	adds	r7, #20
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	bd90      	pop	{r4, r7, pc}

08007fa0 <LCD_uGUI_init>:
// ------------ Inicializacija uGUI za delo z našim zaslonom -------------------


// Inicializacija uGUI knjižnice za delo z našim LCD zaslonom.
void LCD_uGUI_init(void)
{
 8007fa0:	b598      	push	{r3, r4, r7, lr}
 8007fa2:	af00      	add	r7, sp, #0
	// Inicializacija uGUI knjižnice: registracija funkcije za izris enega piksla na zaslon,
	// specifikacija resolucije zaslona.
	UG_Init(&gui, UserPixelSetFunction, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT));
 8007fa4:	2000      	movs	r0, #0
 8007fa6:	f000 fa25 	bl	80083f4 <ILI9341_GetParam>
 8007faa:	4603      	mov	r3, r0
 8007fac:	461c      	mov	r4, r3
 8007fae:	2001      	movs	r0, #1
 8007fb0:	f000 fa20 	bl	80083f4 <ILI9341_GetParam>
 8007fb4:	4603      	mov	r3, r0
 8007fb6:	4622      	mov	r2, r4
 8007fb8:	490b      	ldr	r1, [pc, #44]	; (8007fe8 <LCD_uGUI_init+0x48>)
 8007fba:	480c      	ldr	r0, [pc, #48]	; (8007fec <LCD_uGUI_init+0x4c>)
 8007fbc:	f000 fac0 	bl	8008540 <UG_Init>

	// Nastavitev "default" fontov in barv za besedilo in ozadje.
	UG_FontSelect(&FONT_8X12);
 8007fc0:	480b      	ldr	r0, [pc, #44]	; (8007ff0 <LCD_uGUI_init+0x50>)
 8007fc2:	f000 fb3d 	bl	8008640 <UG_FontSelect>
	UG_SetForecolor(C_WHITE);
 8007fc6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8007fca:	f000 fbdb 	bl	8008784 <UG_SetForecolor>
	UG_SetBackcolor(C_BLACK);
 8007fce:	2000      	movs	r0, #0
 8007fd0:	f000 fbe8 	bl	80087a4 <UG_SetBackcolor>

	// Registracija funkcij za izris pravokotnika.
	UG_DriverRegister(DRIVER_FILL_FRAME, (void *)_HW_FillFrame_);
 8007fd4:	4907      	ldr	r1, [pc, #28]	; (8007ff4 <LCD_uGUI_init+0x54>)
 8007fd6:	2001      	movs	r0, #1
 8007fd8:	f000 fe98 	bl	8008d0c <UG_DriverRegister>
	UG_DriverEnable(DRIVER_FILL_FRAME);
 8007fdc:	2001      	movs	r0, #1
 8007fde:	f000 feb7 	bl	8008d50 <UG_DriverEnable>
}
 8007fe2:	bf00      	nop
 8007fe4:	bd98      	pop	{r3, r4, r7, pc}
 8007fe6:	bf00      	nop
 8007fe8:	08007f4b 	.word	0x08007f4b
 8007fec:	2000185c 	.word	0x2000185c
 8007ff0:	08078c60 	.word	0x08078c60
 8007ff4:	08007f75 	.word	0x08007f75

08007ff8 <LL_TIM_EnableCounter>:
{
 8007ff8:	b480      	push	{r7}
 8007ffa:	b083      	sub	sp, #12
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f043 0201 	orr.w	r2, r3, #1
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	601a      	str	r2, [r3, #0]
}
 800800c:	bf00      	nop
 800800e:	370c      	adds	r7, #12
 8008010:	46bd      	mov	sp, r7
 8008012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008016:	4770      	bx	lr

08008018 <LL_TIM_CC_EnableChannel>:
{
 8008018:	b480      	push	{r7}
 800801a:	b083      	sub	sp, #12
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
 8008020:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	6a1a      	ldr	r2, [r3, #32]
 8008026:	683b      	ldr	r3, [r7, #0]
 8008028:	431a      	orrs	r2, r3
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	621a      	str	r2, [r3, #32]
}
 800802e:	bf00      	nop
 8008030:	370c      	adds	r7, #12
 8008032:	46bd      	mov	sp, r7
 8008034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008038:	4770      	bx	lr

0800803a <LL_TIM_OC_SetCompareCH1>:
{
 800803a:	b480      	push	{r7}
 800803c:	b083      	sub	sp, #12
 800803e:	af00      	add	r7, sp, #0
 8008040:	6078      	str	r0, [r7, #4]
 8008042:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	683a      	ldr	r2, [r7, #0]
 8008048:	635a      	str	r2, [r3, #52]	; 0x34
}
 800804a:	bf00      	nop
 800804c:	370c      	adds	r7, #12
 800804e:	46bd      	mov	sp, r7
 8008050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008054:	4770      	bx	lr
	...

08008058 <LCD_BKLT_init>:

// Funkcija LCD_BKLT_init() poskrbi za inicializacijo "handle" strukture za upravljanje LCD osvetlitve,
// za omogočitev delovanja časovnika, omogočitev delovanja kanala časovnika ter za določitev začetne
// vrednosti jakosti osvetlitve LCD zaslona ob inicializaciji sistema.
void LCD_BKLT_init(void)
{
 8008058:	b580      	push	{r7, lr}
 800805a:	af00      	add	r7, sp, #0

		// --- Specifikacija časovnika ter kanala časovnika ---
		//
		// Ti dva parametra strukture določimo s pred-definiranima makrojema iz LL knjižnice,
		// podobno kot smo to storili v prejšnjih vajah.
		LCD_backlight.timer = TIM4;							// DOPOLNI: zamenjaj "x" z ustrezno vrednostjo.
 800805c:	4b0e      	ldr	r3, [pc, #56]	; (8008098 <LCD_BKLT_init+0x40>)
 800805e:	4a0f      	ldr	r2, [pc, #60]	; (800809c <LCD_BKLT_init+0x44>)
 8008060:	601a      	str	r2, [r3, #0]
		LCD_backlight.timer_channel = LL_TIM_CHANNEL_CH1;	// DOPOLNI: zamenjaj "x" z ustrezno vrednostjo.
 8008062:	4b0d      	ldr	r3, [pc, #52]	; (8008098 <LCD_BKLT_init+0x40>)
 8008064:	2201      	movs	r2, #1
 8008066:	605a      	str	r2, [r3, #4]


		// --- Specifikacija privzete vrednosti za osvetlitev zaslona ---
		//
		// Nastavimo privzeto vrednost osvetlitve na 60 %.
		LCD_backlight.default_brightness = 100;		// podano v procentih
 8008068:	4b0b      	ldr	r3, [pc, #44]	; (8008098 <LCD_BKLT_init+0x40>)
 800806a:	2264      	movs	r2, #100	; 0x64
 800806c:	721a      	strb	r2, [r3, #8]

	// 2. Omogočitev delovanja časovnika, da prične s štetjem.

		// Uporabimo ustrezno LL funkcijo.

		LL_TIM_EnableCounter (LCD_backlight.timer);
 800806e:	4b0a      	ldr	r3, [pc, #40]	; (8008098 <LCD_BKLT_init+0x40>)
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	4618      	mov	r0, r3
 8008074:	f7ff ffc0 	bl	8007ff8 <LL_TIM_EnableCounter>
	// 3. Vklop osvetlitve LCD zaslona s privzeto jakostjo osvetlitve.

		// Tu si lahko pomagamo kar z ustrezno LCD_BKLT_ funkcijo za vklop osvetlitve,
		// ki je implementirana v nadaljevanju spodaj.

		LCD_BKLT_set_brightness(LCD_backlight.default_brightness);
 8008078:	4b07      	ldr	r3, [pc, #28]	; (8008098 <LCD_BKLT_init+0x40>)
 800807a:	7a1b      	ldrb	r3, [r3, #8]
 800807c:	4618      	mov	r0, r3
 800807e:	f000 f80f 	bl	80080a0 <LCD_BKLT_set_brightness>

		// Ta kanal časovnika bo poskrbel za generacijo PWM signala na pinu mikrokrmilnika
		// po principu primerjanja vrednosti (angl. output compare functionality).
		// Uporabite ustrezno LL funkcijo.

		LL_TIM_CC_EnableChannel (LCD_backlight.timer, LCD_backlight.timer_channel);
 8008082:	4b05      	ldr	r3, [pc, #20]	; (8008098 <LCD_BKLT_init+0x40>)
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	4a04      	ldr	r2, [pc, #16]	; (8008098 <LCD_BKLT_init+0x40>)
 8008088:	6852      	ldr	r2, [r2, #4]
 800808a:	4611      	mov	r1, r2
 800808c:	4618      	mov	r0, r3
 800808e:	f7ff ffc3 	bl	8008018 <LL_TIM_CC_EnableChannel>

}
 8008092:	bf00      	nop
 8008094:	bd80      	pop	{r7, pc}
 8008096:	bf00      	nop
 8008098:	200018e8 	.word	0x200018e8
 800809c:	40000800 	.word	0x40000800

080080a0 <LCD_BKLT_set_brightness>:
//
// PREMISLITE: ker smo premišljeno definirali periodo časovnika, s katerim
// generiramo PWM signal, vhodni argument funkcije kar neposredno lahko
// uporabimo za nastavitev vrednosti za primerjanje ("compare value")
void LCD_BKLT_set_brightness(uint8_t brightness)
{
 80080a0:	b580      	push	{r7, lr}
 80080a2:	b082      	sub	sp, #8
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	4603      	mov	r3, r0
 80080a8:	71fb      	strb	r3, [r7, #7]
	// Za nastavitev "compare" vrednosti časovnika uprabimo ustrezno LL funkcijo.

	 LL_TIM_OC_SetCompareCH1(LCD_backlight.timer, brightness);
 80080aa:	4b05      	ldr	r3, [pc, #20]	; (80080c0 <LCD_BKLT_set_brightness+0x20>)
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	79fa      	ldrb	r2, [r7, #7]
 80080b0:	4611      	mov	r1, r2
 80080b2:	4618      	mov	r0, r3
 80080b4:	f7ff ffc1 	bl	800803a <LL_TIM_OC_SetCompareCH1>

	// Mimogrede: opaziti velja, da so LL funkcije za delo s kanali časovnika specifične. Vidite
	// namreč lahko, da za delo s kanalom 1 uporabljamo funkcije, ki v imenu vsebujejo pripono CH1.
	// Če bi torej želeli uporabljati drugi kanal časovnika, bi bilo potrebno uporabiti druge LL funkcije!
}
 80080b8:	bf00      	nop
 80080ba:	3708      	adds	r7, #8
 80080bc:	46bd      	mov	sp, r7
 80080be:	bd80      	pop	{r7, pc}
 80080c0:	200018e8 	.word	0x200018e8

080080c4 <FMC_BANK1_SetAddress>:
 * @brief Nastavi spominski naslov enote FSMC
 * @param address želen naslov
 * @internal
 */
static inline void FMC_BANK1_SetAddress (LCD_IO_Data_t address)
{
 80080c4:	b480      	push	{r7}
 80080c6:	b083      	sub	sp, #12
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	4603      	mov	r3, r0
 80080cc:	80fb      	strh	r3, [r7, #6]
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 80080ce:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80080d2:	88fb      	ldrh	r3, [r7, #6]
 80080d4:	8013      	strh	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80080d6:	f3bf 8f4f 	dsb	sy
}
 80080da:	bf00      	nop

	// Počakaj na sinhronizacijo pomnilnika
	__DSB();
}
 80080dc:	bf00      	nop
 80080de:	370c      	adds	r7, #12
 80080e0:	46bd      	mov	sp, r7
 80080e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e6:	4770      	bx	lr

080080e8 <FMC_BANK1_WriteData>:
 * @brief Piši v register enote FSMC
 * @param data želen podatek
 * @internal
 */
static inline void FMC_BANK1_WriteData(LCD_IO_Data_t data)
{
 80080e8:	b480      	push	{r7}
 80080ea:	b083      	sub	sp, #12
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	4603      	mov	r3, r0
 80080f0:	80fb      	strh	r3, [r7, #6]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 80080f2:	4a06      	ldr	r2, [pc, #24]	; (800810c <FMC_BANK1_WriteData+0x24>)
 80080f4:	88fb      	ldrh	r3, [r7, #6]
 80080f6:	8013      	strh	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80080f8:	f3bf 8f4f 	dsb	sy
}
 80080fc:	bf00      	nop

	// Počakaj na sinhronizacijo pomnilnika
	__DSB();
}
 80080fe:	bf00      	nop
 8008100:	370c      	adds	r7, #12
 8008102:	46bd      	mov	sp, r7
 8008104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008108:	4770      	bx	lr
 800810a:	bf00      	nop
 800810c:	60010000 	.word	0x60010000

08008110 <ILI9341_SetAddress>:
/*!
 * @brief Podaj spominski naslov LCD krmilniku
 * @param *address *naslov* spremenljivke, v kateri je zapisan ukaz (register)
 */
void ILI9341_SetAddress(LCD_IO_Data_t *address)
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b082      	sub	sp, #8
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
	// Ukazni register je le eden, zato podajanje dolžine podatka ni potrebno
	FMC_BANK1_SetAddress(*address);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	881b      	ldrh	r3, [r3, #0]
 800811c:	4618      	mov	r0, r3
 800811e:	f7ff ffd1 	bl	80080c4 <FMC_BANK1_SetAddress>
}
 8008122:	bf00      	nop
 8008124:	3708      	adds	r7, #8
 8008126:	46bd      	mov	sp, r7
 8008128:	bd80      	pop	{r7, pc}

0800812a <ILI9341_SendData>:
 * @brief Piši tabelo v grafični pomnilnik (GRAM) LCD krmilnika
 * @param *data  *naslov* tabele, v kateri so zapisani podatki
 * @param length dolžina tabele podatkov
 */
void ILI9341_SendData(LCD_IO_Data_t *data, uint32_t length)
{
 800812a:	b580      	push	{r7, lr}
 800812c:	b084      	sub	sp, #16
 800812e:	af00      	add	r7, sp, #0
 8008130:	6078      	str	r0, [r7, #4]
 8008132:	6039      	str	r1, [r7, #0]
	uint8_t increment = LCD_IO_DATA_WRITE_CYCLES;
 8008134:	2301      	movs	r3, #1
 8008136:	72fb      	strb	r3, [r7, #11]

	for (uint32_t i = 0; i < (length/increment); i += increment)
 8008138:	2300      	movs	r3, #0
 800813a:	60fb      	str	r3, [r7, #12]
 800813c:	e00b      	b.n	8008156 <ILI9341_SendData+0x2c>
		FMC_BANK1_WriteData(data[i]);
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	005b      	lsls	r3, r3, #1
 8008142:	687a      	ldr	r2, [r7, #4]
 8008144:	4413      	add	r3, r2
 8008146:	881b      	ldrh	r3, [r3, #0]
 8008148:	4618      	mov	r0, r3
 800814a:	f7ff ffcd 	bl	80080e8 <FMC_BANK1_WriteData>
	for (uint32_t i = 0; i < (length/increment); i += increment)
 800814e:	7afb      	ldrb	r3, [r7, #11]
 8008150:	68fa      	ldr	r2, [r7, #12]
 8008152:	4413      	add	r3, r2
 8008154:	60fb      	str	r3, [r7, #12]
 8008156:	7afb      	ldrb	r3, [r7, #11]
 8008158:	683a      	ldr	r2, [r7, #0]
 800815a:	fbb2 f3f3 	udiv	r3, r2, r3
 800815e:	68fa      	ldr	r2, [r7, #12]
 8008160:	429a      	cmp	r2, r3
 8008162:	d3ec      	bcc.n	800813e <ILI9341_SendData+0x14>
}
 8008164:	bf00      	nop
 8008166:	bf00      	nop
 8008168:	3710      	adds	r7, #16
 800816a:	46bd      	mov	sp, r7
 800816c:	bd80      	pop	{r7, pc}

0800816e <ILI9341_SendRepeatedData>:
 * @brief Večkrat zapiši isti podatek v grafični pomnilnik (GRAM) LCD krmilnika
 * @param data spremenljivka s podatkom
 * @param num_copies število kopij, ki se pošljejo
 */
void ILI9341_SendRepeatedData(LCD_IO_Data_t data, uint32_t num_copies)
{
 800816e:	b580      	push	{r7, lr}
 8008170:	b084      	sub	sp, #16
 8008172:	af00      	add	r7, sp, #0
 8008174:	4603      	mov	r3, r0
 8008176:	6039      	str	r1, [r7, #0]
 8008178:	80fb      	strh	r3, [r7, #6]
	uint8_t increment = LCD_IO_DATA_WRITE_CYCLES;
 800817a:	2301      	movs	r3, #1
 800817c:	72fb      	strb	r3, [r7, #11]

	for (uint32_t i = 0; i < (num_copies/increment); i += increment)
 800817e:	2300      	movs	r3, #0
 8008180:	60fb      	str	r3, [r7, #12]
 8008182:	e007      	b.n	8008194 <ILI9341_SendRepeatedData+0x26>
		FMC_BANK1_WriteData(data);
 8008184:	88fb      	ldrh	r3, [r7, #6]
 8008186:	4618      	mov	r0, r3
 8008188:	f7ff ffae 	bl	80080e8 <FMC_BANK1_WriteData>
	for (uint32_t i = 0; i < (num_copies/increment); i += increment)
 800818c:	7afb      	ldrb	r3, [r7, #11]
 800818e:	68fa      	ldr	r2, [r7, #12]
 8008190:	4413      	add	r3, r2
 8008192:	60fb      	str	r3, [r7, #12]
 8008194:	7afb      	ldrb	r3, [r7, #11]
 8008196:	683a      	ldr	r2, [r7, #0]
 8008198:	fbb2 f3f3 	udiv	r3, r2, r3
 800819c:	68fa      	ldr	r2, [r7, #12]
 800819e:	429a      	cmp	r2, r3
 80081a0:	d3f0      	bcc.n	8008184 <ILI9341_SendRepeatedData+0x16>
}
 80081a2:	bf00      	nop
 80081a4:	bf00      	nop
 80081a6:	3710      	adds	r7, #16
 80081a8:	46bd      	mov	sp, r7
 80081aa:	bd80      	pop	{r7, pc}

080081ac <ILI9341_SetOrientation>:
/*!
  * @brief  Nastavi orientacijo zaslona.
  * @param  orientation zasuk zaslona, podan v obliki ILI9341_MISKO_ROTATE_{0,90,180,270}
  */
void ILI9341_SetOrientation(uint32_t orientation)
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b084      	sub	sp, #16
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
	ILI9341_Data_t command   = ILI9341_MAC; /* Memory Access Control */
 80081b4:	2336      	movs	r3, #54	; 0x36
 80081b6:	81fb      	strh	r3, [r7, #14]
	ILI9341_Data_t parameter = (ILI9341_Data_t)orientations[orientation];
 80081b8:	4a16      	ldr	r2, [pc, #88]	; (8008214 <ILI9341_SetOrientation+0x68>)
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80081c0:	b29b      	uxth	r3, r3
 80081c2:	81bb      	strh	r3, [r7, #12]

	ILI9341_SetAddress(&command);
 80081c4:	f107 030e 	add.w	r3, r7, #14
 80081c8:	4618      	mov	r0, r3
 80081ca:	f7ff ffa1 	bl	8008110 <ILI9341_SetAddress>
	ILI9341_SendData(&parameter, 1);
 80081ce:	f107 030c 	add.w	r3, r7, #12
 80081d2:	2101      	movs	r1, #1
 80081d4:	4618      	mov	r0, r3
 80081d6:	f7ff ffa8 	bl	800812a <ILI9341_SendData>

	switch (orientation) {
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d002      	beq.n	80081e6 <ILI9341_SetOrientation+0x3a>
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2b03      	cmp	r3, #3
 80081e4:	d107      	bne.n	80081f6 <ILI9341_SetOrientation+0x4a>
	case ILI9341_MISKO_ROTATE_0:
	case ILI9341_MISKO_ROTATE_270:
		LCD.width  = ILI9341_HEIGHT;
 80081e6:	4b0c      	ldr	r3, [pc, #48]	; (8008218 <ILI9341_SetOrientation+0x6c>)
 80081e8:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80081ec:	601a      	str	r2, [r3, #0]
		LCD.height = ILI9341_WIDTH;
 80081ee:	4b0a      	ldr	r3, [pc, #40]	; (8008218 <ILI9341_SetOrientation+0x6c>)
 80081f0:	22f0      	movs	r2, #240	; 0xf0
 80081f2:	605a      	str	r2, [r3, #4]
		break;
 80081f4:	e007      	b.n	8008206 <ILI9341_SetOrientation+0x5a>
	default:
	case ILI9341_MISKO_ROTATE_90:
	case ILI9341_MISKO_ROTATE_180:
		LCD.width  = ILI9341_WIDTH;
 80081f6:	4b08      	ldr	r3, [pc, #32]	; (8008218 <ILI9341_SetOrientation+0x6c>)
 80081f8:	22f0      	movs	r2, #240	; 0xf0
 80081fa:	601a      	str	r2, [r3, #0]
		LCD.height = ILI9341_HEIGHT;
 80081fc:	4b06      	ldr	r3, [pc, #24]	; (8008218 <ILI9341_SetOrientation+0x6c>)
 80081fe:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8008202:	605a      	str	r2, [r3, #4]
		break;
 8008204:	bf00      	nop
	}
	LCD.orientation = orientation;
 8008206:	4a04      	ldr	r2, [pc, #16]	; (8008218 <ILI9341_SetOrientation+0x6c>)
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	6093      	str	r3, [r2, #8]
}
 800820c:	bf00      	nop
 800820e:	3710      	adds	r7, #16
 8008210:	46bd      	mov	sp, r7
 8008212:	bd80      	pop	{r7, pc}
 8008214:	20000764 	.word	0x20000764
 8008218:	200018f4 	.word	0x200018f4

0800821c <ILI9341_SetDisplayWindow>:
  * @param  Ypos   y koordinata izhodišča
  * @param  Height višina okna
  * @param  Width  širina okna
  */
void ILI9341_SetDisplayWindow(uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height)
{
 800821c:	b580      	push	{r7, lr}
 800821e:	b088      	sub	sp, #32
 8008220:	af00      	add	r7, sp, #0
 8008222:	60f8      	str	r0, [r7, #12]
 8008224:	60b9      	str	r1, [r7, #8]
 8008226:	607a      	str	r2, [r7, #4]
 8008228:	603b      	str	r3, [r7, #0]
	ILI9341_Data_t command;
	ILI9341_Data_t parameter[4];

	/* Column addr set, 4 args, no delay: XSTART = Xpos, XEND = (Xpos + Width - 1) */
	command = ILI9341_CASET;
 800822a:	232a      	movs	r3, #42	; 0x2a
 800822c:	83fb      	strh	r3, [r7, #30]
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	0a1b      	lsrs	r3, r3, #8
 8008232:	b29b      	uxth	r3, r3
 8008234:	82bb      	strh	r3, [r7, #20]
	parameter[1] = (ILI9341_Data_t)(Xpos & 0xFFU);
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	b29b      	uxth	r3, r3
 800823a:	b2db      	uxtb	r3, r3
 800823c:	b29b      	uxth	r3, r3
 800823e:	82fb      	strh	r3, [r7, #22]
	parameter[2] = (ILI9341_Data_t)((Xpos + Width - 1U) >> 8U);
 8008240:	68fa      	ldr	r2, [r7, #12]
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	4413      	add	r3, r2
 8008246:	3b01      	subs	r3, #1
 8008248:	0a1b      	lsrs	r3, r3, #8
 800824a:	b29b      	uxth	r3, r3
 800824c:	833b      	strh	r3, [r7, #24]
	parameter[3] = (ILI9341_Data_t)((Xpos + Width - 1U) & 0xFFU);
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	b29a      	uxth	r2, r3
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	b29b      	uxth	r3, r3
 8008256:	4413      	add	r3, r2
 8008258:	b29b      	uxth	r3, r3
 800825a:	3b01      	subs	r3, #1
 800825c:	b29b      	uxth	r3, r3
 800825e:	b2db      	uxtb	r3, r3
 8008260:	b29b      	uxth	r3, r3
 8008262:	837b      	strh	r3, [r7, #26]
	ILI9341_SetAddress(&command);
 8008264:	f107 031e 	add.w	r3, r7, #30
 8008268:	4618      	mov	r0, r3
 800826a:	f7ff ff51 	bl	8008110 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 4);
 800826e:	f107 0314 	add.w	r3, r7, #20
 8008272:	2104      	movs	r1, #4
 8008274:	4618      	mov	r0, r3
 8008276:	f7ff ff58 	bl	800812a <ILI9341_SendData>

	/* Row addr set, 4 args, no delay: YSTART = Ypos, YEND = (Ypos + Height - 1) */
	command = ILI9341_RASET;
 800827a:	232b      	movs	r3, #43	; 0x2b
 800827c:	83fb      	strh	r3, [r7, #30]
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
 800827e:	68bb      	ldr	r3, [r7, #8]
 8008280:	0a1b      	lsrs	r3, r3, #8
 8008282:	b29b      	uxth	r3, r3
 8008284:	82bb      	strh	r3, [r7, #20]
	parameter [1] = (ILI9341_Data_t)(Ypos & 0xFFU);
 8008286:	68bb      	ldr	r3, [r7, #8]
 8008288:	b29b      	uxth	r3, r3
 800828a:	b2db      	uxtb	r3, r3
 800828c:	b29b      	uxth	r3, r3
 800828e:	82fb      	strh	r3, [r7, #22]
	parameter [2] = (ILI9341_Data_t)((Ypos + Height - 1U) >> 8U);
 8008290:	68ba      	ldr	r2, [r7, #8]
 8008292:	683b      	ldr	r3, [r7, #0]
 8008294:	4413      	add	r3, r2
 8008296:	3b01      	subs	r3, #1
 8008298:	0a1b      	lsrs	r3, r3, #8
 800829a:	b29b      	uxth	r3, r3
 800829c:	833b      	strh	r3, [r7, #24]
	parameter [3] = (ILI9341_Data_t)((Ypos + Height - 1U) & 0xFFU);
 800829e:	68bb      	ldr	r3, [r7, #8]
 80082a0:	b29a      	uxth	r2, r3
 80082a2:	683b      	ldr	r3, [r7, #0]
 80082a4:	b29b      	uxth	r3, r3
 80082a6:	4413      	add	r3, r2
 80082a8:	b29b      	uxth	r3, r3
 80082aa:	3b01      	subs	r3, #1
 80082ac:	b29b      	uxth	r3, r3
 80082ae:	b2db      	uxtb	r3, r3
 80082b0:	b29b      	uxth	r3, r3
 80082b2:	837b      	strh	r3, [r7, #26]
	ILI9341_SetAddress(&command);
 80082b4:	f107 031e 	add.w	r3, r7, #30
 80082b8:	4618      	mov	r0, r3
 80082ba:	f7ff ff29 	bl	8008110 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 4);
 80082be:	f107 0314 	add.w	r3, r7, #20
 80082c2:	2104      	movs	r1, #4
 80082c4:	4618      	mov	r0, r3
 80082c6:	f7ff ff30 	bl	800812a <ILI9341_SendData>

	// Zapusti nastavitev okna v načinu za vpis barve v GRAM
	command = ILI9341_GRAM;
 80082ca:	232c      	movs	r3, #44	; 0x2c
 80082cc:	83fb      	strh	r3, [r7, #30]
	ILI9341_SetAddress(&command);
 80082ce:	f107 031e 	add.w	r3, r7, #30
 80082d2:	4618      	mov	r0, r3
 80082d4:	f7ff ff1c 	bl	8008110 <ILI9341_SetAddress>
}
 80082d8:	bf00      	nop
 80082da:	3720      	adds	r7, #32
 80082dc:	46bd      	mov	sp, r7
 80082de:	bd80      	pop	{r7, pc}

080082e0 <ILI9341_Init>:
  * @param  color_space želen barvni prostor (ILI9341_COLORSPACE_RBG{565,666})
  * @param  orientation orientacija zaslona
  * @internal
  */
void ILI9341_Init(uint32_t color_space, uint32_t orientation)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b086      	sub	sp, #24
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
 80082e8:	6039      	str	r1, [r7, #0]
	ILI9341_Data_t command;
	ILI9341_Data_t parameter[5];

	ILI9341_SetOrientation(orientation);
 80082ea:	6838      	ldr	r0, [r7, #0]
 80082ec:	f7ff ff5e 	bl	80081ac <ILI9341_SetOrientation>
	ILI9341_SetDisplayWindow(0U, 0U, LCD.width, LCD.height);
 80082f0:	4b35      	ldr	r3, [pc, #212]	; (80083c8 <ILI9341_Init+0xe8>)
 80082f2:	681a      	ldr	r2, [r3, #0]
 80082f4:	4b34      	ldr	r3, [pc, #208]	; (80083c8 <ILI9341_Init+0xe8>)
 80082f6:	685b      	ldr	r3, [r3, #4]
 80082f8:	2100      	movs	r1, #0
 80082fa:	2000      	movs	r0, #0
 80082fc:	f7ff ff8e 	bl	800821c <ILI9341_SetDisplayWindow>

	// Sleep out
	command = ILI9341_SLEEP_OUT;
 8008300:	2311      	movs	r3, #17
 8008302:	82fb      	strh	r3, [r7, #22]
	ILI9341_SetAddress(&command);
 8008304:	f107 0316 	add.w	r3, r7, #22
 8008308:	4618      	mov	r0, r3
 800830a:	f7ff ff01 	bl	8008110 <ILI9341_SetAddress>
	HAL_Delay(200);
 800830e:	20c8      	movs	r0, #200	; 0xc8
 8008310:	f7fa fa72 	bl	80027f8 <HAL_Delay>

	// Display Normal mode
	command = ILI9341_NORMAL_MODE_ON;
 8008314:	2313      	movs	r3, #19
 8008316:	82fb      	strh	r3, [r7, #22]
	ILI9341_SetAddress(&command);
 8008318:	f107 0316 	add.w	r3, r7, #22
 800831c:	4618      	mov	r0, r3
 800831e:	f7ff fef7 	bl	8008110 <ILI9341_SetAddress>
	HAL_Delay(100);
 8008322:	2064      	movs	r0, #100	; 0x64
 8008324:	f7fa fa68 	bl	80027f8 <HAL_Delay>

	// Pixel Format
	command = ILI9341_PIXEL_FORMAT;
 8008328:	233a      	movs	r3, #58	; 0x3a
 800832a:	82fb      	strh	r3, [r7, #22]
	parameter[0] = color_space;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	b29b      	uxth	r3, r3
 8008330:	81bb      	strh	r3, [r7, #12]
	ILI9341_SetAddress(&command);
 8008332:	f107 0316 	add.w	r3, r7, #22
 8008336:	4618      	mov	r0, r3
 8008338:	f7ff feea 	bl	8008110 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 1);
 800833c:	f107 030c 	add.w	r3, r7, #12
 8008340:	2101      	movs	r1, #1
 8008342:	4618      	mov	r0, r3
 8008344:	f7ff fef1 	bl	800812a <ILI9341_SendData>
	HAL_Delay(100);
 8008348:	2064      	movs	r0, #100	; 0x64
 800834a:	f7fa fa55 	bl	80027f8 <HAL_Delay>

	// Update Interface control
	command = ILI9341_INTERFACE;
 800834e:	23f6      	movs	r3, #246	; 0xf6
 8008350:	82fb      	strh	r3, [r7, #22]
	parameter[0] = 0x49;
 8008352:	2349      	movs	r3, #73	; 0x49
 8008354:	81bb      	strh	r3, [r7, #12]
	parameter[1] = 0;
 8008356:	2300      	movs	r3, #0
 8008358:	81fb      	strh	r3, [r7, #14]
	parameter[2] = 0x20;
 800835a:	2320      	movs	r3, #32
 800835c:	823b      	strh	r3, [r7, #16]
	ILI9341_SetAddress(&command);
 800835e:	f107 0316 	add.w	r3, r7, #22
 8008362:	4618      	mov	r0, r3
 8008364:	f7ff fed4 	bl	8008110 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 3);
 8008368:	f107 030c 	add.w	r3, r7, #12
 800836c:	2103      	movs	r1, #3
 800836e:	4618      	mov	r0, r3
 8008370:	f7ff fedb 	bl	800812a <ILI9341_SendData>

	// Enable TE
	command = ILI9341_TEON;
 8008374:	2335      	movs	r3, #53	; 0x35
 8008376:	82fb      	strh	r3, [r7, #22]
	parameter[0] = 1; /* VSYNC + HSYNC */
 8008378:	2301      	movs	r3, #1
 800837a:	81bb      	strh	r3, [r7, #12]
	ILI9341_SetAddress(&command);
 800837c:	f107 0316 	add.w	r3, r7, #22
 8008380:	4618      	mov	r0, r3
 8008382:	f7ff fec5 	bl	8008110 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 1);
 8008386:	f107 030c 	add.w	r3, r7, #12
 800838a:	2101      	movs	r1, #1
 800838c:	4618      	mov	r0, r3
 800838e:	f7ff fecc 	bl	800812a <ILI9341_SendData>
	HAL_Delay(100);
 8008392:	2064      	movs	r0, #100	; 0x64
 8008394:	f7fa fa30 	bl	80027f8 <HAL_Delay>

	// Enable TE scan line
	command = ILI9341_SET_TEAR_SCANLINE;
 8008398:	2344      	movs	r3, #68	; 0x44
 800839a:	82fb      	strh	r3, [r7, #22]
	parameter[0] = 0;
 800839c:	2300      	movs	r3, #0
 800839e:	81bb      	strh	r3, [r7, #12]
	parameter[1] = 0;
 80083a0:	2300      	movs	r3, #0
 80083a2:	81fb      	strh	r3, [r7, #14]
	ILI9341_SetAddress(&command);
 80083a4:	f107 0316 	add.w	r3, r7, #22
 80083a8:	4618      	mov	r0, r3
 80083aa:	f7ff feb1 	bl	8008110 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 2);
 80083ae:	f107 030c 	add.w	r3, r7, #12
 80083b2:	2102      	movs	r1, #2
 80083b4:	4618      	mov	r0, r3
 80083b6:	f7ff feb8 	bl	800812a <ILI9341_SendData>
	HAL_Delay(100);
 80083ba:	2064      	movs	r0, #100	; 0x64
 80083bc:	f7fa fa1c 	bl	80027f8 <HAL_Delay>
}
 80083c0:	bf00      	nop
 80083c2:	3718      	adds	r7, #24
 80083c4:	46bd      	mov	sp, r7
 80083c6:	bd80      	pop	{r7, pc}
 80083c8:	200018f4 	.word	0x200018f4

080083cc <ILI9341_WaitTransfer>:

//! @brief Počakaj na prenos podatka FSMC->Ili9341. Možne dodelave.
void ILI9341_WaitTransfer()
{
 80083cc:	b580      	push	{r7, lr}
 80083ce:	af00      	add	r7, sp, #0
	// AddresSetupTime + 1 + DataSetupTime + 1. Glej `fmc.c'.
	// načeloma 6 + 1 + 5 + 1 ms (13 ms), vendar ni zadosti
	HAL_Delay(50);
 80083d0:	2032      	movs	r0, #50	; 0x32
 80083d2:	f7fa fa11 	bl	80027f8 <HAL_Delay>
}
 80083d6:	bf00      	nop
 80083d8:	bd80      	pop	{r7, pc}

080083da <ILI9341_DisplayOn>:

//! @brief Strojno omogoči zaslon
void ILI9341_DisplayOn()
{
 80083da:	b580      	push	{r7, lr}
 80083dc:	b082      	sub	sp, #8
 80083de:	af00      	add	r7, sp, #0
	ILI9341_Data_t command = ILI9341_DISPLAY_ON;
 80083e0:	2329      	movs	r3, #41	; 0x29
 80083e2:	80fb      	strh	r3, [r7, #6]
	ILI9341_SetAddress(&command);
 80083e4:	1dbb      	adds	r3, r7, #6
 80083e6:	4618      	mov	r0, r3
 80083e8:	f7ff fe92 	bl	8008110 <ILI9341_SetAddress>
}
 80083ec:	bf00      	nop
 80083ee:	3708      	adds	r7, #8
 80083f0:	46bd      	mov	sp, r7
 80083f2:	bd80      	pop	{r7, pc}

080083f4 <ILI9341_GetParam>:
 *
 * Možne opcije: LCD_WIDTH, LCD_HEIGHT, LCD_AREA, LCD_ORIENTATION.
 * @warning Zaslon mora biti predhodno inicializiran s funkcijo `LCD_Init()'!
 */
uint32_t ILI9341_GetParam(LCD_Param_t param)
{
 80083f4:	b480      	push	{r7}
 80083f6:	b085      	sub	sp, #20
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	4603      	mov	r3, r0
 80083fc:	71fb      	strb	r3, [r7, #7]
	uint32_t value = 0;
 80083fe:	2300      	movs	r3, #0
 8008400:	60fb      	str	r3, [r7, #12]

	switch (param) {
 8008402:	79fb      	ldrb	r3, [r7, #7]
 8008404:	2b03      	cmp	r3, #3
 8008406:	d81b      	bhi.n	8008440 <ILI9341_GetParam+0x4c>
 8008408:	a201      	add	r2, pc, #4	; (adr r2, 8008410 <ILI9341_GetParam+0x1c>)
 800840a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800840e:	bf00      	nop
 8008410:	08008421 	.word	0x08008421
 8008414:	08008429 	.word	0x08008429
 8008418:	08008431 	.word	0x08008431
 800841c:	08008439 	.word	0x08008439
	case LCD_WIDTH:
		value = LCD.width;
 8008420:	4b0b      	ldr	r3, [pc, #44]	; (8008450 <ILI9341_GetParam+0x5c>)
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	60fb      	str	r3, [r7, #12]
		break;
 8008426:	e00c      	b.n	8008442 <ILI9341_GetParam+0x4e>
	case LCD_HEIGHT:
		value = LCD.height;
 8008428:	4b09      	ldr	r3, [pc, #36]	; (8008450 <ILI9341_GetParam+0x5c>)
 800842a:	685b      	ldr	r3, [r3, #4]
 800842c:	60fb      	str	r3, [r7, #12]
		break;
 800842e:	e008      	b.n	8008442 <ILI9341_GetParam+0x4e>
	case LCD_AREA:
		value = ILI9341_AREA;
 8008430:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8008434:	60fb      	str	r3, [r7, #12]
		break;
 8008436:	e004      	b.n	8008442 <ILI9341_GetParam+0x4e>
	case LCD_ORIENTATION:
		value = LCD.orientation;
 8008438:	4b05      	ldr	r3, [pc, #20]	; (8008450 <ILI9341_GetParam+0x5c>)
 800843a:	689b      	ldr	r3, [r3, #8]
 800843c:	60fb      	str	r3, [r7, #12]
		break;
 800843e:	e000      	b.n	8008442 <ILI9341_GetParam+0x4e>
	default:
		break;
 8008440:	bf00      	nop
	}

	return value;
 8008442:	68fb      	ldr	r3, [r7, #12]
}
 8008444:	4618      	mov	r0, r3
 8008446:	3714      	adds	r7, #20
 8008448:	46bd      	mov	sp, r7
 800844a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844e:	4770      	bx	lr
 8008450:	200018f4 	.word	0x200018f4

08008454 <LL_TIM_EnableCounter>:
{
 8008454:	b480      	push	{r7}
 8008456:	b083      	sub	sp, #12
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	f043 0201 	orr.w	r2, r3, #1
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	601a      	str	r2, [r3, #0]
}
 8008468:	bf00      	nop
 800846a:	370c      	adds	r7, #12
 800846c:	46bd      	mov	sp, r7
 800846e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008472:	4770      	bx	lr

08008474 <LL_TIM_EnableIT_UPDATE>:
{
 8008474:	b480      	push	{r7}
 8008476:	b083      	sub	sp, #12
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	68db      	ldr	r3, [r3, #12]
 8008480:	f043 0201 	orr.w	r2, r3, #1
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	60da      	str	r2, [r3, #12]
}
 8008488:	bf00      	nop
 800848a:	370c      	adds	r7, #12
 800848c:	46bd      	mov	sp, r7
 800848e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008492:	4770      	bx	lr

08008494 <PSERV_init>:




void PSERV_init(void)
{
 8008494:	b580      	push	{r7, lr}
 8008496:	af00      	add	r7, sp, #0
	periodic_services.timer = TIM6;
 8008498:	4b04      	ldr	r3, [pc, #16]	; (80084ac <PSERV_init+0x18>)
 800849a:	4a05      	ldr	r2, [pc, #20]	; (80084b0 <PSERV_init+0x1c>)
 800849c:	601a      	str	r2, [r3, #0]

	LL_TIM_EnableCounter(periodic_services.timer);
 800849e:	4b03      	ldr	r3, [pc, #12]	; (80084ac <PSERV_init+0x18>)
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	4618      	mov	r0, r3
 80084a4:	f7ff ffd6 	bl	8008454 <LL_TIM_EnableCounter>

}
 80084a8:	bf00      	nop
 80084aa:	bd80      	pop	{r7, pc}
 80084ac:	20001900 	.word	0x20001900
 80084b0:	40001000 	.word	0x40001000

080084b4 <PSERV_enable>:



void PSERV_enable(void)
{
 80084b4:	b580      	push	{r7, lr}
 80084b6:	af00      	add	r7, sp, #0
	LL_TIM_EnableIT_UPDATE(periodic_services.timer);
 80084b8:	4b03      	ldr	r3, [pc, #12]	; (80084c8 <PSERV_enable+0x14>)
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	4618      	mov	r0, r3
 80084be:	f7ff ffd9 	bl	8008474 <LL_TIM_EnableIT_UPDATE>
}
 80084c2:	bf00      	nop
 80084c4:	bd80      	pop	{r7, pc}
 80084c6:	bf00      	nop
 80084c8:	20001900 	.word	0x20001900

080084cc <PSERV_run_services_Callback>:
}



void PSERV_run_services_Callback(void)
{
 80084cc:	b580      	push	{r7, lr}
 80084ce:	af00      	add	r7, sp, #0
	KBD_scan();
 80084d0:	f7ff fc5c 	bl	8007d8c <KBD_scan>

	//KBD_demo_toggle_LEDs_if_buttons_pressed();
}
 80084d4:	bf00      	nop
 80084d6:	bd80      	pop	{r7, pc}

080084d8 <TIMUT_stopwatch_set_time_mark>:
// Funkcija TIMUT_stopwatch_set_time_mark() si zabeleži trenutno
// vrednost SysTick števca in tako na nek način postavi "časovni zaznamek"
// (angl. time mark), v katerem trenutku smo z uro štoparico pričeli
// meriti čas (tj. "štopati").
void TIMUT_stopwatch_set_time_mark(stopwatch_handle_t *stopwatch)
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b082      	sub	sp, #8
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
	stopwatch->time_mark = HAL_GetTick();
 80084e0:	f7fa f97e 	bl	80027e0 <HAL_GetTick>
 80084e4:	4602      	mov	r2, r0
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	601a      	str	r2, [r3, #0]
}
 80084ea:	bf00      	nop
 80084ec:	3708      	adds	r7, #8
 80084ee:	46bd      	mov	sp, r7
 80084f0:	bd80      	pop	{r7, pc}

080084f2 <TIMUT_stopwatch_update>:

// Funkcija TIMUT_stopwatch_update() posodobi vrednost pretečenega
// časa od trenutka, kjer smo postavili časovni zaznamek ("time mark").
// Hkrati funkcija tudi vrne vrednost pretečenega časa kot izhodni parameter.
uint32_t TIMUT_stopwatch_update(stopwatch_handle_t *stopwatch)
{
 80084f2:	b580      	push	{r7, lr}
 80084f4:	b082      	sub	sp, #8
 80084f6:	af00      	add	r7, sp, #0
 80084f8:	6078      	str	r0, [r7, #4]
	// Poračunamo vrednost pretečenega časa od postavljenega časovnega zaznamka
	// in jo shranimo v spremenljivko "handle" strukture štoparice.
	stopwatch->elapsed_time = HAL_GetTick()-stopwatch->time_mark;
 80084fa:	f7fa f971 	bl	80027e0 <HAL_GetTick>
 80084fe:	4602      	mov	r2, r0
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	1ad2      	subs	r2, r2, r3
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	605a      	str	r2, [r3, #4]

	// Vrednost pretečenega časa hkrat tudi vrnemo, kar funkciji veča
	// raznolikost uporabe.
	return stopwatch->elapsed_time;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	685b      	ldr	r3, [r3, #4]
}
 800850e:	4618      	mov	r0, r3
 8008510:	3708      	adds	r7, #8
 8008512:	46bd      	mov	sp, r7
 8008514:	bd80      	pop	{r7, pc}

08008516 <TIMUT_stopwatch_has_X_ms_passed>:
// Funkcija TIMUT_stopwatch_has_X_ms_passed() preveri, ali je od postavitve
// časovnega zaznamka že preteklo "x" milisekund, kjer pa je "x" vrednost
// vhodnega parametra funkcije. Funkcija vrne vrednost 1, če je že preteklo
// "x" milisekund, sicer pa vrne 0.
uint8_t TIMUT_stopwatch_has_X_ms_passed(stopwatch_handle_t *stopwatch, uint32_t x)
{
 8008516:	b580      	push	{r7, lr}
 8008518:	b082      	sub	sp, #8
 800851a:	af00      	add	r7, sp, #0
 800851c:	6078      	str	r0, [r7, #4]
 800851e:	6039      	str	r1, [r7, #0]
	// Najprej je potrebno posodobiti vrednost pretečenega časa.
	// Uporabite ustrezno TIMUT_ funkcijo zgoraj.

	TIMUT_stopwatch_update(stopwatch);
 8008520:	6878      	ldr	r0, [r7, #4]
 8008522:	f7ff ffe6 	bl	80084f2 <TIMUT_stopwatch_update>


	// Nato se pa preveri, če je pretečeni čas večji ali manjši od "x" milisekund.
	if ( stopwatch->elapsed_time > x )
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	685b      	ldr	r3, [r3, #4]
 800852a:	683a      	ldr	r2, [r7, #0]
 800852c:	429a      	cmp	r2, r3
 800852e:	d201      	bcs.n	8008534 <TIMUT_stopwatch_has_X_ms_passed+0x1e>
	{
		return 1;	// pretečeni čas je večji od "x" milisekund
 8008530:	2301      	movs	r3, #1
 8008532:	e000      	b.n	8008536 <TIMUT_stopwatch_has_X_ms_passed+0x20>
	}
	else
	{
		return 0;	// pretečeni čas je manjši od "x" milisekund
 8008534:	2300      	movs	r3, #0
	}

}
 8008536:	4618      	mov	r0, r3
 8008538:	3708      	adds	r7, #8
 800853a:	46bd      	mov	sp, r7
 800853c:	bd80      	pop	{r7, pc}
	...

08008540 <UG_Init>:
#endif



UG_S16 UG_Init( UG_GUI* g, void (*p)(UG_S16,UG_S16,UG_COLOR), UG_S16 x, UG_S16 y )
{
 8008540:	b480      	push	{r7}
 8008542:	b087      	sub	sp, #28
 8008544:	af00      	add	r7, sp, #0
 8008546:	60f8      	str	r0, [r7, #12]
 8008548:	60b9      	str	r1, [r7, #8]
 800854a:	607a      	str	r2, [r7, #4]
 800854c:	603b      	str	r3, [r7, #0]
   UG_U8 i;

   g->pset = (void(*)(UG_S16,UG_S16,UG_COLOR))p;
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	68ba      	ldr	r2, [r7, #8]
 8008552:	601a      	str	r2, [r3, #0]
   g->x_dim = x;
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	687a      	ldr	r2, [r7, #4]
 8008558:	605a      	str	r2, [r3, #4]
   g->y_dim = y;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	683a      	ldr	r2, [r7, #0]
 800855e:	609a      	str	r2, [r3, #8]
   g->console.x_start = 4;
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	2204      	movs	r2, #4
 8008564:	62da      	str	r2, [r3, #44]	; 0x2c
   g->console.y_start = 4;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	2204      	movs	r2, #4
 800856a:	631a      	str	r2, [r3, #48]	; 0x30
   g->console.x_end = g->x_dim - g->console.x_start-1;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	685a      	ldr	r2, [r3, #4]
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008574:	1ad3      	subs	r3, r2, r3
 8008576:	1e5a      	subs	r2, r3, #1
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	635a      	str	r2, [r3, #52]	; 0x34
   g->console.y_end = g->y_dim - g->console.x_start-1;
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	689a      	ldr	r2, [r3, #8]
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008584:	1ad3      	subs	r3, r2, r3
 8008586:	1e5a      	subs	r2, r3, #1
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	639a      	str	r2, [r3, #56]	; 0x38
   g->console.x_pos = g->console.x_end;
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	625a      	str	r2, [r3, #36]	; 0x24
   g->console.y_pos = g->console.y_end;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	629a      	str	r2, [r3, #40]	; 0x28
   g->char_h_space = 1;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	2201      	movs	r2, #1
 80085a0:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
   g->char_v_space = 1;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	2201      	movs	r2, #1
 80085a8:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
   g->font.p = NULL;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	2200      	movs	r2, #0
 80085b0:	645a      	str	r2, [r3, #68]	; 0x44
   g->font.char_height = 0;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	2200      	movs	r2, #0
 80085b6:	651a      	str	r2, [r3, #80]	; 0x50
   g->font.char_width = 0;
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	2200      	movs	r2, #0
 80085bc:	64da      	str	r2, [r3, #76]	; 0x4c
   g->font.start_char = 0;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	2200      	movs	r2, #0
 80085c2:	655a      	str	r2, [r3, #84]	; 0x54
   g->font.end_char = 0;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	2200      	movs	r2, #0
 80085c8:	659a      	str	r2, [r3, #88]	; 0x58
   g->font.widths = NULL;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	2200      	movs	r2, #0
 80085ce:	65da      	str	r2, [r3, #92]	; 0x5c
   #ifdef USE_COLOR_RGB888
   g->desktop_color = 0x5E8BEf;
   #endif
   #ifdef USE_COLOR_RGB565
   g->desktop_color = 0x5C5D;
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	f645 425d 	movw	r2, #23645	; 0x5c5d
 80085d6:	66da      	str	r2, [r3, #108]	; 0x6c
   #endif
   g->fore_color = C_WHITE;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80085de:	665a      	str	r2, [r3, #100]	; 0x64
   g->back_color = C_BLACK;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	2200      	movs	r2, #0
 80085e4:	669a      	str	r2, [r3, #104]	; 0x68
   g->next_window = NULL;
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	2200      	movs	r2, #0
 80085ea:	619a      	str	r2, [r3, #24]
   g->active_window = NULL;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	2200      	movs	r2, #0
 80085f0:	61da      	str	r2, [r3, #28]
   g->last_window = NULL;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	2200      	movs	r2, #0
 80085f6:	621a      	str	r2, [r3, #32]

   /* Clear drivers */
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 80085f8:	2300      	movs	r3, #0
 80085fa:	75fb      	strb	r3, [r7, #23]
 80085fc:	e010      	b.n	8008620 <UG_Init+0xe0>
   {
      g->driver[i].driver = NULL;
 80085fe:	7dfb      	ldrb	r3, [r7, #23]
 8008600:	68fa      	ldr	r2, [r7, #12]
 8008602:	330e      	adds	r3, #14
 8008604:	00db      	lsls	r3, r3, #3
 8008606:	4413      	add	r3, r2
 8008608:	2200      	movs	r2, #0
 800860a:	605a      	str	r2, [r3, #4]
      g->driver[i].state = 0;
 800860c:	7dfb      	ldrb	r3, [r7, #23]
 800860e:	68fa      	ldr	r2, [r7, #12]
 8008610:	330e      	adds	r3, #14
 8008612:	00db      	lsls	r3, r3, #3
 8008614:	4413      	add	r3, r2
 8008616:	2200      	movs	r2, #0
 8008618:	721a      	strb	r2, [r3, #8]
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 800861a:	7dfb      	ldrb	r3, [r7, #23]
 800861c:	3301      	adds	r3, #1
 800861e:	75fb      	strb	r3, [r7, #23]
 8008620:	7dfb      	ldrb	r3, [r7, #23]
 8008622:	2b02      	cmp	r3, #2
 8008624:	d9eb      	bls.n	80085fe <UG_Init+0xbe>
   }

   gui = g;
 8008626:	4a05      	ldr	r2, [pc, #20]	; (800863c <UG_Init+0xfc>)
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	6013      	str	r3, [r2, #0]
   return 1;
 800862c:	2301      	movs	r3, #1
}
 800862e:	4618      	mov	r0, r3
 8008630:	371c      	adds	r7, #28
 8008632:	46bd      	mov	sp, r7
 8008634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008638:	4770      	bx	lr
 800863a:	bf00      	nop
 800863c:	20001904 	.word	0x20001904

08008640 <UG_FontSelect>:
   gui = g;
   return 1;
}

void UG_FontSelect( const UG_FONT* font )
{
 8008640:	b4b0      	push	{r4, r5, r7}
 8008642:	b083      	sub	sp, #12
 8008644:	af00      	add	r7, sp, #0
 8008646:	6078      	str	r0, [r7, #4]
   gui->font = *font;
 8008648:	4b08      	ldr	r3, [pc, #32]	; (800866c <UG_FontSelect+0x2c>)
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	687a      	ldr	r2, [r7, #4]
 800864e:	f103 0444 	add.w	r4, r3, #68	; 0x44
 8008652:	4615      	mov	r5, r2
 8008654:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008656:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008658:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800865c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8008660:	bf00      	nop
 8008662:	370c      	adds	r7, #12
 8008664:	46bd      	mov	sp, r7
 8008666:	bcb0      	pop	{r4, r5, r7}
 8008668:	4770      	bx	lr
 800866a:	bf00      	nop
 800866c:	20001904 	.word	0x20001904

08008670 <UG_PutString>:
      }
   }  
}

void UG_PutString( UG_S16 x, UG_S16 y, const char* str )
{
 8008670:	b580      	push	{r7, lr}
 8008672:	b08a      	sub	sp, #40	; 0x28
 8008674:	af02      	add	r7, sp, #8
 8008676:	60f8      	str	r0, [r7, #12]
 8008678:	60b9      	str	r1, [r7, #8]
 800867a:	607a      	str	r2, [r7, #4]
   UG_S16 xp,yp;
   UG_U8 cw;
   char chr;

   xp=x;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	61fb      	str	r3, [r7, #28]
   yp=y;
 8008680:	68bb      	ldr	r3, [r7, #8]
 8008682:	61bb      	str	r3, [r7, #24]

   while ( *str != 0 )
 8008684:	e059      	b.n	800873a <UG_PutString+0xca>
   {
      chr = *str++;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	1c5a      	adds	r2, r3, #1
 800868a:	607a      	str	r2, [r7, #4]
 800868c:	781b      	ldrb	r3, [r3, #0]
 800868e:	75fb      	strb	r3, [r7, #23]
	  if (chr < gui->font.start_char || chr > gui->font.end_char) continue;
 8008690:	7dfa      	ldrb	r2, [r7, #23]
 8008692:	4b2e      	ldr	r3, [pc, #184]	; (800874c <UG_PutString+0xdc>)
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008698:	429a      	cmp	r2, r3
 800869a:	d34e      	bcc.n	800873a <UG_PutString+0xca>
 800869c:	7dfa      	ldrb	r2, [r7, #23]
 800869e:	4b2b      	ldr	r3, [pc, #172]	; (800874c <UG_PutString+0xdc>)
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80086a4:	429a      	cmp	r2, r3
 80086a6:	d900      	bls.n	80086aa <UG_PutString+0x3a>
 80086a8:	e047      	b.n	800873a <UG_PutString+0xca>
      if ( chr == '\n' )
 80086aa:	7dfb      	ldrb	r3, [r7, #23]
 80086ac:	2b0a      	cmp	r3, #10
 80086ae:	d104      	bne.n	80086ba <UG_PutString+0x4a>
      {
         xp = gui->x_dim;
 80086b0:	4b26      	ldr	r3, [pc, #152]	; (800874c <UG_PutString+0xdc>)
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	685b      	ldr	r3, [r3, #4]
 80086b6:	61fb      	str	r3, [r7, #28]
         continue;
 80086b8:	e03f      	b.n	800873a <UG_PutString+0xca>
      }
	  cw = gui->font.widths ? gui->font.widths[chr - gui->font.start_char] : gui->font.char_width;
 80086ba:	4b24      	ldr	r3, [pc, #144]	; (800874c <UG_PutString+0xdc>)
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d00a      	beq.n	80086da <UG_PutString+0x6a>
 80086c4:	4b21      	ldr	r3, [pc, #132]	; (800874c <UG_PutString+0xdc>)
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80086ca:	7df9      	ldrb	r1, [r7, #23]
 80086cc:	4b1f      	ldr	r3, [pc, #124]	; (800874c <UG_PutString+0xdc>)
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086d2:	1acb      	subs	r3, r1, r3
 80086d4:	4413      	add	r3, r2
 80086d6:	781b      	ldrb	r3, [r3, #0]
 80086d8:	e003      	b.n	80086e2 <UG_PutString+0x72>
 80086da:	4b1c      	ldr	r3, [pc, #112]	; (800874c <UG_PutString+0xdc>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80086e0:	b2db      	uxtb	r3, r3
 80086e2:	75bb      	strb	r3, [r7, #22]

      if ( xp + cw > gui->x_dim - 1 )
 80086e4:	4b19      	ldr	r3, [pc, #100]	; (800874c <UG_PutString+0xdc>)
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	685a      	ldr	r2, [r3, #4]
 80086ea:	7db9      	ldrb	r1, [r7, #22]
 80086ec:	69fb      	ldr	r3, [r7, #28]
 80086ee:	440b      	add	r3, r1
 80086f0:	429a      	cmp	r2, r3
 80086f2:	dc0c      	bgt.n	800870e <UG_PutString+0x9e>
      {
         xp = x;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	61fb      	str	r3, [r7, #28]
         yp += gui->font.char_height+gui->char_v_space;
 80086f8:	4b14      	ldr	r3, [pc, #80]	; (800874c <UG_PutString+0xdc>)
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80086fe:	4a13      	ldr	r2, [pc, #76]	; (800874c <UG_PutString+0xdc>)
 8008700:	6812      	ldr	r2, [r2, #0]
 8008702:	f992 2061 	ldrsb.w	r2, [r2, #97]	; 0x61
 8008706:	4413      	add	r3, r2
 8008708:	69ba      	ldr	r2, [r7, #24]
 800870a:	4413      	add	r3, r2
 800870c:	61bb      	str	r3, [r7, #24]
      }

      UG_PutChar(chr, xp, yp, gui->fore_color, gui->back_color);
 800870e:	4b0f      	ldr	r3, [pc, #60]	; (800874c <UG_PutString+0xdc>)
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8008714:	4b0d      	ldr	r3, [pc, #52]	; (800874c <UG_PutString+0xdc>)
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800871a:	7df8      	ldrb	r0, [r7, #23]
 800871c:	9300      	str	r3, [sp, #0]
 800871e:	4613      	mov	r3, r2
 8008720:	69ba      	ldr	r2, [r7, #24]
 8008722:	69f9      	ldr	r1, [r7, #28]
 8008724:	f000 f814 	bl	8008750 <UG_PutChar>

      xp += cw + gui->char_h_space;
 8008728:	7dbb      	ldrb	r3, [r7, #22]
 800872a:	4a08      	ldr	r2, [pc, #32]	; (800874c <UG_PutString+0xdc>)
 800872c:	6812      	ldr	r2, [r2, #0]
 800872e:	f992 2060 	ldrsb.w	r2, [r2, #96]	; 0x60
 8008732:	4413      	add	r3, r2
 8008734:	69fa      	ldr	r2, [r7, #28]
 8008736:	4413      	add	r3, r2
 8008738:	61fb      	str	r3, [r7, #28]
   while ( *str != 0 )
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	781b      	ldrb	r3, [r3, #0]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d1a1      	bne.n	8008686 <UG_PutString+0x16>
   }
}
 8008742:	bf00      	nop
 8008744:	bf00      	nop
 8008746:	3720      	adds	r7, #32
 8008748:	46bd      	mov	sp, r7
 800874a:	bd80      	pop	{r7, pc}
 800874c:	20001904 	.word	0x20001904

08008750 <UG_PutChar>:

void UG_PutChar( char chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc )
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b086      	sub	sp, #24
 8008754:	af02      	add	r7, sp, #8
 8008756:	60b9      	str	r1, [r7, #8]
 8008758:	607a      	str	r2, [r7, #4]
 800875a:	603b      	str	r3, [r7, #0]
 800875c:	4603      	mov	r3, r0
 800875e:	73fb      	strb	r3, [r7, #15]
	_UG_PutChar(chr,x,y,fc,bc,&gui->font);
 8008760:	4b07      	ldr	r3, [pc, #28]	; (8008780 <UG_PutChar+0x30>)
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	3344      	adds	r3, #68	; 0x44
 8008766:	7bf8      	ldrb	r0, [r7, #15]
 8008768:	9301      	str	r3, [sp, #4]
 800876a:	69bb      	ldr	r3, [r7, #24]
 800876c:	9300      	str	r3, [sp, #0]
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	687a      	ldr	r2, [r7, #4]
 8008772:	68b9      	ldr	r1, [r7, #8]
 8008774:	f000 f826 	bl	80087c4 <_UG_PutChar>
}
 8008778:	bf00      	nop
 800877a:	3710      	adds	r7, #16
 800877c:	46bd      	mov	sp, r7
 800877e:	bd80      	pop	{r7, pc}
 8008780:	20001904 	.word	0x20001904

08008784 <UG_SetForecolor>:
{
   gui->console.back_color = c;
}

void UG_SetForecolor( UG_COLOR c )
{
 8008784:	b480      	push	{r7}
 8008786:	b083      	sub	sp, #12
 8008788:	af00      	add	r7, sp, #0
 800878a:	6078      	str	r0, [r7, #4]
   gui->fore_color = c;
 800878c:	4b04      	ldr	r3, [pc, #16]	; (80087a0 <UG_SetForecolor+0x1c>)
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	687a      	ldr	r2, [r7, #4]
 8008792:	665a      	str	r2, [r3, #100]	; 0x64
}
 8008794:	bf00      	nop
 8008796:	370c      	adds	r7, #12
 8008798:	46bd      	mov	sp, r7
 800879a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879e:	4770      	bx	lr
 80087a0:	20001904 	.word	0x20001904

080087a4 <UG_SetBackcolor>:

void UG_SetBackcolor( UG_COLOR c )
{
 80087a4:	b480      	push	{r7}
 80087a6:	b083      	sub	sp, #12
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	6078      	str	r0, [r7, #4]
   gui->back_color = c;
 80087ac:	4b04      	ldr	r3, [pc, #16]	; (80087c0 <UG_SetBackcolor+0x1c>)
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	687a      	ldr	r2, [r7, #4]
 80087b2:	669a      	str	r2, [r3, #104]	; 0x68
}
 80087b4:	bf00      	nop
 80087b6:	370c      	adds	r7, #12
 80087b8:	46bd      	mov	sp, r7
 80087ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087be:	4770      	bx	lr
 80087c0:	20001904 	.word	0x20001904

080087c4 <_UG_PutChar>:

/* -------------------------------------------------------------------------------- */
/* -- INTERNAL FUNCTIONS                                                         -- */
/* -------------------------------------------------------------------------------- */
void _UG_PutChar( char chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc, const UG_FONT* font)
{
 80087c4:	b590      	push	{r4, r7, lr}
 80087c6:	b091      	sub	sp, #68	; 0x44
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	60b9      	str	r1, [r7, #8]
 80087cc:	607a      	str	r2, [r7, #4]
 80087ce:	603b      	str	r3, [r7, #0]
 80087d0:	4603      	mov	r3, r0
 80087d2:	73fb      	strb	r3, [r7, #15]
   UG_U8 b,bt;
   UG_U32 index;
   UG_COLOR color;
   void(*push_pixel)(UG_COLOR);

   bt = (UG_U8)chr;
 80087d4:	7bfb      	ldrb	r3, [r7, #15]
 80087d6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

   switch ( bt )
 80087da:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80087de:	2bfc      	cmp	r3, #252	; 0xfc
 80087e0:	dc7e      	bgt.n	80088e0 <_UG_PutChar+0x11c>
 80087e2:	2bd6      	cmp	r3, #214	; 0xd6
 80087e4:	da08      	bge.n	80087f8 <_UG_PutChar+0x34>
 80087e6:	2bc4      	cmp	r3, #196	; 0xc4
 80087e8:	d06e      	beq.n	80088c8 <_UG_PutChar+0x104>
 80087ea:	2bc4      	cmp	r3, #196	; 0xc4
 80087ec:	dc78      	bgt.n	80088e0 <_UG_PutChar+0x11c>
 80087ee:	2bb0      	cmp	r3, #176	; 0xb0
 80087f0:	d072      	beq.n	80088d8 <_UG_PutChar+0x114>
 80087f2:	2bb5      	cmp	r3, #181	; 0xb5
 80087f4:	d06c      	beq.n	80088d0 <_UG_PutChar+0x10c>
 80087f6:	e073      	b.n	80088e0 <_UG_PutChar+0x11c>
 80087f8:	3bd6      	subs	r3, #214	; 0xd6
 80087fa:	2b26      	cmp	r3, #38	; 0x26
 80087fc:	d870      	bhi.n	80088e0 <_UG_PutChar+0x11c>
 80087fe:	a201      	add	r2, pc, #4	; (adr r2, 8008804 <_UG_PutChar+0x40>)
 8008800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008804:	080088a9 	.word	0x080088a9
 8008808:	080088e1 	.word	0x080088e1
 800880c:	080088e1 	.word	0x080088e1
 8008810:	080088e1 	.word	0x080088e1
 8008814:	080088e1 	.word	0x080088e1
 8008818:	080088e1 	.word	0x080088e1
 800881c:	080088b9 	.word	0x080088b9
 8008820:	080088e1 	.word	0x080088e1
 8008824:	080088e1 	.word	0x080088e1
 8008828:	080088e1 	.word	0x080088e1
 800882c:	080088e1 	.word	0x080088e1
 8008830:	080088e1 	.word	0x080088e1
 8008834:	080088e1 	.word	0x080088e1
 8008838:	080088e1 	.word	0x080088e1
 800883c:	080088c1 	.word	0x080088c1
 8008840:	080088e1 	.word	0x080088e1
 8008844:	080088e1 	.word	0x080088e1
 8008848:	080088e1 	.word	0x080088e1
 800884c:	080088e1 	.word	0x080088e1
 8008850:	080088e1 	.word	0x080088e1
 8008854:	080088e1 	.word	0x080088e1
 8008858:	080088e1 	.word	0x080088e1
 800885c:	080088e1 	.word	0x080088e1
 8008860:	080088e1 	.word	0x080088e1
 8008864:	080088e1 	.word	0x080088e1
 8008868:	080088e1 	.word	0x080088e1
 800886c:	080088e1 	.word	0x080088e1
 8008870:	080088e1 	.word	0x080088e1
 8008874:	080088e1 	.word	0x080088e1
 8008878:	080088e1 	.word	0x080088e1
 800887c:	080088e1 	.word	0x080088e1
 8008880:	080088e1 	.word	0x080088e1
 8008884:	080088a1 	.word	0x080088a1
 8008888:	080088e1 	.word	0x080088e1
 800888c:	080088e1 	.word	0x080088e1
 8008890:	080088e1 	.word	0x080088e1
 8008894:	080088e1 	.word	0x080088e1
 8008898:	080088e1 	.word	0x080088e1
 800889c:	080088b1 	.word	0x080088b1
   {
      case 0xF6: bt = 0x94; break; // 
 80088a0:	2394      	movs	r3, #148	; 0x94
 80088a2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80088a6:	e01b      	b.n	80088e0 <_UG_PutChar+0x11c>
      case 0xD6: bt = 0x99; break; // 
 80088a8:	2399      	movs	r3, #153	; 0x99
 80088aa:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80088ae:	e017      	b.n	80088e0 <_UG_PutChar+0x11c>
      case 0xFC: bt = 0x81; break; // 
 80088b0:	2381      	movs	r3, #129	; 0x81
 80088b2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80088b6:	e013      	b.n	80088e0 <_UG_PutChar+0x11c>
      case 0xDC: bt = 0x9A; break; // 
 80088b8:	239a      	movs	r3, #154	; 0x9a
 80088ba:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80088be:	e00f      	b.n	80088e0 <_UG_PutChar+0x11c>
      case 0xE4: bt = 0x84; break; // 
 80088c0:	2384      	movs	r3, #132	; 0x84
 80088c2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80088c6:	e00b      	b.n	80088e0 <_UG_PutChar+0x11c>
      case 0xC4: bt = 0x8E; break; // 
 80088c8:	238e      	movs	r3, #142	; 0x8e
 80088ca:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80088ce:	e007      	b.n	80088e0 <_UG_PutChar+0x11c>
      case 0xB5: bt = 0xE6; break; // 
 80088d0:	23e6      	movs	r3, #230	; 0xe6
 80088d2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80088d6:	e003      	b.n	80088e0 <_UG_PutChar+0x11c>
      case 0xB0: bt = 0xF8; break; // 
 80088d8:	23f8      	movs	r3, #248	; 0xf8
 80088da:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80088de:	bf00      	nop
   }

   if (bt < font->start_char || bt > font->end_char) return;
 80088e0:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80088e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80088e6:	691b      	ldr	r3, [r3, #16]
 80088e8:	429a      	cmp	r2, r3
 80088ea:	f0c0 8206 	bcc.w	8008cfa <_UG_PutChar+0x536>
 80088ee:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80088f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80088f4:	695b      	ldr	r3, [r3, #20]
 80088f6:	429a      	cmp	r2, r3
 80088f8:	f200 81ff 	bhi.w	8008cfa <_UG_PutChar+0x536>
   
   yo = y;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	62fb      	str	r3, [r7, #44]	; 0x2c
   bn = font->char_width;
 8008900:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008902:	689b      	ldr	r3, [r3, #8]
 8008904:	627b      	str	r3, [r7, #36]	; 0x24
   if ( !bn ) return;
 8008906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008908:	2b00      	cmp	r3, #0
 800890a:	f000 81f8 	beq.w	8008cfe <_UG_PutChar+0x53a>
   bn >>= 3;
 800890e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008910:	08db      	lsrs	r3, r3, #3
 8008912:	627b      	str	r3, [r7, #36]	; 0x24
   if ( font->char_width % 8 ) bn++;
 8008914:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008916:	689b      	ldr	r3, [r3, #8]
 8008918:	f003 0307 	and.w	r3, r3, #7
 800891c:	2b00      	cmp	r3, #0
 800891e:	d002      	beq.n	8008926 <_UG_PutChar+0x162>
 8008920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008922:	3301      	adds	r3, #1
 8008924:	627b      	str	r3, [r7, #36]	; 0x24
   actual_char_width = (font->widths ? font->widths[bt - font->start_char] : font->char_width);
 8008926:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008928:	699b      	ldr	r3, [r3, #24]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d009      	beq.n	8008942 <_UG_PutChar+0x17e>
 800892e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008930:	699a      	ldr	r2, [r3, #24]
 8008932:	f897 1022 	ldrb.w	r1, [r7, #34]	; 0x22
 8008936:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008938:	691b      	ldr	r3, [r3, #16]
 800893a:	1acb      	subs	r3, r1, r3
 800893c:	4413      	add	r3, r2
 800893e:	781b      	ldrb	r3, [r3, #0]
 8008940:	e001      	b.n	8008946 <_UG_PutChar+0x182>
 8008942:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008944:	689b      	ldr	r3, [r3, #8]
 8008946:	61bb      	str	r3, [r7, #24]

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED )
 8008948:	4b90      	ldr	r3, [pc, #576]	; (8008b8c <_UG_PutChar+0x3c8>)
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8008950:	f003 0302 	and.w	r3, r3, #2
 8008954:	2b00      	cmp	r3, #0
 8008956:	f000 80e3 	beq.w	8008b20 <_UG_PutChar+0x35c>
   {
	   //(void(*)(UG_COLOR))
      push_pixel = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x,y,x+actual_char_width-1,y+font->char_height-1);
 800895a:	4b8c      	ldr	r3, [pc, #560]	; (8008b8c <_UG_PutChar+0x3c8>)
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008962:	461c      	mov	r4, r3
 8008964:	68ba      	ldr	r2, [r7, #8]
 8008966:	69bb      	ldr	r3, [r7, #24]
 8008968:	4413      	add	r3, r2
 800896a:	3b01      	subs	r3, #1
 800896c:	4619      	mov	r1, r3
 800896e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008970:	68da      	ldr	r2, [r3, #12]
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	4413      	add	r3, r2
 8008976:	3b01      	subs	r3, #1
 8008978:	460a      	mov	r2, r1
 800897a:	6879      	ldr	r1, [r7, #4]
 800897c:	68b8      	ldr	r0, [r7, #8]
 800897e:	47a0      	blx	r4
 8008980:	4603      	mov	r3, r0
 8008982:	613b      	str	r3, [r7, #16]
	   
      if (font->font_type == FONT_TYPE_1BPP)
 8008984:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008986:	791b      	ldrb	r3, [r3, #4]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d14f      	bne.n	8008a2c <_UG_PutChar+0x268>
	  {
	      index = (bt - font->start_char)* font->char_height * bn;
 800898c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8008990:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008992:	691b      	ldr	r3, [r3, #16]
 8008994:	1ad3      	subs	r3, r2, r3
 8008996:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008998:	68d2      	ldr	r2, [r2, #12]
 800899a:	fb03 f202 	mul.w	r2, r3, r2
 800899e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089a0:	fb02 f303 	mul.w	r3, r2, r3
 80089a4:	61fb      	str	r3, [r7, #28]
		  for( j=0;j<font->char_height;j++ )
 80089a6:	2300      	movs	r3, #0
 80089a8:	63bb      	str	r3, [r7, #56]	; 0x38
 80089aa:	e038      	b.n	8008a1e <_UG_PutChar+0x25a>
		  {
			 c=actual_char_width;
 80089ac:	69bb      	ldr	r3, [r7, #24]
 80089ae:	62bb      	str	r3, [r7, #40]	; 0x28
			 for( i=0;i<bn;i++ )
 80089b0:	2300      	movs	r3, #0
 80089b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80089b4:	e02c      	b.n	8008a10 <_UG_PutChar+0x24c>
			 {
				b = font->p[index++];
 80089b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80089b8:	681a      	ldr	r2, [r3, #0]
 80089ba:	69fb      	ldr	r3, [r7, #28]
 80089bc:	1c59      	adds	r1, r3, #1
 80089be:	61f9      	str	r1, [r7, #28]
 80089c0:	4413      	add	r3, r2
 80089c2:	781b      	ldrb	r3, [r3, #0]
 80089c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				for( k=0;(k<8) && c;k++ )
 80089c8:	2300      	movs	r3, #0
 80089ca:	637b      	str	r3, [r7, #52]	; 0x34
 80089cc:	e017      	b.n	80089fe <_UG_PutChar+0x23a>
				{
				   if( b & 0x01 )
 80089ce:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80089d2:	f003 0301 	and.w	r3, r3, #1
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d003      	beq.n	80089e2 <_UG_PutChar+0x21e>
				   {
					  push_pixel(fc);
 80089da:	693b      	ldr	r3, [r7, #16]
 80089dc:	6838      	ldr	r0, [r7, #0]
 80089de:	4798      	blx	r3
 80089e0:	e002      	b.n	80089e8 <_UG_PutChar+0x224>
				   }
				   else
				   {
					  push_pixel(bc);
 80089e2:	693b      	ldr	r3, [r7, #16]
 80089e4:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80089e6:	4798      	blx	r3
				   }
				   b >>= 1;
 80089e8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80089ec:	085b      	lsrs	r3, r3, #1
 80089ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				   c--;
 80089f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089f4:	3b01      	subs	r3, #1
 80089f6:	62bb      	str	r3, [r7, #40]	; 0x28
				for( k=0;(k<8) && c;k++ )
 80089f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089fa:	3301      	adds	r3, #1
 80089fc:	637b      	str	r3, [r7, #52]	; 0x34
 80089fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a00:	2b07      	cmp	r3, #7
 8008a02:	d802      	bhi.n	8008a0a <_UG_PutChar+0x246>
 8008a04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d1e1      	bne.n	80089ce <_UG_PutChar+0x20a>
			 for( i=0;i<bn;i++ )
 8008a0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a0c:	3301      	adds	r3, #1
 8008a0e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008a10:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a14:	429a      	cmp	r2, r3
 8008a16:	d3ce      	bcc.n	80089b6 <_UG_PutChar+0x1f2>
		  for( j=0;j<font->char_height;j++ )
 8008a18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a1a:	3301      	adds	r3, #1
 8008a1c:	63bb      	str	r3, [r7, #56]	; 0x38
 8008a1e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008a20:	68db      	ldr	r3, [r3, #12]
 8008a22:	461a      	mov	r2, r3
 8008a24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a26:	4293      	cmp	r3, r2
 8008a28:	d3c0      	bcc.n	80089ac <_UG_PutChar+0x1e8>
 8008a2a:	e169      	b.n	8008d00 <_UG_PutChar+0x53c>
				}
			 }
	 	 }
	  }
	  else if (font->font_type == FONT_TYPE_8BPP)
 8008a2c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008a2e:	791b      	ldrb	r3, [r3, #4]
 8008a30:	2b01      	cmp	r3, #1
 8008a32:	f040 8165 	bne.w	8008d00 <_UG_PutChar+0x53c>
	  {
		   index = (bt - font->start_char)* font->char_height * font->char_width;
 8008a36:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8008a3a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008a3c:	691b      	ldr	r3, [r3, #16]
 8008a3e:	1ad3      	subs	r3, r2, r3
 8008a40:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008a42:	68d2      	ldr	r2, [r2, #12]
 8008a44:	fb02 f303 	mul.w	r3, r2, r3
 8008a48:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008a4a:	6892      	ldr	r2, [r2, #8]
 8008a4c:	fb02 f303 	mul.w	r3, r2, r3
 8008a50:	61fb      	str	r3, [r7, #28]
		   for( j=0;j<font->char_height;j++ )
 8008a52:	2300      	movs	r3, #0
 8008a54:	63bb      	str	r3, [r7, #56]	; 0x38
 8008a56:	e05c      	b.n	8008b12 <_UG_PutChar+0x34e>
		   {
			  for( i=0;i<actual_char_width;i++ )
 8008a58:	2300      	movs	r3, #0
 8008a5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008a5c:	e04a      	b.n	8008af4 <_UG_PutChar+0x330>
			  {
				 b = font->p[index++];
 8008a5e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008a60:	681a      	ldr	r2, [r3, #0]
 8008a62:	69fb      	ldr	r3, [r7, #28]
 8008a64:	1c59      	adds	r1, r3, #1
 8008a66:	61f9      	str	r1, [r7, #28]
 8008a68:	4413      	add	r3, r2
 8008a6a:	781b      	ldrb	r3, [r3, #0]
 8008a6c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	b2db      	uxtb	r3, r3
 8008a74:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8008a78:	fb03 f202 	mul.w	r2, r3, r2
 8008a7c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008a7e:	b2db      	uxtb	r3, r3
 8008a80:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8008a84:	f5c1 7180 	rsb	r1, r1, #256	; 0x100
 8008a88:	fb01 f303 	mul.w	r3, r1, r3
 8008a8c:	4413      	add	r3, r2
 8008a8e:	0a1b      	lsrs	r3, r3, #8
 8008a90:	b2da      	uxtb	r2, r3
				         ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8008a98:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8008a9c:	fb03 f101 	mul.w	r1, r3, r1
 8008aa0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008aa2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8008aa6:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 8008aaa:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8008aae:	fb00 f303 	mul.w	r3, r0, r3
 8008ab2:	440b      	add	r3, r1
 8008ab4:	0a1b      	lsrs	r3, r3, #8
 8008ab6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8008aba:	431a      	orrs	r2, r3
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8008abc:	683b      	ldr	r3, [r7, #0]
 8008abe:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008ac2:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8008ac6:	fb03 f101 	mul.w	r1, r3, r1
 8008aca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008acc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008ad0:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 8008ad4:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8008ad8:	fb00 f303 	mul.w	r3, r0, r3
 8008adc:	440b      	add	r3, r1
 8008ade:	0a1b      	lsrs	r3, r3, #8
 8008ae0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8008ae4:	4313      	orrs	r3, r2
 8008ae6:	617b      	str	r3, [r7, #20]
				 push_pixel(color);
 8008ae8:	693b      	ldr	r3, [r7, #16]
 8008aea:	6978      	ldr	r0, [r7, #20]
 8008aec:	4798      	blx	r3
			  for( i=0;i<actual_char_width;i++ )
 8008aee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008af0:	3301      	adds	r3, #1
 8008af2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008af4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008af6:	69bb      	ldr	r3, [r7, #24]
 8008af8:	429a      	cmp	r2, r3
 8008afa:	d3b0      	bcc.n	8008a5e <_UG_PutChar+0x29a>
			  }
			  index += font->char_width - actual_char_width;
 8008afc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008afe:	689b      	ldr	r3, [r3, #8]
 8008b00:	461a      	mov	r2, r3
 8008b02:	69bb      	ldr	r3, [r7, #24]
 8008b04:	1ad3      	subs	r3, r2, r3
 8008b06:	69fa      	ldr	r2, [r7, #28]
 8008b08:	4413      	add	r3, r2
 8008b0a:	61fb      	str	r3, [r7, #28]
		   for( j=0;j<font->char_height;j++ )
 8008b0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b0e:	3301      	adds	r3, #1
 8008b10:	63bb      	str	r3, [r7, #56]	; 0x38
 8008b12:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008b14:	68db      	ldr	r3, [r3, #12]
 8008b16:	461a      	mov	r2, r3
 8008b18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b1a:	4293      	cmp	r3, r2
 8008b1c:	d39c      	bcc.n	8008a58 <_UG_PutChar+0x294>
 8008b1e:	e0ef      	b.n	8008d00 <_UG_PutChar+0x53c>
	  }
   }
   else
   {
	   /*Not accelerated output*/
	   if (font->font_type == FONT_TYPE_1BPP)
 8008b20:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008b22:	791b      	ldrb	r3, [r3, #4]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d162      	bne.n	8008bee <_UG_PutChar+0x42a>
	   {
         index = (bt - font->start_char)* font->char_height * bn;
 8008b28:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8008b2c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008b2e:	691b      	ldr	r3, [r3, #16]
 8008b30:	1ad3      	subs	r3, r2, r3
 8008b32:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008b34:	68d2      	ldr	r2, [r2, #12]
 8008b36:	fb03 f202 	mul.w	r2, r3, r2
 8008b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b3c:	fb02 f303 	mul.w	r3, r2, r3
 8008b40:	61fb      	str	r3, [r7, #28]
         for( j=0;j<font->char_height;j++ )
 8008b42:	2300      	movs	r3, #0
 8008b44:	63bb      	str	r3, [r7, #56]	; 0x38
 8008b46:	e04b      	b.n	8008be0 <_UG_PutChar+0x41c>
         {
           xo = x;
 8008b48:	68bb      	ldr	r3, [r7, #8]
 8008b4a:	633b      	str	r3, [r7, #48]	; 0x30
           c=actual_char_width;
 8008b4c:	69bb      	ldr	r3, [r7, #24]
 8008b4e:	62bb      	str	r3, [r7, #40]	; 0x28
           for( i=0;i<bn;i++ )
 8008b50:	2300      	movs	r3, #0
 8008b52:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008b54:	e03a      	b.n	8008bcc <_UG_PutChar+0x408>
           {
             b = font->p[index++];
 8008b56:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008b58:	681a      	ldr	r2, [r3, #0]
 8008b5a:	69fb      	ldr	r3, [r7, #28]
 8008b5c:	1c59      	adds	r1, r3, #1
 8008b5e:	61f9      	str	r1, [r7, #28]
 8008b60:	4413      	add	r3, r2
 8008b62:	781b      	ldrb	r3, [r3, #0]
 8008b64:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
             for( k=0;(k<8) && c;k++ )
 8008b68:	2300      	movs	r3, #0
 8008b6a:	637b      	str	r3, [r7, #52]	; 0x34
 8008b6c:	e025      	b.n	8008bba <_UG_PutChar+0x3f6>
             {
               if( b & 0x01 )
 8008b6e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008b72:	f003 0301 	and.w	r3, r3, #1
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d00a      	beq.n	8008b90 <_UG_PutChar+0x3cc>
               {
                  gui->pset(xo,yo,fc);
 8008b7a:	4b04      	ldr	r3, [pc, #16]	; (8008b8c <_UG_PutChar+0x3c8>)
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008b82:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008b84:	683a      	ldr	r2, [r7, #0]
 8008b86:	4798      	blx	r3
 8008b88:	e009      	b.n	8008b9e <_UG_PutChar+0x3da>
 8008b8a:	bf00      	nop
 8008b8c:	20001904 	.word	0x20001904
               }
               else
               {
                  gui->pset(xo,yo,bc);
 8008b90:	4b5d      	ldr	r3, [pc, #372]	; (8008d08 <_UG_PutChar+0x544>)
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008b98:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008b9a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008b9c:	4798      	blx	r3
               }
               b >>= 1;
 8008b9e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008ba2:	085b      	lsrs	r3, r3, #1
 8008ba4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
               xo++;
 8008ba8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008baa:	3301      	adds	r3, #1
 8008bac:	633b      	str	r3, [r7, #48]	; 0x30
               c--;
 8008bae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bb0:	3b01      	subs	r3, #1
 8008bb2:	62bb      	str	r3, [r7, #40]	; 0x28
             for( k=0;(k<8) && c;k++ )
 8008bb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bb6:	3301      	adds	r3, #1
 8008bb8:	637b      	str	r3, [r7, #52]	; 0x34
 8008bba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bbc:	2b07      	cmp	r3, #7
 8008bbe:	d802      	bhi.n	8008bc6 <_UG_PutChar+0x402>
 8008bc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d1d3      	bne.n	8008b6e <_UG_PutChar+0x3aa>
           for( i=0;i<bn;i++ )
 8008bc6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008bc8:	3301      	adds	r3, #1
 8008bca:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008bcc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bd0:	429a      	cmp	r2, r3
 8008bd2:	d3c0      	bcc.n	8008b56 <_UG_PutChar+0x392>
             }
           }
           yo++;
 8008bd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bd6:	3301      	adds	r3, #1
 8008bd8:	62fb      	str	r3, [r7, #44]	; 0x2c
         for( j=0;j<font->char_height;j++ )
 8008bda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bdc:	3301      	adds	r3, #1
 8008bde:	63bb      	str	r3, [r7, #56]	; 0x38
 8008be0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008be2:	68db      	ldr	r3, [r3, #12]
 8008be4:	461a      	mov	r2, r3
 8008be6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008be8:	4293      	cmp	r3, r2
 8008bea:	d3ad      	bcc.n	8008b48 <_UG_PutChar+0x384>
 8008bec:	e088      	b.n	8008d00 <_UG_PutChar+0x53c>
         }
      }
      else if (font->font_type == FONT_TYPE_8BPP)
 8008bee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008bf0:	791b      	ldrb	r3, [r3, #4]
 8008bf2:	2b01      	cmp	r3, #1
 8008bf4:	f040 8084 	bne.w	8008d00 <_UG_PutChar+0x53c>
      {
         index = (bt - font->start_char)* font->char_height * font->char_width;
 8008bf8:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8008bfc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008bfe:	691b      	ldr	r3, [r3, #16]
 8008c00:	1ad3      	subs	r3, r2, r3
 8008c02:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008c04:	68d2      	ldr	r2, [r2, #12]
 8008c06:	fb02 f303 	mul.w	r3, r2, r3
 8008c0a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008c0c:	6892      	ldr	r2, [r2, #8]
 8008c0e:	fb02 f303 	mul.w	r3, r2, r3
 8008c12:	61fb      	str	r3, [r7, #28]
         for( j=0;j<font->char_height;j++ )
 8008c14:	2300      	movs	r3, #0
 8008c16:	63bb      	str	r3, [r7, #56]	; 0x38
 8008c18:	e068      	b.n	8008cec <_UG_PutChar+0x528>
         {
            xo = x;
 8008c1a:	68bb      	ldr	r3, [r7, #8]
 8008c1c:	633b      	str	r3, [r7, #48]	; 0x30
            for( i=0;i<actual_char_width;i++ )
 8008c1e:	2300      	movs	r3, #0
 8008c20:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008c22:	e051      	b.n	8008cc8 <_UG_PutChar+0x504>
            {
               b = font->p[index++];
 8008c24:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008c26:	681a      	ldr	r2, [r3, #0]
 8008c28:	69fb      	ldr	r3, [r7, #28]
 8008c2a:	1c59      	adds	r1, r3, #1
 8008c2c:	61f9      	str	r1, [r7, #28]
 8008c2e:	4413      	add	r3, r2
 8008c30:	781b      	ldrb	r3, [r3, #0]
 8008c32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	b2db      	uxtb	r3, r3
 8008c3a:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8008c3e:	fb03 f202 	mul.w	r2, r3, r2
 8008c42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008c44:	b2db      	uxtb	r3, r3
 8008c46:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8008c4a:	f5c1 7180 	rsb	r1, r1, #256	; 0x100
 8008c4e:	fb01 f303 	mul.w	r3, r1, r3
 8008c52:	4413      	add	r3, r2
 8008c54:	0a1b      	lsrs	r3, r3, #8
 8008c56:	b2da      	uxtb	r2, r3
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 8008c58:	683b      	ldr	r3, [r7, #0]
 8008c5a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8008c5e:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8008c62:	fb03 f101 	mul.w	r1, r3, r1
 8008c66:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008c68:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8008c6c:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 8008c70:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8008c74:	fb00 f303 	mul.w	r3, r0, r3
 8008c78:	440b      	add	r3, r1
 8008c7a:	0a1b      	lsrs	r3, r3, #8
 8008c7c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8008c80:	431a      	orrs	r2, r3
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008c88:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8008c8c:	fb03 f101 	mul.w	r1, r3, r1
 8008c90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008c92:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008c96:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 8008c9a:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8008c9e:	fb00 f303 	mul.w	r3, r0, r3
 8008ca2:	440b      	add	r3, r1
 8008ca4:	0a1b      	lsrs	r3, r3, #8
 8008ca6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8008caa:	4313      	orrs	r3, r2
 8008cac:	617b      	str	r3, [r7, #20]
               gui->pset(xo,yo,color);
 8008cae:	4b16      	ldr	r3, [pc, #88]	; (8008d08 <_UG_PutChar+0x544>)
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008cb6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008cb8:	697a      	ldr	r2, [r7, #20]
 8008cba:	4798      	blx	r3
               xo++;
 8008cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cbe:	3301      	adds	r3, #1
 8008cc0:	633b      	str	r3, [r7, #48]	; 0x30
            for( i=0;i<actual_char_width;i++ )
 8008cc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008cc4:	3301      	adds	r3, #1
 8008cc6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008cc8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008cca:	69bb      	ldr	r3, [r7, #24]
 8008ccc:	429a      	cmp	r2, r3
 8008cce:	d3a9      	bcc.n	8008c24 <_UG_PutChar+0x460>
            }
            index += font->char_width - actual_char_width;
 8008cd0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008cd2:	689b      	ldr	r3, [r3, #8]
 8008cd4:	461a      	mov	r2, r3
 8008cd6:	69bb      	ldr	r3, [r7, #24]
 8008cd8:	1ad3      	subs	r3, r2, r3
 8008cda:	69fa      	ldr	r2, [r7, #28]
 8008cdc:	4413      	add	r3, r2
 8008cde:	61fb      	str	r3, [r7, #28]
            yo++;
 8008ce0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ce2:	3301      	adds	r3, #1
 8008ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
         for( j=0;j<font->char_height;j++ )
 8008ce6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ce8:	3301      	adds	r3, #1
 8008cea:	63bb      	str	r3, [r7, #56]	; 0x38
 8008cec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008cee:	68db      	ldr	r3, [r3, #12]
 8008cf0:	461a      	mov	r2, r3
 8008cf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cf4:	4293      	cmp	r3, r2
 8008cf6:	d390      	bcc.n	8008c1a <_UG_PutChar+0x456>
 8008cf8:	e002      	b.n	8008d00 <_UG_PutChar+0x53c>
   if (bt < font->start_char || bt > font->end_char) return;
 8008cfa:	bf00      	nop
 8008cfc:	e000      	b.n	8008d00 <_UG_PutChar+0x53c>
   if ( !bn ) return;
 8008cfe:	bf00      	nop
         }
      }
   }
}
 8008d00:	3744      	adds	r7, #68	; 0x44
 8008d02:	46bd      	mov	sp, r7
 8008d04:	bd90      	pop	{r4, r7, pc}
 8008d06:	bf00      	nop
 8008d08:	20001904 	.word	0x20001904

08008d0c <UG_DriverRegister>:

/* -------------------------------------------------------------------------------- */
/* -- DRIVER FUNCTIONS                                                           -- */
/* -------------------------------------------------------------------------------- */
void UG_DriverRegister( UG_U8 type, void* driver )
{
 8008d0c:	b480      	push	{r7}
 8008d0e:	b083      	sub	sp, #12
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	4603      	mov	r3, r0
 8008d14:	6039      	str	r1, [r7, #0]
 8008d16:	71fb      	strb	r3, [r7, #7]
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8008d18:	79fb      	ldrb	r3, [r7, #7]
 8008d1a:	2b02      	cmp	r3, #2
 8008d1c:	d810      	bhi.n	8008d40 <UG_DriverRegister+0x34>

   gui->driver[type].driver = driver;
 8008d1e:	4b0b      	ldr	r3, [pc, #44]	; (8008d4c <UG_DriverRegister+0x40>)
 8008d20:	681a      	ldr	r2, [r3, #0]
 8008d22:	79fb      	ldrb	r3, [r7, #7]
 8008d24:	330e      	adds	r3, #14
 8008d26:	00db      	lsls	r3, r3, #3
 8008d28:	4413      	add	r3, r2
 8008d2a:	683a      	ldr	r2, [r7, #0]
 8008d2c:	605a      	str	r2, [r3, #4]
   gui->driver[type].state = DRIVER_REGISTERED | DRIVER_ENABLED;
 8008d2e:	4b07      	ldr	r3, [pc, #28]	; (8008d4c <UG_DriverRegister+0x40>)
 8008d30:	681a      	ldr	r2, [r3, #0]
 8008d32:	79fb      	ldrb	r3, [r7, #7]
 8008d34:	330e      	adds	r3, #14
 8008d36:	00db      	lsls	r3, r3, #3
 8008d38:	4413      	add	r3, r2
 8008d3a:	2203      	movs	r2, #3
 8008d3c:	721a      	strb	r2, [r3, #8]
 8008d3e:	e000      	b.n	8008d42 <UG_DriverRegister+0x36>
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8008d40:	bf00      	nop
}
 8008d42:	370c      	adds	r7, #12
 8008d44:	46bd      	mov	sp, r7
 8008d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4a:	4770      	bx	lr
 8008d4c:	20001904 	.word	0x20001904

08008d50 <UG_DriverEnable>:

void UG_DriverEnable( UG_U8 type )
{
 8008d50:	b480      	push	{r7}
 8008d52:	b083      	sub	sp, #12
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	4603      	mov	r3, r0
 8008d58:	71fb      	strb	r3, [r7, #7]
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8008d5a:	79fb      	ldrb	r3, [r7, #7]
 8008d5c:	2b02      	cmp	r3, #2
 8008d5e:	d81d      	bhi.n	8008d9c <UG_DriverEnable+0x4c>
   if ( gui->driver[type].state & DRIVER_REGISTERED )
 8008d60:	4b11      	ldr	r3, [pc, #68]	; (8008da8 <UG_DriverEnable+0x58>)
 8008d62:	681a      	ldr	r2, [r3, #0]
 8008d64:	79fb      	ldrb	r3, [r7, #7]
 8008d66:	330e      	adds	r3, #14
 8008d68:	00db      	lsls	r3, r3, #3
 8008d6a:	4413      	add	r3, r2
 8008d6c:	7a1b      	ldrb	r3, [r3, #8]
 8008d6e:	f003 0301 	and.w	r3, r3, #1
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d013      	beq.n	8008d9e <UG_DriverEnable+0x4e>
   {
      gui->driver[type].state |= DRIVER_ENABLED;
 8008d76:	4b0c      	ldr	r3, [pc, #48]	; (8008da8 <UG_DriverEnable+0x58>)
 8008d78:	681a      	ldr	r2, [r3, #0]
 8008d7a:	79fb      	ldrb	r3, [r7, #7]
 8008d7c:	330e      	adds	r3, #14
 8008d7e:	00db      	lsls	r3, r3, #3
 8008d80:	4413      	add	r3, r2
 8008d82:	7a19      	ldrb	r1, [r3, #8]
 8008d84:	4b08      	ldr	r3, [pc, #32]	; (8008da8 <UG_DriverEnable+0x58>)
 8008d86:	681a      	ldr	r2, [r3, #0]
 8008d88:	79fb      	ldrb	r3, [r7, #7]
 8008d8a:	f041 0102 	orr.w	r1, r1, #2
 8008d8e:	b2c9      	uxtb	r1, r1
 8008d90:	330e      	adds	r3, #14
 8008d92:	00db      	lsls	r3, r3, #3
 8008d94:	4413      	add	r3, r2
 8008d96:	460a      	mov	r2, r1
 8008d98:	721a      	strb	r2, [r3, #8]
 8008d9a:	e000      	b.n	8008d9e <UG_DriverEnable+0x4e>
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8008d9c:	bf00      	nop
   }
}
 8008d9e:	370c      	adds	r7, #12
 8008da0:	46bd      	mov	sp, r7
 8008da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da6:	4770      	bx	lr
 8008da8:	20001904 	.word	0x20001904

08008dac <ai_buffer_get_size>:
 8008dac:	b378      	cbz	r0, 8008e0e <ai_buffer_get_size+0x62>
 8008dae:	b410      	push	{r4}
 8008db0:	6803      	ldr	r3, [r0, #0]
 8008db2:	4a17      	ldr	r2, [pc, #92]	; (8008e10 <ai_buffer_get_size+0x64>)
 8008db4:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 8008db8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8008dbc:	4293      	cmp	r3, r2
 8008dbe:	d01e      	beq.n	8008dfe <ai_buffer_get_size+0x52>
 8008dc0:	6984      	ldr	r4, [r0, #24]
 8008dc2:	6862      	ldr	r2, [r4, #4]
 8008dc4:	7d03      	ldrb	r3, [r0, #20]
 8008dc6:	6941      	ldr	r1, [r0, #20]
 8008dc8:	f1a3 0301 	sub.w	r3, r3, #1
 8008dcc:	fab3 f383 	clz	r3, r3
 8008dd0:	095b      	lsrs	r3, r3, #5
 8008dd2:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 8008dd6:	f3c1 2017 	ubfx	r0, r1, #8, #24
 8008dda:	da0b      	bge.n	8008df4 <ai_buffer_get_size+0x48>
 8008ddc:	2b01      	cmp	r3, #1
 8008dde:	d102      	bne.n	8008de6 <ai_buffer_get_size+0x3a>
 8008de0:	2802      	cmp	r0, #2
 8008de2:	d007      	beq.n	8008df4 <ai_buffer_get_size+0x48>
 8008de4:	2302      	movs	r3, #2
 8008de6:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8008dea:	3301      	adds	r3, #1
 8008dec:	4298      	cmp	r0, r3
 8008dee:	fb01 f202 	mul.w	r2, r1, r2
 8008df2:	d1f3      	bne.n	8008ddc <ai_buffer_get_size+0x30>
 8008df4:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 8008df8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008dfc:	4770      	bx	lr
 8008dfe:	2900      	cmp	r1, #0
 8008e00:	d0de      	beq.n	8008dc0 <ai_buffer_get_size+0x14>
 8008e02:	6984      	ldr	r4, [r0, #24]
 8008e04:	6863      	ldr	r3, [r4, #4]
 8008e06:	331f      	adds	r3, #31
 8008e08:	f023 021f 	bic.w	r2, r3, #31
 8008e0c:	e7da      	b.n	8008dc4 <ai_buffer_get_size+0x18>
 8008e0e:	4770      	bx	lr
 8008e10:	000400c0 	.word	0x000400c0

08008e14 <ai_buffer_array_sane>:
 8008e14:	b138      	cbz	r0, 8008e26 <ai_buffer_array_sane+0x12>
 8008e16:	6843      	ldr	r3, [r0, #4]
 8008e18:	b123      	cbz	r3, 8008e24 <ai_buffer_array_sane+0x10>
 8008e1a:	8840      	ldrh	r0, [r0, #2]
 8008e1c:	3800      	subs	r0, #0
 8008e1e:	bf18      	it	ne
 8008e20:	2001      	movne	r0, #1
 8008e22:	4770      	bx	lr
 8008e24:	4618      	mov	r0, r3
 8008e26:	4770      	bx	lr

08008e28 <ai_buffer_array_item_set_address>:
 8008e28:	b150      	cbz	r0, 8008e40 <ai_buffer_array_item_set_address+0x18>
 8008e2a:	6843      	ldr	r3, [r0, #4]
 8008e2c:	b14b      	cbz	r3, 8008e42 <ai_buffer_array_item_set_address+0x1a>
 8008e2e:	8840      	ldrh	r0, [r0, #2]
 8008e30:	b900      	cbnz	r0, 8008e34 <ai_buffer_array_item_set_address+0xc>
 8008e32:	4770      	bx	lr
 8008e34:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8008e38:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8008e3c:	2001      	movs	r0, #1
 8008e3e:	604a      	str	r2, [r1, #4]
 8008e40:	4770      	bx	lr
 8008e42:	4618      	mov	r0, r3
 8008e44:	4770      	bx	lr
 8008e46:	bf00      	nop

08008e48 <_ai_platform_acquire_crc>:
 8008e48:	2001      	movs	r0, #1
 8008e4a:	4770      	bx	lr

08008e4c <_ai_platform_release_crc>:
 8008e4c:	4770      	bx	lr
 8008e4e:	bf00      	nop

08008e50 <ai_platform_get_weights_map>:
 8008e50:	2a00      	cmp	r2, #0
 8008e52:	d037      	beq.n	8008ec4 <ai_platform_get_weights_map+0x74>
 8008e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e56:	4604      	mov	r4, r0
 8008e58:	b1a0      	cbz	r0, 8008e84 <ai_platform_get_weights_map+0x34>
 8008e5a:	460f      	mov	r7, r1
 8008e5c:	b191      	cbz	r1, 8008e84 <ai_platform_get_weights_map+0x34>
 8008e5e:	4b25      	ldr	r3, [pc, #148]	; (8008ef4 <ai_platform_get_weights_map+0xa4>)
 8008e60:	6810      	ldr	r0, [r2, #0]
 8008e62:	4298      	cmp	r0, r3
 8008e64:	4615      	mov	r5, r2
 8008e66:	d00f      	beq.n	8008e88 <ai_platform_get_weights_map+0x38>
 8008e68:	6855      	ldr	r5, [r2, #4]
 8008e6a:	b15d      	cbz	r5, 8008e84 <ai_platform_get_weights_map+0x34>
 8008e6c:	682e      	ldr	r6, [r5, #0]
 8008e6e:	429e      	cmp	r6, r3
 8008e70:	d02a      	beq.n	8008ec8 <ai_platform_get_weights_map+0x78>
 8008e72:	f1a1 0001 	sub.w	r0, r1, #1
 8008e76:	6025      	str	r5, [r4, #0]
 8008e78:	fab0 f080 	clz	r0, r0
 8008e7c:	0940      	lsrs	r0, r0, #5
 8008e7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e80:	42a7      	cmp	r7, r4
 8008e82:	d034      	beq.n	8008eee <ai_platform_get_weights_map+0x9e>
 8008e84:	2000      	movs	r0, #0
 8008e86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e88:	1d10      	adds	r0, r2, #4
 8008e8a:	f7ff ffc3 	bl	8008e14 <ai_buffer_array_sane>
 8008e8e:	2800      	cmp	r0, #0
 8008e90:	d0f8      	beq.n	8008e84 <ai_platform_get_weights_map+0x34>
 8008e92:	88eb      	ldrh	r3, [r5, #6]
 8008e94:	429f      	cmp	r7, r3
 8008e96:	d1f5      	bne.n	8008e84 <ai_platform_get_weights_map+0x34>
 8008e98:	f04f 0e00 	mov.w	lr, #0
 8008e9c:	1f23      	subs	r3, r4, #4
 8008e9e:	4670      	mov	r0, lr
 8008ea0:	68aa      	ldr	r2, [r5, #8]
 8008ea2:	eb02 0c0e 	add.w	ip, r2, lr
 8008ea6:	f10e 0e1c 	add.w	lr, lr, #28
 8008eaa:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8008eae:	b124      	cbz	r4, 8008eba <ai_platform_get_weights_map+0x6a>
 8008eb0:	3001      	adds	r0, #1
 8008eb2:	4287      	cmp	r7, r0
 8008eb4:	f843 4f04 	str.w	r4, [r3, #4]!
 8008eb8:	d1f2      	bne.n	8008ea0 <ai_platform_get_weights_map+0x50>
 8008eba:	1a38      	subs	r0, r7, r0
 8008ebc:	fab0 f080 	clz	r0, r0
 8008ec0:	0940      	lsrs	r0, r0, #5
 8008ec2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ec4:	2000      	movs	r0, #0
 8008ec6:	4770      	bx	lr
 8008ec8:	1f23      	subs	r3, r4, #4
 8008eca:	4628      	mov	r0, r5
 8008ecc:	2400      	movs	r4, #0
 8008ece:	e000      	b.n	8008ed2 <ai_platform_get_weights_map+0x82>
 8008ed0:	4614      	mov	r4, r2
 8008ed2:	f850 2f04 	ldr.w	r2, [r0, #4]!
 8008ed6:	42b2      	cmp	r2, r6
 8008ed8:	d0d2      	beq.n	8008e80 <ai_platform_get_weights_map+0x30>
 8008eda:	f843 2f04 	str.w	r2, [r3, #4]!
 8008ede:	1c62      	adds	r2, r4, #1
 8008ee0:	4297      	cmp	r7, r2
 8008ee2:	d1f5      	bne.n	8008ed0 <ai_platform_get_weights_map+0x80>
 8008ee4:	3402      	adds	r4, #2
 8008ee6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8008eea:	42b3      	cmp	r3, r6
 8008eec:	d1ca      	bne.n	8008e84 <ai_platform_get_weights_map+0x34>
 8008eee:	2001      	movs	r0, #1
 8008ef0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ef2:	bf00      	nop
 8008ef4:	a1facade 	.word	0xa1facade

08008ef8 <ai_platform_get_activations_map>:
 8008ef8:	2a00      	cmp	r2, #0
 8008efa:	d038      	beq.n	8008f6e <ai_platform_get_activations_map+0x76>
 8008efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008efe:	4604      	mov	r4, r0
 8008f00:	b1a0      	cbz	r0, 8008f2c <ai_platform_get_activations_map+0x34>
 8008f02:	460f      	mov	r7, r1
 8008f04:	b191      	cbz	r1, 8008f2c <ai_platform_get_activations_map+0x34>
 8008f06:	4b25      	ldr	r3, [pc, #148]	; (8008f9c <ai_platform_get_activations_map+0xa4>)
 8008f08:	6810      	ldr	r0, [r2, #0]
 8008f0a:	4298      	cmp	r0, r3
 8008f0c:	4615      	mov	r5, r2
 8008f0e:	d00f      	beq.n	8008f30 <ai_platform_get_activations_map+0x38>
 8008f10:	6a15      	ldr	r5, [r2, #32]
 8008f12:	b15d      	cbz	r5, 8008f2c <ai_platform_get_activations_map+0x34>
 8008f14:	682e      	ldr	r6, [r5, #0]
 8008f16:	429e      	cmp	r6, r3
 8008f18:	d02b      	beq.n	8008f72 <ai_platform_get_activations_map+0x7a>
 8008f1a:	f1a1 0001 	sub.w	r0, r1, #1
 8008f1e:	6025      	str	r5, [r4, #0]
 8008f20:	fab0 f080 	clz	r0, r0
 8008f24:	0940      	lsrs	r0, r0, #5
 8008f26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f28:	42a7      	cmp	r7, r4
 8008f2a:	d035      	beq.n	8008f98 <ai_platform_get_activations_map+0xa0>
 8008f2c:	2000      	movs	r0, #0
 8008f2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f30:	f102 000c 	add.w	r0, r2, #12
 8008f34:	f7ff ff6e 	bl	8008e14 <ai_buffer_array_sane>
 8008f38:	2800      	cmp	r0, #0
 8008f3a:	d0f7      	beq.n	8008f2c <ai_platform_get_activations_map+0x34>
 8008f3c:	89eb      	ldrh	r3, [r5, #14]
 8008f3e:	429f      	cmp	r7, r3
 8008f40:	d1f4      	bne.n	8008f2c <ai_platform_get_activations_map+0x34>
 8008f42:	f04f 0e00 	mov.w	lr, #0
 8008f46:	1f23      	subs	r3, r4, #4
 8008f48:	4670      	mov	r0, lr
 8008f4a:	692a      	ldr	r2, [r5, #16]
 8008f4c:	eb02 0c0e 	add.w	ip, r2, lr
 8008f50:	f10e 0e1c 	add.w	lr, lr, #28
 8008f54:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8008f58:	b124      	cbz	r4, 8008f64 <ai_platform_get_activations_map+0x6c>
 8008f5a:	3001      	adds	r0, #1
 8008f5c:	4287      	cmp	r7, r0
 8008f5e:	f843 4f04 	str.w	r4, [r3, #4]!
 8008f62:	d1f2      	bne.n	8008f4a <ai_platform_get_activations_map+0x52>
 8008f64:	1a38      	subs	r0, r7, r0
 8008f66:	fab0 f080 	clz	r0, r0
 8008f6a:	0940      	lsrs	r0, r0, #5
 8008f6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f6e:	2000      	movs	r0, #0
 8008f70:	4770      	bx	lr
 8008f72:	1f23      	subs	r3, r4, #4
 8008f74:	4628      	mov	r0, r5
 8008f76:	2400      	movs	r4, #0
 8008f78:	e000      	b.n	8008f7c <ai_platform_get_activations_map+0x84>
 8008f7a:	4614      	mov	r4, r2
 8008f7c:	f850 2f04 	ldr.w	r2, [r0, #4]!
 8008f80:	42b2      	cmp	r2, r6
 8008f82:	d0d1      	beq.n	8008f28 <ai_platform_get_activations_map+0x30>
 8008f84:	f843 2f04 	str.w	r2, [r3, #4]!
 8008f88:	1c62      	adds	r2, r4, #1
 8008f8a:	4297      	cmp	r7, r2
 8008f8c:	d1f5      	bne.n	8008f7a <ai_platform_get_activations_map+0x82>
 8008f8e:	3402      	adds	r4, #2
 8008f90:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8008f94:	42b3      	cmp	r3, r6
 8008f96:	d1c9      	bne.n	8008f2c <ai_platform_get_activations_map+0x34>
 8008f98:	2001      	movs	r0, #1
 8008f9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f9c:	a1facade 	.word	0xa1facade

08008fa0 <ai_platform_bind_network_params>:
 8008fa0:	b1a0      	cbz	r0, 8008fcc <ai_platform_bind_network_params+0x2c>
 8008fa2:	b1b1      	cbz	r1, 8008fd2 <ai_platform_bind_network_params+0x32>
 8008fa4:	b1c2      	cbz	r2, 8008fd8 <ai_platform_bind_network_params+0x38>
 8008fa6:	b410      	push	{r4}
 8008fa8:	4603      	mov	r3, r0
 8008faa:	4c0d      	ldr	r4, [pc, #52]	; (8008fe0 <ai_platform_bind_network_params+0x40>)
 8008fac:	f843 4b04 	str.w	r4, [r3], #4
 8008fb0:	f100 0c0c 	add.w	ip, r0, #12
 8008fb4:	c903      	ldmia	r1, {r0, r1}
 8008fb6:	e883 0003 	stmia.w	r3, {r0, r1}
 8008fba:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008fbe:	e88c 0003 	stmia.w	ip, {r0, r1}
 8008fc2:	2301      	movs	r3, #1
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008fca:	4770      	bx	lr
 8008fcc:	4603      	mov	r3, r0
 8008fce:	4618      	mov	r0, r3
 8008fd0:	4770      	bx	lr
 8008fd2:	460b      	mov	r3, r1
 8008fd4:	4618      	mov	r0, r3
 8008fd6:	4770      	bx	lr
 8008fd8:	4613      	mov	r3, r2
 8008fda:	4618      	mov	r0, r3
 8008fdc:	4770      	bx	lr
 8008fde:	bf00      	nop
 8008fe0:	a1facade 	.word	0xa1facade

08008fe4 <ai_platform_network_get_error>:
 8008fe4:	b510      	push	{r4, lr}
 8008fe6:	b1f0      	cbz	r0, 8009026 <ai_platform_network_get_error+0x42>
 8008fe8:	4b2f      	ldr	r3, [pc, #188]	; (80090a8 <ai_platform_network_get_error+0xc4>)
 8008fea:	6802      	ldr	r2, [r0, #0]
 8008fec:	429a      	cmp	r2, r3
 8008fee:	4604      	mov	r4, r0
 8008ff0:	d119      	bne.n	8009026 <ai_platform_network_get_error+0x42>
 8008ff2:	f7ff ff29 	bl	8008e48 <_ai_platform_acquire_crc>
 8008ff6:	4b2d      	ldr	r3, [pc, #180]	; (80090ac <ai_platform_network_get_error+0xc8>)
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008ffe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009002:	d03c      	beq.n	800907e <ai_platform_network_get_error+0x9a>
 8009004:	4a2a      	ldr	r2, [pc, #168]	; (80090b0 <ai_platform_network_get_error+0xcc>)
 8009006:	2301      	movs	r3, #1
 8009008:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800900c:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8009010:	2b00      	cmp	r3, #0
 8009012:	d1fb      	bne.n	800900c <ai_platform_network_get_error+0x28>
 8009014:	4b27      	ldr	r3, [pc, #156]	; (80090b4 <ai_platform_network_get_error+0xd0>)
 8009016:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800901a:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800901e:	4b26      	ldr	r3, [pc, #152]	; (80090b8 <ai_platform_network_get_error+0xd4>)
 8009020:	429a      	cmp	r2, r3
 8009022:	d038      	beq.n	8009096 <ai_platform_network_get_error+0xb2>
 8009024:	e7fe      	b.n	8009024 <ai_platform_network_get_error+0x40>
 8009026:	f7ff ff0f 	bl	8008e48 <_ai_platform_acquire_crc>
 800902a:	4b20      	ldr	r3, [pc, #128]	; (80090ac <ai_platform_network_get_error+0xc8>)
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009032:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009036:	d010      	beq.n	800905a <ai_platform_network_get_error+0x76>
 8009038:	4a1d      	ldr	r2, [pc, #116]	; (80090b0 <ai_platform_network_get_error+0xcc>)
 800903a:	2301      	movs	r3, #1
 800903c:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8009040:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8009044:	2b00      	cmp	r3, #0
 8009046:	d1fb      	bne.n	8009040 <ai_platform_network_get_error+0x5c>
 8009048:	4b1a      	ldr	r3, [pc, #104]	; (80090b4 <ai_platform_network_get_error+0xd0>)
 800904a:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800904e:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8009052:	4b19      	ldr	r3, [pc, #100]	; (80090b8 <ai_platform_network_get_error+0xd4>)
 8009054:	429a      	cmp	r2, r3
 8009056:	d00d      	beq.n	8009074 <ai_platform_network_get_error+0x90>
 8009058:	e7fe      	b.n	8009058 <ai_platform_network_get_error+0x74>
 800905a:	4a18      	ldr	r2, [pc, #96]	; (80090bc <ai_platform_network_get_error+0xd8>)
 800905c:	2301      	movs	r3, #1
 800905e:	6093      	str	r3, [r2, #8]
 8009060:	6893      	ldr	r3, [r2, #8]
 8009062:	2b00      	cmp	r3, #0
 8009064:	d1fc      	bne.n	8009060 <ai_platform_network_get_error+0x7c>
 8009066:	4b13      	ldr	r3, [pc, #76]	; (80090b4 <ai_platform_network_get_error+0xd0>)
 8009068:	6013      	str	r3, [r2, #0]
 800906a:	6812      	ldr	r2, [r2, #0]
 800906c:	4b12      	ldr	r3, [pc, #72]	; (80090b8 <ai_platform_network_get_error+0xd4>)
 800906e:	429a      	cmp	r2, r3
 8009070:	d000      	beq.n	8009074 <ai_platform_network_get_error+0x90>
 8009072:	e7fe      	b.n	8009072 <ai_platform_network_get_error+0x8e>
 8009074:	f7ff feea 	bl	8008e4c <_ai_platform_release_crc>
 8009078:	f241 0010 	movw	r0, #4112	; 0x1010
 800907c:	bd10      	pop	{r4, pc}
 800907e:	4a0f      	ldr	r2, [pc, #60]	; (80090bc <ai_platform_network_get_error+0xd8>)
 8009080:	2301      	movs	r3, #1
 8009082:	6093      	str	r3, [r2, #8]
 8009084:	6893      	ldr	r3, [r2, #8]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d1fc      	bne.n	8009084 <ai_platform_network_get_error+0xa0>
 800908a:	4b0a      	ldr	r3, [pc, #40]	; (80090b4 <ai_platform_network_get_error+0xd0>)
 800908c:	6013      	str	r3, [r2, #0]
 800908e:	6812      	ldr	r2, [r2, #0]
 8009090:	4b09      	ldr	r3, [pc, #36]	; (80090b8 <ai_platform_network_get_error+0xd4>)
 8009092:	429a      	cmp	r2, r3
 8009094:	d107      	bne.n	80090a6 <ai_platform_network_get_error+0xc2>
 8009096:	f7ff fed9 	bl	8008e4c <_ai_platform_release_crc>
 800909a:	f104 0010 	add.w	r0, r4, #16
 800909e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090a2:	f000 be8d 	b.w	8009dc0 <core_get_error>
 80090a6:	e7fe      	b.n	80090a6 <ai_platform_network_get_error+0xc2>
 80090a8:	a1c00100 	.word	0xa1c00100
 80090ac:	e0042000 	.word	0xe0042000
 80090b0:	58024000 	.word	0x58024000
 80090b4:	f407a5c2 	.word	0xf407a5c2
 80090b8:	b5e8b5cd 	.word	0xb5e8b5cd
 80090bc:	40023000 	.word	0x40023000

080090c0 <ai_platform_network_set_error>:
 80090c0:	b110      	cbz	r0, 80090c8 <ai_platform_network_set_error+0x8>
 80090c2:	3010      	adds	r0, #16
 80090c4:	f000 be82 	b.w	8009dcc <core_set_error>
 80090c8:	4770      	bx	lr
 80090ca:	bf00      	nop

080090cc <ai_platform_inputs_get>:
 80090cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090d0:	b085      	sub	sp, #20
 80090d2:	9102      	str	r1, [sp, #8]
 80090d4:	b1f0      	cbz	r0, 8009114 <ai_platform_inputs_get+0x48>
 80090d6:	4b62      	ldr	r3, [pc, #392]	; (8009260 <ai_platform_inputs_get+0x194>)
 80090d8:	6802      	ldr	r2, [r0, #0]
 80090da:	429a      	cmp	r2, r3
 80090dc:	4607      	mov	r7, r0
 80090de:	d119      	bne.n	8009114 <ai_platform_inputs_get+0x48>
 80090e0:	f7ff feb2 	bl	8008e48 <_ai_platform_acquire_crc>
 80090e4:	4b5f      	ldr	r3, [pc, #380]	; (8009264 <ai_platform_inputs_get+0x198>)
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80090ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80090f0:	d03d      	beq.n	800916e <ai_platform_inputs_get+0xa2>
 80090f2:	4a5d      	ldr	r2, [pc, #372]	; (8009268 <ai_platform_inputs_get+0x19c>)
 80090f4:	2301      	movs	r3, #1
 80090f6:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80090fa:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d1fb      	bne.n	80090fa <ai_platform_inputs_get+0x2e>
 8009102:	4b5a      	ldr	r3, [pc, #360]	; (800926c <ai_platform_inputs_get+0x1a0>)
 8009104:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8009108:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800910c:	4b58      	ldr	r3, [pc, #352]	; (8009270 <ai_platform_inputs_get+0x1a4>)
 800910e:	429a      	cmp	r2, r3
 8009110:	d039      	beq.n	8009186 <ai_platform_inputs_get+0xba>
 8009112:	e7fe      	b.n	8009112 <ai_platform_inputs_get+0x46>
 8009114:	f7ff fe98 	bl	8008e48 <_ai_platform_acquire_crc>
 8009118:	4b52      	ldr	r3, [pc, #328]	; (8009264 <ai_platform_inputs_get+0x198>)
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009120:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009124:	d010      	beq.n	8009148 <ai_platform_inputs_get+0x7c>
 8009126:	4a50      	ldr	r2, [pc, #320]	; (8009268 <ai_platform_inputs_get+0x19c>)
 8009128:	2301      	movs	r3, #1
 800912a:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800912e:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8009132:	2b00      	cmp	r3, #0
 8009134:	d1fb      	bne.n	800912e <ai_platform_inputs_get+0x62>
 8009136:	4b4d      	ldr	r3, [pc, #308]	; (800926c <ai_platform_inputs_get+0x1a0>)
 8009138:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800913c:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8009140:	4b4b      	ldr	r3, [pc, #300]	; (8009270 <ai_platform_inputs_get+0x1a4>)
 8009142:	429a      	cmp	r2, r3
 8009144:	d00d      	beq.n	8009162 <ai_platform_inputs_get+0x96>
 8009146:	e7fe      	b.n	8009146 <ai_platform_inputs_get+0x7a>
 8009148:	4a4a      	ldr	r2, [pc, #296]	; (8009274 <ai_platform_inputs_get+0x1a8>)
 800914a:	2301      	movs	r3, #1
 800914c:	6093      	str	r3, [r2, #8]
 800914e:	6893      	ldr	r3, [r2, #8]
 8009150:	2b00      	cmp	r3, #0
 8009152:	d1fc      	bne.n	800914e <ai_platform_inputs_get+0x82>
 8009154:	4b45      	ldr	r3, [pc, #276]	; (800926c <ai_platform_inputs_get+0x1a0>)
 8009156:	6013      	str	r3, [r2, #0]
 8009158:	6812      	ldr	r2, [r2, #0]
 800915a:	4b45      	ldr	r3, [pc, #276]	; (8009270 <ai_platform_inputs_get+0x1a4>)
 800915c:	429a      	cmp	r2, r3
 800915e:	d000      	beq.n	8009162 <ai_platform_inputs_get+0x96>
 8009160:	e7fe      	b.n	8009160 <ai_platform_inputs_get+0x94>
 8009162:	f7ff fe73 	bl	8008e4c <_ai_platform_release_crc>
 8009166:	2000      	movs	r0, #0
 8009168:	b005      	add	sp, #20
 800916a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800916e:	4a41      	ldr	r2, [pc, #260]	; (8009274 <ai_platform_inputs_get+0x1a8>)
 8009170:	2301      	movs	r3, #1
 8009172:	6093      	str	r3, [r2, #8]
 8009174:	6893      	ldr	r3, [r2, #8]
 8009176:	2b00      	cmp	r3, #0
 8009178:	d1fc      	bne.n	8009174 <ai_platform_inputs_get+0xa8>
 800917a:	4b3c      	ldr	r3, [pc, #240]	; (800926c <ai_platform_inputs_get+0x1a0>)
 800917c:	6013      	str	r3, [r2, #0]
 800917e:	6812      	ldr	r2, [r2, #0]
 8009180:	4b3b      	ldr	r3, [pc, #236]	; (8009270 <ai_platform_inputs_get+0x1a4>)
 8009182:	429a      	cmp	r2, r3
 8009184:	d155      	bne.n	8009232 <ai_platform_inputs_get+0x166>
 8009186:	f7ff fe61 	bl	8008e4c <_ai_platform_release_crc>
 800918a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800918c:	2b00      	cmp	r3, #0
 800918e:	d051      	beq.n	8009234 <ai_platform_inputs_get+0x168>
 8009190:	f8d7 a030 	ldr.w	sl, [r7, #48]	; 0x30
 8009194:	f1ba 0f00 	cmp.w	sl, #0
 8009198:	d04c      	beq.n	8009234 <ai_platform_inputs_get+0x168>
 800919a:	f04f 0b00 	mov.w	fp, #0
 800919e:	465d      	mov	r5, fp
 80091a0:	9703      	str	r7, [sp, #12]
 80091a2:	e016      	b.n	80091d2 <ai_platform_inputs_get+0x106>
 80091a4:	9901      	ldr	r1, [sp, #4]
 80091a6:	2301      	movs	r3, #1
 80091a8:	507b      	str	r3, [r7, r1]
 80091aa:	69b1      	ldr	r1, [r6, #24]
 80091ac:	6849      	ldr	r1, [r1, #4]
 80091ae:	6121      	str	r1, [r4, #16]
 80091b0:	f04f 0301 	mov.w	r3, #1
 80091b4:	7523      	strb	r3, [r4, #20]
 80091b6:	e9c4 c200 	strd	ip, r2, [r4]
 80091ba:	6962      	ldr	r2, [r4, #20]
 80091bc:	60a0      	str	r0, [r4, #8]
 80091be:	2300      	movs	r3, #0
 80091c0:	f369 221f 	bfi	r2, r9, #8, #24
 80091c4:	f8c4 8018 	str.w	r8, [r4, #24]
 80091c8:	60e3      	str	r3, [r4, #12]
 80091ca:	3501      	adds	r5, #1
 80091cc:	f10b 0b1c 	add.w	fp, fp, #28
 80091d0:	6162      	str	r2, [r4, #20]
 80091d2:	f8ba 3000 	ldrh.w	r3, [sl]
 80091d6:	42ab      	cmp	r3, r5
 80091d8:	b2aa      	uxth	r2, r5
 80091da:	d93a      	bls.n	8009252 <ai_platform_inputs_get+0x186>
 80091dc:	f8da 3004 	ldr.w	r3, [sl, #4]
 80091e0:	00e9      	lsls	r1, r5, #3
 80091e2:	9101      	str	r1, [sp, #4]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d034      	beq.n	8009252 <ai_platform_inputs_get+0x186>
 80091e8:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 80091ec:	2e00      	cmp	r6, #0
 80091ee:	d030      	beq.n	8009252 <ai_platform_inputs_get+0x186>
 80091f0:	f8da 3008 	ldr.w	r3, [sl, #8]
 80091f4:	69b2      	ldr	r2, [r6, #24]
 80091f6:	f8d6 800c 	ldr.w	r8, [r6, #12]
 80091fa:	6810      	ldr	r0, [r2, #0]
 80091fc:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 8009200:	68b3      	ldr	r3, [r6, #8]
 8009202:	f3c3 2917 	ubfx	r9, r3, #8, #24
 8009206:	f001 fb9f 	bl	800a948 <ai_array_to_buffer_fmt>
 800920a:	69b1      	ldr	r1, [r6, #24]
 800920c:	4684      	mov	ip, r0
 800920e:	eb07 00c5 	add.w	r0, r7, r5, lsl #3
 8009212:	688a      	ldr	r2, [r1, #8]
 8009214:	445c      	add	r4, fp
 8009216:	2800      	cmp	r0, #0
 8009218:	d0c8      	beq.n	80091ac <ai_platform_inputs_get+0xe0>
 800921a:	2100      	movs	r1, #0
 800921c:	f847 1035 	str.w	r1, [r7, r5, lsl #3]
 8009220:	6831      	ldr	r1, [r6, #0]
 8009222:	6041      	str	r1, [r0, #4]
 8009224:	b111      	cbz	r1, 800922c <ai_platform_inputs_get+0x160>
 8009226:	8849      	ldrh	r1, [r1, #2]
 8009228:	2900      	cmp	r1, #0
 800922a:	d1bb      	bne.n	80091a4 <ai_platform_inputs_get+0xd8>
 800922c:	69b1      	ldr	r1, [r6, #24]
 800922e:	2000      	movs	r0, #0
 8009230:	e7bc      	b.n	80091ac <ai_platform_inputs_get+0xe0>
 8009232:	e7fe      	b.n	8009232 <ai_platform_inputs_get+0x166>
 8009234:	2218      	movs	r2, #24
 8009236:	2111      	movs	r1, #17
 8009238:	f107 0010 	add.w	r0, r7, #16
 800923c:	f000 fdc6 	bl	8009dcc <core_set_error>
 8009240:	2200      	movs	r2, #0
 8009242:	4610      	mov	r0, r2
 8009244:	9b02      	ldr	r3, [sp, #8]
 8009246:	2b00      	cmp	r3, #0
 8009248:	d08e      	beq.n	8009168 <ai_platform_inputs_get+0x9c>
 800924a:	801a      	strh	r2, [r3, #0]
 800924c:	b005      	add	sp, #20
 800924e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009252:	9f03      	ldr	r7, [sp, #12]
 8009254:	2a00      	cmp	r2, #0
 8009256:	d0ed      	beq.n	8009234 <ai_platform_inputs_get+0x168>
 8009258:	f8da 3008 	ldr.w	r3, [sl, #8]
 800925c:	6858      	ldr	r0, [r3, #4]
 800925e:	e7f1      	b.n	8009244 <ai_platform_inputs_get+0x178>
 8009260:	a1c00100 	.word	0xa1c00100
 8009264:	e0042000 	.word	0xe0042000
 8009268:	58024000 	.word	0x58024000
 800926c:	f407a5c2 	.word	0xf407a5c2
 8009270:	b5e8b5cd 	.word	0xb5e8b5cd
 8009274:	40023000 	.word	0x40023000

08009278 <ai_platform_outputs_get>:
 8009278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800927c:	b085      	sub	sp, #20
 800927e:	9102      	str	r1, [sp, #8]
 8009280:	b1f0      	cbz	r0, 80092c0 <ai_platform_outputs_get+0x48>
 8009282:	4b5f      	ldr	r3, [pc, #380]	; (8009400 <ai_platform_outputs_get+0x188>)
 8009284:	6802      	ldr	r2, [r0, #0]
 8009286:	429a      	cmp	r2, r3
 8009288:	4607      	mov	r7, r0
 800928a:	d119      	bne.n	80092c0 <ai_platform_outputs_get+0x48>
 800928c:	f7ff fddc 	bl	8008e48 <_ai_platform_acquire_crc>
 8009290:	4b5c      	ldr	r3, [pc, #368]	; (8009404 <ai_platform_outputs_get+0x18c>)
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009298:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800929c:	d03d      	beq.n	800931a <ai_platform_outputs_get+0xa2>
 800929e:	4a5a      	ldr	r2, [pc, #360]	; (8009408 <ai_platform_outputs_get+0x190>)
 80092a0:	2301      	movs	r3, #1
 80092a2:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80092a6:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d1fb      	bne.n	80092a6 <ai_platform_outputs_get+0x2e>
 80092ae:	4b57      	ldr	r3, [pc, #348]	; (800940c <ai_platform_outputs_get+0x194>)
 80092b0:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 80092b4:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80092b8:	4b55      	ldr	r3, [pc, #340]	; (8009410 <ai_platform_outputs_get+0x198>)
 80092ba:	429a      	cmp	r2, r3
 80092bc:	d039      	beq.n	8009332 <ai_platform_outputs_get+0xba>
 80092be:	e7fe      	b.n	80092be <ai_platform_outputs_get+0x46>
 80092c0:	f7ff fdc2 	bl	8008e48 <_ai_platform_acquire_crc>
 80092c4:	4b4f      	ldr	r3, [pc, #316]	; (8009404 <ai_platform_outputs_get+0x18c>)
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80092cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80092d0:	d010      	beq.n	80092f4 <ai_platform_outputs_get+0x7c>
 80092d2:	4a4d      	ldr	r2, [pc, #308]	; (8009408 <ai_platform_outputs_get+0x190>)
 80092d4:	2301      	movs	r3, #1
 80092d6:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80092da:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d1fb      	bne.n	80092da <ai_platform_outputs_get+0x62>
 80092e2:	4b4a      	ldr	r3, [pc, #296]	; (800940c <ai_platform_outputs_get+0x194>)
 80092e4:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 80092e8:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80092ec:	4b48      	ldr	r3, [pc, #288]	; (8009410 <ai_platform_outputs_get+0x198>)
 80092ee:	429a      	cmp	r2, r3
 80092f0:	d00d      	beq.n	800930e <ai_platform_outputs_get+0x96>
 80092f2:	e7fe      	b.n	80092f2 <ai_platform_outputs_get+0x7a>
 80092f4:	4a47      	ldr	r2, [pc, #284]	; (8009414 <ai_platform_outputs_get+0x19c>)
 80092f6:	2301      	movs	r3, #1
 80092f8:	6093      	str	r3, [r2, #8]
 80092fa:	6893      	ldr	r3, [r2, #8]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d1fc      	bne.n	80092fa <ai_platform_outputs_get+0x82>
 8009300:	4b42      	ldr	r3, [pc, #264]	; (800940c <ai_platform_outputs_get+0x194>)
 8009302:	6013      	str	r3, [r2, #0]
 8009304:	6812      	ldr	r2, [r2, #0]
 8009306:	4b42      	ldr	r3, [pc, #264]	; (8009410 <ai_platform_outputs_get+0x198>)
 8009308:	429a      	cmp	r2, r3
 800930a:	d000      	beq.n	800930e <ai_platform_outputs_get+0x96>
 800930c:	e7fe      	b.n	800930c <ai_platform_outputs_get+0x94>
 800930e:	f7ff fd9d 	bl	8008e4c <_ai_platform_release_crc>
 8009312:	2000      	movs	r0, #0
 8009314:	b005      	add	sp, #20
 8009316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800931a:	4a3e      	ldr	r2, [pc, #248]	; (8009414 <ai_platform_outputs_get+0x19c>)
 800931c:	2301      	movs	r3, #1
 800931e:	6093      	str	r3, [r2, #8]
 8009320:	6893      	ldr	r3, [r2, #8]
 8009322:	2b00      	cmp	r3, #0
 8009324:	d1fc      	bne.n	8009320 <ai_platform_outputs_get+0xa8>
 8009326:	4b39      	ldr	r3, [pc, #228]	; (800940c <ai_platform_outputs_get+0x194>)
 8009328:	6013      	str	r3, [r2, #0]
 800932a:	6812      	ldr	r2, [r2, #0]
 800932c:	4b38      	ldr	r3, [pc, #224]	; (8009410 <ai_platform_outputs_get+0x198>)
 800932e:	429a      	cmp	r2, r3
 8009330:	d150      	bne.n	80093d4 <ai_platform_outputs_get+0x15c>
 8009332:	f7ff fd8b 	bl	8008e4c <_ai_platform_release_crc>
 8009336:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8009338:	2b01      	cmp	r3, #1
 800933a:	d958      	bls.n	80093ee <ai_platform_outputs_get+0x176>
 800933c:	f04f 0b00 	mov.w	fp, #0
 8009340:	f8d7 a030 	ldr.w	sl, [r7, #48]	; 0x30
 8009344:	9703      	str	r7, [sp, #12]
 8009346:	465d      	mov	r5, fp
 8009348:	e016      	b.n	8009378 <ai_platform_outputs_get+0x100>
 800934a:	9901      	ldr	r1, [sp, #4]
 800934c:	2301      	movs	r3, #1
 800934e:	507b      	str	r3, [r7, r1]
 8009350:	69b1      	ldr	r1, [r6, #24]
 8009352:	6849      	ldr	r1, [r1, #4]
 8009354:	6121      	str	r1, [r4, #16]
 8009356:	f04f 0301 	mov.w	r3, #1
 800935a:	7523      	strb	r3, [r4, #20]
 800935c:	e9c4 c200 	strd	ip, r2, [r4]
 8009360:	6962      	ldr	r2, [r4, #20]
 8009362:	60a0      	str	r0, [r4, #8]
 8009364:	2300      	movs	r3, #0
 8009366:	f369 221f 	bfi	r2, r9, #8, #24
 800936a:	f8c4 8018 	str.w	r8, [r4, #24]
 800936e:	60e3      	str	r3, [r4, #12]
 8009370:	3501      	adds	r5, #1
 8009372:	f10b 0b1c 	add.w	fp, fp, #28
 8009376:	6162      	str	r2, [r4, #20]
 8009378:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800937c:	42ab      	cmp	r3, r5
 800937e:	b2aa      	uxth	r2, r5
 8009380:	d929      	bls.n	80093d6 <ai_platform_outputs_get+0x15e>
 8009382:	f8da 3010 	ldr.w	r3, [sl, #16]
 8009386:	00e9      	lsls	r1, r5, #3
 8009388:	9101      	str	r1, [sp, #4]
 800938a:	b323      	cbz	r3, 80093d6 <ai_platform_outputs_get+0x15e>
 800938c:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 8009390:	b30e      	cbz	r6, 80093d6 <ai_platform_outputs_get+0x15e>
 8009392:	f8da 3014 	ldr.w	r3, [sl, #20]
 8009396:	69b2      	ldr	r2, [r6, #24]
 8009398:	f8d6 800c 	ldr.w	r8, [r6, #12]
 800939c:	6810      	ldr	r0, [r2, #0]
 800939e:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 80093a2:	68b3      	ldr	r3, [r6, #8]
 80093a4:	f3c3 2917 	ubfx	r9, r3, #8, #24
 80093a8:	f001 face 	bl	800a948 <ai_array_to_buffer_fmt>
 80093ac:	69b1      	ldr	r1, [r6, #24]
 80093ae:	4684      	mov	ip, r0
 80093b0:	eb07 00c5 	add.w	r0, r7, r5, lsl #3
 80093b4:	688a      	ldr	r2, [r1, #8]
 80093b6:	445c      	add	r4, fp
 80093b8:	2800      	cmp	r0, #0
 80093ba:	d0ca      	beq.n	8009352 <ai_platform_outputs_get+0xda>
 80093bc:	2100      	movs	r1, #0
 80093be:	f847 1035 	str.w	r1, [r7, r5, lsl #3]
 80093c2:	6831      	ldr	r1, [r6, #0]
 80093c4:	6041      	str	r1, [r0, #4]
 80093c6:	b111      	cbz	r1, 80093ce <ai_platform_outputs_get+0x156>
 80093c8:	8849      	ldrh	r1, [r1, #2]
 80093ca:	2900      	cmp	r1, #0
 80093cc:	d1bd      	bne.n	800934a <ai_platform_outputs_get+0xd2>
 80093ce:	69b1      	ldr	r1, [r6, #24]
 80093d0:	2000      	movs	r0, #0
 80093d2:	e7be      	b.n	8009352 <ai_platform_outputs_get+0xda>
 80093d4:	e7fe      	b.n	80093d4 <ai_platform_outputs_get+0x15c>
 80093d6:	9f03      	ldr	r7, [sp, #12]
 80093d8:	b14a      	cbz	r2, 80093ee <ai_platform_outputs_get+0x176>
 80093da:	f8da 3014 	ldr.w	r3, [sl, #20]
 80093de:	6858      	ldr	r0, [r3, #4]
 80093e0:	9b02      	ldr	r3, [sp, #8]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d096      	beq.n	8009314 <ai_platform_outputs_get+0x9c>
 80093e6:	801a      	strh	r2, [r3, #0]
 80093e8:	b005      	add	sp, #20
 80093ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093ee:	2218      	movs	r2, #24
 80093f0:	2111      	movs	r1, #17
 80093f2:	f107 0010 	add.w	r0, r7, #16
 80093f6:	f000 fce9 	bl	8009dcc <core_set_error>
 80093fa:	2200      	movs	r2, #0
 80093fc:	4610      	mov	r0, r2
 80093fe:	e7ef      	b.n	80093e0 <ai_platform_outputs_get+0x168>
 8009400:	a1c00100 	.word	0xa1c00100
 8009404:	e0042000 	.word	0xe0042000
 8009408:	58024000 	.word	0x58024000
 800940c:	f407a5c2 	.word	0xf407a5c2
 8009410:	b5e8b5cd 	.word	0xb5e8b5cd
 8009414:	40023000 	.word	0x40023000

08009418 <ai_platform_network_create>:
 8009418:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800941c:	b083      	sub	sp, #12
 800941e:	4606      	mov	r6, r0
 8009420:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
 8009424:	f89d 902c 	ldrb.w	r9, [sp, #44]	; 0x2c
 8009428:	4615      	mov	r5, r2
 800942a:	461f      	mov	r7, r3
 800942c:	f7ff fd0c 	bl	8008e48 <_ai_platform_acquire_crc>
 8009430:	b188      	cbz	r0, 8009456 <ai_platform_network_create+0x3e>
 8009432:	4a5d      	ldr	r2, [pc, #372]	; (80095a8 <ai_platform_network_create+0x190>)
 8009434:	6812      	ldr	r2, [r2, #0]
 8009436:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800943a:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800943e:	4603      	mov	r3, r0
 8009440:	d00e      	beq.n	8009460 <ai_platform_network_create+0x48>
 8009442:	4a5a      	ldr	r2, [pc, #360]	; (80095ac <ai_platform_network_create+0x194>)
 8009444:	2118      	movs	r1, #24
 8009446:	f8c2 1c08 	str.w	r1, [r2, #3080]	; 0xc08
 800944a:	f8d2 1c08 	ldr.w	r1, [r2, #3080]	; 0xc08
 800944e:	2918      	cmp	r1, #24
 8009450:	d018      	beq.n	8009484 <ai_platform_network_create+0x6c>
 8009452:	f7ff fcfb 	bl	8008e4c <_ai_platform_release_crc>
 8009456:	f244 1033 	movw	r0, #16691	; 0x4133
 800945a:	b003      	add	sp, #12
 800945c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009460:	4a53      	ldr	r2, [pc, #332]	; (80095b0 <ai_platform_network_create+0x198>)
 8009462:	2101      	movs	r1, #1
 8009464:	6091      	str	r1, [r2, #8]
 8009466:	2114      	movs	r1, #20
 8009468:	e001      	b.n	800946e <ai_platform_network_create+0x56>
 800946a:	3901      	subs	r1, #1
 800946c:	d002      	beq.n	8009474 <ai_platform_network_create+0x5c>
 800946e:	6894      	ldr	r4, [r2, #8]
 8009470:	2c00      	cmp	r4, #0
 8009472:	d1fa      	bne.n	800946a <ai_platform_network_create+0x52>
 8009474:	4a4e      	ldr	r2, [pc, #312]	; (80095b0 <ai_platform_network_create+0x198>)
 8009476:	6891      	ldr	r1, [r2, #8]
 8009478:	b911      	cbnz	r1, 8009480 <ai_platform_network_create+0x68>
 800947a:	6812      	ldr	r2, [r2, #0]
 800947c:	3201      	adds	r2, #1
 800947e:	d008      	beq.n	8009492 <ai_platform_network_create+0x7a>
 8009480:	4618      	mov	r0, r3
 8009482:	e7e6      	b.n	8009452 <ai_platform_network_create+0x3a>
 8009484:	2101      	movs	r1, #1
 8009486:	f8c2 1c08 	str.w	r1, [r2, #3080]	; 0xc08
 800948a:	f8d2 1c08 	ldr.w	r1, [r2, #3080]	; 0xc08
 800948e:	2900      	cmp	r1, #0
 8009490:	d1fb      	bne.n	800948a <ai_platform_network_create+0x72>
 8009492:	4618      	mov	r0, r3
 8009494:	f7ff fcda 	bl	8008e4c <_ai_platform_release_crc>
 8009498:	f7ff fcd6 	bl	8008e48 <_ai_platform_acquire_crc>
 800949c:	4b42      	ldr	r3, [pc, #264]	; (80095a8 <ai_platform_network_create+0x190>)
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80094a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80094a8:	d010      	beq.n	80094cc <ai_platform_network_create+0xb4>
 80094aa:	4b40      	ldr	r3, [pc, #256]	; (80095ac <ai_platform_network_create+0x194>)
 80094ac:	2201      	movs	r2, #1
 80094ae:	f8c3 2c08 	str.w	r2, [r3, #3080]	; 0xc08
 80094b2:	f8d3 1c08 	ldr.w	r1, [r3, #3080]	; 0xc08
 80094b6:	2900      	cmp	r1, #0
 80094b8:	d1fb      	bne.n	80094b2 <ai_platform_network_create+0x9a>
 80094ba:	4a3e      	ldr	r2, [pc, #248]	; (80095b4 <ai_platform_network_create+0x19c>)
 80094bc:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
 80094c0:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
 80094c4:	4b3c      	ldr	r3, [pc, #240]	; (80095b8 <ai_platform_network_create+0x1a0>)
 80094c6:	429a      	cmp	r2, r3
 80094c8:	d00c      	beq.n	80094e4 <ai_platform_network_create+0xcc>
 80094ca:	e7fe      	b.n	80094ca <ai_platform_network_create+0xb2>
 80094cc:	4a38      	ldr	r2, [pc, #224]	; (80095b0 <ai_platform_network_create+0x198>)
 80094ce:	2301      	movs	r3, #1
 80094d0:	6093      	str	r3, [r2, #8]
 80094d2:	6893      	ldr	r3, [r2, #8]
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d1fc      	bne.n	80094d2 <ai_platform_network_create+0xba>
 80094d8:	4b36      	ldr	r3, [pc, #216]	; (80095b4 <ai_platform_network_create+0x19c>)
 80094da:	6013      	str	r3, [r2, #0]
 80094dc:	6812      	ldr	r2, [r2, #0]
 80094de:	4b36      	ldr	r3, [pc, #216]	; (80095b8 <ai_platform_network_create+0x1a0>)
 80094e0:	429a      	cmp	r2, r3
 80094e2:	d122      	bne.n	800952a <ai_platform_network_create+0x112>
 80094e4:	f7ff fcb2 	bl	8008e4c <_ai_platform_release_crc>
 80094e8:	b38e      	cbz	r6, 800954e <ai_platform_network_create+0x136>
 80094ea:	4b34      	ldr	r3, [pc, #208]	; (80095bc <ai_platform_network_create+0x1a4>)
 80094ec:	602b      	str	r3, [r5, #0]
 80094ee:	6035      	str	r5, [r6, #0]
 80094f0:	f000 fc64 	bl	8009dbc <core_init>
 80094f4:	b1d0      	cbz	r0, 800952c <ai_platform_network_create+0x114>
 80094f6:	f7ff fca7 	bl	8008e48 <_ai_platform_acquire_crc>
 80094fa:	4b2b      	ldr	r3, [pc, #172]	; (80095a8 <ai_platform_network_create+0x190>)
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009502:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009506:	d025      	beq.n	8009554 <ai_platform_network_create+0x13c>
 8009508:	4a28      	ldr	r2, [pc, #160]	; (80095ac <ai_platform_network_create+0x194>)
 800950a:	2301      	movs	r3, #1
 800950c:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8009510:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8009514:	2b00      	cmp	r3, #0
 8009516:	d1fb      	bne.n	8009510 <ai_platform_network_create+0xf8>
 8009518:	4b26      	ldr	r3, [pc, #152]	; (80095b4 <ai_platform_network_create+0x19c>)
 800951a:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800951e:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8009522:	4b25      	ldr	r3, [pc, #148]	; (80095b8 <ai_platform_network_create+0x1a0>)
 8009524:	429a      	cmp	r2, r3
 8009526:	d022      	beq.n	800956e <ai_platform_network_create+0x156>
 8009528:	e7fe      	b.n	8009528 <ai_platform_network_create+0x110>
 800952a:	e7fe      	b.n	800952a <ai_platform_network_create+0x112>
 800952c:	2430      	movs	r4, #48	; 0x30
 800952e:	2300      	movs	r3, #0
 8009530:	6033      	str	r3, [r6, #0]
 8009532:	2610      	movs	r6, #16
 8009534:	464a      	mov	r2, r9
 8009536:	4641      	mov	r1, r8
 8009538:	4638      	mov	r0, r7
 800953a:	f001 f9e7 	bl	800a90c <ai_version_get>
 800953e:	4603      	mov	r3, r0
 8009540:	2000      	movs	r0, #0
 8009542:	f364 0007 	bfi	r0, r4, #0, #8
 8009546:	64ab      	str	r3, [r5, #72]	; 0x48
 8009548:	f366 201f 	bfi	r0, r6, #8, #24
 800954c:	e785      	b.n	800945a <ai_platform_network_create+0x42>
 800954e:	f241 0010 	movw	r0, #4112	; 0x1010
 8009552:	e782      	b.n	800945a <ai_platform_network_create+0x42>
 8009554:	4a16      	ldr	r2, [pc, #88]	; (80095b0 <ai_platform_network_create+0x198>)
 8009556:	2301      	movs	r3, #1
 8009558:	6093      	str	r3, [r2, #8]
 800955a:	6893      	ldr	r3, [r2, #8]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d1fc      	bne.n	800955a <ai_platform_network_create+0x142>
 8009560:	4b14      	ldr	r3, [pc, #80]	; (80095b4 <ai_platform_network_create+0x19c>)
 8009562:	6013      	str	r3, [r2, #0]
 8009564:	6812      	ldr	r2, [r2, #0]
 8009566:	4b14      	ldr	r3, [pc, #80]	; (80095b8 <ai_platform_network_create+0x1a0>)
 8009568:	429a      	cmp	r2, r3
 800956a:	d000      	beq.n	800956e <ai_platform_network_create+0x156>
 800956c:	e7fe      	b.n	800956c <ai_platform_network_create+0x154>
 800956e:	f7ff fc6d 	bl	8008e4c <_ai_platform_release_crc>
 8009572:	2200      	movs	r2, #0
 8009574:	4641      	mov	r1, r8
 8009576:	4638      	mov	r0, r7
 8009578:	f001 f9c8 	bl	800a90c <ai_version_get>
 800957c:	2200      	movs	r2, #0
 800957e:	4604      	mov	r4, r0
 8009580:	2105      	movs	r1, #5
 8009582:	2001      	movs	r0, #1
 8009584:	f001 f9c2 	bl	800a90c <ai_version_get>
 8009588:	4284      	cmp	r4, r0
 800958a:	d001      	beq.n	8009590 <ai_platform_network_create+0x178>
 800958c:	2401      	movs	r4, #1
 800958e:	e7ce      	b.n	800952e <ai_platform_network_create+0x116>
 8009590:	4b0b      	ldr	r3, [pc, #44]	; (80095c0 <ai_platform_network_create+0x1a8>)
 8009592:	9301      	str	r3, [sp, #4]
 8009594:	a801      	add	r0, sp, #4
 8009596:	f000 ffff 	bl	800a598 <ai_check_custom_types>
 800959a:	b110      	cbz	r0, 80095a2 <ai_platform_network_create+0x18a>
 800959c:	2600      	movs	r6, #0
 800959e:	4634      	mov	r4, r6
 80095a0:	e7c8      	b.n	8009534 <ai_platform_network_create+0x11c>
 80095a2:	2402      	movs	r4, #2
 80095a4:	e7c3      	b.n	800952e <ai_platform_network_create+0x116>
 80095a6:	bf00      	nop
 80095a8:	e0042000 	.word	0xe0042000
 80095ac:	58024000 	.word	0x58024000
 80095b0:	40023000 	.word	0x40023000
 80095b4:	f407a5c2 	.word	0xf407a5c2
 80095b8:	b5e8b5cd 	.word	0xb5e8b5cd
 80095bc:	a1c00100 	.word	0xa1c00100
 80095c0:	84048403 	.word	0x84048403

080095c4 <ai_platform_network_init>:
 80095c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80095c8:	b1f8      	cbz	r0, 800960a <ai_platform_network_init+0x46>
 80095ca:	4b6e      	ldr	r3, [pc, #440]	; (8009784 <ai_platform_network_init+0x1c0>)
 80095cc:	6802      	ldr	r2, [r0, #0]
 80095ce:	429a      	cmp	r2, r3
 80095d0:	4604      	mov	r4, r0
 80095d2:	d11a      	bne.n	800960a <ai_platform_network_init+0x46>
 80095d4:	460e      	mov	r6, r1
 80095d6:	f7ff fc37 	bl	8008e48 <_ai_platform_acquire_crc>
 80095da:	4b6b      	ldr	r3, [pc, #428]	; (8009788 <ai_platform_network_init+0x1c4>)
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80095e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80095e6:	d03d      	beq.n	8009664 <ai_platform_network_init+0xa0>
 80095e8:	4a68      	ldr	r2, [pc, #416]	; (800978c <ai_platform_network_init+0x1c8>)
 80095ea:	2301      	movs	r3, #1
 80095ec:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80095f0:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d1fb      	bne.n	80095f0 <ai_platform_network_init+0x2c>
 80095f8:	4b65      	ldr	r3, [pc, #404]	; (8009790 <ai_platform_network_init+0x1cc>)
 80095fa:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 80095fe:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8009602:	4b64      	ldr	r3, [pc, #400]	; (8009794 <ai_platform_network_init+0x1d0>)
 8009604:	429a      	cmp	r2, r3
 8009606:	d039      	beq.n	800967c <ai_platform_network_init+0xb8>
 8009608:	e7fe      	b.n	8009608 <ai_platform_network_init+0x44>
 800960a:	f7ff fc1d 	bl	8008e48 <_ai_platform_acquire_crc>
 800960e:	4b5e      	ldr	r3, [pc, #376]	; (8009788 <ai_platform_network_init+0x1c4>)
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009616:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800961a:	d010      	beq.n	800963e <ai_platform_network_init+0x7a>
 800961c:	4a5b      	ldr	r2, [pc, #364]	; (800978c <ai_platform_network_init+0x1c8>)
 800961e:	2301      	movs	r3, #1
 8009620:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8009624:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8009628:	2b00      	cmp	r3, #0
 800962a:	d1fb      	bne.n	8009624 <ai_platform_network_init+0x60>
 800962c:	4b58      	ldr	r3, [pc, #352]	; (8009790 <ai_platform_network_init+0x1cc>)
 800962e:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8009632:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8009636:	4b57      	ldr	r3, [pc, #348]	; (8009794 <ai_platform_network_init+0x1d0>)
 8009638:	429a      	cmp	r2, r3
 800963a:	d00d      	beq.n	8009658 <ai_platform_network_init+0x94>
 800963c:	e7fe      	b.n	800963c <ai_platform_network_init+0x78>
 800963e:	4a56      	ldr	r2, [pc, #344]	; (8009798 <ai_platform_network_init+0x1d4>)
 8009640:	2301      	movs	r3, #1
 8009642:	6093      	str	r3, [r2, #8]
 8009644:	6893      	ldr	r3, [r2, #8]
 8009646:	2b00      	cmp	r3, #0
 8009648:	d1fc      	bne.n	8009644 <ai_platform_network_init+0x80>
 800964a:	4b51      	ldr	r3, [pc, #324]	; (8009790 <ai_platform_network_init+0x1cc>)
 800964c:	6013      	str	r3, [r2, #0]
 800964e:	6812      	ldr	r2, [r2, #0]
 8009650:	4b50      	ldr	r3, [pc, #320]	; (8009794 <ai_platform_network_init+0x1d0>)
 8009652:	429a      	cmp	r2, r3
 8009654:	d000      	beq.n	8009658 <ai_platform_network_init+0x94>
 8009656:	e7fe      	b.n	8009656 <ai_platform_network_init+0x92>
 8009658:	f7ff fbf8 	bl	8008e4c <_ai_platform_release_crc>
 800965c:	2600      	movs	r6, #0
 800965e:	4630      	mov	r0, r6
 8009660:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009664:	4a4c      	ldr	r2, [pc, #304]	; (8009798 <ai_platform_network_init+0x1d4>)
 8009666:	2301      	movs	r3, #1
 8009668:	6093      	str	r3, [r2, #8]
 800966a:	6893      	ldr	r3, [r2, #8]
 800966c:	2b00      	cmp	r3, #0
 800966e:	d1fc      	bne.n	800966a <ai_platform_network_init+0xa6>
 8009670:	4b47      	ldr	r3, [pc, #284]	; (8009790 <ai_platform_network_init+0x1cc>)
 8009672:	6013      	str	r3, [r2, #0]
 8009674:	6812      	ldr	r2, [r2, #0]
 8009676:	4b47      	ldr	r3, [pc, #284]	; (8009794 <ai_platform_network_init+0x1d0>)
 8009678:	429a      	cmp	r2, r3
 800967a:	d11c      	bne.n	80096b6 <ai_platform_network_init+0xf2>
 800967c:	f7ff fbe6 	bl	8008e4c <_ai_platform_release_crc>
 8009680:	2e00      	cmp	r6, #0
 8009682:	d06f      	beq.n	8009764 <ai_platform_network_init+0x1a0>
 8009684:	4b45      	ldr	r3, [pc, #276]	; (800979c <ai_platform_network_init+0x1d8>)
 8009686:	6832      	ldr	r2, [r6, #0]
 8009688:	429a      	cmp	r2, r3
 800968a:	d115      	bne.n	80096b8 <ai_platform_network_init+0xf4>
 800968c:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 8009690:	6933      	ldr	r3, [r6, #16]
 8009692:	f8b6 e00c 	ldrh.w	lr, [r6, #12]
 8009696:	89f7      	ldrh	r7, [r6, #14]
 8009698:	62a3      	str	r3, [r4, #40]	; 0x28
 800969a:	e9c4 2107 	strd	r2, r1, [r4, #28]
 800969e:	2303      	movs	r3, #3
 80096a0:	84e7      	strh	r7, [r4, #38]	; 0x26
 80096a2:	f8a4 e024 	strh.w	lr, [r4, #36]	; 0x24
 80096a6:	60e3      	str	r3, [r4, #12]
 80096a8:	4620      	mov	r0, r4
 80096aa:	4626      	mov	r6, r4
 80096ac:	f000 ff9e 	bl	800a5ec <ai_layers_init_all>
 80096b0:	4630      	mov	r0, r6
 80096b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80096b6:	e7fe      	b.n	80096b6 <ai_platform_network_init+0xf2>
 80096b8:	2101      	movs	r1, #1
 80096ba:	4630      	mov	r0, r6
 80096bc:	4635      	mov	r5, r6
 80096be:	6876      	ldr	r6, [r6, #4]
 80096c0:	f7ff fb74 	bl	8008dac <ai_buffer_get_size>
 80096c4:	f105 081c 	add.w	r8, r5, #28
 80096c8:	4681      	mov	r9, r0
 80096ca:	2101      	movs	r1, #1
 80096cc:	4640      	mov	r0, r8
 80096ce:	6a2f      	ldr	r7, [r5, #32]
 80096d0:	f7ff fb6c 	bl	8008dac <ai_buffer_get_size>
 80096d4:	f1b9 0f00 	cmp.w	r9, #0
 80096d8:	d025      	beq.n	8009726 <ai_platform_network_init+0x162>
 80096da:	2201      	movs	r2, #1
 80096dc:	4696      	mov	lr, r2
 80096de:	bb30      	cbnz	r0, 800972e <ai_platform_network_init+0x16a>
 80096e0:	4680      	mov	r8, r0
 80096e2:	4607      	mov	r7, r0
 80096e4:	b376      	cbz	r6, 8009744 <ai_platform_network_init+0x180>
 80096e6:	8be3      	ldrh	r3, [r4, #30]
 80096e8:	4573      	cmp	r3, lr
 80096ea:	d323      	bcc.n	8009734 <ai_platform_network_init+0x170>
 80096ec:	b142      	cbz	r2, 8009700 <ai_platform_network_init+0x13c>
 80096ee:	46ac      	mov	ip, r5
 80096f0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80096f4:	6a25      	ldr	r5, [r4, #32]
 80096f6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80096f8:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 80096fc:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8009700:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8009702:	f8a4 e01e 	strh.w	lr, [r4, #30]
 8009706:	2600      	movs	r6, #0
 8009708:	42bb      	cmp	r3, r7
 800970a:	83a6      	strh	r6, [r4, #28]
 800970c:	d323      	bcc.n	8009756 <ai_platform_network_init+0x192>
 800970e:	b37f      	cbz	r7, 8009770 <ai_platform_network_init+0x1ac>
 8009710:	46c4      	mov	ip, r8
 8009712:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009716:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8009718:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800971a:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 800971e:	46b6      	mov	lr, r6
 8009720:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8009724:	e7bb      	b.n	800969e <ai_platform_network_init+0xda>
 8009726:	464a      	mov	r2, r9
 8009728:	46ce      	mov	lr, r9
 800972a:	464d      	mov	r5, r9
 800972c:	e7d7      	b.n	80096de <ai_platform_network_init+0x11a>
 800972e:	b30f      	cbz	r7, 8009774 <ai_platform_network_init+0x1b0>
 8009730:	2701      	movs	r7, #1
 8009732:	e7d7      	b.n	80096e4 <ai_platform_network_init+0x120>
 8009734:	2212      	movs	r2, #18
 8009736:	2116      	movs	r1, #22
 8009738:	f104 0010 	add.w	r0, r4, #16
 800973c:	f000 fb46 	bl	8009dcc <core_set_error>
 8009740:	2600      	movs	r6, #0
 8009742:	e78c      	b.n	800965e <ai_platform_network_init+0x9a>
 8009744:	f1b9 0f00 	cmp.w	r9, #0
 8009748:	d0cd      	beq.n	80096e6 <ai_platform_network_init+0x122>
 800974a:	2110      	movs	r1, #16
 800974c:	2212      	movs	r2, #18
 800974e:	1860      	adds	r0, r4, r1
 8009750:	f000 fb3c 	bl	8009dcc <core_set_error>
 8009754:	e783      	b.n	800965e <ai_platform_network_init+0x9a>
 8009756:	2213      	movs	r2, #19
 8009758:	2116      	movs	r1, #22
 800975a:	f104 0010 	add.w	r0, r4, #16
 800975e:	f000 fb35 	bl	8009dcc <core_set_error>
 8009762:	e77c      	b.n	800965e <ai_platform_network_init+0x9a>
 8009764:	2110      	movs	r1, #16
 8009766:	2211      	movs	r2, #17
 8009768:	1860      	adds	r0, r4, r1
 800976a:	f000 fb2f 	bl	8009dcc <core_set_error>
 800976e:	e776      	b.n	800965e <ai_platform_network_init+0x9a>
 8009770:	46be      	mov	lr, r7
 8009772:	e794      	b.n	800969e <ai_platform_network_init+0xda>
 8009774:	2110      	movs	r1, #16
 8009776:	2213      	movs	r2, #19
 8009778:	1860      	adds	r0, r4, r1
 800977a:	f000 fb27 	bl	8009dcc <core_set_error>
 800977e:	463e      	mov	r6, r7
 8009780:	e76d      	b.n	800965e <ai_platform_network_init+0x9a>
 8009782:	bf00      	nop
 8009784:	a1c00100 	.word	0xa1c00100
 8009788:	e0042000 	.word	0xe0042000
 800978c:	58024000 	.word	0x58024000
 8009790:	f407a5c2 	.word	0xf407a5c2
 8009794:	b5e8b5cd 	.word	0xb5e8b5cd
 8009798:	40023000 	.word	0x40023000
 800979c:	a1facade 	.word	0xa1facade

080097a0 <ai_platform_network_post_init>:
 80097a0:	b538      	push	{r3, r4, r5, lr}
 80097a2:	b1f0      	cbz	r0, 80097e2 <ai_platform_network_post_init+0x42>
 80097a4:	4b3c      	ldr	r3, [pc, #240]	; (8009898 <ai_platform_network_post_init+0xf8>)
 80097a6:	6802      	ldr	r2, [r0, #0]
 80097a8:	429a      	cmp	r2, r3
 80097aa:	4604      	mov	r4, r0
 80097ac:	d119      	bne.n	80097e2 <ai_platform_network_post_init+0x42>
 80097ae:	f7ff fb4b 	bl	8008e48 <_ai_platform_acquire_crc>
 80097b2:	4b3a      	ldr	r3, [pc, #232]	; (800989c <ai_platform_network_post_init+0xfc>)
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80097ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80097be:	d03b      	beq.n	8009838 <ai_platform_network_post_init+0x98>
 80097c0:	4a37      	ldr	r2, [pc, #220]	; (80098a0 <ai_platform_network_post_init+0x100>)
 80097c2:	2301      	movs	r3, #1
 80097c4:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80097c8:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d1fb      	bne.n	80097c8 <ai_platform_network_post_init+0x28>
 80097d0:	4b34      	ldr	r3, [pc, #208]	; (80098a4 <ai_platform_network_post_init+0x104>)
 80097d2:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 80097d6:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80097da:	4b33      	ldr	r3, [pc, #204]	; (80098a8 <ai_platform_network_post_init+0x108>)
 80097dc:	429a      	cmp	r2, r3
 80097de:	d037      	beq.n	8009850 <ai_platform_network_post_init+0xb0>
 80097e0:	e7fe      	b.n	80097e0 <ai_platform_network_post_init+0x40>
 80097e2:	f7ff fb31 	bl	8008e48 <_ai_platform_acquire_crc>
 80097e6:	4b2d      	ldr	r3, [pc, #180]	; (800989c <ai_platform_network_post_init+0xfc>)
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80097ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80097f2:	d010      	beq.n	8009816 <ai_platform_network_post_init+0x76>
 80097f4:	4a2a      	ldr	r2, [pc, #168]	; (80098a0 <ai_platform_network_post_init+0x100>)
 80097f6:	2301      	movs	r3, #1
 80097f8:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80097fc:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8009800:	2b00      	cmp	r3, #0
 8009802:	d1fb      	bne.n	80097fc <ai_platform_network_post_init+0x5c>
 8009804:	4b27      	ldr	r3, [pc, #156]	; (80098a4 <ai_platform_network_post_init+0x104>)
 8009806:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800980a:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800980e:	4b26      	ldr	r3, [pc, #152]	; (80098a8 <ai_platform_network_post_init+0x108>)
 8009810:	429a      	cmp	r2, r3
 8009812:	d00d      	beq.n	8009830 <ai_platform_network_post_init+0x90>
 8009814:	e7fe      	b.n	8009814 <ai_platform_network_post_init+0x74>
 8009816:	4a25      	ldr	r2, [pc, #148]	; (80098ac <ai_platform_network_post_init+0x10c>)
 8009818:	2301      	movs	r3, #1
 800981a:	6093      	str	r3, [r2, #8]
 800981c:	6893      	ldr	r3, [r2, #8]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d1fc      	bne.n	800981c <ai_platform_network_post_init+0x7c>
 8009822:	4b20      	ldr	r3, [pc, #128]	; (80098a4 <ai_platform_network_post_init+0x104>)
 8009824:	6013      	str	r3, [r2, #0]
 8009826:	6812      	ldr	r2, [r2, #0]
 8009828:	4b1f      	ldr	r3, [pc, #124]	; (80098a8 <ai_platform_network_post_init+0x108>)
 800982a:	429a      	cmp	r2, r3
 800982c:	d000      	beq.n	8009830 <ai_platform_network_post_init+0x90>
 800982e:	e7fe      	b.n	800982e <ai_platform_network_post_init+0x8e>
 8009830:	f7ff fb0c 	bl	8008e4c <_ai_platform_release_crc>
 8009834:	2000      	movs	r0, #0
 8009836:	bd38      	pop	{r3, r4, r5, pc}
 8009838:	4a1c      	ldr	r2, [pc, #112]	; (80098ac <ai_platform_network_post_init+0x10c>)
 800983a:	2301      	movs	r3, #1
 800983c:	6093      	str	r3, [r2, #8]
 800983e:	6893      	ldr	r3, [r2, #8]
 8009840:	2b00      	cmp	r3, #0
 8009842:	d1fc      	bne.n	800983e <ai_platform_network_post_init+0x9e>
 8009844:	4b17      	ldr	r3, [pc, #92]	; (80098a4 <ai_platform_network_post_init+0x104>)
 8009846:	6013      	str	r3, [r2, #0]
 8009848:	6812      	ldr	r2, [r2, #0]
 800984a:	4b17      	ldr	r3, [pc, #92]	; (80098a8 <ai_platform_network_post_init+0x108>)
 800984c:	429a      	cmp	r2, r3
 800984e:	d11a      	bne.n	8009886 <ai_platform_network_post_init+0xe6>
 8009850:	f7ff fafc 	bl	8008e4c <_ai_platform_release_crc>
 8009854:	68e3      	ldr	r3, [r4, #12]
 8009856:	f013 0502 	ands.w	r5, r3, #2
 800985a:	d015      	beq.n	8009888 <ai_platform_network_post_init+0xe8>
 800985c:	4620      	mov	r0, r4
 800985e:	f000 fed3 	bl	800a608 <ai_layers_post_init_all>
 8009862:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009864:	b16b      	cbz	r3, 8009882 <ai_platform_network_post_init+0xe2>
 8009866:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8009868:	e007      	b.n	800987a <ai_platform_network_post_init+0xda>
 800986a:	e9d4 320f 	ldrd	r3, r2, [r4, #60]	; 0x3c
 800986e:	4798      	blx	r3
 8009870:	692b      	ldr	r3, [r5, #16]
 8009872:	42ab      	cmp	r3, r5
 8009874:	d005      	beq.n	8009882 <ai_platform_network_post_init+0xe2>
 8009876:	b123      	cbz	r3, 8009882 <ai_platform_network_post_init+0xe2>
 8009878:	461d      	mov	r5, r3
 800987a:	4629      	mov	r1, r5
 800987c:	2000      	movs	r0, #0
 800987e:	2d00      	cmp	r5, #0
 8009880:	d1f3      	bne.n	800986a <ai_platform_network_post_init+0xca>
 8009882:	2001      	movs	r0, #1
 8009884:	bd38      	pop	{r3, r4, r5, pc}
 8009886:	e7fe      	b.n	8009886 <ai_platform_network_post_init+0xe6>
 8009888:	2210      	movs	r2, #16
 800988a:	2111      	movs	r1, #17
 800988c:	18a0      	adds	r0, r4, r2
 800988e:	f000 fa9d 	bl	8009dcc <core_set_error>
 8009892:	4628      	mov	r0, r5
 8009894:	bd38      	pop	{r3, r4, r5, pc}
 8009896:	bf00      	nop
 8009898:	a1c00100 	.word	0xa1c00100
 800989c:	e0042000 	.word	0xe0042000
 80098a0:	58024000 	.word	0x58024000
 80098a4:	f407a5c2 	.word	0xf407a5c2
 80098a8:	b5e8b5cd 	.word	0xb5e8b5cd
 80098ac:	40023000 	.word	0x40023000

080098b0 <ai_platform_network_process>:
 80098b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098b4:	460e      	mov	r6, r1
 80098b6:	b085      	sub	sp, #20
 80098b8:	4693      	mov	fp, r2
 80098ba:	4605      	mov	r5, r0
 80098bc:	b120      	cbz	r0, 80098c8 <ai_platform_network_process+0x18>
 80098be:	4bb8      	ldr	r3, [pc, #736]	; (8009ba0 <ai_platform_network_process+0x2f0>)
 80098c0:	6802      	ldr	r2, [r0, #0]
 80098c2:	429a      	cmp	r2, r3
 80098c4:	bf18      	it	ne
 80098c6:	2500      	movne	r5, #0
 80098c8:	f7ff fabe 	bl	8008e48 <_ai_platform_acquire_crc>
 80098cc:	4bb5      	ldr	r3, [pc, #724]	; (8009ba4 <ai_platform_network_process+0x2f4>)
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80098d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80098d8:	d010      	beq.n	80098fc <ai_platform_network_process+0x4c>
 80098da:	4ab3      	ldr	r2, [pc, #716]	; (8009ba8 <ai_platform_network_process+0x2f8>)
 80098dc:	2301      	movs	r3, #1
 80098de:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80098e2:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d1fb      	bne.n	80098e2 <ai_platform_network_process+0x32>
 80098ea:	4bb0      	ldr	r3, [pc, #704]	; (8009bac <ai_platform_network_process+0x2fc>)
 80098ec:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 80098f0:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80098f4:	4bae      	ldr	r3, [pc, #696]	; (8009bb0 <ai_platform_network_process+0x300>)
 80098f6:	429a      	cmp	r2, r3
 80098f8:	d00d      	beq.n	8009916 <ai_platform_network_process+0x66>
 80098fa:	e7fe      	b.n	80098fa <ai_platform_network_process+0x4a>
 80098fc:	4aad      	ldr	r2, [pc, #692]	; (8009bb4 <ai_platform_network_process+0x304>)
 80098fe:	2301      	movs	r3, #1
 8009900:	6093      	str	r3, [r2, #8]
 8009902:	6893      	ldr	r3, [r2, #8]
 8009904:	2b00      	cmp	r3, #0
 8009906:	d1fc      	bne.n	8009902 <ai_platform_network_process+0x52>
 8009908:	4ba8      	ldr	r3, [pc, #672]	; (8009bac <ai_platform_network_process+0x2fc>)
 800990a:	6013      	str	r3, [r2, #0]
 800990c:	6812      	ldr	r2, [r2, #0]
 800990e:	4ba8      	ldr	r3, [pc, #672]	; (8009bb0 <ai_platform_network_process+0x300>)
 8009910:	429a      	cmp	r2, r3
 8009912:	f040 812c 	bne.w	8009b6e <ai_platform_network_process+0x2be>
 8009916:	f7ff fa99 	bl	8008e4c <_ai_platform_release_crc>
 800991a:	2d00      	cmp	r5, #0
 800991c:	f000 8154 	beq.w	8009bc8 <ai_platform_network_process+0x318>
 8009920:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
 8009922:	2b00      	cmp	r3, #0
 8009924:	f000 8124 	beq.w	8009b70 <ai_platform_network_process+0x2c0>
 8009928:	68eb      	ldr	r3, [r5, #12]
 800992a:	f8d5 a030 	ldr.w	sl, [r5, #48]	; 0x30
 800992e:	f003 0303 	and.w	r3, r3, #3
 8009932:	2700      	movs	r7, #0
 8009934:	2b03      	cmp	r3, #3
 8009936:	616f      	str	r7, [r5, #20]
 8009938:	f040 813e 	bne.w	8009bb8 <ai_platform_network_process+0x308>
 800993c:	2e00      	cmp	r6, #0
 800993e:	f000 811d 	beq.w	8009b7c <ai_platform_network_process+0x2cc>
 8009942:	f1ba 0f00 	cmp.w	sl, #0
 8009946:	f000 8119 	beq.w	8009b7c <ai_platform_network_process+0x2cc>
 800994a:	f8ba 3000 	ldrh.w	r3, [sl]
 800994e:	2b00      	cmp	r3, #0
 8009950:	f000 8114 	beq.w	8009b7c <ai_platform_network_process+0x2cc>
 8009954:	69b3      	ldr	r3, [r6, #24]
 8009956:	f8cd b00c 	str.w	fp, [sp, #12]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	e9cd 3501 	strd	r3, r5, [sp, #4]
 8009960:	f8da 3004 	ldr.w	r3, [sl, #4]
 8009964:	2b00      	cmp	r3, #0
 8009966:	d072      	beq.n	8009a4e <ai_platform_network_process+0x19e>
 8009968:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 800996c:	2c00      	cmp	r4, #0
 800996e:	d06e      	beq.n	8009a4e <ai_platform_network_process+0x19e>
 8009970:	f8da 3008 	ldr.w	r3, [sl, #8]
 8009974:	f8d3 9000 	ldr.w	r9, [r3]
 8009978:	eb19 1807 	adds.w	r8, r9, r7, lsl #4
 800997c:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 8009980:	f000 81e0 	beq.w	8009d44 <ai_platform_network_process+0x494>
 8009984:	69a3      	ldr	r3, [r4, #24]
 8009986:	2101      	movs	r1, #1
 8009988:	4630      	mov	r0, r6
 800998a:	685d      	ldr	r5, [r3, #4]
 800998c:	f7ff fa0e 	bl	8008dac <ai_buffer_get_size>
 8009990:	4285      	cmp	r5, r0
 8009992:	f0c0 811b 	bcc.w	8009bcc <ai_platform_network_process+0x31c>
 8009996:	68e0      	ldr	r0, [r4, #12]
 8009998:	69b1      	ldr	r1, [r6, #24]
 800999a:	68c2      	ldr	r2, [r0, #12]
 800999c:	68cb      	ldr	r3, [r1, #12]
 800999e:	429a      	cmp	r2, r3
 80099a0:	f040 8114 	bne.w	8009bcc <ai_platform_network_process+0x31c>
 80099a4:	6882      	ldr	r2, [r0, #8]
 80099a6:	688b      	ldr	r3, [r1, #8]
 80099a8:	429a      	cmp	r2, r3
 80099aa:	f040 810f 	bne.w	8009bcc <ai_platform_network_process+0x31c>
 80099ae:	6842      	ldr	r2, [r0, #4]
 80099b0:	684b      	ldr	r3, [r1, #4]
 80099b2:	429a      	cmp	r2, r3
 80099b4:	f040 810a 	bne.w	8009bcc <ai_platform_network_process+0x31c>
 80099b8:	69a3      	ldr	r3, [r4, #24]
 80099ba:	e9d3 0100 	ldrd	r0, r1, [r3]
 80099be:	f001 f857 	bl	800aa70 <ai_array_get_data_byte_size>
 80099c2:	4605      	mov	r5, r0
 80099c4:	4620      	mov	r0, r4
 80099c6:	f000 ffa7 	bl	800a918 <get_tensor_byte_size>
 80099ca:	4285      	cmp	r5, r0
 80099cc:	f0c0 80fe 	bcc.w	8009bcc <ai_platform_network_process+0x31c>
 80099d0:	69a3      	ldr	r3, [r4, #24]
 80099d2:	6818      	ldr	r0, [r3, #0]
 80099d4:	f000 ffb8 	bl	800a948 <ai_array_to_buffer_fmt>
 80099d8:	6833      	ldr	r3, [r6, #0]
 80099da:	4058      	eors	r0, r3
 80099dc:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 80099e0:	f040 81bb 	bne.w	8009d5a <ai_platform_network_process+0x4aa>
 80099e4:	6873      	ldr	r3, [r6, #4]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	f000 81ae 	beq.w	8009d48 <ai_platform_network_process+0x498>
 80099ec:	69b3      	ldr	r3, [r6, #24]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	f000 819e 	beq.w	8009d32 <ai_platform_network_process+0x482>
 80099f6:	9a01      	ldr	r2, [sp, #4]
 80099f8:	429a      	cmp	r2, r3
 80099fa:	bf38      	it	cc
 80099fc:	461a      	movcc	r2, r3
 80099fe:	4620      	mov	r0, r4
 8009a00:	9201      	str	r2, [sp, #4]
 8009a02:	f000 ff89 	bl	800a918 <get_tensor_byte_size>
 8009a06:	f8c8 0008 	str.w	r0, [r8, #8]
 8009a0a:	69b3      	ldr	r3, [r6, #24]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	fb00 f303 	mul.w	r3, r0, r3
 8009a12:	f8c8 300c 	str.w	r3, [r8, #12]
 8009a16:	6871      	ldr	r1, [r6, #4]
 8009a18:	f8c8 1004 	str.w	r1, [r8, #4]
 8009a1c:	440b      	add	r3, r1
 8009a1e:	f849 300b 	str.w	r3, [r9, fp]
 8009a22:	69a0      	ldr	r0, [r4, #24]
 8009a24:	6803      	ldr	r3, [r0, #0]
 8009a26:	009a      	lsls	r2, r3, #2
 8009a28:	f107 0701 	add.w	r7, r7, #1
 8009a2c:	f106 061c 	add.w	r6, r6, #28
 8009a30:	f100 80af 	bmi.w	8009b92 <ai_platform_network_process+0x2e2>
 8009a34:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8009a38:	1a9b      	subs	r3, r3, r2
 8009a3a:	4419      	add	r1, r3
 8009a3c:	6081      	str	r1, [r0, #8]
 8009a3e:	69a3      	ldr	r3, [r4, #24]
 8009a40:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8009a44:	60da      	str	r2, [r3, #12]
 8009a46:	f8ba 3000 	ldrh.w	r3, [sl]
 8009a4a:	42bb      	cmp	r3, r7
 8009a4c:	d888      	bhi.n	8009960 <ai_platform_network_process+0xb0>
 8009a4e:	e9dd 5b02 	ldrd	r5, fp, [sp, #8]
 8009a52:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
 8009a54:	f1bb 0f00 	cmp.w	fp, #0
 8009a58:	f000 8188 	beq.w	8009d6c <ai_platform_network_process+0x4bc>
 8009a5c:	2a01      	cmp	r2, #1
 8009a5e:	f240 8160 	bls.w	8009d22 <ai_platform_network_process+0x472>
 8009a62:	f8d5 9030 	ldr.w	r9, [r5, #48]	; 0x30
 8009a66:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	f000 8159 	beq.w	8009d22 <ai_platform_network_process+0x472>
 8009a70:	465e      	mov	r6, fp
 8009a72:	2700      	movs	r7, #0
 8009a74:	462c      	mov	r4, r5
 8009a76:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	f000 80b4 	beq.w	8009be8 <ai_platform_network_process+0x338>
 8009a80:	f853 5027 	ldr.w	r5, [r3, r7, lsl #2]
 8009a84:	2d00      	cmp	r5, #0
 8009a86:	f000 80af 	beq.w	8009be8 <ai_platform_network_process+0x338>
 8009a8a:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8009a8e:	f8d3 8000 	ldr.w	r8, [r3]
 8009a92:	eb18 1a07 	adds.w	sl, r8, r7, lsl #4
 8009a96:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 8009a9a:	f000 8173 	beq.w	8009d84 <ai_platform_network_process+0x4d4>
 8009a9e:	69ab      	ldr	r3, [r5, #24]
 8009aa0:	2101      	movs	r1, #1
 8009aa2:	685b      	ldr	r3, [r3, #4]
 8009aa4:	9302      	str	r3, [sp, #8]
 8009aa6:	4630      	mov	r0, r6
 8009aa8:	f7ff f980 	bl	8008dac <ai_buffer_get_size>
 8009aac:	9b02      	ldr	r3, [sp, #8]
 8009aae:	4283      	cmp	r3, r0
 8009ab0:	f0c0 8136 	bcc.w	8009d20 <ai_platform_network_process+0x470>
 8009ab4:	68e8      	ldr	r0, [r5, #12]
 8009ab6:	69b1      	ldr	r1, [r6, #24]
 8009ab8:	68c2      	ldr	r2, [r0, #12]
 8009aba:	68cb      	ldr	r3, [r1, #12]
 8009abc:	429a      	cmp	r2, r3
 8009abe:	f040 812f 	bne.w	8009d20 <ai_platform_network_process+0x470>
 8009ac2:	6882      	ldr	r2, [r0, #8]
 8009ac4:	688b      	ldr	r3, [r1, #8]
 8009ac6:	429a      	cmp	r2, r3
 8009ac8:	f040 812a 	bne.w	8009d20 <ai_platform_network_process+0x470>
 8009acc:	6842      	ldr	r2, [r0, #4]
 8009ace:	684b      	ldr	r3, [r1, #4]
 8009ad0:	429a      	cmp	r2, r3
 8009ad2:	f040 8125 	bne.w	8009d20 <ai_platform_network_process+0x470>
 8009ad6:	69ab      	ldr	r3, [r5, #24]
 8009ad8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009adc:	f000 ffc8 	bl	800aa70 <ai_array_get_data_byte_size>
 8009ae0:	9002      	str	r0, [sp, #8]
 8009ae2:	4628      	mov	r0, r5
 8009ae4:	f000 ff18 	bl	800a918 <get_tensor_byte_size>
 8009ae8:	9b02      	ldr	r3, [sp, #8]
 8009aea:	4283      	cmp	r3, r0
 8009aec:	f0c0 8118 	bcc.w	8009d20 <ai_platform_network_process+0x470>
 8009af0:	69ab      	ldr	r3, [r5, #24]
 8009af2:	6818      	ldr	r0, [r3, #0]
 8009af4:	f000 ff28 	bl	800a948 <ai_array_to_buffer_fmt>
 8009af8:	6833      	ldr	r3, [r6, #0]
 8009afa:	4058      	eors	r0, r3
 8009afc:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 8009b00:	f040 8138 	bne.w	8009d74 <ai_platform_network_process+0x4c4>
 8009b04:	6873      	ldr	r3, [r6, #4]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	f000 814f 	beq.w	8009daa <ai_platform_network_process+0x4fa>
 8009b0c:	69b3      	ldr	r3, [r6, #24]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	f000 8141 	beq.w	8009d98 <ai_platform_network_process+0x4e8>
 8009b16:	9a01      	ldr	r2, [sp, #4]
 8009b18:	429a      	cmp	r2, r3
 8009b1a:	bf38      	it	cc
 8009b1c:	461a      	movcc	r2, r3
 8009b1e:	4628      	mov	r0, r5
 8009b20:	9201      	str	r2, [sp, #4]
 8009b22:	f000 fef9 	bl	800a918 <get_tensor_byte_size>
 8009b26:	f8ca 0008 	str.w	r0, [sl, #8]
 8009b2a:	69b3      	ldr	r3, [r6, #24]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	fb00 f303 	mul.w	r3, r0, r3
 8009b32:	f8ca 300c 	str.w	r3, [sl, #12]
 8009b36:	6871      	ldr	r1, [r6, #4]
 8009b38:	f8ca 1004 	str.w	r1, [sl, #4]
 8009b3c:	440b      	add	r3, r1
 8009b3e:	f848 300b 	str.w	r3, [r8, fp]
 8009b42:	69a8      	ldr	r0, [r5, #24]
 8009b44:	6803      	ldr	r3, [r0, #0]
 8009b46:	009b      	lsls	r3, r3, #2
 8009b48:	f107 0701 	add.w	r7, r7, #1
 8009b4c:	f106 061c 	add.w	r6, r6, #28
 8009b50:	d445      	bmi.n	8009bde <ai_platform_network_process+0x32e>
 8009b52:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8009b56:	1a9b      	subs	r3, r3, r2
 8009b58:	4419      	add	r1, r3
 8009b5a:	6081      	str	r1, [r0, #8]
 8009b5c:	69ab      	ldr	r3, [r5, #24]
 8009b5e:	f8da 2004 	ldr.w	r2, [sl, #4]
 8009b62:	60da      	str	r2, [r3, #12]
 8009b64:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8009b68:	429f      	cmp	r7, r3
 8009b6a:	d384      	bcc.n	8009a76 <ai_platform_network_process+0x1c6>
 8009b6c:	e03c      	b.n	8009be8 <ai_platform_network_process+0x338>
 8009b6e:	e7fe      	b.n	8009b6e <ai_platform_network_process+0x2be>
 8009b70:	68ea      	ldr	r2, [r5, #12]
 8009b72:	616b      	str	r3, [r5, #20]
 8009b74:	f002 0203 	and.w	r2, r2, #3
 8009b78:	2a03      	cmp	r2, #3
 8009b7a:	d11d      	bne.n	8009bb8 <ai_platform_network_process+0x308>
 8009b7c:	2217      	movs	r2, #23
 8009b7e:	2112      	movs	r1, #18
 8009b80:	f105 0010 	add.w	r0, r5, #16
 8009b84:	f000 f922 	bl	8009dcc <core_set_error>
 8009b88:	2400      	movs	r4, #0
 8009b8a:	4620      	mov	r0, r4
 8009b8c:	b005      	add	sp, #20
 8009b8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b92:	f8ba 3000 	ldrh.w	r3, [sl]
 8009b96:	429f      	cmp	r7, r3
 8009b98:	f4ff aee2 	bcc.w	8009960 <ai_platform_network_process+0xb0>
 8009b9c:	e757      	b.n	8009a4e <ai_platform_network_process+0x19e>
 8009b9e:	bf00      	nop
 8009ba0:	a1c00100 	.word	0xa1c00100
 8009ba4:	e0042000 	.word	0xe0042000
 8009ba8:	58024000 	.word	0x58024000
 8009bac:	f407a5c2 	.word	0xf407a5c2
 8009bb0:	b5e8b5cd 	.word	0xb5e8b5cd
 8009bb4:	40023000 	.word	0x40023000
 8009bb8:	2230      	movs	r2, #48	; 0x30
 8009bba:	2111      	movs	r1, #17
 8009bbc:	f105 0010 	add.w	r0, r5, #16
 8009bc0:	f000 f904 	bl	8009dcc <core_set_error>
 8009bc4:	2400      	movs	r4, #0
 8009bc6:	e7e0      	b.n	8009b8a <ai_platform_network_process+0x2da>
 8009bc8:	462c      	mov	r4, r5
 8009bca:	e7de      	b.n	8009b8a <ai_platform_network_process+0x2da>
 8009bcc:	9d02      	ldr	r5, [sp, #8]
 8009bce:	2218      	movs	r2, #24
 8009bd0:	2112      	movs	r1, #18
 8009bd2:	f105 0010 	add.w	r0, r5, #16
 8009bd6:	f000 f8f9 	bl	8009dcc <core_set_error>
 8009bda:	2400      	movs	r4, #0
 8009bdc:	e7d5      	b.n	8009b8a <ai_platform_network_process+0x2da>
 8009bde:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8009be2:	429f      	cmp	r7, r3
 8009be4:	f4ff af47 	bcc.w	8009a76 <ai_platform_network_process+0x1c6>
 8009be8:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8009bec:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 8009bee:	82a3      	strh	r3, [r4, #20]
 8009bf0:	4625      	mov	r5, r4
 8009bf2:	2a00      	cmp	r2, #0
 8009bf4:	f040 808e 	bne.w	8009d14 <ai_platform_network_process+0x464>
 8009bf8:	4616      	mov	r6, r2
 8009bfa:	4617      	mov	r7, r2
 8009bfc:	8aec      	ldrh	r4, [r5, #22]
 8009bfe:	429c      	cmp	r4, r3
 8009c00:	bf38      	it	cc
 8009c02:	46ab      	movcc	fp, r5
 8009c04:	d2c1      	bcs.n	8009b8a <ai_platform_network_process+0x2da>
 8009c06:	2e00      	cmp	r6, #0
 8009c08:	d030      	beq.n	8009c6c <ai_platform_network_process+0x3bc>
 8009c0a:	f04f 0800 	mov.w	r8, #0
 8009c0e:	e014      	b.n	8009c3a <ai_platform_network_process+0x38a>
 8009c10:	6882      	ldr	r2, [r0, #8]
 8009c12:	68c5      	ldr	r5, [r0, #12]
 8009c14:	6863      	ldr	r3, [r4, #4]
 8009c16:	1b52      	subs	r2, r2, r5
 8009c18:	4413      	add	r3, r2
 8009c1a:	6083      	str	r3, [r0, #8]
 8009c1c:	698b      	ldr	r3, [r1, #24]
 8009c1e:	6862      	ldr	r2, [r4, #4]
 8009c20:	60da      	str	r2, [r3, #12]
 8009c22:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 8009c26:	f859 200a 	ldr.w	r2, [r9, sl]
 8009c2a:	440b      	add	r3, r1
 8009c2c:	4293      	cmp	r3, r2
 8009c2e:	bf24      	itt	cs
 8009c30:	68e3      	ldrcs	r3, [r4, #12]
 8009c32:	1ad3      	subcs	r3, r2, r3
 8009c34:	6063      	str	r3, [r4, #4]
 8009c36:	f108 0801 	add.w	r8, r8, #1
 8009c3a:	8833      	ldrh	r3, [r6, #0]
 8009c3c:	4543      	cmp	r3, r8
 8009c3e:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 8009c42:	d913      	bls.n	8009c6c <ai_platform_network_process+0x3bc>
 8009c44:	6873      	ldr	r3, [r6, #4]
 8009c46:	b18b      	cbz	r3, 8009c6c <ai_platform_network_process+0x3bc>
 8009c48:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
 8009c4c:	b171      	cbz	r1, 8009c6c <ai_platform_network_process+0x3bc>
 8009c4e:	6988      	ldr	r0, [r1, #24]
 8009c50:	68b2      	ldr	r2, [r6, #8]
 8009c52:	6803      	ldr	r3, [r0, #0]
 8009c54:	f8d2 9000 	ldr.w	r9, [r2]
 8009c58:	009d      	lsls	r5, r3, #2
 8009c5a:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 8009c5e:	d5d7      	bpl.n	8009c10 <ai_platform_network_process+0x360>
 8009c60:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
 8009c64:	6880      	ldr	r0, [r0, #8]
 8009c66:	f000 ff47 	bl	800aaf8 <memcpy>
 8009c6a:	e7da      	b.n	8009c22 <ai_platform_network_process+0x372>
 8009c6c:	4658      	mov	r0, fp
 8009c6e:	f000 fcdf 	bl	800a630 <ai_layers_forward_all>
 8009c72:	2f00      	cmp	r7, #0
 8009c74:	d03f      	beq.n	8009cf6 <ai_platform_network_process+0x446>
 8009c76:	2400      	movs	r4, #0
 8009c78:	e016      	b.n	8009ca8 <ai_platform_network_process+0x3f8>
 8009c7a:	e9d8 3201 	ldrd	r3, r2, [r8, #4]
 8009c7e:	f859 100a 	ldr.w	r1, [r9, sl]
 8009c82:	4413      	add	r3, r2
 8009c84:	428b      	cmp	r3, r1
 8009c86:	bf24      	itt	cs
 8009c88:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 8009c8c:	1acb      	subcs	r3, r1, r3
 8009c8e:	f8c8 3004 	str.w	r3, [r8, #4]
 8009c92:	6981      	ldr	r1, [r0, #24]
 8009c94:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
 8009c98:	1b52      	subs	r2, r2, r5
 8009c9a:	4413      	add	r3, r2
 8009c9c:	608b      	str	r3, [r1, #8]
 8009c9e:	6983      	ldr	r3, [r0, #24]
 8009ca0:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8009ca4:	60da      	str	r2, [r3, #12]
 8009ca6:	3401      	adds	r4, #1
 8009ca8:	883b      	ldrh	r3, [r7, #0]
 8009caa:	42a3      	cmp	r3, r4
 8009cac:	d923      	bls.n	8009cf6 <ai_platform_network_process+0x446>
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	b30b      	cbz	r3, 8009cf6 <ai_platform_network_process+0x446>
 8009cb2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8009cb6:	b1f0      	cbz	r0, 8009cf6 <ai_platform_network_process+0x446>
 8009cb8:	68ba      	ldr	r2, [r7, #8]
 8009cba:	6983      	ldr	r3, [r0, #24]
 8009cbc:	f8d2 9000 	ldr.w	r9, [r2]
 8009cc0:	681a      	ldr	r2, [r3, #0]
 8009cc2:	0092      	lsls	r2, r2, #2
 8009cc4:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 8009cc8:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 8009ccc:	d5d5      	bpl.n	8009c7a <ai_platform_network_process+0x3ca>
 8009cce:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8009cd2:	6899      	ldr	r1, [r3, #8]
 8009cd4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009cd8:	f000 ff0e 	bl	800aaf8 <memcpy>
 8009cdc:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 8009ce0:	f859 200a 	ldr.w	r2, [r9, sl]
 8009ce4:	440b      	add	r3, r1
 8009ce6:	4293      	cmp	r3, r2
 8009ce8:	bf24      	itt	cs
 8009cea:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 8009cee:	1ad3      	subcs	r3, r2, r3
 8009cf0:	f8c8 3004 	str.w	r3, [r8, #4]
 8009cf4:	e7d7      	b.n	8009ca6 <ai_platform_network_process+0x3f6>
 8009cf6:	f8bb 4016 	ldrh.w	r4, [fp, #22]
 8009cfa:	f8bb 3014 	ldrh.w	r3, [fp, #20]
 8009cfe:	3401      	adds	r4, #1
 8009d00:	b2a4      	uxth	r4, r4
 8009d02:	42a3      	cmp	r3, r4
 8009d04:	f8ab 4016 	strh.w	r4, [fp, #22]
 8009d08:	f63f af7d 	bhi.w	8009c06 <ai_platform_network_process+0x356>
 8009d0c:	4620      	mov	r0, r4
 8009d0e:	b005      	add	sp, #20
 8009d10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d14:	2a01      	cmp	r2, #1
 8009d16:	6b2e      	ldr	r6, [r5, #48]	; 0x30
 8009d18:	d03c      	beq.n	8009d94 <ai_platform_network_process+0x4e4>
 8009d1a:	f106 070c 	add.w	r7, r6, #12
 8009d1e:	e76d      	b.n	8009bfc <ai_platform_network_process+0x34c>
 8009d20:	4625      	mov	r5, r4
 8009d22:	2218      	movs	r2, #24
 8009d24:	2113      	movs	r1, #19
 8009d26:	f105 0010 	add.w	r0, r5, #16
 8009d2a:	f000 f84f 	bl	8009dcc <core_set_error>
 8009d2e:	2400      	movs	r4, #0
 8009d30:	e72b      	b.n	8009b8a <ai_platform_network_process+0x2da>
 8009d32:	9d02      	ldr	r5, [sp, #8]
 8009d34:	4604      	mov	r4, r0
 8009d36:	2221      	movs	r2, #33	; 0x21
 8009d38:	2112      	movs	r1, #18
 8009d3a:	f105 0010 	add.w	r0, r5, #16
 8009d3e:	f000 f845 	bl	8009dcc <core_set_error>
 8009d42:	e722      	b.n	8009b8a <ai_platform_network_process+0x2da>
 8009d44:	9d02      	ldr	r5, [sp, #8]
 8009d46:	e719      	b.n	8009b7c <ai_platform_network_process+0x2cc>
 8009d48:	9d02      	ldr	r5, [sp, #8]
 8009d4a:	4604      	mov	r4, r0
 8009d4c:	2217      	movs	r2, #23
 8009d4e:	2112      	movs	r1, #18
 8009d50:	f105 0010 	add.w	r0, r5, #16
 8009d54:	f000 f83a 	bl	8009dcc <core_set_error>
 8009d58:	e717      	b.n	8009b8a <ai_platform_network_process+0x2da>
 8009d5a:	9d02      	ldr	r5, [sp, #8]
 8009d5c:	2219      	movs	r2, #25
 8009d5e:	2112      	movs	r1, #18
 8009d60:	f105 0010 	add.w	r0, r5, #16
 8009d64:	f000 f832 	bl	8009dcc <core_set_error>
 8009d68:	2400      	movs	r4, #0
 8009d6a:	e70e      	b.n	8009b8a <ai_platform_network_process+0x2da>
 8009d6c:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8009d70:	82ab      	strh	r3, [r5, #20]
 8009d72:	e73e      	b.n	8009bf2 <ai_platform_network_process+0x342>
 8009d74:	f104 0010 	add.w	r0, r4, #16
 8009d78:	2219      	movs	r2, #25
 8009d7a:	2113      	movs	r1, #19
 8009d7c:	f000 f826 	bl	8009dcc <core_set_error>
 8009d80:	2400      	movs	r4, #0
 8009d82:	e702      	b.n	8009b8a <ai_platform_network_process+0x2da>
 8009d84:	f104 0010 	add.w	r0, r4, #16
 8009d88:	2217      	movs	r2, #23
 8009d8a:	2113      	movs	r1, #19
 8009d8c:	f000 f81e 	bl	8009dcc <core_set_error>
 8009d90:	4654      	mov	r4, sl
 8009d92:	e6fa      	b.n	8009b8a <ai_platform_network_process+0x2da>
 8009d94:	2700      	movs	r7, #0
 8009d96:	e731      	b.n	8009bfc <ai_platform_network_process+0x34c>
 8009d98:	4625      	mov	r5, r4
 8009d9a:	2221      	movs	r2, #33	; 0x21
 8009d9c:	4604      	mov	r4, r0
 8009d9e:	2113      	movs	r1, #19
 8009da0:	f105 0010 	add.w	r0, r5, #16
 8009da4:	f000 f812 	bl	8009dcc <core_set_error>
 8009da8:	e6ef      	b.n	8009b8a <ai_platform_network_process+0x2da>
 8009daa:	4625      	mov	r5, r4
 8009dac:	2217      	movs	r2, #23
 8009dae:	4604      	mov	r4, r0
 8009db0:	2113      	movs	r1, #19
 8009db2:	f105 0010 	add.w	r0, r5, #16
 8009db6:	f000 f809 	bl	8009dcc <core_set_error>
 8009dba:	e6e6      	b.n	8009b8a <ai_platform_network_process+0x2da>

08009dbc <core_init>:
 8009dbc:	2001      	movs	r0, #1
 8009dbe:	4770      	bx	lr

08009dc0 <core_get_error>:
 8009dc0:	4603      	mov	r3, r0
 8009dc2:	2200      	movs	r2, #0
 8009dc4:	6800      	ldr	r0, [r0, #0]
 8009dc6:	601a      	str	r2, [r3, #0]
 8009dc8:	4770      	bx	lr
 8009dca:	bf00      	nop

08009dcc <core_set_error>:
 8009dcc:	4603      	mov	r3, r0
 8009dce:	7800      	ldrb	r0, [r0, #0]
 8009dd0:	b108      	cbz	r0, 8009dd6 <core_set_error+0xa>
 8009dd2:	2000      	movs	r0, #0
 8009dd4:	4770      	bx	lr
 8009dd6:	7019      	strb	r1, [r3, #0]
 8009dd8:	6819      	ldr	r1, [r3, #0]
 8009dda:	f362 211f 	bfi	r1, r2, #8, #24
 8009dde:	2001      	movs	r0, #1
 8009de0:	6019      	str	r1, [r3, #0]
 8009de2:	4770      	bx	lr

08009de4 <forward_dense>:
 8009de4:	6983      	ldr	r3, [r0, #24]
 8009de6:	881a      	ldrh	r2, [r3, #0]
 8009de8:	2a00      	cmp	r2, #0
 8009dea:	f000 8181 	beq.w	800a0f0 <forward_dense+0x30c>
 8009dee:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009df2:	ed2d 8b02 	vpush	{d8}
 8009df6:	f8d3 c004 	ldr.w	ip, [r3, #4]
 8009dfa:	f8dc 5004 	ldr.w	r5, [ip, #4]
 8009dfe:	b095      	sub	sp, #84	; 0x54
 8009e00:	b105      	cbz	r5, 8009e04 <forward_dense+0x20>
 8009e02:	682d      	ldr	r5, [r5, #0]
 8009e04:	2a01      	cmp	r2, #1
 8009e06:	f000 828f 	beq.w	800a328 <forward_dense+0x544>
 8009e0a:	f8dc 6010 	ldr.w	r6, [ip, #16]
 8009e0e:	b106      	cbz	r6, 8009e12 <forward_dense+0x2e>
 8009e10:	6836      	ldr	r6, [r6, #0]
 8009e12:	2a02      	cmp	r2, #2
 8009e14:	f000 816e 	beq.w	800a0f4 <forward_dense+0x310>
 8009e18:	f8dc 301c 	ldr.w	r3, [ip, #28]
 8009e1c:	930b      	str	r3, [sp, #44]	; 0x2c
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	f000 8274 	beq.w	800a30c <forward_dense+0x528>
 8009e24:	4619      	mov	r1, r3
 8009e26:	f8bc 3018 	ldrh.w	r3, [ip, #24]
 8009e2a:	6809      	ldr	r1, [r1, #0]
 8009e2c:	910d      	str	r1, [sp, #52]	; 0x34
 8009e2e:	2b01      	cmp	r3, #1
 8009e30:	f240 826e 	bls.w	800a310 <forward_dense+0x52c>
 8009e34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009e36:	685b      	ldr	r3, [r3, #4]
 8009e38:	930b      	str	r3, [sp, #44]	; 0x2c
 8009e3a:	460b      	mov	r3, r1
 8009e3c:	68e8      	ldr	r0, [r5, #12]
 8009e3e:	68f7      	ldr	r7, [r6, #12]
 8009e40:	6840      	ldr	r0, [r0, #4]
 8009e42:	6999      	ldr	r1, [r3, #24]
 8009e44:	9013      	str	r0, [sp, #76]	; 0x4c
 8009e46:	6878      	ldr	r0, [r7, #4]
 8009e48:	680b      	ldr	r3, [r1, #0]
 8009e4a:	9012      	str	r0, [sp, #72]	; 0x48
 8009e4c:	e9d7 4702 	ldrd	r4, r7, [r7, #8]
 8009e50:	f3c3 1ec6 	ubfx	lr, r3, #7, #7
 8009e54:	fb00 f404 	mul.w	r4, r0, r4
 8009e58:	f3c3 5041 	ubfx	r0, r3, #21, #2
 8009e5c:	fa4e f000 	asr.w	r0, lr, r0
 8009e60:	2a03      	cmp	r2, #3
 8009e62:	9010      	str	r0, [sp, #64]	; 0x40
 8009e64:	f000 825d 	beq.w	800a322 <forward_dense+0x53e>
 8009e68:	f8dc 2028 	ldr.w	r2, [ip, #40]	; 0x28
 8009e6c:	f3c3 4343 	ubfx	r3, r3, #17, #4
 8009e70:	2a00      	cmp	r2, #0
 8009e72:	f000 8246 	beq.w	800a302 <forward_dense+0x51e>
 8009e76:	6812      	ldr	r2, [r2, #0]
 8009e78:	2a00      	cmp	r2, #0
 8009e7a:	f000 8242 	beq.w	800a302 <forward_dense+0x51e>
 8009e7e:	2b04      	cmp	r3, #4
 8009e80:	f8d2 9018 	ldr.w	r9, [r2, #24]
 8009e84:	f000 822c 	beq.w	800a2e0 <forward_dense+0x4fc>
 8009e88:	2b08      	cmp	r3, #8
 8009e8a:	f000 8229 	beq.w	800a2e0 <forward_dense+0x4fc>
 8009e8e:	f04f 0b00 	mov.w	fp, #0
 8009e92:	69b2      	ldr	r2, [r6, #24]
 8009e94:	69ab      	ldr	r3, [r5, #24]
 8009e96:	6891      	ldr	r1, [r2, #8]
 8009e98:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009e9a:	689b      	ldr	r3, [r3, #8]
 8009e9c:	6952      	ldr	r2, [r2, #20]
 8009e9e:	9106      	str	r1, [sp, #24]
 8009ea0:	fb07 f404 	mul.w	r4, r7, r4
 8009ea4:	f8d2 9004 	ldr.w	r9, [r2, #4]
 8009ea8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009eaa:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8009eae:	4281      	cmp	r1, r0
 8009eb0:	ea4f 0482 	mov.w	r4, r2, lsl #2
 8009eb4:	900e      	str	r0, [sp, #56]	; 0x38
 8009eb6:	940c      	str	r4, [sp, #48]	; 0x30
 8009eb8:	eb01 0882 	add.w	r8, r1, r2, lsl #2
 8009ebc:	f080 8113 	bcs.w	800a0e6 <forward_dense+0x302>
 8009ec0:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009ec2:	ed9f 8a93 	vldr	s16, [pc, #588]	; 800a110 <forward_dense+0x32c>
 8009ec6:	f021 0201 	bic.w	r2, r1, #1
 8009eca:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8009ece:	9204      	str	r2, [sp, #16]
 8009ed0:	f001 0201 	and.w	r2, r1, #1
 8009ed4:	08c8      	lsrs	r0, r1, #3
 8009ed6:	9208      	str	r2, [sp, #32]
 8009ed8:	008a      	lsls	r2, r1, #2
 8009eda:	f001 0a07 	and.w	sl, r1, #7
 8009ede:	920f      	str	r2, [sp, #60]	; 0x3c
 8009ee0:	eb03 1240 	add.w	r2, r3, r0, lsl #5
 8009ee4:	3320      	adds	r3, #32
 8009ee6:	465c      	mov	r4, fp
 8009ee8:	9007      	str	r0, [sp, #28]
 8009eea:	46cb      	mov	fp, r9
 8009eec:	9205      	str	r2, [sp, #20]
 8009eee:	9302      	str	r3, [sp, #8]
 8009ef0:	46c1      	mov	r9, r8
 8009ef2:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 8009ef6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009ef8:	699b      	ldr	r3, [r3, #24]
 8009efa:	689a      	ldr	r2, [r3, #8]
 8009efc:	9b02      	ldr	r3, [sp, #8]
 8009efe:	3b20      	subs	r3, #32
 8009f00:	930a      	str	r3, [sp, #40]	; 0x28
 8009f02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f04:	b10b      	cbz	r3, 8009f0a <forward_dense+0x126>
 8009f06:	699b      	ldr	r3, [r3, #24]
 8009f08:	689b      	ldr	r3, [r3, #8]
 8009f0a:	2c00      	cmp	r4, #0
 8009f0c:	f000 81da 	beq.w	800a2c4 <forward_dense+0x4e0>
 8009f10:	9910      	ldr	r1, [sp, #64]	; 0x40
 8009f12:	2904      	cmp	r1, #4
 8009f14:	9906      	ldr	r1, [sp, #24]
 8009f16:	f000 80fd 	beq.w	800a114 <forward_dense+0x330>
 8009f1a:	4549      	cmp	r1, r9
 8009f1c:	f080 80d2 	bcs.w	800a0c4 <forward_dense+0x2e0>
 8009f20:	460f      	mov	r7, r1
 8009f22:	9907      	ldr	r1, [sp, #28]
 8009f24:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009f28:	f8dd a014 	ldr.w	sl, [sp, #20]
 8009f2c:	1c4e      	adds	r6, r1, #1
 8009f2e:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8009f32:	4694      	mov	ip, r2
 8009f34:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009f36:	468e      	mov	lr, r1
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	f000 80de 	beq.w	800a0fa <forward_dense+0x316>
 8009f3e:	ecf3 2a01 	vldmia	r3!, {s5}
 8009f42:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800a110 <forward_dense+0x32c>
 8009f46:	f1be 0f00 	cmp.w	lr, #0
 8009f4a:	f000 80de 	beq.w	800a10a <forward_dense+0x326>
 8009f4e:	f10c 0108 	add.w	r1, ip, #8
 8009f52:	4640      	mov	r0, r8
 8009f54:	f811 5c07 	ldrb.w	r5, [r1, #-7]
 8009f58:	ed10 3a07 	vldr	s6, [r0, #-28]	; 0xffffffe4
 8009f5c:	ed50 3a08 	vldr	s7, [r0, #-32]	; 0xffffffe0
 8009f60:	ed10 4a06 	vldr	s8, [r0, #-24]	; 0xffffffe8
 8009f64:	ed50 4a05 	vldr	s9, [r0, #-20]	; 0xffffffec
 8009f68:	ed10 5a04 	vldr	s10, [r0, #-16]
 8009f6c:	ed50 5a03 	vldr	s11, [r0, #-12]
 8009f70:	ed10 6a02 	vldr	s12, [r0, #-8]
 8009f74:	ed50 6a01 	vldr	s13, [r0, #-4]
 8009f78:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8009f7c:	edd5 7a00 	vldr	s15, [r5]
 8009f80:	f811 5c08 	ldrb.w	r5, [r1, #-8]
 8009f84:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8009f88:	ee67 7a83 	vmul.f32	s15, s15, s6
 8009f8c:	ed95 3a00 	vldr	s6, [r5]
 8009f90:	f811 5c06 	ldrb.w	r5, [r1, #-6]
 8009f94:	eee3 7a23 	vfma.f32	s15, s6, s7
 8009f98:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8009f9c:	3108      	adds	r1, #8
 8009f9e:	edd5 3a00 	vldr	s7, [r5]
 8009fa2:	f811 5c0d 	ldrb.w	r5, [r1, #-13]
 8009fa6:	eee3 7a84 	vfma.f32	s15, s7, s8
 8009faa:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8009fae:	3020      	adds	r0, #32
 8009fb0:	ed95 4a00 	vldr	s8, [r5]
 8009fb4:	f811 5c0c 	ldrb.w	r5, [r1, #-12]
 8009fb8:	eee4 7a24 	vfma.f32	s15, s8, s9
 8009fbc:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8009fc0:	edd5 4a00 	vldr	s9, [r5]
 8009fc4:	f811 5c0b 	ldrb.w	r5, [r1, #-11]
 8009fc8:	eee4 7a85 	vfma.f32	s15, s9, s10
 8009fcc:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8009fd0:	ed95 5a00 	vldr	s10, [r5]
 8009fd4:	f811 5c0a 	ldrb.w	r5, [r1, #-10]
 8009fd8:	eee5 7a25 	vfma.f32	s15, s10, s11
 8009fdc:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8009fe0:	edd5 5a00 	vldr	s11, [r5]
 8009fe4:	f811 5c09 	ldrb.w	r5, [r1, #-9]
 8009fe8:	eee5 7a86 	vfma.f32	s15, s11, s12
 8009fec:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8009ff0:	428e      	cmp	r6, r1
 8009ff2:	ed95 6a00 	vldr	s12, [r5]
 8009ff6:	eee6 7a26 	vfma.f32	s15, s12, s13
 8009ffa:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009ffe:	d1a9      	bne.n	8009f54 <forward_dense+0x170>
 800a000:	f1a6 0108 	sub.w	r1, r6, #8
 800a004:	4650      	mov	r0, sl
 800a006:	2a00      	cmp	r2, #0
 800a008:	d04a      	beq.n	800a0a0 <forward_dense+0x2bc>
 800a00a:	780d      	ldrb	r5, [r1, #0]
 800a00c:	edd0 6a00 	vldr	s13, [r0]
 800a010:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800a014:	edd5 7a00 	vldr	s15, [r5]
 800a018:	2a01      	cmp	r2, #1
 800a01a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a01e:	d03f      	beq.n	800a0a0 <forward_dense+0x2bc>
 800a020:	784d      	ldrb	r5, [r1, #1]
 800a022:	edd0 6a01 	vldr	s13, [r0, #4]
 800a026:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800a02a:	edd5 7a00 	vldr	s15, [r5]
 800a02e:	2a02      	cmp	r2, #2
 800a030:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a034:	d034      	beq.n	800a0a0 <forward_dense+0x2bc>
 800a036:	788d      	ldrb	r5, [r1, #2]
 800a038:	edd0 6a02 	vldr	s13, [r0, #8]
 800a03c:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800a040:	edd5 7a00 	vldr	s15, [r5]
 800a044:	2a03      	cmp	r2, #3
 800a046:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a04a:	d029      	beq.n	800a0a0 <forward_dense+0x2bc>
 800a04c:	78cd      	ldrb	r5, [r1, #3]
 800a04e:	edd0 6a03 	vldr	s13, [r0, #12]
 800a052:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800a056:	edd5 7a00 	vldr	s15, [r5]
 800a05a:	2a04      	cmp	r2, #4
 800a05c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a060:	d01e      	beq.n	800a0a0 <forward_dense+0x2bc>
 800a062:	790d      	ldrb	r5, [r1, #4]
 800a064:	edd0 6a04 	vldr	s13, [r0, #16]
 800a068:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800a06c:	edd5 7a00 	vldr	s15, [r5]
 800a070:	2a05      	cmp	r2, #5
 800a072:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a076:	d013      	beq.n	800a0a0 <forward_dense+0x2bc>
 800a078:	794d      	ldrb	r5, [r1, #5]
 800a07a:	edd0 6a05 	vldr	s13, [r0, #20]
 800a07e:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800a082:	edd5 7a00 	vldr	s15, [r5]
 800a086:	2a06      	cmp	r2, #6
 800a088:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a08c:	d008      	beq.n	800a0a0 <forward_dense+0x2bc>
 800a08e:	7989      	ldrb	r1, [r1, #6]
 800a090:	edd0 7a06 	vldr	s15, [r0, #24]
 800a094:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 800a098:	edd1 6a00 	vldr	s13, [r1]
 800a09c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a0a0:	44dc      	add	ip, fp
 800a0a2:	445e      	add	r6, fp
 800a0a4:	ee32 7a87 	vadd.f32	s14, s5, s14
 800a0a8:	eca7 7a01 	vstmia	r7!, {s14}
 800a0ac:	454f      	cmp	r7, r9
 800a0ae:	f4ff af43 	bcc.w	8009f38 <forward_dense+0x154>
 800a0b2:	9a06      	ldr	r2, [sp, #24]
 800a0b4:	eba9 0302 	sub.w	r3, r9, r2
 800a0b8:	3b01      	subs	r3, #1
 800a0ba:	f023 0303 	bic.w	r3, r3, #3
 800a0be:	3304      	adds	r3, #4
 800a0c0:	18d3      	adds	r3, r2, r3
 800a0c2:	9306      	str	r3, [sp, #24]
 800a0c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a0c6:	9a05      	ldr	r2, [sp, #20]
 800a0c8:	4499      	add	r9, r3
 800a0ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a0cc:	441a      	add	r2, r3
 800a0ce:	9205      	str	r2, [sp, #20]
 800a0d0:	9a02      	ldr	r2, [sp, #8]
 800a0d2:	441a      	add	r2, r3
 800a0d4:	9202      	str	r2, [sp, #8]
 800a0d6:	9a04      	ldr	r2, [sp, #16]
 800a0d8:	441a      	add	r2, r3
 800a0da:	9204      	str	r2, [sp, #16]
 800a0dc:	9b06      	ldr	r3, [sp, #24]
 800a0de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a0e0:	4293      	cmp	r3, r2
 800a0e2:	f4ff af08 	bcc.w	8009ef6 <forward_dense+0x112>
 800a0e6:	b015      	add	sp, #84	; 0x54
 800a0e8:	ecbd 8b02 	vpop	{d8}
 800a0ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0f0:	6853      	ldr	r3, [r2, #4]
 800a0f2:	deff      	udf	#255	; 0xff
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	685b      	ldr	r3, [r3, #4]
 800a0f8:	deff      	udf	#255	; 0xff
 800a0fa:	ed9f 7a05 	vldr	s14, [pc, #20]	; 800a110 <forward_dense+0x32c>
 800a0fe:	eef0 2a48 	vmov.f32	s5, s16
 800a102:	f1be 0f00 	cmp.w	lr, #0
 800a106:	f47f af22 	bne.w	8009f4e <forward_dense+0x16a>
 800a10a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a10c:	4661      	mov	r1, ip
 800a10e:	e77a      	b.n	800a006 <forward_dense+0x222>
 800a110:	00000000 	.word	0x00000000
 800a114:	4549      	cmp	r1, r9
 800a116:	d2d5      	bcs.n	800a0c4 <forward_dense+0x2e0>
 800a118:	9807      	ldr	r0, [sp, #28]
 800a11a:	9103      	str	r1, [sp, #12]
 800a11c:	9904      	ldr	r1, [sp, #16]
 800a11e:	f100 0c01 	add.w	ip, r0, #1
 800a122:	3901      	subs	r1, #1
 800a124:	eb02 0c8c 	add.w	ip, r2, ip, lsl #2
 800a128:	9109      	str	r1, [sp, #36]	; 0x24
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	f000 80b2 	beq.w	800a294 <forward_dense+0x4b0>
 800a130:	9907      	ldr	r1, [sp, #28]
 800a132:	ecf3 2a01 	vldmia	r3!, {s5}
 800a136:	ed1f 7a0a 	vldr	s14, [pc, #-40]	; 800a110 <forward_dense+0x32c>
 800a13a:	2900      	cmp	r1, #0
 800a13c:	f000 80b2 	beq.w	800a2a4 <forward_dense+0x4c0>
 800a140:	9902      	ldr	r1, [sp, #8]
 800a142:	1d10      	adds	r0, r2, #4
 800a144:	f810 6c04 	ldrb.w	r6, [r0, #-4]
 800a148:	ed11 2a07 	vldr	s4, [r1, #-28]	; 0xffffffe4
 800a14c:	f810 5c03 	ldrb.w	r5, [r0, #-3]
 800a150:	ed51 3a08 	vldr	s7, [r1, #-32]	; 0xffffffe0
 800a154:	ed11 4a06 	vldr	s8, [r1, #-24]	; 0xffffffe8
 800a158:	ed51 4a05 	vldr	s9, [r1, #-20]	; 0xffffffec
 800a15c:	ed11 5a04 	vldr	s10, [r1, #-16]
 800a160:	ed51 5a03 	vldr	s11, [r1, #-12]
 800a164:	ed11 6a02 	vldr	s12, [r1, #-8]
 800a168:	ed51 6a01 	vldr	s13, [r1, #-4]
 800a16c:	f006 070f 	and.w	r7, r6, #15
 800a170:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 800a174:	edd7 7a00 	vldr	s15, [r7]
 800a178:	0936      	lsrs	r6, r6, #4
 800a17a:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800a17e:	ed96 3a00 	vldr	s6, [r6]
 800a182:	ee67 7a82 	vmul.f32	s15, s15, s4
 800a186:	092e      	lsrs	r6, r5, #4
 800a188:	eee3 7a23 	vfma.f32	s15, s6, s7
 800a18c:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800a190:	f005 050f 	and.w	r5, r5, #15
 800a194:	edd6 3a00 	vldr	s7, [r6]
 800a198:	f810 6c02 	ldrb.w	r6, [r0, #-2]
 800a19c:	eee3 7a84 	vfma.f32	s15, s7, s8
 800a1a0:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800a1a4:	0937      	lsrs	r7, r6, #4
 800a1a6:	ed95 4a00 	vldr	s8, [r5]
 800a1aa:	f810 5c01 	ldrb.w	r5, [r0, #-1]
 800a1ae:	eee4 7a24 	vfma.f32	s15, s8, s9
 800a1b2:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 800a1b6:	f006 060f 	and.w	r6, r6, #15
 800a1ba:	edd7 4a00 	vldr	s9, [r7]
 800a1be:	eee4 7a85 	vfma.f32	s15, s9, s10
 800a1c2:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800a1c6:	3004      	adds	r0, #4
 800a1c8:	ed96 5a00 	vldr	s10, [r6]
 800a1cc:	092e      	lsrs	r6, r5, #4
 800a1ce:	eee5 7a25 	vfma.f32	s15, s10, s11
 800a1d2:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800a1d6:	f005 050f 	and.w	r5, r5, #15
 800a1da:	edd6 5a00 	vldr	s11, [r6]
 800a1de:	eee5 7a86 	vfma.f32	s15, s11, s12
 800a1e2:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800a1e6:	4584      	cmp	ip, r0
 800a1e8:	ed95 6a00 	vldr	s12, [r5]
 800a1ec:	eee6 7a26 	vfma.f32	s15, s12, s13
 800a1f0:	f101 0120 	add.w	r1, r1, #32
 800a1f4:	ee37 7a27 	vadd.f32	s14, s14, s15
 800a1f8:	d1a4      	bne.n	800a144 <forward_dense+0x360>
 800a1fa:	f8dd e014 	ldr.w	lr, [sp, #20]
 800a1fe:	f1ac 0804 	sub.w	r8, ip, #4
 800a202:	9904      	ldr	r1, [sp, #16]
 800a204:	458e      	cmp	lr, r1
 800a206:	d22a      	bcs.n	800a25e <forward_dense+0x47a>
 800a208:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a20a:	eba1 070e 	sub.w	r7, r1, lr
 800a20e:	ea4f 0ad7 	mov.w	sl, r7, lsr #3
 800a212:	f10e 0008 	add.w	r0, lr, #8
 800a216:	f108 36ff 	add.w	r6, r8, #4294967295
 800a21a:	eb08 07d7 	add.w	r7, r8, r7, lsr #3
 800a21e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a222:	ed50 5a01 	vldr	s11, [r0, #-4]
 800a226:	ed50 6a02 	vldr	s13, [r0, #-8]
 800a22a:	f001 050f 	and.w	r5, r1, #15
 800a22e:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800a232:	edd5 7a00 	vldr	s15, [r5]
 800a236:	0909      	lsrs	r1, r1, #4
 800a238:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 800a23c:	ed91 6a00 	vldr	s12, [r1]
 800a240:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800a244:	42b7      	cmp	r7, r6
 800a246:	eee6 7a26 	vfma.f32	s15, s12, s13
 800a24a:	f100 0008 	add.w	r0, r0, #8
 800a24e:	ee37 7a27 	vadd.f32	s14, s14, s15
 800a252:	d1e4      	bne.n	800a21e <forward_dense+0x43a>
 800a254:	f10a 0a01 	add.w	sl, sl, #1
 800a258:	44d0      	add	r8, sl
 800a25a:	eb0e 0eca 	add.w	lr, lr, sl, lsl #3
 800a25e:	9908      	ldr	r1, [sp, #32]
 800a260:	b321      	cbz	r1, 800a2ac <forward_dense+0x4c8>
 800a262:	f898 1000 	ldrb.w	r1, [r8]
 800a266:	edde 7a00 	vldr	s15, [lr]
 800a26a:	0909      	lsrs	r1, r1, #4
 800a26c:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 800a270:	edd1 6a00 	vldr	s13, [r1]
 800a274:	9903      	ldr	r1, [sp, #12]
 800a276:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a27a:	445a      	add	r2, fp
 800a27c:	44dc      	add	ip, fp
 800a27e:	ee72 2a87 	vadd.f32	s5, s5, s14
 800a282:	ece1 2a01 	vstmia	r1!, {s5}
 800a286:	4589      	cmp	r9, r1
 800a288:	9103      	str	r1, [sp, #12]
 800a28a:	f67f af12 	bls.w	800a0b2 <forward_dense+0x2ce>
 800a28e:	2b00      	cmp	r3, #0
 800a290:	f47f af4e 	bne.w	800a130 <forward_dense+0x34c>
 800a294:	9907      	ldr	r1, [sp, #28]
 800a296:	ed1f 7a62 	vldr	s14, [pc, #-392]	; 800a110 <forward_dense+0x32c>
 800a29a:	eef0 2a48 	vmov.f32	s5, s16
 800a29e:	2900      	cmp	r1, #0
 800a2a0:	f47f af4e 	bne.w	800a140 <forward_dense+0x35c>
 800a2a4:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
 800a2a8:	4690      	mov	r8, r2
 800a2aa:	e7aa      	b.n	800a202 <forward_dense+0x41e>
 800a2ac:	9903      	ldr	r1, [sp, #12]
 800a2ae:	ee32 7a87 	vadd.f32	s14, s5, s14
 800a2b2:	445a      	add	r2, fp
 800a2b4:	eca1 7a01 	vstmia	r1!, {s14}
 800a2b8:	4549      	cmp	r1, r9
 800a2ba:	9103      	str	r1, [sp, #12]
 800a2bc:	44dc      	add	ip, fp
 800a2be:	f4ff af34 	bcc.w	800a12a <forward_dense+0x346>
 800a2c2:	e6f6      	b.n	800a0b2 <forward_dense+0x2ce>
 800a2c4:	9912      	ldr	r1, [sp, #72]	; 0x48
 800a2c6:	9d06      	ldr	r5, [sp, #24]
 800a2c8:	9101      	str	r1, [sp, #4]
 800a2ca:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a2cc:	9100      	str	r1, [sp, #0]
 800a2ce:	4628      	mov	r0, r5
 800a2d0:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a2d2:	f000 f9f7 	bl	800a6c4 <lite_dense_if32of32wf32>
 800a2d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a2d8:	462b      	mov	r3, r5
 800a2da:	4413      	add	r3, r2
 800a2dc:	9306      	str	r3, [sp, #24]
 800a2de:	e6f1      	b.n	800a0c4 <forward_dense+0x2e0>
 800a2e0:	f8d1 800c 	ldr.w	r8, [r1, #12]
 800a2e4:	f1b9 0f00 	cmp.w	r9, #0
 800a2e8:	d016      	beq.n	800a318 <forward_dense+0x534>
 800a2ea:	e9d9 0100 	ldrd	r0, r1, [r9]
 800a2ee:	f000 fb97 	bl	800aa20 <ai_array_get_byte_size>
 800a2f2:	f8d9 b00c 	ldr.w	fp, [r9, #12]
 800a2f6:	4602      	mov	r2, r0
 800a2f8:	4641      	mov	r1, r8
 800a2fa:	4658      	mov	r0, fp
 800a2fc:	f000 fbfc 	bl	800aaf8 <memcpy>
 800a300:	e5c7      	b.n	8009e92 <forward_dense+0xae>
 800a302:	2b04      	cmp	r3, #4
 800a304:	d00a      	beq.n	800a31c <forward_dense+0x538>
 800a306:	f04f 0900 	mov.w	r9, #0
 800a30a:	e5bd      	b.n	8009e88 <forward_dense+0xa4>
 800a30c:	930d      	str	r3, [sp, #52]	; 0x34
 800a30e:	e595      	b.n	8009e3c <forward_dense+0x58>
 800a310:	2300      	movs	r3, #0
 800a312:	930b      	str	r3, [sp, #44]	; 0x2c
 800a314:	460b      	mov	r3, r1
 800a316:	e591      	b.n	8009e3c <forward_dense+0x58>
 800a318:	46c3      	mov	fp, r8
 800a31a:	e5ba      	b.n	8009e92 <forward_dense+0xae>
 800a31c:	f8d1 b00c 	ldr.w	fp, [r1, #12]
 800a320:	e5b7      	b.n	8009e92 <forward_dense+0xae>
 800a322:	2300      	movs	r3, #0
 800a324:	685b      	ldr	r3, [r3, #4]
 800a326:	deff      	udf	#255	; 0xff
 800a328:	2300      	movs	r3, #0
 800a32a:	685b      	ldr	r3, [r3, #4]
 800a32c:	deff      	udf	#255	; 0xff
 800a32e:	bf00      	nop

0800a330 <forward_relu>:
 800a330:	6982      	ldr	r2, [r0, #24]
 800a332:	8813      	ldrh	r3, [r2, #0]
 800a334:	2b00      	cmp	r3, #0
 800a336:	d05b      	beq.n	800a3f0 <forward_relu+0xc0>
 800a338:	6851      	ldr	r1, [r2, #4]
 800a33a:	684a      	ldr	r2, [r1, #4]
 800a33c:	b102      	cbz	r2, 800a340 <forward_relu+0x10>
 800a33e:	6812      	ldr	r2, [r2, #0]
 800a340:	2b01      	cmp	r3, #1
 800a342:	f000 8123 	beq.w	800a58c <forward_relu+0x25c>
 800a346:	b470      	push	{r4, r5, r6}
 800a348:	6909      	ldr	r1, [r1, #16]
 800a34a:	b101      	cbz	r1, 800a34e <forward_relu+0x1e>
 800a34c:	6809      	ldr	r1, [r1, #0]
 800a34e:	69c6      	ldr	r6, [r0, #28]
 800a350:	2e00      	cmp	r6, #0
 800a352:	f000 8097 	beq.w	800a484 <forward_relu+0x154>
 800a356:	6873      	ldr	r3, [r6, #4]
 800a358:	6988      	ldr	r0, [r1, #24]
 800a35a:	6991      	ldr	r1, [r2, #24]
 800a35c:	2b01      	cmp	r3, #1
 800a35e:	f000 80c1 	beq.w	800a4e4 <forward_relu+0x1b4>
 800a362:	6893      	ldr	r3, [r2, #8]
 800a364:	6880      	ldr	r0, [r0, #8]
 800a366:	688c      	ldr	r4, [r1, #8]
 800a368:	0a1b      	lsrs	r3, r3, #8
 800a36a:	f000 80f2 	beq.w	800a552 <forward_relu+0x222>
 800a36e:	68d5      	ldr	r5, [r2, #12]
 800a370:	2201      	movs	r2, #1
 800a372:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800a376:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a37a:	42ab      	cmp	r3, r5
 800a37c:	fb01 f202 	mul.w	r2, r1, r2
 800a380:	d1f9      	bne.n	800a376 <forward_relu+0x46>
 800a382:	68b3      	ldr	r3, [r6, #8]
 800a384:	ed93 7a02 	vldr	s14, [r3, #8]
 800a388:	edd3 6a00 	vldr	s13, [r3]
 800a38c:	ed93 6a01 	vldr	s12, [r3, #4]
 800a390:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800a394:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800a398:	3a01      	subs	r2, #1
 800a39a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a39e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a3a2:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 800a3a6:	d425      	bmi.n	800a3f4 <forward_relu+0xc4>
 800a3a8:	429c      	cmp	r4, r3
 800a3aa:	d81f      	bhi.n	800a3ec <forward_relu+0xbc>
 800a3ac:	1d1a      	adds	r2, r3, #4
 800a3ae:	1d01      	adds	r1, r0, #4
 800a3b0:	e00d      	b.n	800a3ce <forward_relu+0x9e>
 800a3b2:	eef4 6ae7 	vcmpe.f32	s13, s15
 800a3b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3ba:	db03      	blt.n	800a3c4 <forward_relu+0x94>
 800a3bc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a3c0:	ee67 7a86 	vmul.f32	s15, s15, s12
 800a3c4:	3b08      	subs	r3, #8
 800a3c6:	429c      	cmp	r4, r3
 800a3c8:	ed61 7a01 	vstmdb	r1!, {s15}
 800a3cc:	d80e      	bhi.n	800a3ec <forward_relu+0xbc>
 800a3ce:	4613      	mov	r3, r2
 800a3d0:	ed72 7a01 	vldmdb	r2!, {s15}
 800a3d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a3d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3dc:	d9e9      	bls.n	800a3b2 <forward_relu+0x82>
 800a3de:	3b08      	subs	r3, #8
 800a3e0:	eef0 7a47 	vmov.f32	s15, s14
 800a3e4:	429c      	cmp	r4, r3
 800a3e6:	ed61 7a01 	vstmdb	r1!, {s15}
 800a3ea:	d9f0      	bls.n	800a3ce <forward_relu+0x9e>
 800a3ec:	bc70      	pop	{r4, r5, r6}
 800a3ee:	4770      	bx	lr
 800a3f0:	685b      	ldr	r3, [r3, #4]
 800a3f2:	deff      	udf	#255	; 0xff
 800a3f4:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800a3f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3fc:	d11f      	bne.n	800a43e <forward_relu+0x10e>
 800a3fe:	429c      	cmp	r4, r3
 800a400:	d8f4      	bhi.n	800a3ec <forward_relu+0xbc>
 800a402:	1b1c      	subs	r4, r3, r4
 800a404:	f024 0403 	bic.w	r4, r4, #3
 800a408:	1d1a      	adds	r2, r3, #4
 800a40a:	2500      	movs	r5, #0
 800a40c:	1b1b      	subs	r3, r3, r4
 800a40e:	1d01      	adds	r1, r0, #4
 800a410:	ed72 7a01 	vldmdb	r2!, {s15}
 800a414:	eef4 7ae6 	vcmpe.f32	s15, s13
 800a418:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a41c:	dc0a      	bgt.n	800a434 <forward_relu+0x104>
 800a41e:	429a      	cmp	r2, r3
 800a420:	f841 5d04 	str.w	r5, [r1, #-4]!
 800a424:	d0e2      	beq.n	800a3ec <forward_relu+0xbc>
 800a426:	ed72 7a01 	vldmdb	r2!, {s15}
 800a42a:	eef4 7ae6 	vcmpe.f32	s15, s13
 800a42e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a432:	ddf4      	ble.n	800a41e <forward_relu+0xee>
 800a434:	429a      	cmp	r2, r3
 800a436:	ed61 7a01 	vstmdb	r1!, {s15}
 800a43a:	d1e9      	bne.n	800a410 <forward_relu+0xe0>
 800a43c:	e7d6      	b.n	800a3ec <forward_relu+0xbc>
 800a43e:	429c      	cmp	r4, r3
 800a440:	d8d4      	bhi.n	800a3ec <forward_relu+0xbc>
 800a442:	1b1c      	subs	r4, r3, r4
 800a444:	f024 0403 	bic.w	r4, r4, #3
 800a448:	1d1a      	adds	r2, r3, #4
 800a44a:	1d01      	adds	r1, r0, #4
 800a44c:	1b1b      	subs	r3, r3, r4
 800a44e:	ed72 7a01 	vldmdb	r2!, {s15}
 800a452:	eef4 6ae7 	vcmpe.f32	s13, s15
 800a456:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a45a:	db0e      	blt.n	800a47a <forward_relu+0x14a>
 800a45c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a460:	4293      	cmp	r3, r2
 800a462:	ee67 7a86 	vmul.f32	s15, s15, s12
 800a466:	ed61 7a01 	vstmdb	r1!, {s15}
 800a46a:	d0bf      	beq.n	800a3ec <forward_relu+0xbc>
 800a46c:	ed72 7a01 	vldmdb	r2!, {s15}
 800a470:	eef4 6ae7 	vcmpe.f32	s13, s15
 800a474:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a478:	daf0      	bge.n	800a45c <forward_relu+0x12c>
 800a47a:	4293      	cmp	r3, r2
 800a47c:	ed61 7a01 	vstmdb	r1!, {s15}
 800a480:	d1e5      	bne.n	800a44e <forward_relu+0x11e>
 800a482:	e7b3      	b.n	800a3ec <forward_relu+0xbc>
 800a484:	6893      	ldr	r3, [r2, #8]
 800a486:	6989      	ldr	r1, [r1, #24]
 800a488:	6990      	ldr	r0, [r2, #24]
 800a48a:	6889      	ldr	r1, [r1, #8]
 800a48c:	6884      	ldr	r4, [r0, #8]
 800a48e:	0a1b      	lsrs	r3, r3, #8
 800a490:	d075      	beq.n	800a57e <forward_relu+0x24e>
 800a492:	68d5      	ldr	r5, [r2, #12]
 800a494:	2201      	movs	r2, #1
 800a496:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800a49a:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 800a49e:	429d      	cmp	r5, r3
 800a4a0:	fb00 f202 	mul.w	r2, r0, r2
 800a4a4:	d1f9      	bne.n	800a49a <forward_relu+0x16a>
 800a4a6:	f102 4380 	add.w	r3, r2, #1073741824	; 0x40000000
 800a4aa:	3b01      	subs	r3, #1
 800a4ac:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800a4b0:	4294      	cmp	r4, r2
 800a4b2:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 800a4b6:	d899      	bhi.n	800a3ec <forward_relu+0xbc>
 800a4b8:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800a594 <forward_relu+0x264>
 800a4bc:	3204      	adds	r2, #4
 800a4be:	3104      	adds	r1, #4
 800a4c0:	4613      	mov	r3, r2
 800a4c2:	ed72 7a01 	vldmdb	r2!, {s15}
 800a4c6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800a4ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4ce:	f1a3 0308 	sub.w	r3, r3, #8
 800a4d2:	bfb8      	it	lt
 800a4d4:	eef0 7a47 	vmovlt.f32	s15, s14
 800a4d8:	429c      	cmp	r4, r3
 800a4da:	ed61 7a01 	vstmdb	r1!, {s15}
 800a4de:	d9ef      	bls.n	800a4c0 <forward_relu+0x190>
 800a4e0:	bc70      	pop	{r4, r5, r6}
 800a4e2:	4770      	bx	lr
 800a4e4:	688c      	ldr	r4, [r1, #8]
 800a4e6:	6891      	ldr	r1, [r2, #8]
 800a4e8:	6880      	ldr	r0, [r0, #8]
 800a4ea:	0a09      	lsrs	r1, r1, #8
 800a4ec:	d049      	beq.n	800a582 <forward_relu+0x252>
 800a4ee:	68d5      	ldr	r5, [r2, #12]
 800a4f0:	eb05 0281 	add.w	r2, r5, r1, lsl #2
 800a4f4:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800a4f8:	42aa      	cmp	r2, r5
 800a4fa:	fb01 f303 	mul.w	r3, r1, r3
 800a4fe:	d1f9      	bne.n	800a4f4 <forward_relu+0x1c4>
 800a500:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
 800a504:	3a01      	subs	r2, #1
 800a506:	68b1      	ldr	r1, [r6, #8]
 800a508:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a50c:	429c      	cmp	r4, r3
 800a50e:	ed91 7a00 	vldr	s14, [r1]
 800a512:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 800a516:	f63f af69 	bhi.w	800a3ec <forward_relu+0xbc>
 800a51a:	2500      	movs	r5, #0
 800a51c:	3304      	adds	r3, #4
 800a51e:	1d02      	adds	r2, r0, #4
 800a520:	ed53 7a01 	vldr	s15, [r3, #-4]
 800a524:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a528:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a52c:	f1a3 0104 	sub.w	r1, r3, #4
 800a530:	f1a3 0308 	sub.w	r3, r3, #8
 800a534:	d406      	bmi.n	800a544 <forward_relu+0x214>
 800a536:	429c      	cmp	r4, r3
 800a538:	f842 5d04 	str.w	r5, [r2, #-4]!
 800a53c:	f63f af56 	bhi.w	800a3ec <forward_relu+0xbc>
 800a540:	460b      	mov	r3, r1
 800a542:	e7ed      	b.n	800a520 <forward_relu+0x1f0>
 800a544:	429c      	cmp	r4, r3
 800a546:	ed62 7a01 	vstmdb	r2!, {s15}
 800a54a:	f63f af4f 	bhi.w	800a3ec <forward_relu+0xbc>
 800a54e:	460b      	mov	r3, r1
 800a550:	e7e6      	b.n	800a520 <forward_relu+0x1f0>
 800a552:	68b3      	ldr	r3, [r6, #8]
 800a554:	ed93 7a02 	vldr	s14, [r3, #8]
 800a558:	edd3 6a00 	vldr	s13, [r3]
 800a55c:	ed93 6a01 	vldr	s12, [r3, #4]
 800a560:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800a564:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a568:	d401      	bmi.n	800a56e <forward_relu+0x23e>
 800a56a:	4623      	mov	r3, r4
 800a56c:	e71e      	b.n	800a3ac <forward_relu+0x7c>
 800a56e:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800a572:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a576:	4623      	mov	r3, r4
 800a578:	f47f af63 	bne.w	800a442 <forward_relu+0x112>
 800a57c:	e741      	b.n	800a402 <forward_relu+0xd2>
 800a57e:	4622      	mov	r2, r4
 800a580:	e79a      	b.n	800a4b8 <forward_relu+0x188>
 800a582:	68b2      	ldr	r2, [r6, #8]
 800a584:	4623      	mov	r3, r4
 800a586:	ed92 7a00 	vldr	s14, [r2]
 800a58a:	e7c6      	b.n	800a51a <forward_relu+0x1ea>
 800a58c:	2300      	movs	r3, #0
 800a58e:	685b      	ldr	r3, [r3, #4]
 800a590:	deff      	udf	#255	; 0xff
 800a592:	bf00      	nop
 800a594:	00000000 	.word	0x00000000

0800a598 <ai_check_custom_types>:
 800a598:	b082      	sub	sp, #8
 800a59a:	4b13      	ldr	r3, [pc, #76]	; (800a5e8 <ai_check_custom_types+0x50>)
 800a59c:	9301      	str	r3, [sp, #4]
 800a59e:	b118      	cbz	r0, 800a5a8 <ai_check_custom_types+0x10>
 800a5a0:	7803      	ldrb	r3, [r0, #0]
 800a5a2:	2b03      	cmp	r3, #3
 800a5a4:	d002      	beq.n	800a5ac <ai_check_custom_types+0x14>
 800a5a6:	2000      	movs	r0, #0
 800a5a8:	b002      	add	sp, #8
 800a5aa:	4770      	bx	lr
 800a5ac:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800a5b0:	4293      	cmp	r3, r2
 800a5b2:	d004      	beq.n	800a5be <ai_check_custom_types+0x26>
 800a5b4:	2001      	movs	r0, #1
 800a5b6:	f080 0001 	eor.w	r0, r0, #1
 800a5ba:	b002      	add	sp, #8
 800a5bc:	4770      	bx	lr
 800a5be:	7842      	ldrb	r2, [r0, #1]
 800a5c0:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800a5c4:	429a      	cmp	r2, r3
 800a5c6:	f100 0001 	add.w	r0, r0, #1
 800a5ca:	d1f3      	bne.n	800a5b4 <ai_check_custom_types+0x1c>
 800a5cc:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 800a5d0:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800a5d4:	429a      	cmp	r2, r3
 800a5d6:	d1ed      	bne.n	800a5b4 <ai_check_custom_types+0x1c>
 800a5d8:	7842      	ldrb	r2, [r0, #1]
 800a5da:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800a5de:	429a      	cmp	r2, r3
 800a5e0:	d1e8      	bne.n	800a5b4 <ai_check_custom_types+0x1c>
 800a5e2:	2000      	movs	r0, #0
 800a5e4:	e7e7      	b.n	800a5b6 <ai_check_custom_types+0x1e>
 800a5e6:	bf00      	nop
 800a5e8:	84048403 	.word	0x84048403

0800a5ec <ai_layers_init_all>:
 800a5ec:	4601      	mov	r1, r0
 800a5ee:	2000      	movs	r0, #0
 800a5f0:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 800a5f2:	b143      	cbz	r3, 800a606 <ai_layers_init_all+0x1a>
 800a5f4:	691a      	ldr	r2, [r3, #16]
 800a5f6:	60d9      	str	r1, [r3, #12]
 800a5f8:	429a      	cmp	r2, r3
 800a5fa:	f100 0001 	add.w	r0, r0, #1
 800a5fe:	d002      	beq.n	800a606 <ai_layers_init_all+0x1a>
 800a600:	b10a      	cbz	r2, 800a606 <ai_layers_init_all+0x1a>
 800a602:	4613      	mov	r3, r2
 800a604:	e7f5      	b.n	800a5f2 <ai_layers_init_all+0x6>
 800a606:	4770      	bx	lr

0800a608 <ai_layers_post_init_all>:
 800a608:	b538      	push	{r3, r4, r5, lr}
 800a60a:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800a60c:	2500      	movs	r5, #0
 800a60e:	b16c      	cbz	r4, 800a62c <ai_layers_post_init_all+0x24>
 800a610:	6863      	ldr	r3, [r4, #4]
 800a612:	07db      	lsls	r3, r3, #31
 800a614:	d504      	bpl.n	800a620 <ai_layers_post_init_all+0x18>
 800a616:	6a23      	ldr	r3, [r4, #32]
 800a618:	4620      	mov	r0, r4
 800a61a:	b10b      	cbz	r3, 800a620 <ai_layers_post_init_all+0x18>
 800a61c:	4798      	blx	r3
 800a61e:	3501      	adds	r5, #1
 800a620:	6923      	ldr	r3, [r4, #16]
 800a622:	42a3      	cmp	r3, r4
 800a624:	d002      	beq.n	800a62c <ai_layers_post_init_all+0x24>
 800a626:	b10b      	cbz	r3, 800a62c <ai_layers_post_init_all+0x24>
 800a628:	461c      	mov	r4, r3
 800a62a:	e7f0      	b.n	800a60e <ai_layers_post_init_all+0x6>
 800a62c:	4628      	mov	r0, r5
 800a62e:	bd38      	pop	{r3, r4, r5, pc}

0800a630 <ai_layers_forward_all>:
 800a630:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a634:	f8d0 803c 	ldr.w	r8, [r0, #60]	; 0x3c
 800a638:	4604      	mov	r4, r0
 800a63a:	f1b8 0f00 	cmp.w	r8, #0
 800a63e:	d02b      	beq.n	800a698 <ai_layers_forward_all+0x68>
 800a640:	6b41      	ldr	r1, [r0, #52]	; 0x34
 800a642:	6381      	str	r1, [r0, #56]	; 0x38
 800a644:	b321      	cbz	r1, 800a690 <ai_layers_forward_all+0x60>
 800a646:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800a648:	2001      	movs	r0, #1
 800a64a:	47c0      	blx	r8
 800a64c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800a64e:	b1fe      	cbz	r6, 800a690 <ai_layers_forward_all+0x60>
 800a650:	2700      	movs	r7, #0
 800a652:	4631      	mov	r1, r6
 800a654:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800a656:	2002      	movs	r0, #2
 800a658:	47c0      	blx	r8
 800a65a:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 800a65c:	4628      	mov	r0, r5
 800a65e:	696b      	ldr	r3, [r5, #20]
 800a660:	4798      	blx	r3
 800a662:	692e      	ldr	r6, [r5, #16]
 800a664:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800a666:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800a668:	42b5      	cmp	r5, r6
 800a66a:	f04f 0003 	mov.w	r0, #3
 800a66e:	d007      	beq.n	800a680 <ai_layers_forward_all+0x50>
 800a670:	47c0      	blx	r8
 800a672:	3701      	adds	r7, #1
 800a674:	63a6      	str	r6, [r4, #56]	; 0x38
 800a676:	2e00      	cmp	r6, #0
 800a678:	d1eb      	bne.n	800a652 <ai_layers_forward_all+0x22>
 800a67a:	4638      	mov	r0, r7
 800a67c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a680:	2003      	movs	r0, #3
 800a682:	47c0      	blx	r8
 800a684:	2300      	movs	r3, #0
 800a686:	3701      	adds	r7, #1
 800a688:	63a3      	str	r3, [r4, #56]	; 0x38
 800a68a:	4638      	mov	r0, r7
 800a68c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a690:	2700      	movs	r7, #0
 800a692:	4638      	mov	r0, r7
 800a694:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a698:	6b45      	ldr	r5, [r0, #52]	; 0x34
 800a69a:	6385      	str	r5, [r0, #56]	; 0x38
 800a69c:	2d00      	cmp	r5, #0
 800a69e:	d0f7      	beq.n	800a690 <ai_layers_forward_all+0x60>
 800a6a0:	4647      	mov	r7, r8
 800a6a2:	696b      	ldr	r3, [r5, #20]
 800a6a4:	4628      	mov	r0, r5
 800a6a6:	4798      	blx	r3
 800a6a8:	462b      	mov	r3, r5
 800a6aa:	692d      	ldr	r5, [r5, #16]
 800a6ac:	429d      	cmp	r5, r3
 800a6ae:	d004      	beq.n	800a6ba <ai_layers_forward_all+0x8a>
 800a6b0:	63a5      	str	r5, [r4, #56]	; 0x38
 800a6b2:	3701      	adds	r7, #1
 800a6b4:	2d00      	cmp	r5, #0
 800a6b6:	d1f4      	bne.n	800a6a2 <ai_layers_forward_all+0x72>
 800a6b8:	e7df      	b.n	800a67a <ai_layers_forward_all+0x4a>
 800a6ba:	2300      	movs	r3, #0
 800a6bc:	63a3      	str	r3, [r4, #56]	; 0x38
 800a6be:	3701      	adds	r7, #1
 800a6c0:	e7db      	b.n	800a67a <ai_layers_forward_all+0x4a>
 800a6c2:	bf00      	nop

0800a6c4 <lite_dense_if32of32wf32>:
 800a6c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6c8:	e9dd 6409 	ldrd	r6, r4, [sp, #36]	; 0x24
 800a6cc:	eb00 0784 	add.w	r7, r0, r4, lsl #2
 800a6d0:	4287      	cmp	r7, r0
 800a6d2:	f240 8106 	bls.w	800a8e2 <lite_dense_if32of32wf32+0x21e>
 800a6d6:	f1a6 0810 	sub.w	r8, r6, #16
 800a6da:	ea4f 1818 	mov.w	r8, r8, lsr #4
 800a6de:	f108 0801 	add.w	r8, r8, #1
 800a6e2:	ea4f 1b88 	mov.w	fp, r8, lsl #6
 800a6e6:	ea4f 0986 	mov.w	r9, r6, lsl #2
 800a6ea:	eb01 1888 	add.w	r8, r1, r8, lsl #6
 800a6ee:	4605      	mov	r5, r0
 800a6f0:	f006 0a0f 	and.w	sl, r6, #15
 800a6f4:	2e0f      	cmp	r6, #15
 800a6f6:	ed9f 7a84 	vldr	s14, [pc, #528]	; 800a908 <lite_dense_if32of32wf32+0x244>
 800a6fa:	f240 8101 	bls.w	800a900 <lite_dense_if32of32wf32+0x23c>
 800a6fe:	f101 0c40 	add.w	ip, r1, #64	; 0x40
 800a702:	f102 0440 	add.w	r4, r2, #64	; 0x40
 800a706:	46b6      	mov	lr, r6
 800a708:	ed54 5a0f 	vldr	s11, [r4, #-60]	; 0xffffffc4
 800a70c:	ed5c 7a0f 	vldr	s15, [ip, #-60]	; 0xffffffc4
 800a710:	ed1c 6a10 	vldr	s12, [ip, #-64]	; 0xffffffc0
 800a714:	ed54 6a10 	vldr	s13, [r4, #-64]	; 0xffffffc0
 800a718:	ed5c 4a0d 	vldr	s9, [ip, #-52]	; 0xffffffcc
 800a71c:	ed1c 5a0c 	vldr	s10, [ip, #-48]	; 0xffffffd0
 800a720:	ed1c 3a0a 	vldr	s6, [ip, #-40]	; 0xffffffd8
 800a724:	ed54 3a0a 	vldr	s7, [r4, #-40]	; 0xffffffd8
 800a728:	ed1c 4a09 	vldr	s8, [ip, #-36]	; 0xffffffdc
 800a72c:	ed1c 1a06 	vldr	s2, [ip, #-24]	; 0xffffffe8
 800a730:	ed54 1a06 	vldr	s3, [r4, #-24]	; 0xffffffe8
 800a734:	ed1c 2a05 	vldr	s4, [ip, #-20]	; 0xffffffec
 800a738:	ed54 2a05 	vldr	s5, [r4, #-20]	; 0xffffffec
 800a73c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800a740:	ed5c 5a0e 	vldr	s11, [ip, #-56]	; 0xffffffc8
 800a744:	eee6 7a26 	vfma.f32	s15, s12, s13
 800a748:	f1ae 0e10 	sub.w	lr, lr, #16
 800a74c:	f1be 0f0f 	cmp.w	lr, #15
 800a750:	ed14 6a0e 	vldr	s12, [r4, #-56]	; 0xffffffc8
 800a754:	ed54 6a0d 	vldr	s13, [r4, #-52]	; 0xffffffcc
 800a758:	eee5 7a86 	vfma.f32	s15, s11, s12
 800a75c:	f10c 0c40 	add.w	ip, ip, #64	; 0x40
 800a760:	f104 0440 	add.w	r4, r4, #64	; 0x40
 800a764:	ed54 5a1c 	vldr	s11, [r4, #-112]	; 0xffffff90
 800a768:	ed1c 6a1b 	vldr	s12, [ip, #-108]	; 0xffffff94
 800a76c:	eee4 7aa6 	vfma.f32	s15, s9, s13
 800a770:	ed54 6a1b 	vldr	s13, [r4, #-108]	; 0xffffff94
 800a774:	ed54 4a19 	vldr	s9, [r4, #-100]	; 0xffffff9c
 800a778:	eee5 7a25 	vfma.f32	s15, s10, s11
 800a77c:	ed1c 5a18 	vldr	s10, [ip, #-96]	; 0xffffffa0
 800a780:	ed54 5a18 	vldr	s11, [r4, #-96]	; 0xffffffa0
 800a784:	eee6 7a26 	vfma.f32	s15, s12, s13
 800a788:	ed1c 6a17 	vldr	s12, [ip, #-92]	; 0xffffffa4
 800a78c:	ed54 6a17 	vldr	s13, [r4, #-92]	; 0xffffffa4
 800a790:	eee3 7a23 	vfma.f32	s15, s6, s7
 800a794:	ed1c 3a14 	vldr	s6, [ip, #-80]	; 0xffffffb0
 800a798:	ed54 3a14 	vldr	s7, [r4, #-80]	; 0xffffffb0
 800a79c:	eee4 7a24 	vfma.f32	s15, s8, s9
 800a7a0:	ed1c 4a13 	vldr	s8, [ip, #-76]	; 0xffffffb4
 800a7a4:	ed54 4a13 	vldr	s9, [r4, #-76]	; 0xffffffb4
 800a7a8:	eee5 7a25 	vfma.f32	s15, s10, s11
 800a7ac:	ed1c 5a12 	vldr	s10, [ip, #-72]	; 0xffffffb8
 800a7b0:	ed54 5a12 	vldr	s11, [r4, #-72]	; 0xffffffb8
 800a7b4:	eee6 7a26 	vfma.f32	s15, s12, s13
 800a7b8:	ed1c 6a11 	vldr	s12, [ip, #-68]	; 0xffffffbc
 800a7bc:	ed54 6a11 	vldr	s13, [r4, #-68]	; 0xffffffbc
 800a7c0:	eee1 7a21 	vfma.f32	s15, s2, s3
 800a7c4:	eee2 7a22 	vfma.f32	s15, s4, s5
 800a7c8:	eee3 7a23 	vfma.f32	s15, s6, s7
 800a7cc:	eee4 7a24 	vfma.f32	s15, s8, s9
 800a7d0:	eee5 7a25 	vfma.f32	s15, s10, s11
 800a7d4:	eee6 7a26 	vfma.f32	s15, s12, s13
 800a7d8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800a7dc:	d894      	bhi.n	800a708 <lite_dense_if32of32wf32+0x44>
 800a7de:	eb02 0e0b 	add.w	lr, r2, fp
 800a7e2:	4654      	mov	r4, sl
 800a7e4:	46c4      	mov	ip, r8
 800a7e6:	2c00      	cmp	r4, #0
 800a7e8:	d075      	beq.n	800a8d6 <lite_dense_if32of32wf32+0x212>
 800a7ea:	eddc 6a00 	vldr	s13, [ip]
 800a7ee:	edde 7a00 	vldr	s15, [lr]
 800a7f2:	2c01      	cmp	r4, #1
 800a7f4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a7f8:	d06d      	beq.n	800a8d6 <lite_dense_if32of32wf32+0x212>
 800a7fa:	eddc 6a01 	vldr	s13, [ip, #4]
 800a7fe:	edde 7a01 	vldr	s15, [lr, #4]
 800a802:	2c02      	cmp	r4, #2
 800a804:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a808:	d065      	beq.n	800a8d6 <lite_dense_if32of32wf32+0x212>
 800a80a:	eddc 6a02 	vldr	s13, [ip, #8]
 800a80e:	edde 7a02 	vldr	s15, [lr, #8]
 800a812:	2c03      	cmp	r4, #3
 800a814:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a818:	d05d      	beq.n	800a8d6 <lite_dense_if32of32wf32+0x212>
 800a81a:	eddc 6a03 	vldr	s13, [ip, #12]
 800a81e:	edde 7a03 	vldr	s15, [lr, #12]
 800a822:	2c04      	cmp	r4, #4
 800a824:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a828:	d055      	beq.n	800a8d6 <lite_dense_if32of32wf32+0x212>
 800a82a:	eddc 6a04 	vldr	s13, [ip, #16]
 800a82e:	edde 7a04 	vldr	s15, [lr, #16]
 800a832:	2c05      	cmp	r4, #5
 800a834:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a838:	d04d      	beq.n	800a8d6 <lite_dense_if32of32wf32+0x212>
 800a83a:	eddc 6a05 	vldr	s13, [ip, #20]
 800a83e:	edde 7a05 	vldr	s15, [lr, #20]
 800a842:	2c06      	cmp	r4, #6
 800a844:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a848:	d045      	beq.n	800a8d6 <lite_dense_if32of32wf32+0x212>
 800a84a:	eddc 6a06 	vldr	s13, [ip, #24]
 800a84e:	edde 7a06 	vldr	s15, [lr, #24]
 800a852:	2c07      	cmp	r4, #7
 800a854:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a858:	d03d      	beq.n	800a8d6 <lite_dense_if32of32wf32+0x212>
 800a85a:	eddc 6a07 	vldr	s13, [ip, #28]
 800a85e:	edde 7a07 	vldr	s15, [lr, #28]
 800a862:	2c08      	cmp	r4, #8
 800a864:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a868:	d035      	beq.n	800a8d6 <lite_dense_if32of32wf32+0x212>
 800a86a:	eddc 6a08 	vldr	s13, [ip, #32]
 800a86e:	edde 7a08 	vldr	s15, [lr, #32]
 800a872:	2c09      	cmp	r4, #9
 800a874:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a878:	d02d      	beq.n	800a8d6 <lite_dense_if32of32wf32+0x212>
 800a87a:	eddc 6a09 	vldr	s13, [ip, #36]	; 0x24
 800a87e:	edde 7a09 	vldr	s15, [lr, #36]	; 0x24
 800a882:	2c0a      	cmp	r4, #10
 800a884:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a888:	d025      	beq.n	800a8d6 <lite_dense_if32of32wf32+0x212>
 800a88a:	eddc 6a0a 	vldr	s13, [ip, #40]	; 0x28
 800a88e:	edde 7a0a 	vldr	s15, [lr, #40]	; 0x28
 800a892:	2c0b      	cmp	r4, #11
 800a894:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a898:	d01d      	beq.n	800a8d6 <lite_dense_if32of32wf32+0x212>
 800a89a:	eddc 6a0b 	vldr	s13, [ip, #44]	; 0x2c
 800a89e:	edde 7a0b 	vldr	s15, [lr, #44]	; 0x2c
 800a8a2:	2c0c      	cmp	r4, #12
 800a8a4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a8a8:	d015      	beq.n	800a8d6 <lite_dense_if32of32wf32+0x212>
 800a8aa:	eddc 6a0c 	vldr	s13, [ip, #48]	; 0x30
 800a8ae:	edde 7a0c 	vldr	s15, [lr, #48]	; 0x30
 800a8b2:	3c0d      	subs	r4, #13
 800a8b4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a8b8:	d00d      	beq.n	800a8d6 <lite_dense_if32of32wf32+0x212>
 800a8ba:	eddc 6a0d 	vldr	s13, [ip, #52]	; 0x34
 800a8be:	edde 7a0d 	vldr	s15, [lr, #52]	; 0x34
 800a8c2:	2c01      	cmp	r4, #1
 800a8c4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a8c8:	d005      	beq.n	800a8d6 <lite_dense_if32of32wf32+0x212>
 800a8ca:	edde 6a0e 	vldr	s13, [lr, #56]	; 0x38
 800a8ce:	eddc 7a0e 	vldr	s15, [ip, #56]	; 0x38
 800a8d2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a8d6:	444a      	add	r2, r9
 800a8d8:	eca5 7a01 	vstmia	r5!, {s14}
 800a8dc:	42af      	cmp	r7, r5
 800a8de:	f63f af09 	bhi.w	800a6f4 <lite_dense_if32of32wf32+0x30>
 800a8e2:	b15b      	cbz	r3, 800a8fc <lite_dense_if32of32wf32+0x238>
 800a8e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a8e6:	b14a      	cbz	r2, 800a8fc <lite_dense_if32of32wf32+0x238>
 800a8e8:	edd0 7a00 	vldr	s15, [r0]
 800a8ec:	ecb3 7a01 	vldmia	r3!, {s14}
 800a8f0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a8f4:	ece0 7a01 	vstmia	r0!, {s15}
 800a8f8:	4287      	cmp	r7, r0
 800a8fa:	d1f5      	bne.n	800a8e8 <lite_dense_if32of32wf32+0x224>
 800a8fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a900:	4634      	mov	r4, r6
 800a902:	4696      	mov	lr, r2
 800a904:	468c      	mov	ip, r1
 800a906:	e76e      	b.n	800a7e6 <lite_dense_if32of32wf32+0x122>
 800a908:	00000000 	.word	0x00000000

0800a90c <ai_version_get>:
 800a90c:	0212      	lsls	r2, r2, #8
 800a90e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800a912:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 800a916:	4770      	bx	lr

0800a918 <get_tensor_byte_size>:
 800a918:	b410      	push	{r4}
 800a91a:	6983      	ldr	r3, [r0, #24]
 800a91c:	68c4      	ldr	r4, [r0, #12]
 800a91e:	6941      	ldr	r1, [r0, #20]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	68e0      	ldr	r0, [r4, #12]
 800a924:	4a07      	ldr	r2, [pc, #28]	; (800a944 <get_tensor_byte_size+0x2c>)
 800a926:	68c9      	ldr	r1, [r1, #12]
 800a928:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a92c:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 800a930:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800a934:	fb01 f000 	mul.w	r0, r1, r0
 800a938:	4293      	cmp	r3, r2
 800a93a:	bf04      	itt	eq
 800a93c:	3007      	addeq	r0, #7
 800a93e:	08c0      	lsreq	r0, r0, #3
 800a940:	4770      	bx	lr
 800a942:	bf00      	nop
 800a944:	000400c0 	.word	0x000400c0

0800a948 <ai_array_to_buffer_fmt>:
 800a948:	f3c0 4343 	ubfx	r3, r0, #17, #4
 800a94c:	2b02      	cmp	r3, #2
 800a94e:	d050      	beq.n	800a9f2 <ai_array_to_buffer_fmt+0xaa>
 800a950:	4b2a      	ldr	r3, [pc, #168]	; (800a9fc <ai_array_to_buffer_fmt+0xb4>)
 800a952:	f020 427e 	bic.w	r2, r0, #4261412864	; 0xfe000000
 800a956:	429a      	cmp	r2, r3
 800a958:	d00b      	beq.n	800a972 <ai_array_to_buffer_fmt+0x2a>
 800a95a:	dc1c      	bgt.n	800a996 <ai_array_to_buffer_fmt+0x4e>
 800a95c:	4b28      	ldr	r3, [pc, #160]	; (800aa00 <ai_array_to_buffer_fmt+0xb8>)
 800a95e:	429a      	cmp	r2, r3
 800a960:	d007      	beq.n	800a972 <ai_array_to_buffer_fmt+0x2a>
 800a962:	dd0b      	ble.n	800a97c <ai_array_to_buffer_fmt+0x34>
 800a964:	4b27      	ldr	r3, [pc, #156]	; (800aa04 <ai_array_to_buffer_fmt+0xbc>)
 800a966:	429a      	cmp	r2, r3
 800a968:	d003      	beq.n	800a972 <ai_array_to_buffer_fmt+0x2a>
 800a96a:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 800a96e:	429a      	cmp	r2, r3
 800a970:	d131      	bne.n	800a9d6 <ai_array_to_buffer_fmt+0x8e>
 800a972:	4613      	mov	r3, r2
 800a974:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800a978:	4318      	orrs	r0, r3
 800a97a:	4770      	bx	lr
 800a97c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800a980:	429a      	cmp	r2, r3
 800a982:	d0f6      	beq.n	800a972 <ai_array_to_buffer_fmt+0x2a>
 800a984:	dd2c      	ble.n	800a9e0 <ai_array_to_buffer_fmt+0x98>
 800a986:	4b20      	ldr	r3, [pc, #128]	; (800aa08 <ai_array_to_buffer_fmt+0xc0>)
 800a988:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800a98c:	429a      	cmp	r2, r3
 800a98e:	bf18      	it	ne
 800a990:	2340      	movne	r3, #64	; 0x40
 800a992:	4318      	orrs	r0, r3
 800a994:	4770      	bx	lr
 800a996:	4b1d      	ldr	r3, [pc, #116]	; (800aa0c <ai_array_to_buffer_fmt+0xc4>)
 800a998:	429a      	cmp	r2, r3
 800a99a:	d0ea      	beq.n	800a972 <ai_array_to_buffer_fmt+0x2a>
 800a99c:	dd0e      	ble.n	800a9bc <ai_array_to_buffer_fmt+0x74>
 800a99e:	4b1c      	ldr	r3, [pc, #112]	; (800aa10 <ai_array_to_buffer_fmt+0xc8>)
 800a9a0:	429a      	cmp	r2, r3
 800a9a2:	d0e6      	beq.n	800a972 <ai_array_to_buffer_fmt+0x2a>
 800a9a4:	f503 037e 	add.w	r3, r3, #16646144	; 0xfe0000
 800a9a8:	429a      	cmp	r2, r3
 800a9aa:	d0e2      	beq.n	800a972 <ai_array_to_buffer_fmt+0x2a>
 800a9ac:	4b19      	ldr	r3, [pc, #100]	; (800aa14 <ai_array_to_buffer_fmt+0xcc>)
 800a9ae:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800a9b2:	429a      	cmp	r2, r3
 800a9b4:	bf18      	it	ne
 800a9b6:	2340      	movne	r3, #64	; 0x40
 800a9b8:	4318      	orrs	r0, r3
 800a9ba:	4770      	bx	lr
 800a9bc:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800a9c0:	429a      	cmp	r2, r3
 800a9c2:	d0d6      	beq.n	800a972 <ai_array_to_buffer_fmt+0x2a>
 800a9c4:	3307      	adds	r3, #7
 800a9c6:	429a      	cmp	r2, r3
 800a9c8:	d0d3      	beq.n	800a972 <ai_array_to_buffer_fmt+0x2a>
 800a9ca:	f2a3 3387 	subw	r3, r3, #903	; 0x387
 800a9ce:	429a      	cmp	r2, r3
 800a9d0:	bf18      	it	ne
 800a9d2:	2340      	movne	r3, #64	; 0x40
 800a9d4:	e7ce      	b.n	800a974 <ai_array_to_buffer_fmt+0x2c>
 800a9d6:	4b10      	ldr	r3, [pc, #64]	; (800aa18 <ai_array_to_buffer_fmt+0xd0>)
 800a9d8:	429a      	cmp	r2, r3
 800a9da:	bf18      	it	ne
 800a9dc:	2340      	movne	r3, #64	; 0x40
 800a9de:	e7c9      	b.n	800a974 <ai_array_to_buffer_fmt+0x2c>
 800a9e0:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800a9e4:	429a      	cmp	r2, r3
 800a9e6:	d0c4      	beq.n	800a972 <ai_array_to_buffer_fmt+0x2a>
 800a9e8:	3380      	adds	r3, #128	; 0x80
 800a9ea:	429a      	cmp	r2, r3
 800a9ec:	bf18      	it	ne
 800a9ee:	2340      	movne	r3, #64	; 0x40
 800a9f0:	e7c0      	b.n	800a974 <ai_array_to_buffer_fmt+0x2c>
 800a9f2:	4b0a      	ldr	r3, [pc, #40]	; (800aa1c <ai_array_to_buffer_fmt+0xd4>)
 800a9f4:	4003      	ands	r3, r0
 800a9f6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a9fa:	e7bb      	b.n	800a974 <ai_array_to_buffer_fmt+0x2c>
 800a9fc:	00840040 	.word	0x00840040
 800aa00:	00040840 	.word	0x00040840
 800aa04:	00041040 	.word	0x00041040
 800aa08:	00040447 	.word	0x00040447
 800aa0c:	00840840 	.word	0x00840840
 800aa10:	00841040 	.word	0x00841040
 800aa14:	0084084f 	.word	0x0084084f
 800aa18:	0004084f 	.word	0x0004084f
 800aa1c:	00803fff 	.word	0x00803fff

0800aa20 <ai_array_get_byte_size>:
 800aa20:	b319      	cbz	r1, 800aa6a <ai_array_get_byte_size+0x4a>
 800aa22:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800aa26:	fb03 f101 	mul.w	r1, r3, r1
 800aa2a:	3107      	adds	r1, #7
 800aa2c:	f3c0 4243 	ubfx	r2, r0, #17, #4
 800aa30:	f021 0307 	bic.w	r3, r1, #7
 800aa34:	2a04      	cmp	r2, #4
 800aa36:	f3c0 5141 	ubfx	r1, r0, #21, #2
 800aa3a:	fa23 f101 	lsr.w	r1, r3, r1
 800aa3e:	ea4f 10e0 	mov.w	r0, r0, asr #7
 800aa42:	d00b      	beq.n	800aa5c <ai_array_get_byte_size+0x3c>
 800aa44:	2a08      	cmp	r2, #8
 800aa46:	d002      	beq.n	800aa4e <ai_array_get_byte_size+0x2e>
 800aa48:	3107      	adds	r1, #7
 800aa4a:	08c8      	lsrs	r0, r1, #3
 800aa4c:	4770      	bx	lr
 800aa4e:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800aa52:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 800aa56:	3107      	adds	r1, #7
 800aa58:	08c8      	lsrs	r0, r1, #3
 800aa5a:	4770      	bx	lr
 800aa5c:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800aa60:	eb01 1100 	add.w	r1, r1, r0, lsl #4
 800aa64:	3107      	adds	r1, #7
 800aa66:	08c8      	lsrs	r0, r1, #3
 800aa68:	4770      	bx	lr
 800aa6a:	4608      	mov	r0, r1
 800aa6c:	4770      	bx	lr
 800aa6e:	bf00      	nop

0800aa70 <ai_array_get_data_byte_size>:
 800aa70:	b169      	cbz	r1, 800aa8e <ai_array_get_data_byte_size+0x1e>
 800aa72:	f3c0 12c6 	ubfx	r2, r0, #7, #7
 800aa76:	fb02 f101 	mul.w	r1, r2, r1
 800aa7a:	1dcb      	adds	r3, r1, #7
 800aa7c:	f023 0307 	bic.w	r3, r3, #7
 800aa80:	f3c0 5041 	ubfx	r0, r0, #21, #2
 800aa84:	fa23 f000 	lsr.w	r0, r3, r0
 800aa88:	3007      	adds	r0, #7
 800aa8a:	08c0      	lsrs	r0, r0, #3
 800aa8c:	4770      	bx	lr
 800aa8e:	4608      	mov	r0, r1
 800aa90:	4770      	bx	lr
 800aa92:	bf00      	nop

0800aa94 <__errno>:
 800aa94:	4b01      	ldr	r3, [pc, #4]	; (800aa9c <__errno+0x8>)
 800aa96:	6818      	ldr	r0, [r3, #0]
 800aa98:	4770      	bx	lr
 800aa9a:	bf00      	nop
 800aa9c:	20000774 	.word	0x20000774

0800aaa0 <__libc_init_array>:
 800aaa0:	b570      	push	{r4, r5, r6, lr}
 800aaa2:	4d0d      	ldr	r5, [pc, #52]	; (800aad8 <__libc_init_array+0x38>)
 800aaa4:	4c0d      	ldr	r4, [pc, #52]	; (800aadc <__libc_init_array+0x3c>)
 800aaa6:	1b64      	subs	r4, r4, r5
 800aaa8:	10a4      	asrs	r4, r4, #2
 800aaaa:	2600      	movs	r6, #0
 800aaac:	42a6      	cmp	r6, r4
 800aaae:	d109      	bne.n	800aac4 <__libc_init_array+0x24>
 800aab0:	4d0b      	ldr	r5, [pc, #44]	; (800aae0 <__libc_init_array+0x40>)
 800aab2:	4c0c      	ldr	r4, [pc, #48]	; (800aae4 <__libc_init_array+0x44>)
 800aab4:	f001 f986 	bl	800bdc4 <_init>
 800aab8:	1b64      	subs	r4, r4, r5
 800aaba:	10a4      	asrs	r4, r4, #2
 800aabc:	2600      	movs	r6, #0
 800aabe:	42a6      	cmp	r6, r4
 800aac0:	d105      	bne.n	800aace <__libc_init_array+0x2e>
 800aac2:	bd70      	pop	{r4, r5, r6, pc}
 800aac4:	f855 3b04 	ldr.w	r3, [r5], #4
 800aac8:	4798      	blx	r3
 800aaca:	3601      	adds	r6, #1
 800aacc:	e7ee      	b.n	800aaac <__libc_init_array+0xc>
 800aace:	f855 3b04 	ldr.w	r3, [r5], #4
 800aad2:	4798      	blx	r3
 800aad4:	3601      	adds	r6, #1
 800aad6:	e7f2      	b.n	800aabe <__libc_init_array+0x1e>
 800aad8:	08078d30 	.word	0x08078d30
 800aadc:	08078d30 	.word	0x08078d30
 800aae0:	08078d30 	.word	0x08078d30
 800aae4:	08078d34 	.word	0x08078d34

0800aae8 <malloc>:
 800aae8:	4b02      	ldr	r3, [pc, #8]	; (800aaf4 <malloc+0xc>)
 800aaea:	4601      	mov	r1, r0
 800aaec:	6818      	ldr	r0, [r3, #0]
 800aaee:	f000 b885 	b.w	800abfc <_malloc_r>
 800aaf2:	bf00      	nop
 800aaf4:	20000774 	.word	0x20000774

0800aaf8 <memcpy>:
 800aaf8:	440a      	add	r2, r1
 800aafa:	4291      	cmp	r1, r2
 800aafc:	f100 33ff 	add.w	r3, r0, #4294967295
 800ab00:	d100      	bne.n	800ab04 <memcpy+0xc>
 800ab02:	4770      	bx	lr
 800ab04:	b510      	push	{r4, lr}
 800ab06:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ab0a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ab0e:	4291      	cmp	r1, r2
 800ab10:	d1f9      	bne.n	800ab06 <memcpy+0xe>
 800ab12:	bd10      	pop	{r4, pc}

0800ab14 <memset>:
 800ab14:	4402      	add	r2, r0
 800ab16:	4603      	mov	r3, r0
 800ab18:	4293      	cmp	r3, r2
 800ab1a:	d100      	bne.n	800ab1e <memset+0xa>
 800ab1c:	4770      	bx	lr
 800ab1e:	f803 1b01 	strb.w	r1, [r3], #1
 800ab22:	e7f9      	b.n	800ab18 <memset+0x4>

0800ab24 <_free_r>:
 800ab24:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ab26:	2900      	cmp	r1, #0
 800ab28:	d044      	beq.n	800abb4 <_free_r+0x90>
 800ab2a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ab2e:	9001      	str	r0, [sp, #4]
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	f1a1 0404 	sub.w	r4, r1, #4
 800ab36:	bfb8      	it	lt
 800ab38:	18e4      	addlt	r4, r4, r3
 800ab3a:	f000 fd2d 	bl	800b598 <__malloc_lock>
 800ab3e:	4a1e      	ldr	r2, [pc, #120]	; (800abb8 <_free_r+0x94>)
 800ab40:	9801      	ldr	r0, [sp, #4]
 800ab42:	6813      	ldr	r3, [r2, #0]
 800ab44:	b933      	cbnz	r3, 800ab54 <_free_r+0x30>
 800ab46:	6063      	str	r3, [r4, #4]
 800ab48:	6014      	str	r4, [r2, #0]
 800ab4a:	b003      	add	sp, #12
 800ab4c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ab50:	f000 bd28 	b.w	800b5a4 <__malloc_unlock>
 800ab54:	42a3      	cmp	r3, r4
 800ab56:	d908      	bls.n	800ab6a <_free_r+0x46>
 800ab58:	6825      	ldr	r5, [r4, #0]
 800ab5a:	1961      	adds	r1, r4, r5
 800ab5c:	428b      	cmp	r3, r1
 800ab5e:	bf01      	itttt	eq
 800ab60:	6819      	ldreq	r1, [r3, #0]
 800ab62:	685b      	ldreq	r3, [r3, #4]
 800ab64:	1949      	addeq	r1, r1, r5
 800ab66:	6021      	streq	r1, [r4, #0]
 800ab68:	e7ed      	b.n	800ab46 <_free_r+0x22>
 800ab6a:	461a      	mov	r2, r3
 800ab6c:	685b      	ldr	r3, [r3, #4]
 800ab6e:	b10b      	cbz	r3, 800ab74 <_free_r+0x50>
 800ab70:	42a3      	cmp	r3, r4
 800ab72:	d9fa      	bls.n	800ab6a <_free_r+0x46>
 800ab74:	6811      	ldr	r1, [r2, #0]
 800ab76:	1855      	adds	r5, r2, r1
 800ab78:	42a5      	cmp	r5, r4
 800ab7a:	d10b      	bne.n	800ab94 <_free_r+0x70>
 800ab7c:	6824      	ldr	r4, [r4, #0]
 800ab7e:	4421      	add	r1, r4
 800ab80:	1854      	adds	r4, r2, r1
 800ab82:	42a3      	cmp	r3, r4
 800ab84:	6011      	str	r1, [r2, #0]
 800ab86:	d1e0      	bne.n	800ab4a <_free_r+0x26>
 800ab88:	681c      	ldr	r4, [r3, #0]
 800ab8a:	685b      	ldr	r3, [r3, #4]
 800ab8c:	6053      	str	r3, [r2, #4]
 800ab8e:	4421      	add	r1, r4
 800ab90:	6011      	str	r1, [r2, #0]
 800ab92:	e7da      	b.n	800ab4a <_free_r+0x26>
 800ab94:	d902      	bls.n	800ab9c <_free_r+0x78>
 800ab96:	230c      	movs	r3, #12
 800ab98:	6003      	str	r3, [r0, #0]
 800ab9a:	e7d6      	b.n	800ab4a <_free_r+0x26>
 800ab9c:	6825      	ldr	r5, [r4, #0]
 800ab9e:	1961      	adds	r1, r4, r5
 800aba0:	428b      	cmp	r3, r1
 800aba2:	bf04      	itt	eq
 800aba4:	6819      	ldreq	r1, [r3, #0]
 800aba6:	685b      	ldreq	r3, [r3, #4]
 800aba8:	6063      	str	r3, [r4, #4]
 800abaa:	bf04      	itt	eq
 800abac:	1949      	addeq	r1, r1, r5
 800abae:	6021      	streq	r1, [r4, #0]
 800abb0:	6054      	str	r4, [r2, #4]
 800abb2:	e7ca      	b.n	800ab4a <_free_r+0x26>
 800abb4:	b003      	add	sp, #12
 800abb6:	bd30      	pop	{r4, r5, pc}
 800abb8:	20001908 	.word	0x20001908

0800abbc <sbrk_aligned>:
 800abbc:	b570      	push	{r4, r5, r6, lr}
 800abbe:	4e0e      	ldr	r6, [pc, #56]	; (800abf8 <sbrk_aligned+0x3c>)
 800abc0:	460c      	mov	r4, r1
 800abc2:	6831      	ldr	r1, [r6, #0]
 800abc4:	4605      	mov	r5, r0
 800abc6:	b911      	cbnz	r1, 800abce <sbrk_aligned+0x12>
 800abc8:	f000 f930 	bl	800ae2c <_sbrk_r>
 800abcc:	6030      	str	r0, [r6, #0]
 800abce:	4621      	mov	r1, r4
 800abd0:	4628      	mov	r0, r5
 800abd2:	f000 f92b 	bl	800ae2c <_sbrk_r>
 800abd6:	1c43      	adds	r3, r0, #1
 800abd8:	d00a      	beq.n	800abf0 <sbrk_aligned+0x34>
 800abda:	1cc4      	adds	r4, r0, #3
 800abdc:	f024 0403 	bic.w	r4, r4, #3
 800abe0:	42a0      	cmp	r0, r4
 800abe2:	d007      	beq.n	800abf4 <sbrk_aligned+0x38>
 800abe4:	1a21      	subs	r1, r4, r0
 800abe6:	4628      	mov	r0, r5
 800abe8:	f000 f920 	bl	800ae2c <_sbrk_r>
 800abec:	3001      	adds	r0, #1
 800abee:	d101      	bne.n	800abf4 <sbrk_aligned+0x38>
 800abf0:	f04f 34ff 	mov.w	r4, #4294967295
 800abf4:	4620      	mov	r0, r4
 800abf6:	bd70      	pop	{r4, r5, r6, pc}
 800abf8:	2000190c 	.word	0x2000190c

0800abfc <_malloc_r>:
 800abfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac00:	1ccd      	adds	r5, r1, #3
 800ac02:	f025 0503 	bic.w	r5, r5, #3
 800ac06:	3508      	adds	r5, #8
 800ac08:	2d0c      	cmp	r5, #12
 800ac0a:	bf38      	it	cc
 800ac0c:	250c      	movcc	r5, #12
 800ac0e:	2d00      	cmp	r5, #0
 800ac10:	4607      	mov	r7, r0
 800ac12:	db01      	blt.n	800ac18 <_malloc_r+0x1c>
 800ac14:	42a9      	cmp	r1, r5
 800ac16:	d905      	bls.n	800ac24 <_malloc_r+0x28>
 800ac18:	230c      	movs	r3, #12
 800ac1a:	603b      	str	r3, [r7, #0]
 800ac1c:	2600      	movs	r6, #0
 800ac1e:	4630      	mov	r0, r6
 800ac20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac24:	4e2e      	ldr	r6, [pc, #184]	; (800ace0 <_malloc_r+0xe4>)
 800ac26:	f000 fcb7 	bl	800b598 <__malloc_lock>
 800ac2a:	6833      	ldr	r3, [r6, #0]
 800ac2c:	461c      	mov	r4, r3
 800ac2e:	bb34      	cbnz	r4, 800ac7e <_malloc_r+0x82>
 800ac30:	4629      	mov	r1, r5
 800ac32:	4638      	mov	r0, r7
 800ac34:	f7ff ffc2 	bl	800abbc <sbrk_aligned>
 800ac38:	1c43      	adds	r3, r0, #1
 800ac3a:	4604      	mov	r4, r0
 800ac3c:	d14d      	bne.n	800acda <_malloc_r+0xde>
 800ac3e:	6834      	ldr	r4, [r6, #0]
 800ac40:	4626      	mov	r6, r4
 800ac42:	2e00      	cmp	r6, #0
 800ac44:	d140      	bne.n	800acc8 <_malloc_r+0xcc>
 800ac46:	6823      	ldr	r3, [r4, #0]
 800ac48:	4631      	mov	r1, r6
 800ac4a:	4638      	mov	r0, r7
 800ac4c:	eb04 0803 	add.w	r8, r4, r3
 800ac50:	f000 f8ec 	bl	800ae2c <_sbrk_r>
 800ac54:	4580      	cmp	r8, r0
 800ac56:	d13a      	bne.n	800acce <_malloc_r+0xd2>
 800ac58:	6821      	ldr	r1, [r4, #0]
 800ac5a:	3503      	adds	r5, #3
 800ac5c:	1a6d      	subs	r5, r5, r1
 800ac5e:	f025 0503 	bic.w	r5, r5, #3
 800ac62:	3508      	adds	r5, #8
 800ac64:	2d0c      	cmp	r5, #12
 800ac66:	bf38      	it	cc
 800ac68:	250c      	movcc	r5, #12
 800ac6a:	4629      	mov	r1, r5
 800ac6c:	4638      	mov	r0, r7
 800ac6e:	f7ff ffa5 	bl	800abbc <sbrk_aligned>
 800ac72:	3001      	adds	r0, #1
 800ac74:	d02b      	beq.n	800acce <_malloc_r+0xd2>
 800ac76:	6823      	ldr	r3, [r4, #0]
 800ac78:	442b      	add	r3, r5
 800ac7a:	6023      	str	r3, [r4, #0]
 800ac7c:	e00e      	b.n	800ac9c <_malloc_r+0xa0>
 800ac7e:	6822      	ldr	r2, [r4, #0]
 800ac80:	1b52      	subs	r2, r2, r5
 800ac82:	d41e      	bmi.n	800acc2 <_malloc_r+0xc6>
 800ac84:	2a0b      	cmp	r2, #11
 800ac86:	d916      	bls.n	800acb6 <_malloc_r+0xba>
 800ac88:	1961      	adds	r1, r4, r5
 800ac8a:	42a3      	cmp	r3, r4
 800ac8c:	6025      	str	r5, [r4, #0]
 800ac8e:	bf18      	it	ne
 800ac90:	6059      	strne	r1, [r3, #4]
 800ac92:	6863      	ldr	r3, [r4, #4]
 800ac94:	bf08      	it	eq
 800ac96:	6031      	streq	r1, [r6, #0]
 800ac98:	5162      	str	r2, [r4, r5]
 800ac9a:	604b      	str	r3, [r1, #4]
 800ac9c:	4638      	mov	r0, r7
 800ac9e:	f104 060b 	add.w	r6, r4, #11
 800aca2:	f000 fc7f 	bl	800b5a4 <__malloc_unlock>
 800aca6:	f026 0607 	bic.w	r6, r6, #7
 800acaa:	1d23      	adds	r3, r4, #4
 800acac:	1af2      	subs	r2, r6, r3
 800acae:	d0b6      	beq.n	800ac1e <_malloc_r+0x22>
 800acb0:	1b9b      	subs	r3, r3, r6
 800acb2:	50a3      	str	r3, [r4, r2]
 800acb4:	e7b3      	b.n	800ac1e <_malloc_r+0x22>
 800acb6:	6862      	ldr	r2, [r4, #4]
 800acb8:	42a3      	cmp	r3, r4
 800acba:	bf0c      	ite	eq
 800acbc:	6032      	streq	r2, [r6, #0]
 800acbe:	605a      	strne	r2, [r3, #4]
 800acc0:	e7ec      	b.n	800ac9c <_malloc_r+0xa0>
 800acc2:	4623      	mov	r3, r4
 800acc4:	6864      	ldr	r4, [r4, #4]
 800acc6:	e7b2      	b.n	800ac2e <_malloc_r+0x32>
 800acc8:	4634      	mov	r4, r6
 800acca:	6876      	ldr	r6, [r6, #4]
 800accc:	e7b9      	b.n	800ac42 <_malloc_r+0x46>
 800acce:	230c      	movs	r3, #12
 800acd0:	603b      	str	r3, [r7, #0]
 800acd2:	4638      	mov	r0, r7
 800acd4:	f000 fc66 	bl	800b5a4 <__malloc_unlock>
 800acd8:	e7a1      	b.n	800ac1e <_malloc_r+0x22>
 800acda:	6025      	str	r5, [r4, #0]
 800acdc:	e7de      	b.n	800ac9c <_malloc_r+0xa0>
 800acde:	bf00      	nop
 800ace0:	20001908 	.word	0x20001908

0800ace4 <iprintf>:
 800ace4:	b40f      	push	{r0, r1, r2, r3}
 800ace6:	4b0a      	ldr	r3, [pc, #40]	; (800ad10 <iprintf+0x2c>)
 800ace8:	b513      	push	{r0, r1, r4, lr}
 800acea:	681c      	ldr	r4, [r3, #0]
 800acec:	b124      	cbz	r4, 800acf8 <iprintf+0x14>
 800acee:	69a3      	ldr	r3, [r4, #24]
 800acf0:	b913      	cbnz	r3, 800acf8 <iprintf+0x14>
 800acf2:	4620      	mov	r0, r4
 800acf4:	f000 fb4a 	bl	800b38c <__sinit>
 800acf8:	ab05      	add	r3, sp, #20
 800acfa:	9a04      	ldr	r2, [sp, #16]
 800acfc:	68a1      	ldr	r1, [r4, #8]
 800acfe:	9301      	str	r3, [sp, #4]
 800ad00:	4620      	mov	r0, r4
 800ad02:	f000 fc7f 	bl	800b604 <_vfiprintf_r>
 800ad06:	b002      	add	sp, #8
 800ad08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad0c:	b004      	add	sp, #16
 800ad0e:	4770      	bx	lr
 800ad10:	20000774 	.word	0x20000774

0800ad14 <putchar>:
 800ad14:	4b09      	ldr	r3, [pc, #36]	; (800ad3c <putchar+0x28>)
 800ad16:	b513      	push	{r0, r1, r4, lr}
 800ad18:	681c      	ldr	r4, [r3, #0]
 800ad1a:	4601      	mov	r1, r0
 800ad1c:	b134      	cbz	r4, 800ad2c <putchar+0x18>
 800ad1e:	69a3      	ldr	r3, [r4, #24]
 800ad20:	b923      	cbnz	r3, 800ad2c <putchar+0x18>
 800ad22:	9001      	str	r0, [sp, #4]
 800ad24:	4620      	mov	r0, r4
 800ad26:	f000 fb31 	bl	800b38c <__sinit>
 800ad2a:	9901      	ldr	r1, [sp, #4]
 800ad2c:	68a2      	ldr	r2, [r4, #8]
 800ad2e:	4620      	mov	r0, r4
 800ad30:	b002      	add	sp, #8
 800ad32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad36:	f000 bf29 	b.w	800bb8c <_putc_r>
 800ad3a:	bf00      	nop
 800ad3c:	20000774 	.word	0x20000774

0800ad40 <_puts_r>:
 800ad40:	b570      	push	{r4, r5, r6, lr}
 800ad42:	460e      	mov	r6, r1
 800ad44:	4605      	mov	r5, r0
 800ad46:	b118      	cbz	r0, 800ad50 <_puts_r+0x10>
 800ad48:	6983      	ldr	r3, [r0, #24]
 800ad4a:	b90b      	cbnz	r3, 800ad50 <_puts_r+0x10>
 800ad4c:	f000 fb1e 	bl	800b38c <__sinit>
 800ad50:	69ab      	ldr	r3, [r5, #24]
 800ad52:	68ac      	ldr	r4, [r5, #8]
 800ad54:	b913      	cbnz	r3, 800ad5c <_puts_r+0x1c>
 800ad56:	4628      	mov	r0, r5
 800ad58:	f000 fb18 	bl	800b38c <__sinit>
 800ad5c:	4b2c      	ldr	r3, [pc, #176]	; (800ae10 <_puts_r+0xd0>)
 800ad5e:	429c      	cmp	r4, r3
 800ad60:	d120      	bne.n	800ada4 <_puts_r+0x64>
 800ad62:	686c      	ldr	r4, [r5, #4]
 800ad64:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ad66:	07db      	lsls	r3, r3, #31
 800ad68:	d405      	bmi.n	800ad76 <_puts_r+0x36>
 800ad6a:	89a3      	ldrh	r3, [r4, #12]
 800ad6c:	0598      	lsls	r0, r3, #22
 800ad6e:	d402      	bmi.n	800ad76 <_puts_r+0x36>
 800ad70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ad72:	f000 fba9 	bl	800b4c8 <__retarget_lock_acquire_recursive>
 800ad76:	89a3      	ldrh	r3, [r4, #12]
 800ad78:	0719      	lsls	r1, r3, #28
 800ad7a:	d51d      	bpl.n	800adb8 <_puts_r+0x78>
 800ad7c:	6923      	ldr	r3, [r4, #16]
 800ad7e:	b1db      	cbz	r3, 800adb8 <_puts_r+0x78>
 800ad80:	3e01      	subs	r6, #1
 800ad82:	68a3      	ldr	r3, [r4, #8]
 800ad84:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ad88:	3b01      	subs	r3, #1
 800ad8a:	60a3      	str	r3, [r4, #8]
 800ad8c:	bb39      	cbnz	r1, 800adde <_puts_r+0x9e>
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	da38      	bge.n	800ae04 <_puts_r+0xc4>
 800ad92:	4622      	mov	r2, r4
 800ad94:	210a      	movs	r1, #10
 800ad96:	4628      	mov	r0, r5
 800ad98:	f000 f91e 	bl	800afd8 <__swbuf_r>
 800ad9c:	3001      	adds	r0, #1
 800ad9e:	d011      	beq.n	800adc4 <_puts_r+0x84>
 800ada0:	250a      	movs	r5, #10
 800ada2:	e011      	b.n	800adc8 <_puts_r+0x88>
 800ada4:	4b1b      	ldr	r3, [pc, #108]	; (800ae14 <_puts_r+0xd4>)
 800ada6:	429c      	cmp	r4, r3
 800ada8:	d101      	bne.n	800adae <_puts_r+0x6e>
 800adaa:	68ac      	ldr	r4, [r5, #8]
 800adac:	e7da      	b.n	800ad64 <_puts_r+0x24>
 800adae:	4b1a      	ldr	r3, [pc, #104]	; (800ae18 <_puts_r+0xd8>)
 800adb0:	429c      	cmp	r4, r3
 800adb2:	bf08      	it	eq
 800adb4:	68ec      	ldreq	r4, [r5, #12]
 800adb6:	e7d5      	b.n	800ad64 <_puts_r+0x24>
 800adb8:	4621      	mov	r1, r4
 800adba:	4628      	mov	r0, r5
 800adbc:	f000 f95e 	bl	800b07c <__swsetup_r>
 800adc0:	2800      	cmp	r0, #0
 800adc2:	d0dd      	beq.n	800ad80 <_puts_r+0x40>
 800adc4:	f04f 35ff 	mov.w	r5, #4294967295
 800adc8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800adca:	07da      	lsls	r2, r3, #31
 800adcc:	d405      	bmi.n	800adda <_puts_r+0x9a>
 800adce:	89a3      	ldrh	r3, [r4, #12]
 800add0:	059b      	lsls	r3, r3, #22
 800add2:	d402      	bmi.n	800adda <_puts_r+0x9a>
 800add4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800add6:	f000 fb78 	bl	800b4ca <__retarget_lock_release_recursive>
 800adda:	4628      	mov	r0, r5
 800addc:	bd70      	pop	{r4, r5, r6, pc}
 800adde:	2b00      	cmp	r3, #0
 800ade0:	da04      	bge.n	800adec <_puts_r+0xac>
 800ade2:	69a2      	ldr	r2, [r4, #24]
 800ade4:	429a      	cmp	r2, r3
 800ade6:	dc06      	bgt.n	800adf6 <_puts_r+0xb6>
 800ade8:	290a      	cmp	r1, #10
 800adea:	d004      	beq.n	800adf6 <_puts_r+0xb6>
 800adec:	6823      	ldr	r3, [r4, #0]
 800adee:	1c5a      	adds	r2, r3, #1
 800adf0:	6022      	str	r2, [r4, #0]
 800adf2:	7019      	strb	r1, [r3, #0]
 800adf4:	e7c5      	b.n	800ad82 <_puts_r+0x42>
 800adf6:	4622      	mov	r2, r4
 800adf8:	4628      	mov	r0, r5
 800adfa:	f000 f8ed 	bl	800afd8 <__swbuf_r>
 800adfe:	3001      	adds	r0, #1
 800ae00:	d1bf      	bne.n	800ad82 <_puts_r+0x42>
 800ae02:	e7df      	b.n	800adc4 <_puts_r+0x84>
 800ae04:	6823      	ldr	r3, [r4, #0]
 800ae06:	250a      	movs	r5, #10
 800ae08:	1c5a      	adds	r2, r3, #1
 800ae0a:	6022      	str	r2, [r4, #0]
 800ae0c:	701d      	strb	r5, [r3, #0]
 800ae0e:	e7db      	b.n	800adc8 <_puts_r+0x88>
 800ae10:	08078cbc 	.word	0x08078cbc
 800ae14:	08078cdc 	.word	0x08078cdc
 800ae18:	08078c9c 	.word	0x08078c9c

0800ae1c <puts>:
 800ae1c:	4b02      	ldr	r3, [pc, #8]	; (800ae28 <puts+0xc>)
 800ae1e:	4601      	mov	r1, r0
 800ae20:	6818      	ldr	r0, [r3, #0]
 800ae22:	f7ff bf8d 	b.w	800ad40 <_puts_r>
 800ae26:	bf00      	nop
 800ae28:	20000774 	.word	0x20000774

0800ae2c <_sbrk_r>:
 800ae2c:	b538      	push	{r3, r4, r5, lr}
 800ae2e:	4d06      	ldr	r5, [pc, #24]	; (800ae48 <_sbrk_r+0x1c>)
 800ae30:	2300      	movs	r3, #0
 800ae32:	4604      	mov	r4, r0
 800ae34:	4608      	mov	r0, r1
 800ae36:	602b      	str	r3, [r5, #0]
 800ae38:	f7f7 fbfc 	bl	8002634 <_sbrk>
 800ae3c:	1c43      	adds	r3, r0, #1
 800ae3e:	d102      	bne.n	800ae46 <_sbrk_r+0x1a>
 800ae40:	682b      	ldr	r3, [r5, #0]
 800ae42:	b103      	cbz	r3, 800ae46 <_sbrk_r+0x1a>
 800ae44:	6023      	str	r3, [r4, #0]
 800ae46:	bd38      	pop	{r3, r4, r5, pc}
 800ae48:	20001914 	.word	0x20001914

0800ae4c <setvbuf>:
 800ae4c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ae50:	461d      	mov	r5, r3
 800ae52:	4b5d      	ldr	r3, [pc, #372]	; (800afc8 <setvbuf+0x17c>)
 800ae54:	681f      	ldr	r7, [r3, #0]
 800ae56:	4604      	mov	r4, r0
 800ae58:	460e      	mov	r6, r1
 800ae5a:	4690      	mov	r8, r2
 800ae5c:	b127      	cbz	r7, 800ae68 <setvbuf+0x1c>
 800ae5e:	69bb      	ldr	r3, [r7, #24]
 800ae60:	b913      	cbnz	r3, 800ae68 <setvbuf+0x1c>
 800ae62:	4638      	mov	r0, r7
 800ae64:	f000 fa92 	bl	800b38c <__sinit>
 800ae68:	4b58      	ldr	r3, [pc, #352]	; (800afcc <setvbuf+0x180>)
 800ae6a:	429c      	cmp	r4, r3
 800ae6c:	d167      	bne.n	800af3e <setvbuf+0xf2>
 800ae6e:	687c      	ldr	r4, [r7, #4]
 800ae70:	f1b8 0f02 	cmp.w	r8, #2
 800ae74:	d006      	beq.n	800ae84 <setvbuf+0x38>
 800ae76:	f1b8 0f01 	cmp.w	r8, #1
 800ae7a:	f200 809f 	bhi.w	800afbc <setvbuf+0x170>
 800ae7e:	2d00      	cmp	r5, #0
 800ae80:	f2c0 809c 	blt.w	800afbc <setvbuf+0x170>
 800ae84:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ae86:	07db      	lsls	r3, r3, #31
 800ae88:	d405      	bmi.n	800ae96 <setvbuf+0x4a>
 800ae8a:	89a3      	ldrh	r3, [r4, #12]
 800ae8c:	0598      	lsls	r0, r3, #22
 800ae8e:	d402      	bmi.n	800ae96 <setvbuf+0x4a>
 800ae90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae92:	f000 fb19 	bl	800b4c8 <__retarget_lock_acquire_recursive>
 800ae96:	4621      	mov	r1, r4
 800ae98:	4638      	mov	r0, r7
 800ae9a:	f000 f9e3 	bl	800b264 <_fflush_r>
 800ae9e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aea0:	b141      	cbz	r1, 800aeb4 <setvbuf+0x68>
 800aea2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aea6:	4299      	cmp	r1, r3
 800aea8:	d002      	beq.n	800aeb0 <setvbuf+0x64>
 800aeaa:	4638      	mov	r0, r7
 800aeac:	f7ff fe3a 	bl	800ab24 <_free_r>
 800aeb0:	2300      	movs	r3, #0
 800aeb2:	6363      	str	r3, [r4, #52]	; 0x34
 800aeb4:	2300      	movs	r3, #0
 800aeb6:	61a3      	str	r3, [r4, #24]
 800aeb8:	6063      	str	r3, [r4, #4]
 800aeba:	89a3      	ldrh	r3, [r4, #12]
 800aebc:	0619      	lsls	r1, r3, #24
 800aebe:	d503      	bpl.n	800aec8 <setvbuf+0x7c>
 800aec0:	6921      	ldr	r1, [r4, #16]
 800aec2:	4638      	mov	r0, r7
 800aec4:	f7ff fe2e 	bl	800ab24 <_free_r>
 800aec8:	89a3      	ldrh	r3, [r4, #12]
 800aeca:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800aece:	f023 0303 	bic.w	r3, r3, #3
 800aed2:	f1b8 0f02 	cmp.w	r8, #2
 800aed6:	81a3      	strh	r3, [r4, #12]
 800aed8:	d06c      	beq.n	800afb4 <setvbuf+0x168>
 800aeda:	ab01      	add	r3, sp, #4
 800aedc:	466a      	mov	r2, sp
 800aede:	4621      	mov	r1, r4
 800aee0:	4638      	mov	r0, r7
 800aee2:	f000 faf3 	bl	800b4cc <__swhatbuf_r>
 800aee6:	89a3      	ldrh	r3, [r4, #12]
 800aee8:	4318      	orrs	r0, r3
 800aeea:	81a0      	strh	r0, [r4, #12]
 800aeec:	2d00      	cmp	r5, #0
 800aeee:	d130      	bne.n	800af52 <setvbuf+0x106>
 800aef0:	9d00      	ldr	r5, [sp, #0]
 800aef2:	4628      	mov	r0, r5
 800aef4:	f7ff fdf8 	bl	800aae8 <malloc>
 800aef8:	4606      	mov	r6, r0
 800aefa:	2800      	cmp	r0, #0
 800aefc:	d155      	bne.n	800afaa <setvbuf+0x15e>
 800aefe:	f8dd 9000 	ldr.w	r9, [sp]
 800af02:	45a9      	cmp	r9, r5
 800af04:	d14a      	bne.n	800af9c <setvbuf+0x150>
 800af06:	f04f 35ff 	mov.w	r5, #4294967295
 800af0a:	2200      	movs	r2, #0
 800af0c:	60a2      	str	r2, [r4, #8]
 800af0e:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800af12:	6022      	str	r2, [r4, #0]
 800af14:	6122      	str	r2, [r4, #16]
 800af16:	2201      	movs	r2, #1
 800af18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af1c:	6162      	str	r2, [r4, #20]
 800af1e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800af20:	f043 0302 	orr.w	r3, r3, #2
 800af24:	07d2      	lsls	r2, r2, #31
 800af26:	81a3      	strh	r3, [r4, #12]
 800af28:	d405      	bmi.n	800af36 <setvbuf+0xea>
 800af2a:	f413 7f00 	tst.w	r3, #512	; 0x200
 800af2e:	d102      	bne.n	800af36 <setvbuf+0xea>
 800af30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af32:	f000 faca 	bl	800b4ca <__retarget_lock_release_recursive>
 800af36:	4628      	mov	r0, r5
 800af38:	b003      	add	sp, #12
 800af3a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800af3e:	4b24      	ldr	r3, [pc, #144]	; (800afd0 <setvbuf+0x184>)
 800af40:	429c      	cmp	r4, r3
 800af42:	d101      	bne.n	800af48 <setvbuf+0xfc>
 800af44:	68bc      	ldr	r4, [r7, #8]
 800af46:	e793      	b.n	800ae70 <setvbuf+0x24>
 800af48:	4b22      	ldr	r3, [pc, #136]	; (800afd4 <setvbuf+0x188>)
 800af4a:	429c      	cmp	r4, r3
 800af4c:	bf08      	it	eq
 800af4e:	68fc      	ldreq	r4, [r7, #12]
 800af50:	e78e      	b.n	800ae70 <setvbuf+0x24>
 800af52:	2e00      	cmp	r6, #0
 800af54:	d0cd      	beq.n	800aef2 <setvbuf+0xa6>
 800af56:	69bb      	ldr	r3, [r7, #24]
 800af58:	b913      	cbnz	r3, 800af60 <setvbuf+0x114>
 800af5a:	4638      	mov	r0, r7
 800af5c:	f000 fa16 	bl	800b38c <__sinit>
 800af60:	f1b8 0f01 	cmp.w	r8, #1
 800af64:	bf08      	it	eq
 800af66:	89a3      	ldrheq	r3, [r4, #12]
 800af68:	6026      	str	r6, [r4, #0]
 800af6a:	bf04      	itt	eq
 800af6c:	f043 0301 	orreq.w	r3, r3, #1
 800af70:	81a3      	strheq	r3, [r4, #12]
 800af72:	89a2      	ldrh	r2, [r4, #12]
 800af74:	f012 0308 	ands.w	r3, r2, #8
 800af78:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800af7c:	d01c      	beq.n	800afb8 <setvbuf+0x16c>
 800af7e:	07d3      	lsls	r3, r2, #31
 800af80:	bf41      	itttt	mi
 800af82:	2300      	movmi	r3, #0
 800af84:	426d      	negmi	r5, r5
 800af86:	60a3      	strmi	r3, [r4, #8]
 800af88:	61a5      	strmi	r5, [r4, #24]
 800af8a:	bf58      	it	pl
 800af8c:	60a5      	strpl	r5, [r4, #8]
 800af8e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800af90:	f015 0501 	ands.w	r5, r5, #1
 800af94:	d115      	bne.n	800afc2 <setvbuf+0x176>
 800af96:	f412 7f00 	tst.w	r2, #512	; 0x200
 800af9a:	e7c8      	b.n	800af2e <setvbuf+0xe2>
 800af9c:	4648      	mov	r0, r9
 800af9e:	f7ff fda3 	bl	800aae8 <malloc>
 800afa2:	4606      	mov	r6, r0
 800afa4:	2800      	cmp	r0, #0
 800afa6:	d0ae      	beq.n	800af06 <setvbuf+0xba>
 800afa8:	464d      	mov	r5, r9
 800afaa:	89a3      	ldrh	r3, [r4, #12]
 800afac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800afb0:	81a3      	strh	r3, [r4, #12]
 800afb2:	e7d0      	b.n	800af56 <setvbuf+0x10a>
 800afb4:	2500      	movs	r5, #0
 800afb6:	e7a8      	b.n	800af0a <setvbuf+0xbe>
 800afb8:	60a3      	str	r3, [r4, #8]
 800afba:	e7e8      	b.n	800af8e <setvbuf+0x142>
 800afbc:	f04f 35ff 	mov.w	r5, #4294967295
 800afc0:	e7b9      	b.n	800af36 <setvbuf+0xea>
 800afc2:	2500      	movs	r5, #0
 800afc4:	e7b7      	b.n	800af36 <setvbuf+0xea>
 800afc6:	bf00      	nop
 800afc8:	20000774 	.word	0x20000774
 800afcc:	08078cbc 	.word	0x08078cbc
 800afd0:	08078cdc 	.word	0x08078cdc
 800afd4:	08078c9c 	.word	0x08078c9c

0800afd8 <__swbuf_r>:
 800afd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afda:	460e      	mov	r6, r1
 800afdc:	4614      	mov	r4, r2
 800afde:	4605      	mov	r5, r0
 800afe0:	b118      	cbz	r0, 800afea <__swbuf_r+0x12>
 800afe2:	6983      	ldr	r3, [r0, #24]
 800afe4:	b90b      	cbnz	r3, 800afea <__swbuf_r+0x12>
 800afe6:	f000 f9d1 	bl	800b38c <__sinit>
 800afea:	4b21      	ldr	r3, [pc, #132]	; (800b070 <__swbuf_r+0x98>)
 800afec:	429c      	cmp	r4, r3
 800afee:	d12b      	bne.n	800b048 <__swbuf_r+0x70>
 800aff0:	686c      	ldr	r4, [r5, #4]
 800aff2:	69a3      	ldr	r3, [r4, #24]
 800aff4:	60a3      	str	r3, [r4, #8]
 800aff6:	89a3      	ldrh	r3, [r4, #12]
 800aff8:	071a      	lsls	r2, r3, #28
 800affa:	d52f      	bpl.n	800b05c <__swbuf_r+0x84>
 800affc:	6923      	ldr	r3, [r4, #16]
 800affe:	b36b      	cbz	r3, 800b05c <__swbuf_r+0x84>
 800b000:	6923      	ldr	r3, [r4, #16]
 800b002:	6820      	ldr	r0, [r4, #0]
 800b004:	1ac0      	subs	r0, r0, r3
 800b006:	6963      	ldr	r3, [r4, #20]
 800b008:	b2f6      	uxtb	r6, r6
 800b00a:	4283      	cmp	r3, r0
 800b00c:	4637      	mov	r7, r6
 800b00e:	dc04      	bgt.n	800b01a <__swbuf_r+0x42>
 800b010:	4621      	mov	r1, r4
 800b012:	4628      	mov	r0, r5
 800b014:	f000 f926 	bl	800b264 <_fflush_r>
 800b018:	bb30      	cbnz	r0, 800b068 <__swbuf_r+0x90>
 800b01a:	68a3      	ldr	r3, [r4, #8]
 800b01c:	3b01      	subs	r3, #1
 800b01e:	60a3      	str	r3, [r4, #8]
 800b020:	6823      	ldr	r3, [r4, #0]
 800b022:	1c5a      	adds	r2, r3, #1
 800b024:	6022      	str	r2, [r4, #0]
 800b026:	701e      	strb	r6, [r3, #0]
 800b028:	6963      	ldr	r3, [r4, #20]
 800b02a:	3001      	adds	r0, #1
 800b02c:	4283      	cmp	r3, r0
 800b02e:	d004      	beq.n	800b03a <__swbuf_r+0x62>
 800b030:	89a3      	ldrh	r3, [r4, #12]
 800b032:	07db      	lsls	r3, r3, #31
 800b034:	d506      	bpl.n	800b044 <__swbuf_r+0x6c>
 800b036:	2e0a      	cmp	r6, #10
 800b038:	d104      	bne.n	800b044 <__swbuf_r+0x6c>
 800b03a:	4621      	mov	r1, r4
 800b03c:	4628      	mov	r0, r5
 800b03e:	f000 f911 	bl	800b264 <_fflush_r>
 800b042:	b988      	cbnz	r0, 800b068 <__swbuf_r+0x90>
 800b044:	4638      	mov	r0, r7
 800b046:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b048:	4b0a      	ldr	r3, [pc, #40]	; (800b074 <__swbuf_r+0x9c>)
 800b04a:	429c      	cmp	r4, r3
 800b04c:	d101      	bne.n	800b052 <__swbuf_r+0x7a>
 800b04e:	68ac      	ldr	r4, [r5, #8]
 800b050:	e7cf      	b.n	800aff2 <__swbuf_r+0x1a>
 800b052:	4b09      	ldr	r3, [pc, #36]	; (800b078 <__swbuf_r+0xa0>)
 800b054:	429c      	cmp	r4, r3
 800b056:	bf08      	it	eq
 800b058:	68ec      	ldreq	r4, [r5, #12]
 800b05a:	e7ca      	b.n	800aff2 <__swbuf_r+0x1a>
 800b05c:	4621      	mov	r1, r4
 800b05e:	4628      	mov	r0, r5
 800b060:	f000 f80c 	bl	800b07c <__swsetup_r>
 800b064:	2800      	cmp	r0, #0
 800b066:	d0cb      	beq.n	800b000 <__swbuf_r+0x28>
 800b068:	f04f 37ff 	mov.w	r7, #4294967295
 800b06c:	e7ea      	b.n	800b044 <__swbuf_r+0x6c>
 800b06e:	bf00      	nop
 800b070:	08078cbc 	.word	0x08078cbc
 800b074:	08078cdc 	.word	0x08078cdc
 800b078:	08078c9c 	.word	0x08078c9c

0800b07c <__swsetup_r>:
 800b07c:	4b32      	ldr	r3, [pc, #200]	; (800b148 <__swsetup_r+0xcc>)
 800b07e:	b570      	push	{r4, r5, r6, lr}
 800b080:	681d      	ldr	r5, [r3, #0]
 800b082:	4606      	mov	r6, r0
 800b084:	460c      	mov	r4, r1
 800b086:	b125      	cbz	r5, 800b092 <__swsetup_r+0x16>
 800b088:	69ab      	ldr	r3, [r5, #24]
 800b08a:	b913      	cbnz	r3, 800b092 <__swsetup_r+0x16>
 800b08c:	4628      	mov	r0, r5
 800b08e:	f000 f97d 	bl	800b38c <__sinit>
 800b092:	4b2e      	ldr	r3, [pc, #184]	; (800b14c <__swsetup_r+0xd0>)
 800b094:	429c      	cmp	r4, r3
 800b096:	d10f      	bne.n	800b0b8 <__swsetup_r+0x3c>
 800b098:	686c      	ldr	r4, [r5, #4]
 800b09a:	89a3      	ldrh	r3, [r4, #12]
 800b09c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b0a0:	0719      	lsls	r1, r3, #28
 800b0a2:	d42c      	bmi.n	800b0fe <__swsetup_r+0x82>
 800b0a4:	06dd      	lsls	r5, r3, #27
 800b0a6:	d411      	bmi.n	800b0cc <__swsetup_r+0x50>
 800b0a8:	2309      	movs	r3, #9
 800b0aa:	6033      	str	r3, [r6, #0]
 800b0ac:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b0b0:	81a3      	strh	r3, [r4, #12]
 800b0b2:	f04f 30ff 	mov.w	r0, #4294967295
 800b0b6:	e03e      	b.n	800b136 <__swsetup_r+0xba>
 800b0b8:	4b25      	ldr	r3, [pc, #148]	; (800b150 <__swsetup_r+0xd4>)
 800b0ba:	429c      	cmp	r4, r3
 800b0bc:	d101      	bne.n	800b0c2 <__swsetup_r+0x46>
 800b0be:	68ac      	ldr	r4, [r5, #8]
 800b0c0:	e7eb      	b.n	800b09a <__swsetup_r+0x1e>
 800b0c2:	4b24      	ldr	r3, [pc, #144]	; (800b154 <__swsetup_r+0xd8>)
 800b0c4:	429c      	cmp	r4, r3
 800b0c6:	bf08      	it	eq
 800b0c8:	68ec      	ldreq	r4, [r5, #12]
 800b0ca:	e7e6      	b.n	800b09a <__swsetup_r+0x1e>
 800b0cc:	0758      	lsls	r0, r3, #29
 800b0ce:	d512      	bpl.n	800b0f6 <__swsetup_r+0x7a>
 800b0d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b0d2:	b141      	cbz	r1, 800b0e6 <__swsetup_r+0x6a>
 800b0d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b0d8:	4299      	cmp	r1, r3
 800b0da:	d002      	beq.n	800b0e2 <__swsetup_r+0x66>
 800b0dc:	4630      	mov	r0, r6
 800b0de:	f7ff fd21 	bl	800ab24 <_free_r>
 800b0e2:	2300      	movs	r3, #0
 800b0e4:	6363      	str	r3, [r4, #52]	; 0x34
 800b0e6:	89a3      	ldrh	r3, [r4, #12]
 800b0e8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b0ec:	81a3      	strh	r3, [r4, #12]
 800b0ee:	2300      	movs	r3, #0
 800b0f0:	6063      	str	r3, [r4, #4]
 800b0f2:	6923      	ldr	r3, [r4, #16]
 800b0f4:	6023      	str	r3, [r4, #0]
 800b0f6:	89a3      	ldrh	r3, [r4, #12]
 800b0f8:	f043 0308 	orr.w	r3, r3, #8
 800b0fc:	81a3      	strh	r3, [r4, #12]
 800b0fe:	6923      	ldr	r3, [r4, #16]
 800b100:	b94b      	cbnz	r3, 800b116 <__swsetup_r+0x9a>
 800b102:	89a3      	ldrh	r3, [r4, #12]
 800b104:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b108:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b10c:	d003      	beq.n	800b116 <__swsetup_r+0x9a>
 800b10e:	4621      	mov	r1, r4
 800b110:	4630      	mov	r0, r6
 800b112:	f000 fa01 	bl	800b518 <__smakebuf_r>
 800b116:	89a0      	ldrh	r0, [r4, #12]
 800b118:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b11c:	f010 0301 	ands.w	r3, r0, #1
 800b120:	d00a      	beq.n	800b138 <__swsetup_r+0xbc>
 800b122:	2300      	movs	r3, #0
 800b124:	60a3      	str	r3, [r4, #8]
 800b126:	6963      	ldr	r3, [r4, #20]
 800b128:	425b      	negs	r3, r3
 800b12a:	61a3      	str	r3, [r4, #24]
 800b12c:	6923      	ldr	r3, [r4, #16]
 800b12e:	b943      	cbnz	r3, 800b142 <__swsetup_r+0xc6>
 800b130:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b134:	d1ba      	bne.n	800b0ac <__swsetup_r+0x30>
 800b136:	bd70      	pop	{r4, r5, r6, pc}
 800b138:	0781      	lsls	r1, r0, #30
 800b13a:	bf58      	it	pl
 800b13c:	6963      	ldrpl	r3, [r4, #20]
 800b13e:	60a3      	str	r3, [r4, #8]
 800b140:	e7f4      	b.n	800b12c <__swsetup_r+0xb0>
 800b142:	2000      	movs	r0, #0
 800b144:	e7f7      	b.n	800b136 <__swsetup_r+0xba>
 800b146:	bf00      	nop
 800b148:	20000774 	.word	0x20000774
 800b14c:	08078cbc 	.word	0x08078cbc
 800b150:	08078cdc 	.word	0x08078cdc
 800b154:	08078c9c 	.word	0x08078c9c

0800b158 <__sflush_r>:
 800b158:	898a      	ldrh	r2, [r1, #12]
 800b15a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b15e:	4605      	mov	r5, r0
 800b160:	0710      	lsls	r0, r2, #28
 800b162:	460c      	mov	r4, r1
 800b164:	d458      	bmi.n	800b218 <__sflush_r+0xc0>
 800b166:	684b      	ldr	r3, [r1, #4]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	dc05      	bgt.n	800b178 <__sflush_r+0x20>
 800b16c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b16e:	2b00      	cmp	r3, #0
 800b170:	dc02      	bgt.n	800b178 <__sflush_r+0x20>
 800b172:	2000      	movs	r0, #0
 800b174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b178:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b17a:	2e00      	cmp	r6, #0
 800b17c:	d0f9      	beq.n	800b172 <__sflush_r+0x1a>
 800b17e:	2300      	movs	r3, #0
 800b180:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b184:	682f      	ldr	r7, [r5, #0]
 800b186:	602b      	str	r3, [r5, #0]
 800b188:	d032      	beq.n	800b1f0 <__sflush_r+0x98>
 800b18a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b18c:	89a3      	ldrh	r3, [r4, #12]
 800b18e:	075a      	lsls	r2, r3, #29
 800b190:	d505      	bpl.n	800b19e <__sflush_r+0x46>
 800b192:	6863      	ldr	r3, [r4, #4]
 800b194:	1ac0      	subs	r0, r0, r3
 800b196:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b198:	b10b      	cbz	r3, 800b19e <__sflush_r+0x46>
 800b19a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b19c:	1ac0      	subs	r0, r0, r3
 800b19e:	2300      	movs	r3, #0
 800b1a0:	4602      	mov	r2, r0
 800b1a2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b1a4:	6a21      	ldr	r1, [r4, #32]
 800b1a6:	4628      	mov	r0, r5
 800b1a8:	47b0      	blx	r6
 800b1aa:	1c43      	adds	r3, r0, #1
 800b1ac:	89a3      	ldrh	r3, [r4, #12]
 800b1ae:	d106      	bne.n	800b1be <__sflush_r+0x66>
 800b1b0:	6829      	ldr	r1, [r5, #0]
 800b1b2:	291d      	cmp	r1, #29
 800b1b4:	d82c      	bhi.n	800b210 <__sflush_r+0xb8>
 800b1b6:	4a2a      	ldr	r2, [pc, #168]	; (800b260 <__sflush_r+0x108>)
 800b1b8:	40ca      	lsrs	r2, r1
 800b1ba:	07d6      	lsls	r6, r2, #31
 800b1bc:	d528      	bpl.n	800b210 <__sflush_r+0xb8>
 800b1be:	2200      	movs	r2, #0
 800b1c0:	6062      	str	r2, [r4, #4]
 800b1c2:	04d9      	lsls	r1, r3, #19
 800b1c4:	6922      	ldr	r2, [r4, #16]
 800b1c6:	6022      	str	r2, [r4, #0]
 800b1c8:	d504      	bpl.n	800b1d4 <__sflush_r+0x7c>
 800b1ca:	1c42      	adds	r2, r0, #1
 800b1cc:	d101      	bne.n	800b1d2 <__sflush_r+0x7a>
 800b1ce:	682b      	ldr	r3, [r5, #0]
 800b1d0:	b903      	cbnz	r3, 800b1d4 <__sflush_r+0x7c>
 800b1d2:	6560      	str	r0, [r4, #84]	; 0x54
 800b1d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b1d6:	602f      	str	r7, [r5, #0]
 800b1d8:	2900      	cmp	r1, #0
 800b1da:	d0ca      	beq.n	800b172 <__sflush_r+0x1a>
 800b1dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b1e0:	4299      	cmp	r1, r3
 800b1e2:	d002      	beq.n	800b1ea <__sflush_r+0x92>
 800b1e4:	4628      	mov	r0, r5
 800b1e6:	f7ff fc9d 	bl	800ab24 <_free_r>
 800b1ea:	2000      	movs	r0, #0
 800b1ec:	6360      	str	r0, [r4, #52]	; 0x34
 800b1ee:	e7c1      	b.n	800b174 <__sflush_r+0x1c>
 800b1f0:	6a21      	ldr	r1, [r4, #32]
 800b1f2:	2301      	movs	r3, #1
 800b1f4:	4628      	mov	r0, r5
 800b1f6:	47b0      	blx	r6
 800b1f8:	1c41      	adds	r1, r0, #1
 800b1fa:	d1c7      	bne.n	800b18c <__sflush_r+0x34>
 800b1fc:	682b      	ldr	r3, [r5, #0]
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d0c4      	beq.n	800b18c <__sflush_r+0x34>
 800b202:	2b1d      	cmp	r3, #29
 800b204:	d001      	beq.n	800b20a <__sflush_r+0xb2>
 800b206:	2b16      	cmp	r3, #22
 800b208:	d101      	bne.n	800b20e <__sflush_r+0xb6>
 800b20a:	602f      	str	r7, [r5, #0]
 800b20c:	e7b1      	b.n	800b172 <__sflush_r+0x1a>
 800b20e:	89a3      	ldrh	r3, [r4, #12]
 800b210:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b214:	81a3      	strh	r3, [r4, #12]
 800b216:	e7ad      	b.n	800b174 <__sflush_r+0x1c>
 800b218:	690f      	ldr	r7, [r1, #16]
 800b21a:	2f00      	cmp	r7, #0
 800b21c:	d0a9      	beq.n	800b172 <__sflush_r+0x1a>
 800b21e:	0793      	lsls	r3, r2, #30
 800b220:	680e      	ldr	r6, [r1, #0]
 800b222:	bf08      	it	eq
 800b224:	694b      	ldreq	r3, [r1, #20]
 800b226:	600f      	str	r7, [r1, #0]
 800b228:	bf18      	it	ne
 800b22a:	2300      	movne	r3, #0
 800b22c:	eba6 0807 	sub.w	r8, r6, r7
 800b230:	608b      	str	r3, [r1, #8]
 800b232:	f1b8 0f00 	cmp.w	r8, #0
 800b236:	dd9c      	ble.n	800b172 <__sflush_r+0x1a>
 800b238:	6a21      	ldr	r1, [r4, #32]
 800b23a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b23c:	4643      	mov	r3, r8
 800b23e:	463a      	mov	r2, r7
 800b240:	4628      	mov	r0, r5
 800b242:	47b0      	blx	r6
 800b244:	2800      	cmp	r0, #0
 800b246:	dc06      	bgt.n	800b256 <__sflush_r+0xfe>
 800b248:	89a3      	ldrh	r3, [r4, #12]
 800b24a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b24e:	81a3      	strh	r3, [r4, #12]
 800b250:	f04f 30ff 	mov.w	r0, #4294967295
 800b254:	e78e      	b.n	800b174 <__sflush_r+0x1c>
 800b256:	4407      	add	r7, r0
 800b258:	eba8 0800 	sub.w	r8, r8, r0
 800b25c:	e7e9      	b.n	800b232 <__sflush_r+0xda>
 800b25e:	bf00      	nop
 800b260:	20400001 	.word	0x20400001

0800b264 <_fflush_r>:
 800b264:	b538      	push	{r3, r4, r5, lr}
 800b266:	690b      	ldr	r3, [r1, #16]
 800b268:	4605      	mov	r5, r0
 800b26a:	460c      	mov	r4, r1
 800b26c:	b913      	cbnz	r3, 800b274 <_fflush_r+0x10>
 800b26e:	2500      	movs	r5, #0
 800b270:	4628      	mov	r0, r5
 800b272:	bd38      	pop	{r3, r4, r5, pc}
 800b274:	b118      	cbz	r0, 800b27e <_fflush_r+0x1a>
 800b276:	6983      	ldr	r3, [r0, #24]
 800b278:	b90b      	cbnz	r3, 800b27e <_fflush_r+0x1a>
 800b27a:	f000 f887 	bl	800b38c <__sinit>
 800b27e:	4b14      	ldr	r3, [pc, #80]	; (800b2d0 <_fflush_r+0x6c>)
 800b280:	429c      	cmp	r4, r3
 800b282:	d11b      	bne.n	800b2bc <_fflush_r+0x58>
 800b284:	686c      	ldr	r4, [r5, #4]
 800b286:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d0ef      	beq.n	800b26e <_fflush_r+0xa>
 800b28e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b290:	07d0      	lsls	r0, r2, #31
 800b292:	d404      	bmi.n	800b29e <_fflush_r+0x3a>
 800b294:	0599      	lsls	r1, r3, #22
 800b296:	d402      	bmi.n	800b29e <_fflush_r+0x3a>
 800b298:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b29a:	f000 f915 	bl	800b4c8 <__retarget_lock_acquire_recursive>
 800b29e:	4628      	mov	r0, r5
 800b2a0:	4621      	mov	r1, r4
 800b2a2:	f7ff ff59 	bl	800b158 <__sflush_r>
 800b2a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b2a8:	07da      	lsls	r2, r3, #31
 800b2aa:	4605      	mov	r5, r0
 800b2ac:	d4e0      	bmi.n	800b270 <_fflush_r+0xc>
 800b2ae:	89a3      	ldrh	r3, [r4, #12]
 800b2b0:	059b      	lsls	r3, r3, #22
 800b2b2:	d4dd      	bmi.n	800b270 <_fflush_r+0xc>
 800b2b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b2b6:	f000 f908 	bl	800b4ca <__retarget_lock_release_recursive>
 800b2ba:	e7d9      	b.n	800b270 <_fflush_r+0xc>
 800b2bc:	4b05      	ldr	r3, [pc, #20]	; (800b2d4 <_fflush_r+0x70>)
 800b2be:	429c      	cmp	r4, r3
 800b2c0:	d101      	bne.n	800b2c6 <_fflush_r+0x62>
 800b2c2:	68ac      	ldr	r4, [r5, #8]
 800b2c4:	e7df      	b.n	800b286 <_fflush_r+0x22>
 800b2c6:	4b04      	ldr	r3, [pc, #16]	; (800b2d8 <_fflush_r+0x74>)
 800b2c8:	429c      	cmp	r4, r3
 800b2ca:	bf08      	it	eq
 800b2cc:	68ec      	ldreq	r4, [r5, #12]
 800b2ce:	e7da      	b.n	800b286 <_fflush_r+0x22>
 800b2d0:	08078cbc 	.word	0x08078cbc
 800b2d4:	08078cdc 	.word	0x08078cdc
 800b2d8:	08078c9c 	.word	0x08078c9c

0800b2dc <std>:
 800b2dc:	2300      	movs	r3, #0
 800b2de:	b510      	push	{r4, lr}
 800b2e0:	4604      	mov	r4, r0
 800b2e2:	e9c0 3300 	strd	r3, r3, [r0]
 800b2e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b2ea:	6083      	str	r3, [r0, #8]
 800b2ec:	8181      	strh	r1, [r0, #12]
 800b2ee:	6643      	str	r3, [r0, #100]	; 0x64
 800b2f0:	81c2      	strh	r2, [r0, #14]
 800b2f2:	6183      	str	r3, [r0, #24]
 800b2f4:	4619      	mov	r1, r3
 800b2f6:	2208      	movs	r2, #8
 800b2f8:	305c      	adds	r0, #92	; 0x5c
 800b2fa:	f7ff fc0b 	bl	800ab14 <memset>
 800b2fe:	4b05      	ldr	r3, [pc, #20]	; (800b314 <std+0x38>)
 800b300:	6263      	str	r3, [r4, #36]	; 0x24
 800b302:	4b05      	ldr	r3, [pc, #20]	; (800b318 <std+0x3c>)
 800b304:	62a3      	str	r3, [r4, #40]	; 0x28
 800b306:	4b05      	ldr	r3, [pc, #20]	; (800b31c <std+0x40>)
 800b308:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b30a:	4b05      	ldr	r3, [pc, #20]	; (800b320 <std+0x44>)
 800b30c:	6224      	str	r4, [r4, #32]
 800b30e:	6323      	str	r3, [r4, #48]	; 0x30
 800b310:	bd10      	pop	{r4, pc}
 800b312:	bf00      	nop
 800b314:	0800bc1d 	.word	0x0800bc1d
 800b318:	0800bc3f 	.word	0x0800bc3f
 800b31c:	0800bc77 	.word	0x0800bc77
 800b320:	0800bc9b 	.word	0x0800bc9b

0800b324 <_cleanup_r>:
 800b324:	4901      	ldr	r1, [pc, #4]	; (800b32c <_cleanup_r+0x8>)
 800b326:	f000 b8af 	b.w	800b488 <_fwalk_reent>
 800b32a:	bf00      	nop
 800b32c:	0800b265 	.word	0x0800b265

0800b330 <__sfmoreglue>:
 800b330:	b570      	push	{r4, r5, r6, lr}
 800b332:	2268      	movs	r2, #104	; 0x68
 800b334:	1e4d      	subs	r5, r1, #1
 800b336:	4355      	muls	r5, r2
 800b338:	460e      	mov	r6, r1
 800b33a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b33e:	f7ff fc5d 	bl	800abfc <_malloc_r>
 800b342:	4604      	mov	r4, r0
 800b344:	b140      	cbz	r0, 800b358 <__sfmoreglue+0x28>
 800b346:	2100      	movs	r1, #0
 800b348:	e9c0 1600 	strd	r1, r6, [r0]
 800b34c:	300c      	adds	r0, #12
 800b34e:	60a0      	str	r0, [r4, #8]
 800b350:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b354:	f7ff fbde 	bl	800ab14 <memset>
 800b358:	4620      	mov	r0, r4
 800b35a:	bd70      	pop	{r4, r5, r6, pc}

0800b35c <__sfp_lock_acquire>:
 800b35c:	4801      	ldr	r0, [pc, #4]	; (800b364 <__sfp_lock_acquire+0x8>)
 800b35e:	f000 b8b3 	b.w	800b4c8 <__retarget_lock_acquire_recursive>
 800b362:	bf00      	nop
 800b364:	20001911 	.word	0x20001911

0800b368 <__sfp_lock_release>:
 800b368:	4801      	ldr	r0, [pc, #4]	; (800b370 <__sfp_lock_release+0x8>)
 800b36a:	f000 b8ae 	b.w	800b4ca <__retarget_lock_release_recursive>
 800b36e:	bf00      	nop
 800b370:	20001911 	.word	0x20001911

0800b374 <__sinit_lock_acquire>:
 800b374:	4801      	ldr	r0, [pc, #4]	; (800b37c <__sinit_lock_acquire+0x8>)
 800b376:	f000 b8a7 	b.w	800b4c8 <__retarget_lock_acquire_recursive>
 800b37a:	bf00      	nop
 800b37c:	20001912 	.word	0x20001912

0800b380 <__sinit_lock_release>:
 800b380:	4801      	ldr	r0, [pc, #4]	; (800b388 <__sinit_lock_release+0x8>)
 800b382:	f000 b8a2 	b.w	800b4ca <__retarget_lock_release_recursive>
 800b386:	bf00      	nop
 800b388:	20001912 	.word	0x20001912

0800b38c <__sinit>:
 800b38c:	b510      	push	{r4, lr}
 800b38e:	4604      	mov	r4, r0
 800b390:	f7ff fff0 	bl	800b374 <__sinit_lock_acquire>
 800b394:	69a3      	ldr	r3, [r4, #24]
 800b396:	b11b      	cbz	r3, 800b3a0 <__sinit+0x14>
 800b398:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b39c:	f7ff bff0 	b.w	800b380 <__sinit_lock_release>
 800b3a0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b3a4:	6523      	str	r3, [r4, #80]	; 0x50
 800b3a6:	4b13      	ldr	r3, [pc, #76]	; (800b3f4 <__sinit+0x68>)
 800b3a8:	4a13      	ldr	r2, [pc, #76]	; (800b3f8 <__sinit+0x6c>)
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	62a2      	str	r2, [r4, #40]	; 0x28
 800b3ae:	42a3      	cmp	r3, r4
 800b3b0:	bf04      	itt	eq
 800b3b2:	2301      	moveq	r3, #1
 800b3b4:	61a3      	streq	r3, [r4, #24]
 800b3b6:	4620      	mov	r0, r4
 800b3b8:	f000 f820 	bl	800b3fc <__sfp>
 800b3bc:	6060      	str	r0, [r4, #4]
 800b3be:	4620      	mov	r0, r4
 800b3c0:	f000 f81c 	bl	800b3fc <__sfp>
 800b3c4:	60a0      	str	r0, [r4, #8]
 800b3c6:	4620      	mov	r0, r4
 800b3c8:	f000 f818 	bl	800b3fc <__sfp>
 800b3cc:	2200      	movs	r2, #0
 800b3ce:	60e0      	str	r0, [r4, #12]
 800b3d0:	2104      	movs	r1, #4
 800b3d2:	6860      	ldr	r0, [r4, #4]
 800b3d4:	f7ff ff82 	bl	800b2dc <std>
 800b3d8:	68a0      	ldr	r0, [r4, #8]
 800b3da:	2201      	movs	r2, #1
 800b3dc:	2109      	movs	r1, #9
 800b3de:	f7ff ff7d 	bl	800b2dc <std>
 800b3e2:	68e0      	ldr	r0, [r4, #12]
 800b3e4:	2202      	movs	r2, #2
 800b3e6:	2112      	movs	r1, #18
 800b3e8:	f7ff ff78 	bl	800b2dc <std>
 800b3ec:	2301      	movs	r3, #1
 800b3ee:	61a3      	str	r3, [r4, #24]
 800b3f0:	e7d2      	b.n	800b398 <__sinit+0xc>
 800b3f2:	bf00      	nop
 800b3f4:	08078c98 	.word	0x08078c98
 800b3f8:	0800b325 	.word	0x0800b325

0800b3fc <__sfp>:
 800b3fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3fe:	4607      	mov	r7, r0
 800b400:	f7ff ffac 	bl	800b35c <__sfp_lock_acquire>
 800b404:	4b1e      	ldr	r3, [pc, #120]	; (800b480 <__sfp+0x84>)
 800b406:	681e      	ldr	r6, [r3, #0]
 800b408:	69b3      	ldr	r3, [r6, #24]
 800b40a:	b913      	cbnz	r3, 800b412 <__sfp+0x16>
 800b40c:	4630      	mov	r0, r6
 800b40e:	f7ff ffbd 	bl	800b38c <__sinit>
 800b412:	3648      	adds	r6, #72	; 0x48
 800b414:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b418:	3b01      	subs	r3, #1
 800b41a:	d503      	bpl.n	800b424 <__sfp+0x28>
 800b41c:	6833      	ldr	r3, [r6, #0]
 800b41e:	b30b      	cbz	r3, 800b464 <__sfp+0x68>
 800b420:	6836      	ldr	r6, [r6, #0]
 800b422:	e7f7      	b.n	800b414 <__sfp+0x18>
 800b424:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b428:	b9d5      	cbnz	r5, 800b460 <__sfp+0x64>
 800b42a:	4b16      	ldr	r3, [pc, #88]	; (800b484 <__sfp+0x88>)
 800b42c:	60e3      	str	r3, [r4, #12]
 800b42e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b432:	6665      	str	r5, [r4, #100]	; 0x64
 800b434:	f000 f847 	bl	800b4c6 <__retarget_lock_init_recursive>
 800b438:	f7ff ff96 	bl	800b368 <__sfp_lock_release>
 800b43c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b440:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b444:	6025      	str	r5, [r4, #0]
 800b446:	61a5      	str	r5, [r4, #24]
 800b448:	2208      	movs	r2, #8
 800b44a:	4629      	mov	r1, r5
 800b44c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b450:	f7ff fb60 	bl	800ab14 <memset>
 800b454:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b458:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b45c:	4620      	mov	r0, r4
 800b45e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b460:	3468      	adds	r4, #104	; 0x68
 800b462:	e7d9      	b.n	800b418 <__sfp+0x1c>
 800b464:	2104      	movs	r1, #4
 800b466:	4638      	mov	r0, r7
 800b468:	f7ff ff62 	bl	800b330 <__sfmoreglue>
 800b46c:	4604      	mov	r4, r0
 800b46e:	6030      	str	r0, [r6, #0]
 800b470:	2800      	cmp	r0, #0
 800b472:	d1d5      	bne.n	800b420 <__sfp+0x24>
 800b474:	f7ff ff78 	bl	800b368 <__sfp_lock_release>
 800b478:	230c      	movs	r3, #12
 800b47a:	603b      	str	r3, [r7, #0]
 800b47c:	e7ee      	b.n	800b45c <__sfp+0x60>
 800b47e:	bf00      	nop
 800b480:	08078c98 	.word	0x08078c98
 800b484:	ffff0001 	.word	0xffff0001

0800b488 <_fwalk_reent>:
 800b488:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b48c:	4606      	mov	r6, r0
 800b48e:	4688      	mov	r8, r1
 800b490:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b494:	2700      	movs	r7, #0
 800b496:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b49a:	f1b9 0901 	subs.w	r9, r9, #1
 800b49e:	d505      	bpl.n	800b4ac <_fwalk_reent+0x24>
 800b4a0:	6824      	ldr	r4, [r4, #0]
 800b4a2:	2c00      	cmp	r4, #0
 800b4a4:	d1f7      	bne.n	800b496 <_fwalk_reent+0xe>
 800b4a6:	4638      	mov	r0, r7
 800b4a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b4ac:	89ab      	ldrh	r3, [r5, #12]
 800b4ae:	2b01      	cmp	r3, #1
 800b4b0:	d907      	bls.n	800b4c2 <_fwalk_reent+0x3a>
 800b4b2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b4b6:	3301      	adds	r3, #1
 800b4b8:	d003      	beq.n	800b4c2 <_fwalk_reent+0x3a>
 800b4ba:	4629      	mov	r1, r5
 800b4bc:	4630      	mov	r0, r6
 800b4be:	47c0      	blx	r8
 800b4c0:	4307      	orrs	r7, r0
 800b4c2:	3568      	adds	r5, #104	; 0x68
 800b4c4:	e7e9      	b.n	800b49a <_fwalk_reent+0x12>

0800b4c6 <__retarget_lock_init_recursive>:
 800b4c6:	4770      	bx	lr

0800b4c8 <__retarget_lock_acquire_recursive>:
 800b4c8:	4770      	bx	lr

0800b4ca <__retarget_lock_release_recursive>:
 800b4ca:	4770      	bx	lr

0800b4cc <__swhatbuf_r>:
 800b4cc:	b570      	push	{r4, r5, r6, lr}
 800b4ce:	460e      	mov	r6, r1
 800b4d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b4d4:	2900      	cmp	r1, #0
 800b4d6:	b096      	sub	sp, #88	; 0x58
 800b4d8:	4614      	mov	r4, r2
 800b4da:	461d      	mov	r5, r3
 800b4dc:	da08      	bge.n	800b4f0 <__swhatbuf_r+0x24>
 800b4de:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b4e2:	2200      	movs	r2, #0
 800b4e4:	602a      	str	r2, [r5, #0]
 800b4e6:	061a      	lsls	r2, r3, #24
 800b4e8:	d410      	bmi.n	800b50c <__swhatbuf_r+0x40>
 800b4ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b4ee:	e00e      	b.n	800b50e <__swhatbuf_r+0x42>
 800b4f0:	466a      	mov	r2, sp
 800b4f2:	f000 fbf9 	bl	800bce8 <_fstat_r>
 800b4f6:	2800      	cmp	r0, #0
 800b4f8:	dbf1      	blt.n	800b4de <__swhatbuf_r+0x12>
 800b4fa:	9a01      	ldr	r2, [sp, #4]
 800b4fc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b500:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b504:	425a      	negs	r2, r3
 800b506:	415a      	adcs	r2, r3
 800b508:	602a      	str	r2, [r5, #0]
 800b50a:	e7ee      	b.n	800b4ea <__swhatbuf_r+0x1e>
 800b50c:	2340      	movs	r3, #64	; 0x40
 800b50e:	2000      	movs	r0, #0
 800b510:	6023      	str	r3, [r4, #0]
 800b512:	b016      	add	sp, #88	; 0x58
 800b514:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b518 <__smakebuf_r>:
 800b518:	898b      	ldrh	r3, [r1, #12]
 800b51a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b51c:	079d      	lsls	r5, r3, #30
 800b51e:	4606      	mov	r6, r0
 800b520:	460c      	mov	r4, r1
 800b522:	d507      	bpl.n	800b534 <__smakebuf_r+0x1c>
 800b524:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b528:	6023      	str	r3, [r4, #0]
 800b52a:	6123      	str	r3, [r4, #16]
 800b52c:	2301      	movs	r3, #1
 800b52e:	6163      	str	r3, [r4, #20]
 800b530:	b002      	add	sp, #8
 800b532:	bd70      	pop	{r4, r5, r6, pc}
 800b534:	ab01      	add	r3, sp, #4
 800b536:	466a      	mov	r2, sp
 800b538:	f7ff ffc8 	bl	800b4cc <__swhatbuf_r>
 800b53c:	9900      	ldr	r1, [sp, #0]
 800b53e:	4605      	mov	r5, r0
 800b540:	4630      	mov	r0, r6
 800b542:	f7ff fb5b 	bl	800abfc <_malloc_r>
 800b546:	b948      	cbnz	r0, 800b55c <__smakebuf_r+0x44>
 800b548:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b54c:	059a      	lsls	r2, r3, #22
 800b54e:	d4ef      	bmi.n	800b530 <__smakebuf_r+0x18>
 800b550:	f023 0303 	bic.w	r3, r3, #3
 800b554:	f043 0302 	orr.w	r3, r3, #2
 800b558:	81a3      	strh	r3, [r4, #12]
 800b55a:	e7e3      	b.n	800b524 <__smakebuf_r+0xc>
 800b55c:	4b0d      	ldr	r3, [pc, #52]	; (800b594 <__smakebuf_r+0x7c>)
 800b55e:	62b3      	str	r3, [r6, #40]	; 0x28
 800b560:	89a3      	ldrh	r3, [r4, #12]
 800b562:	6020      	str	r0, [r4, #0]
 800b564:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b568:	81a3      	strh	r3, [r4, #12]
 800b56a:	9b00      	ldr	r3, [sp, #0]
 800b56c:	6163      	str	r3, [r4, #20]
 800b56e:	9b01      	ldr	r3, [sp, #4]
 800b570:	6120      	str	r0, [r4, #16]
 800b572:	b15b      	cbz	r3, 800b58c <__smakebuf_r+0x74>
 800b574:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b578:	4630      	mov	r0, r6
 800b57a:	f000 fbc7 	bl	800bd0c <_isatty_r>
 800b57e:	b128      	cbz	r0, 800b58c <__smakebuf_r+0x74>
 800b580:	89a3      	ldrh	r3, [r4, #12]
 800b582:	f023 0303 	bic.w	r3, r3, #3
 800b586:	f043 0301 	orr.w	r3, r3, #1
 800b58a:	81a3      	strh	r3, [r4, #12]
 800b58c:	89a0      	ldrh	r0, [r4, #12]
 800b58e:	4305      	orrs	r5, r0
 800b590:	81a5      	strh	r5, [r4, #12]
 800b592:	e7cd      	b.n	800b530 <__smakebuf_r+0x18>
 800b594:	0800b325 	.word	0x0800b325

0800b598 <__malloc_lock>:
 800b598:	4801      	ldr	r0, [pc, #4]	; (800b5a0 <__malloc_lock+0x8>)
 800b59a:	f7ff bf95 	b.w	800b4c8 <__retarget_lock_acquire_recursive>
 800b59e:	bf00      	nop
 800b5a0:	20001910 	.word	0x20001910

0800b5a4 <__malloc_unlock>:
 800b5a4:	4801      	ldr	r0, [pc, #4]	; (800b5ac <__malloc_unlock+0x8>)
 800b5a6:	f7ff bf90 	b.w	800b4ca <__retarget_lock_release_recursive>
 800b5aa:	bf00      	nop
 800b5ac:	20001910 	.word	0x20001910

0800b5b0 <__sfputc_r>:
 800b5b0:	6893      	ldr	r3, [r2, #8]
 800b5b2:	3b01      	subs	r3, #1
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	b410      	push	{r4}
 800b5b8:	6093      	str	r3, [r2, #8]
 800b5ba:	da08      	bge.n	800b5ce <__sfputc_r+0x1e>
 800b5bc:	6994      	ldr	r4, [r2, #24]
 800b5be:	42a3      	cmp	r3, r4
 800b5c0:	db01      	blt.n	800b5c6 <__sfputc_r+0x16>
 800b5c2:	290a      	cmp	r1, #10
 800b5c4:	d103      	bne.n	800b5ce <__sfputc_r+0x1e>
 800b5c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b5ca:	f7ff bd05 	b.w	800afd8 <__swbuf_r>
 800b5ce:	6813      	ldr	r3, [r2, #0]
 800b5d0:	1c58      	adds	r0, r3, #1
 800b5d2:	6010      	str	r0, [r2, #0]
 800b5d4:	7019      	strb	r1, [r3, #0]
 800b5d6:	4608      	mov	r0, r1
 800b5d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b5dc:	4770      	bx	lr

0800b5de <__sfputs_r>:
 800b5de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5e0:	4606      	mov	r6, r0
 800b5e2:	460f      	mov	r7, r1
 800b5e4:	4614      	mov	r4, r2
 800b5e6:	18d5      	adds	r5, r2, r3
 800b5e8:	42ac      	cmp	r4, r5
 800b5ea:	d101      	bne.n	800b5f0 <__sfputs_r+0x12>
 800b5ec:	2000      	movs	r0, #0
 800b5ee:	e007      	b.n	800b600 <__sfputs_r+0x22>
 800b5f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b5f4:	463a      	mov	r2, r7
 800b5f6:	4630      	mov	r0, r6
 800b5f8:	f7ff ffda 	bl	800b5b0 <__sfputc_r>
 800b5fc:	1c43      	adds	r3, r0, #1
 800b5fe:	d1f3      	bne.n	800b5e8 <__sfputs_r+0xa>
 800b600:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b604 <_vfiprintf_r>:
 800b604:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b608:	460d      	mov	r5, r1
 800b60a:	b09d      	sub	sp, #116	; 0x74
 800b60c:	4614      	mov	r4, r2
 800b60e:	4698      	mov	r8, r3
 800b610:	4606      	mov	r6, r0
 800b612:	b118      	cbz	r0, 800b61c <_vfiprintf_r+0x18>
 800b614:	6983      	ldr	r3, [r0, #24]
 800b616:	b90b      	cbnz	r3, 800b61c <_vfiprintf_r+0x18>
 800b618:	f7ff feb8 	bl	800b38c <__sinit>
 800b61c:	4b89      	ldr	r3, [pc, #548]	; (800b844 <_vfiprintf_r+0x240>)
 800b61e:	429d      	cmp	r5, r3
 800b620:	d11b      	bne.n	800b65a <_vfiprintf_r+0x56>
 800b622:	6875      	ldr	r5, [r6, #4]
 800b624:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b626:	07d9      	lsls	r1, r3, #31
 800b628:	d405      	bmi.n	800b636 <_vfiprintf_r+0x32>
 800b62a:	89ab      	ldrh	r3, [r5, #12]
 800b62c:	059a      	lsls	r2, r3, #22
 800b62e:	d402      	bmi.n	800b636 <_vfiprintf_r+0x32>
 800b630:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b632:	f7ff ff49 	bl	800b4c8 <__retarget_lock_acquire_recursive>
 800b636:	89ab      	ldrh	r3, [r5, #12]
 800b638:	071b      	lsls	r3, r3, #28
 800b63a:	d501      	bpl.n	800b640 <_vfiprintf_r+0x3c>
 800b63c:	692b      	ldr	r3, [r5, #16]
 800b63e:	b9eb      	cbnz	r3, 800b67c <_vfiprintf_r+0x78>
 800b640:	4629      	mov	r1, r5
 800b642:	4630      	mov	r0, r6
 800b644:	f7ff fd1a 	bl	800b07c <__swsetup_r>
 800b648:	b1c0      	cbz	r0, 800b67c <_vfiprintf_r+0x78>
 800b64a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b64c:	07dc      	lsls	r4, r3, #31
 800b64e:	d50e      	bpl.n	800b66e <_vfiprintf_r+0x6a>
 800b650:	f04f 30ff 	mov.w	r0, #4294967295
 800b654:	b01d      	add	sp, #116	; 0x74
 800b656:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b65a:	4b7b      	ldr	r3, [pc, #492]	; (800b848 <_vfiprintf_r+0x244>)
 800b65c:	429d      	cmp	r5, r3
 800b65e:	d101      	bne.n	800b664 <_vfiprintf_r+0x60>
 800b660:	68b5      	ldr	r5, [r6, #8]
 800b662:	e7df      	b.n	800b624 <_vfiprintf_r+0x20>
 800b664:	4b79      	ldr	r3, [pc, #484]	; (800b84c <_vfiprintf_r+0x248>)
 800b666:	429d      	cmp	r5, r3
 800b668:	bf08      	it	eq
 800b66a:	68f5      	ldreq	r5, [r6, #12]
 800b66c:	e7da      	b.n	800b624 <_vfiprintf_r+0x20>
 800b66e:	89ab      	ldrh	r3, [r5, #12]
 800b670:	0598      	lsls	r0, r3, #22
 800b672:	d4ed      	bmi.n	800b650 <_vfiprintf_r+0x4c>
 800b674:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b676:	f7ff ff28 	bl	800b4ca <__retarget_lock_release_recursive>
 800b67a:	e7e9      	b.n	800b650 <_vfiprintf_r+0x4c>
 800b67c:	2300      	movs	r3, #0
 800b67e:	9309      	str	r3, [sp, #36]	; 0x24
 800b680:	2320      	movs	r3, #32
 800b682:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b686:	f8cd 800c 	str.w	r8, [sp, #12]
 800b68a:	2330      	movs	r3, #48	; 0x30
 800b68c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b850 <_vfiprintf_r+0x24c>
 800b690:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b694:	f04f 0901 	mov.w	r9, #1
 800b698:	4623      	mov	r3, r4
 800b69a:	469a      	mov	sl, r3
 800b69c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b6a0:	b10a      	cbz	r2, 800b6a6 <_vfiprintf_r+0xa2>
 800b6a2:	2a25      	cmp	r2, #37	; 0x25
 800b6a4:	d1f9      	bne.n	800b69a <_vfiprintf_r+0x96>
 800b6a6:	ebba 0b04 	subs.w	fp, sl, r4
 800b6aa:	d00b      	beq.n	800b6c4 <_vfiprintf_r+0xc0>
 800b6ac:	465b      	mov	r3, fp
 800b6ae:	4622      	mov	r2, r4
 800b6b0:	4629      	mov	r1, r5
 800b6b2:	4630      	mov	r0, r6
 800b6b4:	f7ff ff93 	bl	800b5de <__sfputs_r>
 800b6b8:	3001      	adds	r0, #1
 800b6ba:	f000 80aa 	beq.w	800b812 <_vfiprintf_r+0x20e>
 800b6be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b6c0:	445a      	add	r2, fp
 800b6c2:	9209      	str	r2, [sp, #36]	; 0x24
 800b6c4:	f89a 3000 	ldrb.w	r3, [sl]
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	f000 80a2 	beq.w	800b812 <_vfiprintf_r+0x20e>
 800b6ce:	2300      	movs	r3, #0
 800b6d0:	f04f 32ff 	mov.w	r2, #4294967295
 800b6d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b6d8:	f10a 0a01 	add.w	sl, sl, #1
 800b6dc:	9304      	str	r3, [sp, #16]
 800b6de:	9307      	str	r3, [sp, #28]
 800b6e0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b6e4:	931a      	str	r3, [sp, #104]	; 0x68
 800b6e6:	4654      	mov	r4, sl
 800b6e8:	2205      	movs	r2, #5
 800b6ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6ee:	4858      	ldr	r0, [pc, #352]	; (800b850 <_vfiprintf_r+0x24c>)
 800b6f0:	f7f4 fd96 	bl	8000220 <memchr>
 800b6f4:	9a04      	ldr	r2, [sp, #16]
 800b6f6:	b9d8      	cbnz	r0, 800b730 <_vfiprintf_r+0x12c>
 800b6f8:	06d1      	lsls	r1, r2, #27
 800b6fa:	bf44      	itt	mi
 800b6fc:	2320      	movmi	r3, #32
 800b6fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b702:	0713      	lsls	r3, r2, #28
 800b704:	bf44      	itt	mi
 800b706:	232b      	movmi	r3, #43	; 0x2b
 800b708:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b70c:	f89a 3000 	ldrb.w	r3, [sl]
 800b710:	2b2a      	cmp	r3, #42	; 0x2a
 800b712:	d015      	beq.n	800b740 <_vfiprintf_r+0x13c>
 800b714:	9a07      	ldr	r2, [sp, #28]
 800b716:	4654      	mov	r4, sl
 800b718:	2000      	movs	r0, #0
 800b71a:	f04f 0c0a 	mov.w	ip, #10
 800b71e:	4621      	mov	r1, r4
 800b720:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b724:	3b30      	subs	r3, #48	; 0x30
 800b726:	2b09      	cmp	r3, #9
 800b728:	d94e      	bls.n	800b7c8 <_vfiprintf_r+0x1c4>
 800b72a:	b1b0      	cbz	r0, 800b75a <_vfiprintf_r+0x156>
 800b72c:	9207      	str	r2, [sp, #28]
 800b72e:	e014      	b.n	800b75a <_vfiprintf_r+0x156>
 800b730:	eba0 0308 	sub.w	r3, r0, r8
 800b734:	fa09 f303 	lsl.w	r3, r9, r3
 800b738:	4313      	orrs	r3, r2
 800b73a:	9304      	str	r3, [sp, #16]
 800b73c:	46a2      	mov	sl, r4
 800b73e:	e7d2      	b.n	800b6e6 <_vfiprintf_r+0xe2>
 800b740:	9b03      	ldr	r3, [sp, #12]
 800b742:	1d19      	adds	r1, r3, #4
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	9103      	str	r1, [sp, #12]
 800b748:	2b00      	cmp	r3, #0
 800b74a:	bfbb      	ittet	lt
 800b74c:	425b      	neglt	r3, r3
 800b74e:	f042 0202 	orrlt.w	r2, r2, #2
 800b752:	9307      	strge	r3, [sp, #28]
 800b754:	9307      	strlt	r3, [sp, #28]
 800b756:	bfb8      	it	lt
 800b758:	9204      	strlt	r2, [sp, #16]
 800b75a:	7823      	ldrb	r3, [r4, #0]
 800b75c:	2b2e      	cmp	r3, #46	; 0x2e
 800b75e:	d10c      	bne.n	800b77a <_vfiprintf_r+0x176>
 800b760:	7863      	ldrb	r3, [r4, #1]
 800b762:	2b2a      	cmp	r3, #42	; 0x2a
 800b764:	d135      	bne.n	800b7d2 <_vfiprintf_r+0x1ce>
 800b766:	9b03      	ldr	r3, [sp, #12]
 800b768:	1d1a      	adds	r2, r3, #4
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	9203      	str	r2, [sp, #12]
 800b76e:	2b00      	cmp	r3, #0
 800b770:	bfb8      	it	lt
 800b772:	f04f 33ff 	movlt.w	r3, #4294967295
 800b776:	3402      	adds	r4, #2
 800b778:	9305      	str	r3, [sp, #20]
 800b77a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b860 <_vfiprintf_r+0x25c>
 800b77e:	7821      	ldrb	r1, [r4, #0]
 800b780:	2203      	movs	r2, #3
 800b782:	4650      	mov	r0, sl
 800b784:	f7f4 fd4c 	bl	8000220 <memchr>
 800b788:	b140      	cbz	r0, 800b79c <_vfiprintf_r+0x198>
 800b78a:	2340      	movs	r3, #64	; 0x40
 800b78c:	eba0 000a 	sub.w	r0, r0, sl
 800b790:	fa03 f000 	lsl.w	r0, r3, r0
 800b794:	9b04      	ldr	r3, [sp, #16]
 800b796:	4303      	orrs	r3, r0
 800b798:	3401      	adds	r4, #1
 800b79a:	9304      	str	r3, [sp, #16]
 800b79c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7a0:	482c      	ldr	r0, [pc, #176]	; (800b854 <_vfiprintf_r+0x250>)
 800b7a2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b7a6:	2206      	movs	r2, #6
 800b7a8:	f7f4 fd3a 	bl	8000220 <memchr>
 800b7ac:	2800      	cmp	r0, #0
 800b7ae:	d03f      	beq.n	800b830 <_vfiprintf_r+0x22c>
 800b7b0:	4b29      	ldr	r3, [pc, #164]	; (800b858 <_vfiprintf_r+0x254>)
 800b7b2:	bb1b      	cbnz	r3, 800b7fc <_vfiprintf_r+0x1f8>
 800b7b4:	9b03      	ldr	r3, [sp, #12]
 800b7b6:	3307      	adds	r3, #7
 800b7b8:	f023 0307 	bic.w	r3, r3, #7
 800b7bc:	3308      	adds	r3, #8
 800b7be:	9303      	str	r3, [sp, #12]
 800b7c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7c2:	443b      	add	r3, r7
 800b7c4:	9309      	str	r3, [sp, #36]	; 0x24
 800b7c6:	e767      	b.n	800b698 <_vfiprintf_r+0x94>
 800b7c8:	fb0c 3202 	mla	r2, ip, r2, r3
 800b7cc:	460c      	mov	r4, r1
 800b7ce:	2001      	movs	r0, #1
 800b7d0:	e7a5      	b.n	800b71e <_vfiprintf_r+0x11a>
 800b7d2:	2300      	movs	r3, #0
 800b7d4:	3401      	adds	r4, #1
 800b7d6:	9305      	str	r3, [sp, #20]
 800b7d8:	4619      	mov	r1, r3
 800b7da:	f04f 0c0a 	mov.w	ip, #10
 800b7de:	4620      	mov	r0, r4
 800b7e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b7e4:	3a30      	subs	r2, #48	; 0x30
 800b7e6:	2a09      	cmp	r2, #9
 800b7e8:	d903      	bls.n	800b7f2 <_vfiprintf_r+0x1ee>
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d0c5      	beq.n	800b77a <_vfiprintf_r+0x176>
 800b7ee:	9105      	str	r1, [sp, #20]
 800b7f0:	e7c3      	b.n	800b77a <_vfiprintf_r+0x176>
 800b7f2:	fb0c 2101 	mla	r1, ip, r1, r2
 800b7f6:	4604      	mov	r4, r0
 800b7f8:	2301      	movs	r3, #1
 800b7fa:	e7f0      	b.n	800b7de <_vfiprintf_r+0x1da>
 800b7fc:	ab03      	add	r3, sp, #12
 800b7fe:	9300      	str	r3, [sp, #0]
 800b800:	462a      	mov	r2, r5
 800b802:	4b16      	ldr	r3, [pc, #88]	; (800b85c <_vfiprintf_r+0x258>)
 800b804:	a904      	add	r1, sp, #16
 800b806:	4630      	mov	r0, r6
 800b808:	f3af 8000 	nop.w
 800b80c:	4607      	mov	r7, r0
 800b80e:	1c78      	adds	r0, r7, #1
 800b810:	d1d6      	bne.n	800b7c0 <_vfiprintf_r+0x1bc>
 800b812:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b814:	07d9      	lsls	r1, r3, #31
 800b816:	d405      	bmi.n	800b824 <_vfiprintf_r+0x220>
 800b818:	89ab      	ldrh	r3, [r5, #12]
 800b81a:	059a      	lsls	r2, r3, #22
 800b81c:	d402      	bmi.n	800b824 <_vfiprintf_r+0x220>
 800b81e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b820:	f7ff fe53 	bl	800b4ca <__retarget_lock_release_recursive>
 800b824:	89ab      	ldrh	r3, [r5, #12]
 800b826:	065b      	lsls	r3, r3, #25
 800b828:	f53f af12 	bmi.w	800b650 <_vfiprintf_r+0x4c>
 800b82c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b82e:	e711      	b.n	800b654 <_vfiprintf_r+0x50>
 800b830:	ab03      	add	r3, sp, #12
 800b832:	9300      	str	r3, [sp, #0]
 800b834:	462a      	mov	r2, r5
 800b836:	4b09      	ldr	r3, [pc, #36]	; (800b85c <_vfiprintf_r+0x258>)
 800b838:	a904      	add	r1, sp, #16
 800b83a:	4630      	mov	r0, r6
 800b83c:	f000 f880 	bl	800b940 <_printf_i>
 800b840:	e7e4      	b.n	800b80c <_vfiprintf_r+0x208>
 800b842:	bf00      	nop
 800b844:	08078cbc 	.word	0x08078cbc
 800b848:	08078cdc 	.word	0x08078cdc
 800b84c:	08078c9c 	.word	0x08078c9c
 800b850:	08078cfc 	.word	0x08078cfc
 800b854:	08078d06 	.word	0x08078d06
 800b858:	00000000 	.word	0x00000000
 800b85c:	0800b5df 	.word	0x0800b5df
 800b860:	08078d02 	.word	0x08078d02

0800b864 <_printf_common>:
 800b864:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b868:	4616      	mov	r6, r2
 800b86a:	4699      	mov	r9, r3
 800b86c:	688a      	ldr	r2, [r1, #8]
 800b86e:	690b      	ldr	r3, [r1, #16]
 800b870:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b874:	4293      	cmp	r3, r2
 800b876:	bfb8      	it	lt
 800b878:	4613      	movlt	r3, r2
 800b87a:	6033      	str	r3, [r6, #0]
 800b87c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b880:	4607      	mov	r7, r0
 800b882:	460c      	mov	r4, r1
 800b884:	b10a      	cbz	r2, 800b88a <_printf_common+0x26>
 800b886:	3301      	adds	r3, #1
 800b888:	6033      	str	r3, [r6, #0]
 800b88a:	6823      	ldr	r3, [r4, #0]
 800b88c:	0699      	lsls	r1, r3, #26
 800b88e:	bf42      	ittt	mi
 800b890:	6833      	ldrmi	r3, [r6, #0]
 800b892:	3302      	addmi	r3, #2
 800b894:	6033      	strmi	r3, [r6, #0]
 800b896:	6825      	ldr	r5, [r4, #0]
 800b898:	f015 0506 	ands.w	r5, r5, #6
 800b89c:	d106      	bne.n	800b8ac <_printf_common+0x48>
 800b89e:	f104 0a19 	add.w	sl, r4, #25
 800b8a2:	68e3      	ldr	r3, [r4, #12]
 800b8a4:	6832      	ldr	r2, [r6, #0]
 800b8a6:	1a9b      	subs	r3, r3, r2
 800b8a8:	42ab      	cmp	r3, r5
 800b8aa:	dc26      	bgt.n	800b8fa <_printf_common+0x96>
 800b8ac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b8b0:	1e13      	subs	r3, r2, #0
 800b8b2:	6822      	ldr	r2, [r4, #0]
 800b8b4:	bf18      	it	ne
 800b8b6:	2301      	movne	r3, #1
 800b8b8:	0692      	lsls	r2, r2, #26
 800b8ba:	d42b      	bmi.n	800b914 <_printf_common+0xb0>
 800b8bc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b8c0:	4649      	mov	r1, r9
 800b8c2:	4638      	mov	r0, r7
 800b8c4:	47c0      	blx	r8
 800b8c6:	3001      	adds	r0, #1
 800b8c8:	d01e      	beq.n	800b908 <_printf_common+0xa4>
 800b8ca:	6823      	ldr	r3, [r4, #0]
 800b8cc:	68e5      	ldr	r5, [r4, #12]
 800b8ce:	6832      	ldr	r2, [r6, #0]
 800b8d0:	f003 0306 	and.w	r3, r3, #6
 800b8d4:	2b04      	cmp	r3, #4
 800b8d6:	bf08      	it	eq
 800b8d8:	1aad      	subeq	r5, r5, r2
 800b8da:	68a3      	ldr	r3, [r4, #8]
 800b8dc:	6922      	ldr	r2, [r4, #16]
 800b8de:	bf0c      	ite	eq
 800b8e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b8e4:	2500      	movne	r5, #0
 800b8e6:	4293      	cmp	r3, r2
 800b8e8:	bfc4      	itt	gt
 800b8ea:	1a9b      	subgt	r3, r3, r2
 800b8ec:	18ed      	addgt	r5, r5, r3
 800b8ee:	2600      	movs	r6, #0
 800b8f0:	341a      	adds	r4, #26
 800b8f2:	42b5      	cmp	r5, r6
 800b8f4:	d11a      	bne.n	800b92c <_printf_common+0xc8>
 800b8f6:	2000      	movs	r0, #0
 800b8f8:	e008      	b.n	800b90c <_printf_common+0xa8>
 800b8fa:	2301      	movs	r3, #1
 800b8fc:	4652      	mov	r2, sl
 800b8fe:	4649      	mov	r1, r9
 800b900:	4638      	mov	r0, r7
 800b902:	47c0      	blx	r8
 800b904:	3001      	adds	r0, #1
 800b906:	d103      	bne.n	800b910 <_printf_common+0xac>
 800b908:	f04f 30ff 	mov.w	r0, #4294967295
 800b90c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b910:	3501      	adds	r5, #1
 800b912:	e7c6      	b.n	800b8a2 <_printf_common+0x3e>
 800b914:	18e1      	adds	r1, r4, r3
 800b916:	1c5a      	adds	r2, r3, #1
 800b918:	2030      	movs	r0, #48	; 0x30
 800b91a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b91e:	4422      	add	r2, r4
 800b920:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b924:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b928:	3302      	adds	r3, #2
 800b92a:	e7c7      	b.n	800b8bc <_printf_common+0x58>
 800b92c:	2301      	movs	r3, #1
 800b92e:	4622      	mov	r2, r4
 800b930:	4649      	mov	r1, r9
 800b932:	4638      	mov	r0, r7
 800b934:	47c0      	blx	r8
 800b936:	3001      	adds	r0, #1
 800b938:	d0e6      	beq.n	800b908 <_printf_common+0xa4>
 800b93a:	3601      	adds	r6, #1
 800b93c:	e7d9      	b.n	800b8f2 <_printf_common+0x8e>
	...

0800b940 <_printf_i>:
 800b940:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b944:	7e0f      	ldrb	r7, [r1, #24]
 800b946:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b948:	2f78      	cmp	r7, #120	; 0x78
 800b94a:	4691      	mov	r9, r2
 800b94c:	4680      	mov	r8, r0
 800b94e:	460c      	mov	r4, r1
 800b950:	469a      	mov	sl, r3
 800b952:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b956:	d807      	bhi.n	800b968 <_printf_i+0x28>
 800b958:	2f62      	cmp	r7, #98	; 0x62
 800b95a:	d80a      	bhi.n	800b972 <_printf_i+0x32>
 800b95c:	2f00      	cmp	r7, #0
 800b95e:	f000 80d8 	beq.w	800bb12 <_printf_i+0x1d2>
 800b962:	2f58      	cmp	r7, #88	; 0x58
 800b964:	f000 80a3 	beq.w	800baae <_printf_i+0x16e>
 800b968:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b96c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b970:	e03a      	b.n	800b9e8 <_printf_i+0xa8>
 800b972:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b976:	2b15      	cmp	r3, #21
 800b978:	d8f6      	bhi.n	800b968 <_printf_i+0x28>
 800b97a:	a101      	add	r1, pc, #4	; (adr r1, 800b980 <_printf_i+0x40>)
 800b97c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b980:	0800b9d9 	.word	0x0800b9d9
 800b984:	0800b9ed 	.word	0x0800b9ed
 800b988:	0800b969 	.word	0x0800b969
 800b98c:	0800b969 	.word	0x0800b969
 800b990:	0800b969 	.word	0x0800b969
 800b994:	0800b969 	.word	0x0800b969
 800b998:	0800b9ed 	.word	0x0800b9ed
 800b99c:	0800b969 	.word	0x0800b969
 800b9a0:	0800b969 	.word	0x0800b969
 800b9a4:	0800b969 	.word	0x0800b969
 800b9a8:	0800b969 	.word	0x0800b969
 800b9ac:	0800baf9 	.word	0x0800baf9
 800b9b0:	0800ba1d 	.word	0x0800ba1d
 800b9b4:	0800badb 	.word	0x0800badb
 800b9b8:	0800b969 	.word	0x0800b969
 800b9bc:	0800b969 	.word	0x0800b969
 800b9c0:	0800bb1b 	.word	0x0800bb1b
 800b9c4:	0800b969 	.word	0x0800b969
 800b9c8:	0800ba1d 	.word	0x0800ba1d
 800b9cc:	0800b969 	.word	0x0800b969
 800b9d0:	0800b969 	.word	0x0800b969
 800b9d4:	0800bae3 	.word	0x0800bae3
 800b9d8:	682b      	ldr	r3, [r5, #0]
 800b9da:	1d1a      	adds	r2, r3, #4
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	602a      	str	r2, [r5, #0]
 800b9e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b9e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b9e8:	2301      	movs	r3, #1
 800b9ea:	e0a3      	b.n	800bb34 <_printf_i+0x1f4>
 800b9ec:	6820      	ldr	r0, [r4, #0]
 800b9ee:	6829      	ldr	r1, [r5, #0]
 800b9f0:	0606      	lsls	r6, r0, #24
 800b9f2:	f101 0304 	add.w	r3, r1, #4
 800b9f6:	d50a      	bpl.n	800ba0e <_printf_i+0xce>
 800b9f8:	680e      	ldr	r6, [r1, #0]
 800b9fa:	602b      	str	r3, [r5, #0]
 800b9fc:	2e00      	cmp	r6, #0
 800b9fe:	da03      	bge.n	800ba08 <_printf_i+0xc8>
 800ba00:	232d      	movs	r3, #45	; 0x2d
 800ba02:	4276      	negs	r6, r6
 800ba04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ba08:	485e      	ldr	r0, [pc, #376]	; (800bb84 <_printf_i+0x244>)
 800ba0a:	230a      	movs	r3, #10
 800ba0c:	e019      	b.n	800ba42 <_printf_i+0x102>
 800ba0e:	680e      	ldr	r6, [r1, #0]
 800ba10:	602b      	str	r3, [r5, #0]
 800ba12:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ba16:	bf18      	it	ne
 800ba18:	b236      	sxthne	r6, r6
 800ba1a:	e7ef      	b.n	800b9fc <_printf_i+0xbc>
 800ba1c:	682b      	ldr	r3, [r5, #0]
 800ba1e:	6820      	ldr	r0, [r4, #0]
 800ba20:	1d19      	adds	r1, r3, #4
 800ba22:	6029      	str	r1, [r5, #0]
 800ba24:	0601      	lsls	r1, r0, #24
 800ba26:	d501      	bpl.n	800ba2c <_printf_i+0xec>
 800ba28:	681e      	ldr	r6, [r3, #0]
 800ba2a:	e002      	b.n	800ba32 <_printf_i+0xf2>
 800ba2c:	0646      	lsls	r6, r0, #25
 800ba2e:	d5fb      	bpl.n	800ba28 <_printf_i+0xe8>
 800ba30:	881e      	ldrh	r6, [r3, #0]
 800ba32:	4854      	ldr	r0, [pc, #336]	; (800bb84 <_printf_i+0x244>)
 800ba34:	2f6f      	cmp	r7, #111	; 0x6f
 800ba36:	bf0c      	ite	eq
 800ba38:	2308      	moveq	r3, #8
 800ba3a:	230a      	movne	r3, #10
 800ba3c:	2100      	movs	r1, #0
 800ba3e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ba42:	6865      	ldr	r5, [r4, #4]
 800ba44:	60a5      	str	r5, [r4, #8]
 800ba46:	2d00      	cmp	r5, #0
 800ba48:	bfa2      	ittt	ge
 800ba4a:	6821      	ldrge	r1, [r4, #0]
 800ba4c:	f021 0104 	bicge.w	r1, r1, #4
 800ba50:	6021      	strge	r1, [r4, #0]
 800ba52:	b90e      	cbnz	r6, 800ba58 <_printf_i+0x118>
 800ba54:	2d00      	cmp	r5, #0
 800ba56:	d04d      	beq.n	800baf4 <_printf_i+0x1b4>
 800ba58:	4615      	mov	r5, r2
 800ba5a:	fbb6 f1f3 	udiv	r1, r6, r3
 800ba5e:	fb03 6711 	mls	r7, r3, r1, r6
 800ba62:	5dc7      	ldrb	r7, [r0, r7]
 800ba64:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ba68:	4637      	mov	r7, r6
 800ba6a:	42bb      	cmp	r3, r7
 800ba6c:	460e      	mov	r6, r1
 800ba6e:	d9f4      	bls.n	800ba5a <_printf_i+0x11a>
 800ba70:	2b08      	cmp	r3, #8
 800ba72:	d10b      	bne.n	800ba8c <_printf_i+0x14c>
 800ba74:	6823      	ldr	r3, [r4, #0]
 800ba76:	07de      	lsls	r6, r3, #31
 800ba78:	d508      	bpl.n	800ba8c <_printf_i+0x14c>
 800ba7a:	6923      	ldr	r3, [r4, #16]
 800ba7c:	6861      	ldr	r1, [r4, #4]
 800ba7e:	4299      	cmp	r1, r3
 800ba80:	bfde      	ittt	le
 800ba82:	2330      	movle	r3, #48	; 0x30
 800ba84:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ba88:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ba8c:	1b52      	subs	r2, r2, r5
 800ba8e:	6122      	str	r2, [r4, #16]
 800ba90:	f8cd a000 	str.w	sl, [sp]
 800ba94:	464b      	mov	r3, r9
 800ba96:	aa03      	add	r2, sp, #12
 800ba98:	4621      	mov	r1, r4
 800ba9a:	4640      	mov	r0, r8
 800ba9c:	f7ff fee2 	bl	800b864 <_printf_common>
 800baa0:	3001      	adds	r0, #1
 800baa2:	d14c      	bne.n	800bb3e <_printf_i+0x1fe>
 800baa4:	f04f 30ff 	mov.w	r0, #4294967295
 800baa8:	b004      	add	sp, #16
 800baaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800baae:	4835      	ldr	r0, [pc, #212]	; (800bb84 <_printf_i+0x244>)
 800bab0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800bab4:	6829      	ldr	r1, [r5, #0]
 800bab6:	6823      	ldr	r3, [r4, #0]
 800bab8:	f851 6b04 	ldr.w	r6, [r1], #4
 800babc:	6029      	str	r1, [r5, #0]
 800babe:	061d      	lsls	r5, r3, #24
 800bac0:	d514      	bpl.n	800baec <_printf_i+0x1ac>
 800bac2:	07df      	lsls	r7, r3, #31
 800bac4:	bf44      	itt	mi
 800bac6:	f043 0320 	orrmi.w	r3, r3, #32
 800baca:	6023      	strmi	r3, [r4, #0]
 800bacc:	b91e      	cbnz	r6, 800bad6 <_printf_i+0x196>
 800bace:	6823      	ldr	r3, [r4, #0]
 800bad0:	f023 0320 	bic.w	r3, r3, #32
 800bad4:	6023      	str	r3, [r4, #0]
 800bad6:	2310      	movs	r3, #16
 800bad8:	e7b0      	b.n	800ba3c <_printf_i+0xfc>
 800bada:	6823      	ldr	r3, [r4, #0]
 800badc:	f043 0320 	orr.w	r3, r3, #32
 800bae0:	6023      	str	r3, [r4, #0]
 800bae2:	2378      	movs	r3, #120	; 0x78
 800bae4:	4828      	ldr	r0, [pc, #160]	; (800bb88 <_printf_i+0x248>)
 800bae6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800baea:	e7e3      	b.n	800bab4 <_printf_i+0x174>
 800baec:	0659      	lsls	r1, r3, #25
 800baee:	bf48      	it	mi
 800baf0:	b2b6      	uxthmi	r6, r6
 800baf2:	e7e6      	b.n	800bac2 <_printf_i+0x182>
 800baf4:	4615      	mov	r5, r2
 800baf6:	e7bb      	b.n	800ba70 <_printf_i+0x130>
 800baf8:	682b      	ldr	r3, [r5, #0]
 800bafa:	6826      	ldr	r6, [r4, #0]
 800bafc:	6961      	ldr	r1, [r4, #20]
 800bafe:	1d18      	adds	r0, r3, #4
 800bb00:	6028      	str	r0, [r5, #0]
 800bb02:	0635      	lsls	r5, r6, #24
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	d501      	bpl.n	800bb0c <_printf_i+0x1cc>
 800bb08:	6019      	str	r1, [r3, #0]
 800bb0a:	e002      	b.n	800bb12 <_printf_i+0x1d2>
 800bb0c:	0670      	lsls	r0, r6, #25
 800bb0e:	d5fb      	bpl.n	800bb08 <_printf_i+0x1c8>
 800bb10:	8019      	strh	r1, [r3, #0]
 800bb12:	2300      	movs	r3, #0
 800bb14:	6123      	str	r3, [r4, #16]
 800bb16:	4615      	mov	r5, r2
 800bb18:	e7ba      	b.n	800ba90 <_printf_i+0x150>
 800bb1a:	682b      	ldr	r3, [r5, #0]
 800bb1c:	1d1a      	adds	r2, r3, #4
 800bb1e:	602a      	str	r2, [r5, #0]
 800bb20:	681d      	ldr	r5, [r3, #0]
 800bb22:	6862      	ldr	r2, [r4, #4]
 800bb24:	2100      	movs	r1, #0
 800bb26:	4628      	mov	r0, r5
 800bb28:	f7f4 fb7a 	bl	8000220 <memchr>
 800bb2c:	b108      	cbz	r0, 800bb32 <_printf_i+0x1f2>
 800bb2e:	1b40      	subs	r0, r0, r5
 800bb30:	6060      	str	r0, [r4, #4]
 800bb32:	6863      	ldr	r3, [r4, #4]
 800bb34:	6123      	str	r3, [r4, #16]
 800bb36:	2300      	movs	r3, #0
 800bb38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bb3c:	e7a8      	b.n	800ba90 <_printf_i+0x150>
 800bb3e:	6923      	ldr	r3, [r4, #16]
 800bb40:	462a      	mov	r2, r5
 800bb42:	4649      	mov	r1, r9
 800bb44:	4640      	mov	r0, r8
 800bb46:	47d0      	blx	sl
 800bb48:	3001      	adds	r0, #1
 800bb4a:	d0ab      	beq.n	800baa4 <_printf_i+0x164>
 800bb4c:	6823      	ldr	r3, [r4, #0]
 800bb4e:	079b      	lsls	r3, r3, #30
 800bb50:	d413      	bmi.n	800bb7a <_printf_i+0x23a>
 800bb52:	68e0      	ldr	r0, [r4, #12]
 800bb54:	9b03      	ldr	r3, [sp, #12]
 800bb56:	4298      	cmp	r0, r3
 800bb58:	bfb8      	it	lt
 800bb5a:	4618      	movlt	r0, r3
 800bb5c:	e7a4      	b.n	800baa8 <_printf_i+0x168>
 800bb5e:	2301      	movs	r3, #1
 800bb60:	4632      	mov	r2, r6
 800bb62:	4649      	mov	r1, r9
 800bb64:	4640      	mov	r0, r8
 800bb66:	47d0      	blx	sl
 800bb68:	3001      	adds	r0, #1
 800bb6a:	d09b      	beq.n	800baa4 <_printf_i+0x164>
 800bb6c:	3501      	adds	r5, #1
 800bb6e:	68e3      	ldr	r3, [r4, #12]
 800bb70:	9903      	ldr	r1, [sp, #12]
 800bb72:	1a5b      	subs	r3, r3, r1
 800bb74:	42ab      	cmp	r3, r5
 800bb76:	dcf2      	bgt.n	800bb5e <_printf_i+0x21e>
 800bb78:	e7eb      	b.n	800bb52 <_printf_i+0x212>
 800bb7a:	2500      	movs	r5, #0
 800bb7c:	f104 0619 	add.w	r6, r4, #25
 800bb80:	e7f5      	b.n	800bb6e <_printf_i+0x22e>
 800bb82:	bf00      	nop
 800bb84:	08078d0d 	.word	0x08078d0d
 800bb88:	08078d1e 	.word	0x08078d1e

0800bb8c <_putc_r>:
 800bb8c:	b570      	push	{r4, r5, r6, lr}
 800bb8e:	460d      	mov	r5, r1
 800bb90:	4614      	mov	r4, r2
 800bb92:	4606      	mov	r6, r0
 800bb94:	b118      	cbz	r0, 800bb9e <_putc_r+0x12>
 800bb96:	6983      	ldr	r3, [r0, #24]
 800bb98:	b90b      	cbnz	r3, 800bb9e <_putc_r+0x12>
 800bb9a:	f7ff fbf7 	bl	800b38c <__sinit>
 800bb9e:	4b1c      	ldr	r3, [pc, #112]	; (800bc10 <_putc_r+0x84>)
 800bba0:	429c      	cmp	r4, r3
 800bba2:	d124      	bne.n	800bbee <_putc_r+0x62>
 800bba4:	6874      	ldr	r4, [r6, #4]
 800bba6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bba8:	07d8      	lsls	r0, r3, #31
 800bbaa:	d405      	bmi.n	800bbb8 <_putc_r+0x2c>
 800bbac:	89a3      	ldrh	r3, [r4, #12]
 800bbae:	0599      	lsls	r1, r3, #22
 800bbb0:	d402      	bmi.n	800bbb8 <_putc_r+0x2c>
 800bbb2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bbb4:	f7ff fc88 	bl	800b4c8 <__retarget_lock_acquire_recursive>
 800bbb8:	68a3      	ldr	r3, [r4, #8]
 800bbba:	3b01      	subs	r3, #1
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	60a3      	str	r3, [r4, #8]
 800bbc0:	da05      	bge.n	800bbce <_putc_r+0x42>
 800bbc2:	69a2      	ldr	r2, [r4, #24]
 800bbc4:	4293      	cmp	r3, r2
 800bbc6:	db1c      	blt.n	800bc02 <_putc_r+0x76>
 800bbc8:	b2eb      	uxtb	r3, r5
 800bbca:	2b0a      	cmp	r3, #10
 800bbcc:	d019      	beq.n	800bc02 <_putc_r+0x76>
 800bbce:	6823      	ldr	r3, [r4, #0]
 800bbd0:	1c5a      	adds	r2, r3, #1
 800bbd2:	6022      	str	r2, [r4, #0]
 800bbd4:	701d      	strb	r5, [r3, #0]
 800bbd6:	b2ed      	uxtb	r5, r5
 800bbd8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bbda:	07da      	lsls	r2, r3, #31
 800bbdc:	d405      	bmi.n	800bbea <_putc_r+0x5e>
 800bbde:	89a3      	ldrh	r3, [r4, #12]
 800bbe0:	059b      	lsls	r3, r3, #22
 800bbe2:	d402      	bmi.n	800bbea <_putc_r+0x5e>
 800bbe4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bbe6:	f7ff fc70 	bl	800b4ca <__retarget_lock_release_recursive>
 800bbea:	4628      	mov	r0, r5
 800bbec:	bd70      	pop	{r4, r5, r6, pc}
 800bbee:	4b09      	ldr	r3, [pc, #36]	; (800bc14 <_putc_r+0x88>)
 800bbf0:	429c      	cmp	r4, r3
 800bbf2:	d101      	bne.n	800bbf8 <_putc_r+0x6c>
 800bbf4:	68b4      	ldr	r4, [r6, #8]
 800bbf6:	e7d6      	b.n	800bba6 <_putc_r+0x1a>
 800bbf8:	4b07      	ldr	r3, [pc, #28]	; (800bc18 <_putc_r+0x8c>)
 800bbfa:	429c      	cmp	r4, r3
 800bbfc:	bf08      	it	eq
 800bbfe:	68f4      	ldreq	r4, [r6, #12]
 800bc00:	e7d1      	b.n	800bba6 <_putc_r+0x1a>
 800bc02:	4629      	mov	r1, r5
 800bc04:	4622      	mov	r2, r4
 800bc06:	4630      	mov	r0, r6
 800bc08:	f7ff f9e6 	bl	800afd8 <__swbuf_r>
 800bc0c:	4605      	mov	r5, r0
 800bc0e:	e7e3      	b.n	800bbd8 <_putc_r+0x4c>
 800bc10:	08078cbc 	.word	0x08078cbc
 800bc14:	08078cdc 	.word	0x08078cdc
 800bc18:	08078c9c 	.word	0x08078c9c

0800bc1c <__sread>:
 800bc1c:	b510      	push	{r4, lr}
 800bc1e:	460c      	mov	r4, r1
 800bc20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc24:	f000 f894 	bl	800bd50 <_read_r>
 800bc28:	2800      	cmp	r0, #0
 800bc2a:	bfab      	itete	ge
 800bc2c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bc2e:	89a3      	ldrhlt	r3, [r4, #12]
 800bc30:	181b      	addge	r3, r3, r0
 800bc32:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bc36:	bfac      	ite	ge
 800bc38:	6563      	strge	r3, [r4, #84]	; 0x54
 800bc3a:	81a3      	strhlt	r3, [r4, #12]
 800bc3c:	bd10      	pop	{r4, pc}

0800bc3e <__swrite>:
 800bc3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc42:	461f      	mov	r7, r3
 800bc44:	898b      	ldrh	r3, [r1, #12]
 800bc46:	05db      	lsls	r3, r3, #23
 800bc48:	4605      	mov	r5, r0
 800bc4a:	460c      	mov	r4, r1
 800bc4c:	4616      	mov	r6, r2
 800bc4e:	d505      	bpl.n	800bc5c <__swrite+0x1e>
 800bc50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc54:	2302      	movs	r3, #2
 800bc56:	2200      	movs	r2, #0
 800bc58:	f000 f868 	bl	800bd2c <_lseek_r>
 800bc5c:	89a3      	ldrh	r3, [r4, #12]
 800bc5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc62:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bc66:	81a3      	strh	r3, [r4, #12]
 800bc68:	4632      	mov	r2, r6
 800bc6a:	463b      	mov	r3, r7
 800bc6c:	4628      	mov	r0, r5
 800bc6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bc72:	f000 b817 	b.w	800bca4 <_write_r>

0800bc76 <__sseek>:
 800bc76:	b510      	push	{r4, lr}
 800bc78:	460c      	mov	r4, r1
 800bc7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc7e:	f000 f855 	bl	800bd2c <_lseek_r>
 800bc82:	1c43      	adds	r3, r0, #1
 800bc84:	89a3      	ldrh	r3, [r4, #12]
 800bc86:	bf15      	itete	ne
 800bc88:	6560      	strne	r0, [r4, #84]	; 0x54
 800bc8a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bc8e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bc92:	81a3      	strheq	r3, [r4, #12]
 800bc94:	bf18      	it	ne
 800bc96:	81a3      	strhne	r3, [r4, #12]
 800bc98:	bd10      	pop	{r4, pc}

0800bc9a <__sclose>:
 800bc9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc9e:	f000 b813 	b.w	800bcc8 <_close_r>
	...

0800bca4 <_write_r>:
 800bca4:	b538      	push	{r3, r4, r5, lr}
 800bca6:	4d07      	ldr	r5, [pc, #28]	; (800bcc4 <_write_r+0x20>)
 800bca8:	4604      	mov	r4, r0
 800bcaa:	4608      	mov	r0, r1
 800bcac:	4611      	mov	r1, r2
 800bcae:	2200      	movs	r2, #0
 800bcb0:	602a      	str	r2, [r5, #0]
 800bcb2:	461a      	mov	r2, r3
 800bcb4:	f7fb ff33 	bl	8007b1e <_write>
 800bcb8:	1c43      	adds	r3, r0, #1
 800bcba:	d102      	bne.n	800bcc2 <_write_r+0x1e>
 800bcbc:	682b      	ldr	r3, [r5, #0]
 800bcbe:	b103      	cbz	r3, 800bcc2 <_write_r+0x1e>
 800bcc0:	6023      	str	r3, [r4, #0]
 800bcc2:	bd38      	pop	{r3, r4, r5, pc}
 800bcc4:	20001914 	.word	0x20001914

0800bcc8 <_close_r>:
 800bcc8:	b538      	push	{r3, r4, r5, lr}
 800bcca:	4d06      	ldr	r5, [pc, #24]	; (800bce4 <_close_r+0x1c>)
 800bccc:	2300      	movs	r3, #0
 800bcce:	4604      	mov	r4, r0
 800bcd0:	4608      	mov	r0, r1
 800bcd2:	602b      	str	r3, [r5, #0]
 800bcd4:	f000 f84e 	bl	800bd74 <_close>
 800bcd8:	1c43      	adds	r3, r0, #1
 800bcda:	d102      	bne.n	800bce2 <_close_r+0x1a>
 800bcdc:	682b      	ldr	r3, [r5, #0]
 800bcde:	b103      	cbz	r3, 800bce2 <_close_r+0x1a>
 800bce0:	6023      	str	r3, [r4, #0]
 800bce2:	bd38      	pop	{r3, r4, r5, pc}
 800bce4:	20001914 	.word	0x20001914

0800bce8 <_fstat_r>:
 800bce8:	b538      	push	{r3, r4, r5, lr}
 800bcea:	4d07      	ldr	r5, [pc, #28]	; (800bd08 <_fstat_r+0x20>)
 800bcec:	2300      	movs	r3, #0
 800bcee:	4604      	mov	r4, r0
 800bcf0:	4608      	mov	r0, r1
 800bcf2:	4611      	mov	r1, r2
 800bcf4:	602b      	str	r3, [r5, #0]
 800bcf6:	f000 f845 	bl	800bd84 <_fstat>
 800bcfa:	1c43      	adds	r3, r0, #1
 800bcfc:	d102      	bne.n	800bd04 <_fstat_r+0x1c>
 800bcfe:	682b      	ldr	r3, [r5, #0]
 800bd00:	b103      	cbz	r3, 800bd04 <_fstat_r+0x1c>
 800bd02:	6023      	str	r3, [r4, #0]
 800bd04:	bd38      	pop	{r3, r4, r5, pc}
 800bd06:	bf00      	nop
 800bd08:	20001914 	.word	0x20001914

0800bd0c <_isatty_r>:
 800bd0c:	b538      	push	{r3, r4, r5, lr}
 800bd0e:	4d06      	ldr	r5, [pc, #24]	; (800bd28 <_isatty_r+0x1c>)
 800bd10:	2300      	movs	r3, #0
 800bd12:	4604      	mov	r4, r0
 800bd14:	4608      	mov	r0, r1
 800bd16:	602b      	str	r3, [r5, #0]
 800bd18:	f000 f83c 	bl	800bd94 <_isatty>
 800bd1c:	1c43      	adds	r3, r0, #1
 800bd1e:	d102      	bne.n	800bd26 <_isatty_r+0x1a>
 800bd20:	682b      	ldr	r3, [r5, #0]
 800bd22:	b103      	cbz	r3, 800bd26 <_isatty_r+0x1a>
 800bd24:	6023      	str	r3, [r4, #0]
 800bd26:	bd38      	pop	{r3, r4, r5, pc}
 800bd28:	20001914 	.word	0x20001914

0800bd2c <_lseek_r>:
 800bd2c:	b538      	push	{r3, r4, r5, lr}
 800bd2e:	4d07      	ldr	r5, [pc, #28]	; (800bd4c <_lseek_r+0x20>)
 800bd30:	4604      	mov	r4, r0
 800bd32:	4608      	mov	r0, r1
 800bd34:	4611      	mov	r1, r2
 800bd36:	2200      	movs	r2, #0
 800bd38:	602a      	str	r2, [r5, #0]
 800bd3a:	461a      	mov	r2, r3
 800bd3c:	f000 f832 	bl	800bda4 <_lseek>
 800bd40:	1c43      	adds	r3, r0, #1
 800bd42:	d102      	bne.n	800bd4a <_lseek_r+0x1e>
 800bd44:	682b      	ldr	r3, [r5, #0]
 800bd46:	b103      	cbz	r3, 800bd4a <_lseek_r+0x1e>
 800bd48:	6023      	str	r3, [r4, #0]
 800bd4a:	bd38      	pop	{r3, r4, r5, pc}
 800bd4c:	20001914 	.word	0x20001914

0800bd50 <_read_r>:
 800bd50:	b538      	push	{r3, r4, r5, lr}
 800bd52:	4d07      	ldr	r5, [pc, #28]	; (800bd70 <_read_r+0x20>)
 800bd54:	4604      	mov	r4, r0
 800bd56:	4608      	mov	r0, r1
 800bd58:	4611      	mov	r1, r2
 800bd5a:	2200      	movs	r2, #0
 800bd5c:	602a      	str	r2, [r5, #0]
 800bd5e:	461a      	mov	r2, r3
 800bd60:	f000 f828 	bl	800bdb4 <_read>
 800bd64:	1c43      	adds	r3, r0, #1
 800bd66:	d102      	bne.n	800bd6e <_read_r+0x1e>
 800bd68:	682b      	ldr	r3, [r5, #0]
 800bd6a:	b103      	cbz	r3, 800bd6e <_read_r+0x1e>
 800bd6c:	6023      	str	r3, [r4, #0]
 800bd6e:	bd38      	pop	{r3, r4, r5, pc}
 800bd70:	20001914 	.word	0x20001914

0800bd74 <_close>:
 800bd74:	4b02      	ldr	r3, [pc, #8]	; (800bd80 <_close+0xc>)
 800bd76:	2258      	movs	r2, #88	; 0x58
 800bd78:	601a      	str	r2, [r3, #0]
 800bd7a:	f04f 30ff 	mov.w	r0, #4294967295
 800bd7e:	4770      	bx	lr
 800bd80:	20001914 	.word	0x20001914

0800bd84 <_fstat>:
 800bd84:	4b02      	ldr	r3, [pc, #8]	; (800bd90 <_fstat+0xc>)
 800bd86:	2258      	movs	r2, #88	; 0x58
 800bd88:	601a      	str	r2, [r3, #0]
 800bd8a:	f04f 30ff 	mov.w	r0, #4294967295
 800bd8e:	4770      	bx	lr
 800bd90:	20001914 	.word	0x20001914

0800bd94 <_isatty>:
 800bd94:	4b02      	ldr	r3, [pc, #8]	; (800bda0 <_isatty+0xc>)
 800bd96:	2258      	movs	r2, #88	; 0x58
 800bd98:	601a      	str	r2, [r3, #0]
 800bd9a:	2000      	movs	r0, #0
 800bd9c:	4770      	bx	lr
 800bd9e:	bf00      	nop
 800bda0:	20001914 	.word	0x20001914

0800bda4 <_lseek>:
 800bda4:	4b02      	ldr	r3, [pc, #8]	; (800bdb0 <_lseek+0xc>)
 800bda6:	2258      	movs	r2, #88	; 0x58
 800bda8:	601a      	str	r2, [r3, #0]
 800bdaa:	f04f 30ff 	mov.w	r0, #4294967295
 800bdae:	4770      	bx	lr
 800bdb0:	20001914 	.word	0x20001914

0800bdb4 <_read>:
 800bdb4:	4b02      	ldr	r3, [pc, #8]	; (800bdc0 <_read+0xc>)
 800bdb6:	2258      	movs	r2, #88	; 0x58
 800bdb8:	601a      	str	r2, [r3, #0]
 800bdba:	f04f 30ff 	mov.w	r0, #4294967295
 800bdbe:	4770      	bx	lr
 800bdc0:	20001914 	.word	0x20001914

0800bdc4 <_init>:
 800bdc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdc6:	bf00      	nop
 800bdc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bdca:	bc08      	pop	{r3}
 800bdcc:	469e      	mov	lr, r3
 800bdce:	4770      	bx	lr

0800bdd0 <_fini>:
 800bdd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdd2:	bf00      	nop
 800bdd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bdd6:	bc08      	pop	{r3}
 800bdd8:	469e      	mov	lr, r3
 800bdda:	4770      	bx	lr
