# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:51 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs[10] outs_valid

.latch        n58 Memory[0][0]  2
.latch        n63 Memory[0][1]  2
.latch        n68 Memory[0][2]  2
.latch        n73 Memory[0][3]  2
.latch        n78 Memory[0][4]  2
.latch        n83 Memory[0][5]  2
.latch        n88 Memory[0][6]  2
.latch        n93 Memory[0][7]  2
.latch        n98 Memory[0][8]  2
.latch       n103 Memory[0][9]  2
.latch       n108 Memory[0][10]  2
.latch       n113 Memory[1][0]  2
.latch       n118 Memory[1][1]  2
.latch       n123 Memory[1][2]  2
.latch       n128 Memory[1][3]  2
.latch       n133 Memory[1][4]  2
.latch       n138 Memory[1][5]  2
.latch       n143 Memory[1][6]  2
.latch       n148 Memory[1][7]  2
.latch       n153 Memory[1][8]  2
.latch       n158 Memory[1][9]  2
.latch       n163 Memory[1][10]  2
.latch       n168 Memory[2][0]  2
.latch       n173 Memory[2][1]  2
.latch       n178 Memory[2][2]  2
.latch       n183 Memory[2][3]  2
.latch       n188 Memory[2][4]  2
.latch       n193 Memory[2][5]  2
.latch       n198 Memory[2][6]  2
.latch       n203 Memory[2][7]  2
.latch       n208 Memory[2][8]  2
.latch       n213 Memory[2][9]  2
.latch       n218 Memory[2][10]  2
.latch       n223 control.valid_reg[0]  2
.latch       n228 control.valid_reg[1]  2
.latch       n233 control.valid_reg[2]  2

.names outs_ready control.valid_reg[2] ins_ready
01 0
.names Memory[0][0] ins_ready new_n138_1
10 1
.names ins[0] ins_ready new_n139
11 1
.names new_n138_1 new_n139 n58
00 0
.names Memory[0][1] ins_ready new_n141
10 1
.names ins[1] ins_ready new_n142
11 1
.names new_n141 new_n142 n63
00 0
.names Memory[0][2] ins_ready new_n144
10 1
.names ins[2] ins_ready new_n145
11 1
.names new_n144 new_n145 n68
00 0
.names Memory[0][3] ins_ready new_n147
10 1
.names ins[3] ins_ready new_n148_1
11 1
.names new_n147 new_n148_1 n73
00 0
.names Memory[0][4] ins_ready new_n150
10 1
.names ins[4] ins_ready new_n151
11 1
.names new_n150 new_n151 n78
00 0
.names Memory[0][5] ins_ready new_n153_1
10 1
.names ins[5] ins_ready new_n154
11 1
.names new_n153_1 new_n154 n83
00 0
.names Memory[0][6] ins_ready new_n156
10 1
.names ins[6] ins_ready new_n157
11 1
.names new_n156 new_n157 n88
00 0
.names Memory[0][7] ins_ready new_n159
10 1
.names ins[7] ins_ready new_n160
11 1
.names new_n159 new_n160 n93
00 0
.names Memory[0][8] ins_ready new_n162
10 1
.names ins[8] ins_ready new_n163_1
11 1
.names new_n162 new_n163_1 n98
00 0
.names Memory[0][9] ins_ready new_n165
10 1
.names ins[9] ins_ready new_n166
11 1
.names new_n165 new_n166 n103
00 0
.names Memory[0][10] ins_ready new_n168_1
10 1
.names ins[10] ins_ready new_n169
11 1
.names new_n168_1 new_n169 n108
00 0
.names Memory[1][0] ins_ready new_n171
10 1
.names Memory[0][0] ins_ready new_n172
11 1
.names new_n171 new_n172 n113
00 0
.names Memory[1][1] ins_ready new_n174
10 1
.names Memory[0][1] ins_ready new_n175
11 1
.names new_n174 new_n175 n118
00 0
.names Memory[1][2] ins_ready new_n177
10 1
.names Memory[0][2] ins_ready new_n178_1
11 1
.names new_n177 new_n178_1 n123
00 0
.names Memory[1][3] ins_ready new_n180
10 1
.names Memory[0][3] ins_ready new_n181
11 1
.names new_n180 new_n181 n128
00 0
.names Memory[1][4] ins_ready new_n183_1
10 1
.names Memory[0][4] ins_ready new_n184
11 1
.names new_n183_1 new_n184 n133
00 0
.names Memory[1][5] ins_ready new_n186
10 1
.names Memory[0][5] ins_ready new_n187
11 1
.names new_n186 new_n187 n138
00 0
.names Memory[1][6] ins_ready new_n189
10 1
.names Memory[0][6] ins_ready new_n190
11 1
.names new_n189 new_n190 n143
00 0
.names Memory[1][7] ins_ready new_n192
10 1
.names Memory[0][7] ins_ready new_n193_1
11 1
.names new_n192 new_n193_1 n148
00 0
.names Memory[1][8] ins_ready new_n195
10 1
.names Memory[0][8] ins_ready new_n196
11 1
.names new_n195 new_n196 n153
00 0
.names Memory[1][9] ins_ready new_n198_1
10 1
.names Memory[0][9] ins_ready new_n199
11 1
.names new_n198_1 new_n199 n158
00 0
.names Memory[1][10] ins_ready new_n201
10 1
.names Memory[0][10] ins_ready new_n202
11 1
.names new_n201 new_n202 n163
00 0
.names Memory[2][0] ins_ready new_n204
10 1
.names Memory[1][0] ins_ready new_n205
11 1
.names new_n204 new_n205 n168
00 0
.names Memory[2][1] ins_ready new_n207
10 1
.names Memory[1][1] ins_ready new_n208_1
11 1
.names new_n207 new_n208_1 n173
00 0
.names Memory[2][2] ins_ready new_n210
10 1
.names Memory[1][2] ins_ready new_n211
11 1
.names new_n210 new_n211 n178
00 0
.names Memory[2][3] ins_ready new_n213_1
10 1
.names Memory[1][3] ins_ready new_n214
11 1
.names new_n213_1 new_n214 n183
00 0
.names Memory[2][4] ins_ready new_n216
10 1
.names Memory[1][4] ins_ready new_n217
11 1
.names new_n216 new_n217 n188
00 0
.names Memory[2][5] ins_ready new_n219
10 1
.names Memory[1][5] ins_ready new_n220
11 1
.names new_n219 new_n220 n193
00 0
.names Memory[2][6] ins_ready new_n222
10 1
.names Memory[1][6] ins_ready new_n223_1
11 1
.names new_n222 new_n223_1 n198
00 0
.names Memory[2][7] ins_ready new_n225
10 1
.names Memory[1][7] ins_ready new_n226
11 1
.names new_n225 new_n226 n203
00 0
.names Memory[2][8] ins_ready new_n228_1
10 1
.names Memory[1][8] ins_ready new_n229
11 1
.names new_n228_1 new_n229 n208
00 0
.names Memory[2][9] ins_ready new_n231
10 1
.names Memory[1][9] ins_ready new_n232
11 1
.names new_n231 new_n232 n213
00 0
.names Memory[2][10] ins_ready new_n234
10 1
.names Memory[1][10] ins_ready new_n235
11 1
.names new_n234 new_n235 n218
00 0
.names control.valid_reg[0] ins_ready new_n237
10 1
.names ins_valid ins_ready new_n238
11 1
.names new_n237 new_n238 new_n239
00 1
.names rst new_n239 n223
00 1
.names control.valid_reg[1] ins_ready new_n241
10 1
.names control.valid_reg[0] ins_ready new_n242
11 1
.names new_n241 new_n242 new_n243
00 1
.names rst new_n243 n228
00 1
.names control.valid_reg[1] ins_ready new_n245
01 1
.names rst new_n245 n233
00 1
.names Memory[2][0] outs[0]
1 1
.names Memory[2][1] outs[1]
1 1
.names Memory[2][2] outs[2]
1 1
.names Memory[2][3] outs[3]
1 1
.names Memory[2][4] outs[4]
1 1
.names Memory[2][5] outs[5]
1 1
.names Memory[2][6] outs[6]
1 1
.names Memory[2][7] outs[7]
1 1
.names Memory[2][8] outs[8]
1 1
.names Memory[2][9] outs[9]
1 1
.names Memory[2][10] outs[10]
1 1
.names control.valid_reg[2] outs_valid
1 1
.end
