Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,26
design__inferred_latch__count,0
design__instance__count,1665
design__instance__area,14142.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,3
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,12
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.001126475166529417
power__switching__total,0.0007617886876687407
power__leakage__total,1.4806060377736685E-8
power__total,0.0018882786389440298
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2647499794331179
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.31953110506384946
timing__hold__ws__corner:nom_tt_025C_1v80,0.3323756919326419
timing__setup__ws__corner:nom_tt_025C_1v80,3.1456935724413326
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.332376
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,4.655577
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,86
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,12
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.27042022164715135
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.33491285692699807
timing__hold__ws__corner:nom_ss_100C_1v60,0.9134641079873999
timing__setup__ws__corner:nom_ss_100C_1v60,-0.5949392258348017
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-6.983592568566543
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-0.5949392258348017
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.913464
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,16
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-0.594939
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,16
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,12
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2615518431423576
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.30223982505549174
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11569073804187073
timing__setup__ws__corner:nom_ff_n40C_1v95,3.5031560865925133
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.115691
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,5.731169
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,118
design__max_fanout_violation__count,12
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25960828666048125
clock__skew__worst_setup,0.2958256501271927
timing__hold__ws,0.1132151071603947
timing__setup__ws,-0.8796963406715006
timing__hold__tns,0.0
timing__setup__tns,-11.615359669526564
timing__hold__wns,0
timing__setup__wns,-0.8796963406715006
timing__hold_vio__count,0
timing__hold_r2r__ws,0.113215
timing__hold_r2r_vio__count,0
timing__setup_vio__count,46
timing__setup_r2r__ws,-0.879696
timing__setup_r2r_vio__count,46
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1665
design__instance__area__stdcell,14142.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.857457
design__instance__utilization__stdcell,0.857457
design__instance__count__class:buffer,3
design__instance__count__class:inverter,23
design__instance__count__class:sequential_cell,180
design__instance__count__class:multi_input_combinational_cell,987
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,653
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,40052.2
design__violations,0
design__instance__count__class:timing_repair_buffer,206
design__instance__count__class:clock_buffer,19
design__instance__count__class:clock_inverter,13
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,98
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,9
design__instance__count__class:antenna_cell,9
route__net,1436
route__net__special,2
route__drc_errors__iter:1,1764
route__wirelength__iter:1,48783
route__drc_errors__iter:2,1306
route__wirelength__iter:2,48178
route__drc_errors__iter:3,1142
route__wirelength__iter:3,47963
route__drc_errors__iter:4,475
route__wirelength__iter:4,47993
route__drc_errors__iter:5,184
route__wirelength__iter:5,47934
route__drc_errors__iter:6,160
route__wirelength__iter:6,47952
route__drc_errors__iter:7,140
route__wirelength__iter:7,48005
route__drc_errors__iter:8,80
route__wirelength__iter:8,48036
route__drc_errors__iter:9,44
route__wirelength__iter:9,48043
route__drc_errors__iter:10,7
route__wirelength__iter:10,48047
route__drc_errors__iter:11,0
route__wirelength__iter:11,48045
route__drc_errors,0
route__wirelength,48045
route__vias,11863
route__vias__singlecut,11863
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,321.29
timing__unannotated_net__count__corner:nom_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,12
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.26236483173070785
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.31042527760294847
timing__hold__ws__corner:min_tt_025C_1v80,0.328777958608442
timing__setup__ws__corner:min_tt_025C_1v80,3.167247886940213
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.328778
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,4.697020
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,56
design__max_fanout_violation__count__corner:min_ss_100C_1v60,12
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.26698019550805974
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.3201856370665287
timing__hold__ws__corner:min_ss_100C_1v60,0.9021502689126775
timing__setup__ws__corner:min_ss_100C_1v60,-0.28448533223258415
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-2.4533193948529393
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-0.28448533223258415
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.902150
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,13
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-0.284485
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,13
timing__unannotated_net__count__corner:min_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,12
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.25960828666048125
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2958256501271927
timing__hold__ws__corner:min_ff_n40C_1v95,0.1132151071603947
timing__setup__ws__corner:min_ff_n40C_1v95,3.5181210052092777
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.113215
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,5.759235
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,3
design__max_fanout_violation__count__corner:max_tt_025C_1v80,12
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.26854533246129014
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.3260269646534955
timing__hold__ws__corner:max_tt_025C_1v80,0.33704856526429583
timing__setup__ws__corner:max_tt_025C_1v80,3.1271466301566115
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.337049
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,4.626570
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,118
design__max_fanout_violation__count__corner:max_ss_100C_1v60,12
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.27517364166151986
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.3446585059350859
timing__hold__ws__corner:max_ss_100C_1v60,0.9234107073686282
timing__setup__ws__corner:max_ss_100C_1v60,-0.8796963406715006
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-11.615359669526564
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.8796963406715006
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.923411
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,17
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-0.879696
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,17
timing__unannotated_net__count__corner:max_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,12
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.26488967324914214
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.30578906938771977
timing__hold__ws__corner:max_ff_n40C_1v95,0.1189684495701716
timing__setup__ws__corner:max_ff_n40C_1v95,3.4887453913253164
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.118968
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,5.713116
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,31
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79988
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000115529
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000101395
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000031834
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000101395
design_powergrid__voltage__worst,0.000101395
design_powergrid__voltage__worst__net:VPWR,1.79988
design_powergrid__drop__worst,0.000115529
design_powergrid__drop__worst__net:VPWR,0.000115529
design_powergrid__voltage__worst__net:VGND,0.000101395
design_powergrid__drop__worst__net:VGND,0.000101395
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000031199999999999999435174036221951610059477388858795166015625
ir__drop__worst,0.00011600000000000000068001160258290838100947439670562744140625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
