{"Source Block": ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@404:421@HdlStmAssign", "                            up_drp_ready_gt_s[ 7] | up_drp_ready_gt_s[ 6] |\n                            up_drp_ready_gt_s[ 5] | up_drp_ready_gt_s[ 4] |\n                            up_drp_ready_gt_s[ 3] | up_drp_ready_gt_s[ 2] |\n                            up_drp_ready_gt_s[ 1] | up_drp_ready_gt_s[ 0];\n\n  assign up_drp_rxrate_s =  up_drp_rxrate_gt_s[15] | up_drp_rxrate_gt_s[14] |\n                            up_drp_rxrate_gt_s[13] | up_drp_rxrate_gt_s[12] |\n                            up_drp_rxrate_gt_s[11] | up_drp_rxrate_gt_s[10] |\n                            up_drp_rxrate_gt_s[ 9] | up_drp_rxrate_gt_s[ 8] |\n                            up_drp_rxrate_gt_s[ 7] | up_drp_rxrate_gt_s[ 6] |\n                            up_drp_rxrate_gt_s[ 5] | up_drp_rxrate_gt_s[ 4] |\n                            up_drp_rxrate_gt_s[ 3] | up_drp_rxrate_gt_s[ 2] |\n                            up_drp_rxrate_gt_s[ 1] | up_drp_rxrate_gt_s[ 0];\n\n\n  // asymmetric widths -- receive\n\n  assign rx_data = rx_data_s[((PCORE_NUM_OF_RX_LANES*32)-1):0];\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[409, "  assign up_drp_rxrate_s =  up_drp_rxrate_gt_s[15] | up_drp_rxrate_gt_s[14] |\n"], [410, "                            up_drp_rxrate_gt_s[13] | up_drp_rxrate_gt_s[12] |\n"], [411, "                            up_drp_rxrate_gt_s[11] | up_drp_rxrate_gt_s[10] |\n"], [412, "                            up_drp_rxrate_gt_s[ 9] | up_drp_rxrate_gt_s[ 8] |\n"], [413, "                            up_drp_rxrate_gt_s[ 7] | up_drp_rxrate_gt_s[ 6] |\n"], [414, "                            up_drp_rxrate_gt_s[ 5] | up_drp_rxrate_gt_s[ 4] |\n"], [415, "                            up_drp_rxrate_gt_s[ 3] | up_drp_rxrate_gt_s[ 2] |\n"], [416, "                            up_drp_rxrate_gt_s[ 1] | up_drp_rxrate_gt_s[ 0];\n"]], "Add": []}}