#-----------------------------------------------------------
# Vivado v2024.2.2 (64-bit)
# SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
# IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
# SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
# Start of session at: Fri Apr 11 16:19:37 2025
# Process ID         : 111668
# Current directory  : /home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.runs/synth_1
# Command line       : vivado -log alchitry_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source alchitry_top.tcl
# Log file           : /home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.runs/synth_1/alchitry_top.vds
# Journal file       : /home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.runs/synth_1/vivado.jou
# Running On         : fedora
# Platform           : unknown
# Operating System   : unknown
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-11300H @ 3.10GHz
# CPU Frequency      : 4000.000 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16487 MB
# Swap memory        : 8589 MB
# Total Virtual      : 25077 MB
# Available Virtual  : 15903 MB
#-----------------------------------------------------------
source alchitry_top.tcl -notrace
Command: synth_design -top alchitry_top -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 111689
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2043.219 ; gain = 425.832 ; free physical = 1030 ; free virtual = 14074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alchitry_top' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/alchitry_top.sv:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/edge_detector.sv:7]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/edge_detector.sv:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/button_conditioner.sv:7]
	Parameter CLK_FREQ bound to: 27'b101111101011110000100000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/pipeline.sv:7]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/pipeline.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/button_conditioner.sv:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/reset_conditioner.sv:7]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/reset_conditioner.sv:7]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/counter.sv:7]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/counter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'game_datapath' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/game_datapath.sv:7]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/alu.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/alu.sv:7]
INFO: [Synth 8-6157] synthesizing module 'game_cu' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/game_cu.sv:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/game_cu.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'game_cu' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/game_cu.sv:7]
INFO: [Synth 8-6157] synthesizing module 'game_regfiles' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/game_regfiles.sv:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/game_regfiles.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'game_regfiles' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/game_regfiles.sv:7]
INFO: [Synth 8-226] default block is never used [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/game_datapath.sv:145]
INFO: [Synth 8-6155] done synthesizing module 'game_datapath' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/game_datapath.sv:7]
INFO: [Synth 8-6157] synthesizing module 'motor' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/motor.sv:7]
INFO: [Synth 8-6157] synthesizing module 'pwm' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/pwm.sv:7]
	Parameter WIDTH bound to: 4'b1010 
	Parameter TOP bound to: 8'b11111010 
	Parameter DIV bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/counter.sv:7]
	Parameter SIZE bound to: 4'b1010 
	Parameter DIV bound to: 2'b11 
	Parameter TOP bound to: 8'b11111010 
	Parameter UP bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/counter.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'pwm' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/pwm.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'motor' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/motor.sv:7]
WARNING: [Synth 8-689] width (32) of port connection 'motor_speed' does not match port width (3) of module 'motor' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/alchitry_top.sv:196]
WARNING: [Synth 8-689] width (32) of port connection 'motor_direction' does not match port width (1) of module 'motor' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/alchitry_top.sv:197]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/uart_rx.sv:7]
	Parameter CLK_FREQ bound to: 27'b101111101011110000100000000 
	Parameter BAUD bound to: 20'b11110100001001000000 
INFO: [Synth 8-226] default block is never used [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/uart_rx.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/uart_rx.sv:7]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/uart_tx.sv:7]
	Parameter CLK_FREQ bound to: 27'b101111101011110000100000000 
	Parameter BAUD bound to: 20'b11110100001001000000 
INFO: [Synth 8-226] default block is never used [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/uart_tx.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/uart_tx.sv:7]
INFO: [Synth 8-6157] synthesizing module 'debugger' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/debugger.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'debugger' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/debugger.sv:7]
INFO: [Synth 8-6157] synthesizing module 'random_number_generator' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/random_number_generator.sv:7]
	Parameter SIZE bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'pn_gen' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/pn_gen.sv:7]
	Parameter SEED bound to: 33'b110010100001100001111010000011000 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/pn_gen.sv:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detector__parameterized0' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/edge_detector.sv:7]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector__parameterized0' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/edge_detector.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'random_number_generator' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/random_number_generator.sv:7]
INFO: [Synth 8-6157] synthesizing module 'random_number_generator__parameterized0' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/random_number_generator.sv:7]
	Parameter SIZE bound to: 4'b1011 
INFO: [Synth 8-6155] done synthesizing module 'random_number_generator__parameterized0' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/random_number_generator.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'alchitry_top' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.srcs/sources_1/imports/source/alchitry_top.sv:7]
WARNING: [Synth 8-3917] design alchitry_top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[5] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[4] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[0] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_select[3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_select[2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_select[1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_select[0] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port p0l0 driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port p0l1 driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port p1l0 driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port p1l1 driven by constant 1
WARNING: [Synth 8-7129] Port regfile_rd2[31] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[30] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[29] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[28] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[27] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[26] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[25] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[24] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[23] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[22] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[21] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[20] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[19] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[18] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[17] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[16] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[15] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[14] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[13] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[12] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[11] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[10] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[9] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[8] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[7] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[6] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[5] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[4] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[3] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[2] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[1] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[0] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port p0b0 in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port p0b1 in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port p1b0 in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port p1b1 in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port p0wall in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port p1wall in module game_cu is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2125.188 ; gain = 507.801 ; free physical = 935 ; free virtual = 13981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2140.031 ; gain = 522.645 ; free physical = 931 ; free virtual = 13977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2140.031 ; gain = 522.645 ; free physical = 931 ; free virtual = 13977
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2140.031 ; gain = 0.000 ; free physical = 931 ; free virtual = 13977
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/constraint/alchitry.xdc]
Finished Parsing XDC File [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alchitry_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alchitry_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/constraint/au_props.xdc]
Finished Parsing XDC File [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/constraint/au_props.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2291.781 ; gain = 0.000 ; free physical = 929 ; free virtual = 13974
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2291.781 ; gain = 0.000 ; free physical = 929 ; free virtual = 13974
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2291.781 ; gain = 674.395 ; free physical = 913 ; free virtual = 13967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2299.785 ; gain = 682.398 ; free physical = 913 ; free virtual = 13967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2299.785 ; gain = 682.398 ; free physical = 912 ; free virtual = 13966
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'D_state_q_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'D_state_q_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'D_state_q_reg' in module 'debugger'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_state_q_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_state_q_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE12 |                            00000 |                            00000
                 iSTATE8 |                            00001 |                            00001
                 iSTATE6 |                            00010 |                            00010
                 iSTATE4 |                            00011 |                            00011
                iSTATE22 |                            00100 |                            00100
                iSTATE20 |                            00101 |                            00101
                iSTATE16 |                            00110 |                            00110
                iSTATE14 |                            00111 |                            00111
                iSTATE19 |                            01000 |                            01000
                iSTATE18 |                            01001 |                            01001
                iSTATE13 |                            01010 |                            01010
                iSTATE11 |                            01011 |                            01011
                 iSTATE1 |                            01100 |                            01100
                 iSTATE0 |                            01101 |                            01101
                  iSTATE |                            01110 |                            01110
                iSTATE21 |                            01111 |                            01111
                 iSTATE7 |                            10000 |                            10000
                 iSTATE5 |                            10001 |                            10001
                 iSTATE3 |                            10010 |                            10010
                 iSTATE2 |                            10011 |                            10011
                iSTATE17 |                            10100 |                            10100
                iSTATE15 |                            10101 |                            10101
                iSTATE10 |                            10110 |                            10110
                 iSTATE9 |                            10111 |                            10111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_state_q_reg' using encoding 'sequential' in module 'debugger'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2299.785 ; gain = 682.398 ; free physical = 925 ; free virtual = 13972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 6     
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
	   4 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 26    
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 15    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 2     
	   6 Input   32 Bit        Muxes := 1     
	  24 Input    8 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 2     
	   7 Input    7 Bit        Muxes := 2     
	   6 Input    7 Bit        Muxes := 1     
	   5 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	  24 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   7 Input    5 Bit        Muxes := 1     
	  24 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 1     
	  24 Input    4 Bit        Muxes := 5     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	  24 Input    3 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 29    
	   7 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 11    
	  24 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP out_sig0, operation Mode is: A*B.
DSP Report: operator out_sig0 is absorbed into DSP out_sig0.
DSP Report: operator out_sig0 is absorbed into DSP out_sig0.
DSP Report: Generating DSP out_sig0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out_sig0 is absorbed into DSP out_sig0.
DSP Report: operator out_sig0 is absorbed into DSP out_sig0.
DSP Report: Generating DSP out_sig0, operation Mode is: A*B.
DSP Report: operator out_sig0 is absorbed into DSP out_sig0.
DSP Report: operator out_sig0 is absorbed into DSP out_sig0.
DSP Report: Generating DSP out_sig0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out_sig0 is absorbed into DSP out_sig0.
DSP Report: operator out_sig0 is absorbed into DSP out_sig0.
WARNING: [Synth 8-3917] design alchitry_top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[5] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[4] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[0] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_select[3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_select[2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_select[1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_select[0] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port p0l0 driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port p0l1 driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port p1l0 driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port p1l1 driven by constant 1
WARNING: [Synth 8-7129] Port regfile_rd2[31] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[30] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[29] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[28] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[27] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[26] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[25] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[24] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[23] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[22] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[21] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[20] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[19] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[18] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[17] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[16] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[15] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[14] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[13] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[12] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[11] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[10] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[9] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[8] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[7] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[6] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[5] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[4] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[3] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[2] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[1] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[0] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port p0b0 in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port p0b1 in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port p1b0 in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port p1b1 in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port p0wall in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port p1wall in module game_cu is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2299.785 ; gain = 682.398 ; free physical = 944 ; free virtual = 13997
---------------------------------------------------------------------------------
 Sort Area is  out_sig0_0 : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is  out_sig0_0 : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is  out_sig0_3 : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is  out_sig0_3 : 0 1 : 2659 5418 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------+--------------------------------------+---------------+----------------+
|Module Name  | RTL Object                           | Depth x Width | Implemented As | 
+-------------+--------------------------------------+---------------+----------------+
|debugger     | TEXT_CORRECT_BUTTON                  | 32x7          | LUT            | 
|debugger     | TEXT_MOTOR_DIRECTION                 | 32x7          | LUT            | 
|debugger     | TEXT_CORRECT_BUTTON_COMPARE          | 32x7          | LUT            | 
|alchitry_top | debugger/TEXT_CORRECT_BUTTON         | 32x7          | LUT            | 
|alchitry_top | debugger/TEXT_MOTOR_DIRECTION        | 32x7          | LUT            | 
|alchitry_top | debugger/TEXT_CORRECT_BUTTON_COMPARE | 32x7          | LUT            | 
+-------------+--------------------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2318.785 ; gain = 701.398 ; free physical = 877 ; free virtual = 13930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2354.832 ; gain = 737.445 ; free physical = 876 ; free virtual = 13931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2362.840 ; gain = 745.453 ; free physical = 867 ; free virtual = 13922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2494.652 ; gain = 877.266 ; free physical = 780 ; free virtual = 13833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2494.652 ; gain = 877.266 ; free physical = 780 ; free virtual = 13833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2494.652 ; gain = 877.266 ; free physical = 780 ; free virtual = 13833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2494.652 ; gain = 877.266 ; free physical = 780 ; free virtual = 13833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2494.652 ; gain = 877.266 ; free physical = 780 ; free virtual = 13833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2494.652 ; gain = 877.266 ; free physical = 780 ; free virtual = 13833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     2|
|3     |LUT2  |    23|
|4     |LUT3  |    26|
|5     |LUT4  |    35|
|6     |LUT5  |    84|
|7     |LUT6  |    97|
|8     |MUXF7 |    20|
|9     |FDRE  |   105|
|10    |FDSE  |     5|
|11    |IBUF  |     3|
|12    |OBUF  |    27|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2494.652 ; gain = 877.266 ; free physical = 780 ; free virtual = 13833
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 63 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2494.652 ; gain = 725.516 ; free physical = 780 ; free virtual = 13833
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2494.660 ; gain = 877.266 ; free physical = 780 ; free virtual = 13833
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2494.660 ; gain = 0.000 ; free physical = 780 ; free virtual = 13833
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2550.680 ; gain = 0.000 ; free physical = 879 ; free virtual = 13932
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 378d3cd4
INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 127 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 2550.680 ; gain = 958.043 ; free physical = 879 ; free virtual = 13932
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1654.934; main = 1509.003; forked = 269.676
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3975.867; main = 2550.684; forked = 1565.023
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2574.691 ; gain = 0.000 ; free physical = 879 ; free virtual = 13932
INFO: [Common 17-1381] The checkpoint '/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/CompStruct_1D/build/vivado/CompStruct_1D_new.runs/synth_1/alchitry_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file alchitry_top_utilization_synth.rpt -pb alchitry_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 11 16:20:05 2025...
