Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/luorix/Desktop/Digital-Logic-Design-F2023-jjoon0-patch-2/parking_lot_top_tb_isim_beh.exe -prj /home/luorix/Desktop/Digital-Logic-Design-F2023-jjoon0-patch-2/parking_lot_top_tb_beh.prj work.parking_lot_top_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 32
Turning on mult-threading, number of parallel sub-compilation jobs: 64 
Determining compilation order of HDL files
Analyzing Verilog file "/home/luorix/Desktop/Digital-Logic-Design-F2023-jjoon0-patch-2/parking_lot_top.v" into library work
Analyzing Verilog file "/home/luorix/Desktop/Digital-Logic-Design-F2023-jjoon0-patch-2/parking_lot_top_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "/home/luorix/Desktop/Digital-Logic-Design-F2023-jjoon0-patch-2/parking_lot_top.v" Line 879: Target <parked_1> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "/home/luorix/Desktop/Digital-Logic-Design-F2023-jjoon0-patch-2/parking_lot_top.v" Line 880: Target <parked_2> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "/home/luorix/Desktop/Digital-Logic-Design-F2023-jjoon0-patch-2/parking_lot_top.v" Line 881: Target <parked_3> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "/home/luorix/Desktop/Digital-Logic-Design-F2023-jjoon0-patch-2/parking_lot_top.v" Line 882: Target <parked_4> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "/home/luorix/Desktop/Digital-Logic-Design-F2023-jjoon0-patch-2/parking_lot_top.v" Line 883: Target <parked_5> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "/home/luorix/Desktop/Digital-Logic-Design-F2023-jjoon0-patch-2/parking_lot_top.v" Line 884: Target <parked_6> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "/home/luorix/Desktop/Digital-Logic-Design-F2023-jjoon0-patch-2/parking_lot_top.v" Line 885: Target <parked_7> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:189 - "/home/luorix/Desktop/Digital-Logic-Design-F2023-jjoon0-patch-2/parking_lot_top_tb.v" Line 96: Size mismatch in connection of port <todo_license_plate>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/luorix/Desktop/Digital-Logic-Design-F2023-jjoon0-patch-2/parking_lot_top.v" Line 921: Size mismatch in connection of port <new_car>. Formal port size is 1-bit while actual signal size is 16-bit.
Completed static elaboration
Fuse Memory Usage: 83068 KB
Fuse CPU Usage: 840 ms
Compiling module parking_fee_calculator
Compiling module target_floor
Compiling module elevator_controller
Compiling module order_queue
Compiling module parking_lot_top
Compiling module parking_lot_top_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 7 Verilog Units
Built simulation executable /home/luorix/Desktop/Digital-Logic-Design-F2023-jjoon0-patch-2/parking_lot_top_tb_isim_beh.exe
Fuse Memory Usage: 4314268 KB
Fuse CPU Usage: 930 ms
GCC CPU Usage: 1660 ms
