TimeQuest Timing Analyzer report for teszt1
Fri Jan 27 22:00:08 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'sys_clk'
 13. Slow Model Setup: 'inst|altpll_component|pll|clk[2]'
 14. Slow Model Hold: 'inst|altpll_component|pll|clk[2]'
 15. Slow Model Hold: 'sys_clk'
 16. Slow Model Minimum Pulse Width: 'inst|altpll_component|pll|clk[2]'
 17. Slow Model Minimum Pulse Width: 'sys_clk'
 18. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'sys_clk'
 29. Fast Model Setup: 'inst|altpll_component|pll|clk[2]'
 30. Fast Model Hold: 'inst|altpll_component|pll|clk[2]'
 31. Fast Model Hold: 'sys_clk'
 32. Fast Model Minimum Pulse Width: 'inst|altpll_component|pll|clk[2]'
 33. Fast Model Minimum Pulse Width: 'sys_clk'
 34. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Multicorner Timing Analysis Summary
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; teszt1                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------+
; SDC File List                                                ;
+--------------------------+--------+--------------------------+
; SDC File Path            ; Status ; Read at                  ;
+--------------------------+--------+--------------------------+
; ledblink_v1.sdc          ; OK     ; Fri Jan 27 22:00:08 2017 ;
; teszt1.sdc               ; OK     ; Fri Jan 27 22:00:08 2017 ;
; qei_simple_bus128bit.sdc ; OK     ; Fri Jan 27 22:00:08 2017 ;
+--------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                ;
+----------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------+--------------------------------------+
; Clock Name                       ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                             ; Targets                              ;
+----------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------+--------------------------------------+
; altera_reserved_tck              ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                    ; { altera_reserved_tck }              ;
; inst|altpll_component|pll|clk[2] ; Generated ; 5.000   ; 200.0 MHz ; 0.000 ; 2.500  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk ; inst|altpll_component|pll|inclk[0] ; { inst|altpll_component|pll|clk[2] } ;
; sys_clk                          ; Base      ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                    ; { clk_in }                           ;
+----------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                         ;
+------------+-----------------+----------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note                                                          ;
+------------+-----------------+----------------------------------+---------------------------------------------------------------+
; 111.68 MHz ; 111.68 MHz      ; inst|altpll_component|pll|clk[2] ;                                                               ;
; 449.03 MHz ; 340.02 MHz      ; sys_clk                          ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Slow Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; sys_clk                          ; -7.165 ; -54.514       ;
; inst|altpll_component|pll|clk[2] ; -1.977 ; -59.990       ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Hold Summary                                  ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; inst|altpll_component|pll|clk[2] ; 0.499 ; 0.000         ;
; sys_clk                          ; 1.156 ; 0.000         ;
+----------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; inst|altpll_component|pll|clk[2] ; -0.567 ; -323.190      ;
; sys_clk                          ; 3.758  ; 0.000         ;
; altera_reserved_tck              ; 97.223 ; 0.000         ;
+----------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'sys_clk'                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -7.165 ; qei_pwm_block:inst11|pwm:inst2|inst162                                                 ; pin_header_C[3]                                                                        ; inst|altpll_component|pll|clk[2] ; sys_clk     ; 5.000        ; -0.068     ; 3.097      ;
; -6.789 ; qei_pwm_block:inst22|pwm:inst2|inst162                                                 ; pin_header_C[1]                                                                        ; inst|altpll_component|pll|clk[2] ; sys_clk     ; 5.000        ; 0.097      ; 2.886      ;
; -6.775 ; qei_pwm_block:inst16|pwm:inst2|inst162                                                 ; pin_header_C[15]                                                                       ; inst|altpll_component|pll|clk[2] ; sys_clk     ; 5.000        ; 0.091      ; 2.866      ;
; -6.766 ; qei_pwm_block:inst14|pwm:inst2|inst162                                                 ; pin_header_C[11]                                                                       ; inst|altpll_component|pll|clk[2] ; sys_clk     ; 5.000        ; 0.100      ; 2.866      ;
; -6.761 ; qei_pwm_block:inst17|pwm:inst2|inst162                                                 ; pin_header_C[9]                                                                        ; inst|altpll_component|pll|clk[2] ; sys_clk     ; 5.000        ; 0.105      ; 2.866      ;
; -6.757 ; qei_pwm_block:inst12|pwm:inst2|inst162                                                 ; pin_header_C[5]                                                                        ; inst|altpll_component|pll|clk[2] ; sys_clk     ; 5.000        ; 0.109      ; 2.866      ;
; -6.756 ; qei_pwm_block:inst15|pwm:inst2|inst162                                                 ; pin_header_C[13]                                                                       ; inst|altpll_component|pll|clk[2] ; sys_clk     ; 5.000        ; 0.100      ; 2.856      ;
; -6.745 ; qei_pwm_block:inst13|pwm:inst2|inst162                                                 ; pin_header_C[7]                                                                        ; inst|altpll_component|pll|clk[2] ; sys_clk     ; 5.000        ; 0.121      ; 2.866      ;
; 7.773  ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; sys_clk                          ; sys_clk     ; 10.000       ; 0.000      ; 2.267      ;
; 7.859  ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; sys_clk                          ; sys_clk     ; 10.000       ; 0.000      ; 2.181      ;
; 7.903  ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; sys_clk                          ; sys_clk     ; 10.000       ; 0.000      ; 2.137      ;
; 7.989  ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; sys_clk                          ; sys_clk     ; 10.000       ; 0.000      ; 2.051      ;
; 8.041  ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; sys_clk                          ; sys_clk     ; 10.000       ; 1.076      ; 3.075      ;
; 8.042  ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; sys_clk                          ; sys_clk     ; 10.000       ; 0.000      ; 1.998      ;
; 8.049  ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; sys_clk                          ; sys_clk     ; 10.000       ; 0.000      ; 1.991      ;
; 8.171  ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; sys_clk                          ; sys_clk     ; 10.000       ; 1.076      ; 2.945      ;
; 8.254  ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; sys_clk                          ; sys_clk     ; 10.000       ; 0.000      ; 1.786      ;
; 8.310  ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; sys_clk                          ; sys_clk     ; 10.000       ; 1.076      ; 2.806      ;
; 8.445  ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; sys_clk                          ; sys_clk     ; 10.000       ; 1.076      ; 2.671      ;
; 8.522  ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; sys_clk                          ; sys_clk     ; 10.000       ; 0.000      ; 1.518      ;
; 8.525  ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; sys_clk                          ; sys_clk     ; 10.000       ; 0.000      ; 1.515      ;
; 8.570  ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; sys_clk                          ; sys_clk     ; 10.000       ; 0.000      ; 1.470      ;
; 8.578  ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; sys_clk                          ; sys_clk     ; 10.000       ; 0.000      ; 1.462      ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                         ; To Node                                                                                                                                                                                  ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -1.977 ; qei_pwm_block:inst12|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0]                                        ; qei_pwm_block:inst12|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 4.517      ;
; -1.952 ; qei_pwm_block:inst15|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0]                                        ; qei_pwm_block:inst15|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 4.493      ;
; -1.902 ; qei_pwm_block:inst11|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0]                                        ; qei_pwm_block:inst11|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 4.444      ;
; -1.892 ; qei_pwm_block:inst22|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0]                                        ; qei_pwm_block:inst22|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 4.434      ;
; -1.859 ; qei_pwm_block:inst13|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0]                                        ; qei_pwm_block:inst13|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 4.401      ;
; -1.844 ; qei_pwm_block:inst12|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1]                                        ; qei_pwm_block:inst12|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 4.384      ;
; -1.823 ; qei_pwm_block:inst16|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0]                                        ; qei_pwm_block:inst16|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 4.364      ;
; -1.819 ; qei_pwm_block:inst15|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1]                                        ; qei_pwm_block:inst15|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 4.360      ;
; -1.804 ; qei_pwm_block:inst11|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1]                                        ; qei_pwm_block:inst11|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 4.346      ;
; -1.802 ; qei_pwm_block:inst22|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1]                                        ; qei_pwm_block:inst22|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 4.344      ;
; -1.784 ; qei_pwm_block:inst13|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1]                                        ; qei_pwm_block:inst13|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 4.326      ;
; -1.778 ; qei_pwm_block:inst11|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2]                                        ; qei_pwm_block:inst11|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 4.320      ;
; -1.776 ; qei_pwm_block:inst22|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2]                                        ; qei_pwm_block:inst22|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 4.318      ;
; -1.746 ; qei_pwm_block:inst12|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2]                                        ; qei_pwm_block:inst12|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 4.286      ;
; -1.732 ; qei_pwm_block:inst16|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1]                                        ; qei_pwm_block:inst16|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 4.273      ;
; -1.723 ; qei_pwm_block:inst15|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2]                                        ; qei_pwm_block:inst15|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 4.264      ;
; -1.720 ; qei_pwm_block:inst12|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3]                                        ; qei_pwm_block:inst12|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 4.260      ;
; -1.701 ; qei_pwm_block:inst16|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2]                                        ; qei_pwm_block:inst16|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 4.242      ;
; -1.696 ; qei_pwm_block:inst15|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3]                                        ; qei_pwm_block:inst15|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 4.237      ;
; -1.692 ; qei_pwm_block:inst11|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3]                                        ; qei_pwm_block:inst11|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 4.234      ;
; -1.690 ; qei_pwm_block:inst22|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3]                                        ; qei_pwm_block:inst22|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 4.232      ;
; -1.651 ; qei_pwm_block:inst13|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2]                                        ; qei_pwm_block:inst13|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 4.193      ;
; -1.635 ; qei_pwm_block:inst12|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4]                                        ; qei_pwm_block:inst12|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 4.175      ;
; -1.616 ; qei_pwm_block:inst16|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3]                                        ; qei_pwm_block:inst16|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 4.157      ;
; -1.614 ; qei_pwm_block:inst15|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4]                                        ; qei_pwm_block:inst15|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 4.155      ;
; -1.607 ; qei_pwm_block:inst11|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4]                                        ; qei_pwm_block:inst11|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 4.149      ;
; -1.604 ; qei_pwm_block:inst22|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4]                                        ; qei_pwm_block:inst22|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 4.146      ;
; -1.560 ; qei_pwm_block:inst13|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3]                                        ; qei_pwm_block:inst13|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 4.102      ;
; -1.548 ; qei_pwm_block:inst12|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[5]                                        ; qei_pwm_block:inst12|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 4.088      ;
; -1.532 ; qei_pwm_block:inst16|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                          ; qei_pwm_block:inst16|pwm:inst2|inst162                                                                                                                                                   ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; -0.169     ; 3.762      ;
; -1.529 ; qei_pwm_block:inst16|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4]                                        ; qei_pwm_block:inst16|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 4.070      ;
; -1.528 ; qei_pwm_block:inst13|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4]                                        ; qei_pwm_block:inst13|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 4.070      ;
; -1.525 ; qei_pwm_block:inst15|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[5]                                        ; qei_pwm_block:inst15|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 4.066      ;
; -1.480 ; qei_pwm_block:inst12|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0]                                        ; qei_pwm_block:inst12|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 4.020      ;
; -1.478 ; qei_pwm_block:inst15|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0]                                        ; qei_pwm_block:inst15|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 4.019      ;
; -1.462 ; qei_pwm_block:inst13|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0]                                        ; qei_pwm_block:inst13|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 4.004      ;
; -1.452 ; qei_pwm_block:inst13|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[5]                                        ; qei_pwm_block:inst13|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 3.994      ;
; -1.434 ; qei_pwm_block:inst11|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[5]                                        ; qei_pwm_block:inst11|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 3.976      ;
; -1.432 ; qei_pwm_block:inst22|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[5]                                        ; qei_pwm_block:inst22|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 3.974      ;
; -1.431 ; qei_pwm_block:inst11|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0]                                        ; qei_pwm_block:inst11|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 3.973      ;
; -1.426 ; qei_pwm_block:inst16|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0]                                        ; qei_pwm_block:inst16|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 3.967      ;
; -1.423 ; qei_pwm_block:inst22|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0]                                        ; qei_pwm_block:inst22|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 3.965      ;
; -1.387 ; qei_pwm_block:inst13|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1]                                        ; qei_pwm_block:inst13|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 3.929      ;
; -1.377 ; qei_pwm_block:inst11|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[6]                                        ; qei_pwm_block:inst11|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 3.919      ;
; -1.376 ; qei_pwm_block:inst12|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[6]                                        ; qei_pwm_block:inst12|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 3.916      ;
; -1.373 ; qei_pwm_block:inst22|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[6]                                        ; qei_pwm_block:inst22|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 3.915      ;
; -1.366 ; qei_pwm_block:inst16|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[5]                                        ; qei_pwm_block:inst16|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 3.907      ;
; -1.362 ; qei_pwm_block:inst15|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[6]                                        ; qei_pwm_block:inst15|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 3.903      ;
; -1.347 ; qei_pwm_block:inst12|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1]                                        ; qei_pwm_block:inst12|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 3.887      ;
; -1.345 ; qei_pwm_block:inst15|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1]                                        ; qei_pwm_block:inst15|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 3.886      ;
; -1.335 ; qei_pwm_block:inst16|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1]                                        ; qei_pwm_block:inst16|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 3.876      ;
; -1.333 ; qei_pwm_block:inst11|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1]                                        ; qei_pwm_block:inst11|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 3.875      ;
; -1.333 ; qei_pwm_block:inst22|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1]                                        ; qei_pwm_block:inst22|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 3.875      ;
; -1.332 ; pwm:inst6|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1]                                                             ; pwm:inst6|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                                      ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 3.873      ;
; -1.330 ; qei_pwm_block:inst17|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1]                                        ; qei_pwm_block:inst17|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 3.870      ;
; -1.324 ; qei_pwm_block:inst12|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[7]                                        ; qei_pwm_block:inst12|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 3.864      ;
; -1.307 ; qei_pwm_block:inst11|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2]                                        ; qei_pwm_block:inst11|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 3.849      ;
; -1.307 ; qei_pwm_block:inst22|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2]                                        ; qei_pwm_block:inst22|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 3.849      ;
; -1.306 ; qei_pwm_block:inst11|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[7]                                        ; qei_pwm_block:inst11|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 3.848      ;
; -1.304 ; qei_pwm_block:inst22|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[7]                                        ; qei_pwm_block:inst22|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 3.846      ;
; -1.304 ; qei_pwm_block:inst16|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2]                                        ; qei_pwm_block:inst16|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 3.845      ;
; -1.287 ; qei_pwm_block:inst16|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                           ; qei_pwm_block:inst16|pwm:inst2|inst162                                                                                                                                                   ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; -0.169     ; 3.517      ;
; -1.254 ; qei_pwm_block:inst13|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2]                                        ; qei_pwm_block:inst13|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 3.796      ;
; -1.253 ; qei_pwm_block:inst13|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[6]                                        ; qei_pwm_block:inst13|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 3.795      ;
; -1.249 ; qei_pwm_block:inst12|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2]                                        ; qei_pwm_block:inst12|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 3.789      ;
; -1.249 ; qei_pwm_block:inst15|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2]                                        ; qei_pwm_block:inst15|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 3.790      ;
; -1.223 ; qei_pwm_block:inst12|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3]                                        ; qei_pwm_block:inst12|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 3.763      ;
; -1.222 ; qei_pwm_block:inst15|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3]                                        ; qei_pwm_block:inst15|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 3.763      ;
; -1.221 ; qei_pwm_block:inst11|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3]                                        ; qei_pwm_block:inst11|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 3.763      ;
; -1.221 ; qei_pwm_block:inst22|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3]                                        ; qei_pwm_block:inst22|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 3.763      ;
; -1.219 ; qei_pwm_block:inst16|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3]                                        ; qei_pwm_block:inst16|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 3.760      ;
; -1.211 ; qei_pwm_block:inst17|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3]                                        ; qei_pwm_block:inst17|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 3.751      ;
; -1.202 ; pwm:inst6|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3]                                                             ; pwm:inst6|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                                      ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 3.743      ;
; -1.198 ; qei_pwm_block:inst16|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[6]                                        ; qei_pwm_block:inst16|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 3.739      ;
; -1.191 ; qei_pwm_block:inst12|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                          ; qei_pwm_block:inst12|pwm:inst2|inst162                                                                                                                                                   ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; -0.222     ; 3.368      ;
; -1.186 ; qei_pwm_block:inst15|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[7]                                        ; qei_pwm_block:inst15|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 3.727      ;
; -1.164 ; qei_pwm_block:inst14|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3]                                        ; qei_pwm_block:inst14|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 3.704      ;
; -1.163 ; qei_pwm_block:inst13|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3]                                        ; qei_pwm_block:inst13|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 3.705      ;
; -1.158 ; qei_pwm_block:inst11|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[8]                                        ; qei_pwm_block:inst11|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 3.700      ;
; -1.158 ; pwm:inst6|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0]                                                             ; pwm:inst6|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                                      ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 3.698      ;
; -1.156 ; qei_pwm_block:inst22|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[8]                                        ; qei_pwm_block:inst22|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 3.698      ;
; -1.140 ; qei_pwm_block:inst15|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4]                                        ; qei_pwm_block:inst15|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 3.681      ;
; -1.138 ; qei_pwm_block:inst12|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4]                                        ; qei_pwm_block:inst12|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 3.678      ;
; -1.137 ; qei_pwm_block:inst12|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[8]                                        ; qei_pwm_block:inst12|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 3.677      ;
; -1.136 ; qei_pwm_block:inst11|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4]                                        ; qei_pwm_block:inst11|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 3.678      ;
; -1.135 ; qei_pwm_block:inst22|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4]                                        ; qei_pwm_block:inst22|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 3.677      ;
; -1.132 ; qei_pwm_block:inst16|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4]                                        ; qei_pwm_block:inst16|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 3.673      ;
; -1.131 ; qei_pwm_block:inst13|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4]                                        ; qei_pwm_block:inst13|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 3.673      ;
; -1.117 ; qei_pwm_block:inst17|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4]                                        ; qei_pwm_block:inst17|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 3.657      ;
; -1.116 ; qei_pwm_block:inst16|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[7]                                        ; qei_pwm_block:inst16|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 3.657      ;
; -1.116 ; pwm:inst6|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4]                                                             ; pwm:inst6|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                                      ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 3.657      ;
; -1.115 ; qei_pwm_block:inst14|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0]                                        ; qei_pwm_block:inst14|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 3.655      ;
; -1.114 ; qei_pwm_block:inst17|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0]                                        ; qei_pwm_block:inst17|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 3.654      ;
; -1.112 ; qei_pwm_block:inst15|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[8]                                        ; qei_pwm_block:inst15|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 3.653      ;
; -1.100 ; qei_pwm_block:inst12|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[9]                                        ; qei_pwm_block:inst12|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 3.640      ;
; -1.081 ; qei_pwm_block:inst13|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[7]                                        ; qei_pwm_block:inst13|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.002      ; 3.623      ;
; -1.079 ; qei_pwm_block:inst16|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[8]                                        ; qei_pwm_block:inst16|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 3.620      ;
; -1.076 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[11] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 5.000        ; -0.009     ; 6.107      ;
; -1.075 ; qei_pwm_block:inst15|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[9]                                        ; qei_pwm_block:inst15|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]                                                                  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 3.616      ;
; -1.069 ; qei_pwm_block:inst14|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4]                                        ; qei_pwm_block:inst14|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 3.609      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.499 ; qei_pwm_block:inst14|pwm:inst2|inst162~_Duplicate_1                                                                                                                                                                                                                                                                                        ; qei_pwm_block:inst14|pwm:inst2|inst162~_Duplicate_1                                                                                                                                                                                                                                                                                           ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; qei_pwm_block:inst17|pwm:inst2|inst162~_Duplicate_1                                                                                                                                                                                                                                                                                        ; qei_pwm_block:inst17|pwm:inst2|inst162~_Duplicate_1                                                                                                                                                                                                                                                                                           ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; pwm:inst6|inst162                                                                                                                                                                                                                                                                                                                          ; pwm:inst6|inst162                                                                                                                                                                                                                                                                                                                             ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                            ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped_OTERM147                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped_OTERM147                                                                                                                                             ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                             ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                             ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                             ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                             ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                             ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                             ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                             ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                                ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig_OTERM139                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig_OTERM139                                                                                                                                                    ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.038      ;
; 0.733 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.039      ;
; 0.734 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.040      ;
; 0.735 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.041      ;
; 0.735 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.041      ;
; 0.735 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.041      ;
; 0.735 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.041      ;
; 0.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.042      ;
; 0.737 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.043      ;
; 0.738 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.044      ;
; 0.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.045      ;
; 0.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.045      ;
; 0.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.045      ;
; 0.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.045      ;
; 0.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.045      ;
; 0.740 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.046      ;
; 0.741 ; qei_pwm_block:inst13|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                ; qei_pwm_block:inst13|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                   ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.047      ;
; 0.742 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.048      ;
; 0.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                            ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.049      ;
; 0.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.050      ;
; 0.744 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.050      ;
; 0.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.050      ;
; 0.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.050      ;
; 0.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.051      ;
; 0.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped_OTERM149                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped_OTERM147                                                                                                                                             ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.052      ;
; 0.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.053      ;
; 0.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.054      ;
; 0.749 ; qei_pwm_block:inst15|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                ; qei_pwm_block:inst15|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                   ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; qei_pwm_block:inst12|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                ; qei_pwm_block:inst12|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                   ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; pwm:inst6|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                                     ; pwm:inst6|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.055      ;
; 0.750 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.056      ;
; 0.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.056      ;
; 0.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.056      ;
; 0.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.056      ;
; 0.753 ; qei_pwm_block:inst16|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                ; qei_pwm_block:inst16|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                   ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; qei_pwm_block:inst14|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                ; qei_pwm_block:inst14|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                   ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; qei_pwm_block:inst17|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                ; qei_pwm_block:inst17|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                   ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; qei_pwm_block:inst11|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                ; qei_pwm_block:inst11|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                   ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; qei_pwm_block:inst22|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                ; qei_pwm_block:inst22|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                   ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.059      ;
; 0.755 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.061      ;
; 0.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.065      ;
; 0.894 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.200      ;
; 0.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.202      ;
; 0.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.205      ;
; 0.901 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                   ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.207      ;
; 0.901 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.207      ;
; 0.903 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff   ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.209      ;
; 0.905 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff    ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.211      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'sys_clk'                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 1.156 ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; sys_clk                          ; sys_clk     ; 0.000        ; 0.000      ; 1.462      ;
; 1.164 ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; sys_clk                          ; sys_clk     ; 0.000        ; 0.000      ; 1.470      ;
; 1.209 ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; sys_clk                          ; sys_clk     ; 0.000        ; 0.000      ; 1.515      ;
; 1.212 ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; sys_clk                          ; sys_clk     ; 0.000        ; 0.000      ; 1.518      ;
; 1.289 ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; sys_clk                          ; sys_clk     ; 0.000        ; 1.076      ; 2.671      ;
; 1.424 ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; sys_clk                          ; sys_clk     ; 0.000        ; 1.076      ; 2.806      ;
; 1.480 ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; sys_clk                          ; sys_clk     ; 0.000        ; 0.000      ; 1.786      ;
; 1.563 ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; sys_clk                          ; sys_clk     ; 0.000        ; 1.076      ; 2.945      ;
; 1.685 ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; sys_clk                          ; sys_clk     ; 0.000        ; 0.000      ; 1.991      ;
; 1.692 ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; sys_clk                          ; sys_clk     ; 0.000        ; 0.000      ; 1.998      ;
; 1.693 ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; sys_clk                          ; sys_clk     ; 0.000        ; 1.076      ; 3.075      ;
; 1.745 ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; sys_clk                          ; sys_clk     ; 0.000        ; 0.000      ; 2.051      ;
; 1.831 ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; sys_clk                          ; sys_clk     ; 0.000        ; 0.000      ; 2.137      ;
; 1.875 ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; sys_clk                          ; sys_clk     ; 0.000        ; 0.000      ; 2.181      ;
; 1.961 ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; sys_clk                          ; sys_clk     ; 0.000        ; 0.000      ; 2.267      ;
; 2.745 ; qei_pwm_block:inst13|pwm:inst2|inst162                                                 ; pin_header_C[7]                                                                        ; inst|altpll_component|pll|clk[2] ; sys_clk     ; 0.000        ; 0.121      ; 2.866      ;
; 2.756 ; qei_pwm_block:inst15|pwm:inst2|inst162                                                 ; pin_header_C[13]                                                                       ; inst|altpll_component|pll|clk[2] ; sys_clk     ; 0.000        ; 0.100      ; 2.856      ;
; 2.757 ; qei_pwm_block:inst12|pwm:inst2|inst162                                                 ; pin_header_C[5]                                                                        ; inst|altpll_component|pll|clk[2] ; sys_clk     ; 0.000        ; 0.109      ; 2.866      ;
; 2.761 ; qei_pwm_block:inst17|pwm:inst2|inst162                                                 ; pin_header_C[9]                                                                        ; inst|altpll_component|pll|clk[2] ; sys_clk     ; 0.000        ; 0.105      ; 2.866      ;
; 2.766 ; qei_pwm_block:inst14|pwm:inst2|inst162                                                 ; pin_header_C[11]                                                                       ; inst|altpll_component|pll|clk[2] ; sys_clk     ; 0.000        ; 0.100      ; 2.866      ;
; 2.775 ; qei_pwm_block:inst16|pwm:inst2|inst162                                                 ; pin_header_C[15]                                                                       ; inst|altpll_component|pll|clk[2] ; sys_clk     ; 0.000        ; 0.091      ; 2.866      ;
; 2.789 ; qei_pwm_block:inst22|pwm:inst2|inst162                                                 ; pin_header_C[1]                                                                        ; inst|altpll_component|pll|clk[2] ; sys_clk     ; 0.000        ; 0.097      ; 2.886      ;
; 3.165 ; qei_pwm_block:inst11|pwm:inst2|inst162                                                 ; pin_header_C[3]                                                                        ; inst|altpll_component|pll|clk[2] ; sys_clk     ; 0.000        ; -0.068     ; 3.097      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; -0.567 ; 2.500        ; 3.067          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -0.567 ; 2.500        ; 3.067          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'sys_clk'                                                                                                                                ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                 ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------+
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; sys_clk ; Rise       ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; sys_clk ; Rise       ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; sys_clk ; Rise       ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; sys_clk ; Rise       ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; sys_clk ; Rise       ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; sys_clk ; Rise       ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; sys_clk ; Rise       ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; sys_clk ; Rise       ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; sys_clk ; Rise       ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; sys_clk ; Rise       ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_in|combout                                                                         ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_in|combout                                                                         ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_in~clkctrl|inclk[0]                                                                ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_in~clkctrl|inclk[0]                                                                ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_in~clkctrl|outclk                                                                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_in~clkctrl|outclk                                                                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; inst|altpll_component|pll|clk[2]                                                       ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; inst|altpll_component|pll|clk[2]                                                       ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; inst|altpll_component|pll|inclk[0]                                                     ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; inst|altpll_component|pll|inclk[0]                                                     ;
; 7.059 ; 10.000       ; 2.941          ; Port Rate        ; sys_clk ; Rise       ; clk_in                                                                                 ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.223 ; 100.000      ; 2.777          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; qei_a     ; sys_clk    ; 8.301 ; 8.301 ; Rise       ; inst|altpll_component|pll|clk[2] ;
; qei_b     ; sys_clk    ; 8.323 ; 8.323 ; Rise       ; inst|altpll_component|pll|clk[2] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; qei_a     ; sys_clk    ; -8.000 ; -8.000 ; Rise       ; inst|altpll_component|pll|clk[2] ;
; qei_b     ; sys_clk    ; -7.682 ; -7.682 ; Rise       ; inst|altpll_component|pll|clk[2] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-------------------+------------+-------+-------+------------+----------------------------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-------------------+------------+-------+-------+------------+----------------------------------+
; pin_header_C[*]   ; sys_clk    ; 3.165 ; 3.165 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[1]  ; sys_clk    ; 2.789 ; 2.789 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[3]  ; sys_clk    ; 3.165 ; 3.165 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[5]  ; sys_clk    ; 2.757 ; 2.757 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[7]  ; sys_clk    ; 2.745 ; 2.745 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[9]  ; sys_clk    ; 2.761 ; 2.761 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[11] ; sys_clk    ; 2.766 ; 2.766 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[13] ; sys_clk    ; 2.756 ; 2.756 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[15] ; sys_clk    ; 2.775 ; 2.775 ; Rise       ; inst|altpll_component|pll|clk[2] ;
; pin_led[*]        ; sys_clk    ; 6.518 ; 6.518 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_led[0]       ; sys_clk    ; 6.518 ; 6.518 ; Rise       ; inst|altpll_component|pll|clk[2] ;
; pin_clk_out       ; sys_clk    ; 9.687 ; 9.687 ; Rise       ; sys_clk                          ;
+-------------------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-------------------+------------+-------+-------+------------+----------------------------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-------------------+------------+-------+-------+------------+----------------------------------+
; pin_header_C[*]   ; sys_clk    ; 2.745 ; 2.745 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[1]  ; sys_clk    ; 2.789 ; 2.789 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[3]  ; sys_clk    ; 3.165 ; 3.165 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[5]  ; sys_clk    ; 2.757 ; 2.757 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[7]  ; sys_clk    ; 2.745 ; 2.745 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[9]  ; sys_clk    ; 2.761 ; 2.761 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[11] ; sys_clk    ; 2.766 ; 2.766 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[13] ; sys_clk    ; 2.756 ; 2.756 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[15] ; sys_clk    ; 2.775 ; 2.775 ; Rise       ; inst|altpll_component|pll|clk[2] ;
; pin_led[*]        ; sys_clk    ; 6.097 ; 6.097 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_led[0]       ; sys_clk    ; 6.097 ; 6.097 ; Rise       ; inst|altpll_component|pll|clk[2] ;
; pin_clk_out       ; sys_clk    ; 9.687 ; 9.687 ; Rise       ; sys_clk                          ;
+-------------------+------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------+
; Fast Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; sys_clk                          ; -5.285 ; -40.850       ;
; inst|altpll_component|pll|clk[2] ; 0.954  ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; inst|altpll_component|pll|clk[2] ; 0.215 ; 0.000         ;
; sys_clk                          ; 0.354 ; 0.000         ;
+----------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; inst|altpll_component|pll|clk[2] ; 0.373  ; 0.000         ;
; sys_clk                          ; 4.000  ; 0.000         ;
; altera_reserved_tck              ; 97.778 ; 0.000         ;
+----------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'sys_clk'                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -5.285 ; qei_pwm_block:inst11|pwm:inst2|inst162                                                 ; pin_header_C[3]                                                                        ; inst|altpll_component|pll|clk[2] ; sys_clk     ; 5.000        ; 0.182      ; 1.467      ;
; -5.106 ; qei_pwm_block:inst22|pwm:inst2|inst162                                                 ; pin_header_C[1]                                                                        ; inst|altpll_component|pll|clk[2] ; sys_clk     ; 5.000        ; 0.261      ; 1.367      ;
; -5.090 ; qei_pwm_block:inst16|pwm:inst2|inst162                                                 ; pin_header_C[15]                                                                       ; inst|altpll_component|pll|clk[2] ; sys_clk     ; 5.000        ; 0.257      ; 1.347      ;
; -5.083 ; qei_pwm_block:inst14|pwm:inst2|inst162                                                 ; pin_header_C[11]                                                                       ; inst|altpll_component|pll|clk[2] ; sys_clk     ; 5.000        ; 0.264      ; 1.347      ;
; -5.077 ; qei_pwm_block:inst17|pwm:inst2|inst162                                                 ; pin_header_C[9]                                                                        ; inst|altpll_component|pll|clk[2] ; sys_clk     ; 5.000        ; 0.270      ; 1.347      ;
; -5.074 ; qei_pwm_block:inst12|pwm:inst2|inst162                                                 ; pin_header_C[5]                                                                        ; inst|altpll_component|pll|clk[2] ; sys_clk     ; 5.000        ; 0.273      ; 1.347      ;
; -5.073 ; qei_pwm_block:inst15|pwm:inst2|inst162                                                 ; pin_header_C[13]                                                                       ; inst|altpll_component|pll|clk[2] ; sys_clk     ; 5.000        ; 0.264      ; 1.337      ;
; -5.062 ; qei_pwm_block:inst13|pwm:inst2|inst162                                                 ; pin_header_C[7]                                                                        ; inst|altpll_component|pll|clk[2] ; sys_clk     ; 5.000        ; 0.285      ; 1.347      ;
; 9.121  ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; sys_clk                          ; sys_clk     ; 10.000       ; 0.159      ; 1.070      ;
; 9.173  ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; sys_clk                          ; sys_clk     ; 10.000       ; 0.159      ; 1.018      ;
; 9.246  ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; sys_clk                          ; sys_clk     ; 10.000       ; 0.000      ; 0.786      ;
; 9.249  ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; sys_clk                          ; sys_clk     ; 10.000       ; 0.159      ; 0.942      ;
; 9.281  ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; sys_clk                          ; sys_clk     ; 10.000       ; 0.000      ; 0.751      ;
; 9.296  ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; sys_clk                          ; sys_clk     ; 10.000       ; 0.159      ; 0.895      ;
; 9.298  ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; sys_clk                          ; sys_clk     ; 10.000       ; 0.000      ; 0.734      ;
; 9.333  ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; sys_clk                          ; sys_clk     ; 10.000       ; 0.000      ; 0.699      ;
; 9.374  ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; sys_clk                          ; sys_clk     ; 10.000       ; 0.000      ; 0.658      ;
; 9.375  ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; sys_clk                          ; sys_clk     ; 10.000       ; 0.000      ; 0.657      ;
; 9.387  ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; sys_clk                          ; sys_clk     ; 10.000       ; 0.000      ; 0.645      ;
; 9.514  ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; sys_clk                          ; sys_clk     ; 10.000       ; 0.000      ; 0.518      ;
; 9.515  ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; sys_clk                          ; sys_clk     ; 10.000       ; 0.000      ; 0.517      ;
; 9.524  ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; sys_clk                          ; sys_clk     ; 10.000       ; 0.000      ; 0.508      ;
; 9.526  ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; sys_clk                          ; sys_clk     ; 10.000       ; 0.000      ; 0.506      ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                                  ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.954 ; qei_pwm_block:inst12|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; qei_pwm_block:inst12|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.578      ;
; 0.969 ; qei_pwm_block:inst15|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; qei_pwm_block:inst15|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.563      ;
; 0.981 ; qei_pwm_block:inst13|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; qei_pwm_block:inst13|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.551      ;
; 0.982 ; qei_pwm_block:inst11|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; qei_pwm_block:inst11|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 1.551      ;
; 0.988 ; qei_pwm_block:inst16|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]   ; qei_pwm_block:inst16|pwm:inst2|inst162                                                                                   ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; -0.114     ; 1.363      ;
; 0.988 ; qei_pwm_block:inst22|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; qei_pwm_block:inst22|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 1.545      ;
; 0.989 ; qei_pwm_block:inst16|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; qei_pwm_block:inst16|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.543      ;
; 1.001 ; qei_pwm_block:inst12|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; qei_pwm_block:inst12|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.531      ;
; 1.011 ; qei_pwm_block:inst13|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; qei_pwm_block:inst13|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.521      ;
; 1.012 ; qei_pwm_block:inst16|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]    ; qei_pwm_block:inst16|pwm:inst2|inst162                                                                                   ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; -0.114     ; 1.339      ;
; 1.015 ; qei_pwm_block:inst15|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; qei_pwm_block:inst15|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.517      ;
; 1.022 ; qei_pwm_block:inst11|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; qei_pwm_block:inst11|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 1.511      ;
; 1.024 ; qei_pwm_block:inst22|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; qei_pwm_block:inst22|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 1.509      ;
; 1.025 ; qei_pwm_block:inst16|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; qei_pwm_block:inst16|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.507      ;
; 1.040 ; qei_pwm_block:inst11|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; qei_pwm_block:inst11|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 1.493      ;
; 1.041 ; qei_pwm_block:inst12|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; qei_pwm_block:inst12|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.491      ;
; 1.042 ; qei_pwm_block:inst22|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; qei_pwm_block:inst22|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 1.491      ;
; 1.044 ; qei_pwm_block:inst16|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; qei_pwm_block:inst16|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.488      ;
; 1.055 ; qei_pwm_block:inst15|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; qei_pwm_block:inst15|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.477      ;
; 1.058 ; qei_pwm_block:inst12|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; qei_pwm_block:inst12|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.474      ;
; 1.058 ; qei_pwm_block:inst13|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; qei_pwm_block:inst13|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.474      ;
; 1.067 ; qei_pwm_block:inst12|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]   ; qei_pwm_block:inst12|pwm:inst2|inst162                                                                                   ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; -0.163     ; 1.235      ;
; 1.072 ; qei_pwm_block:inst15|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; qei_pwm_block:inst15|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.460      ;
; 1.074 ; qei_pwm_block:inst11|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; qei_pwm_block:inst11|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 1.459      ;
; 1.076 ; qei_pwm_block:inst22|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; qei_pwm_block:inst22|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 1.457      ;
; 1.079 ; qei_pwm_block:inst16|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; qei_pwm_block:inst16|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.453      ;
; 1.091 ; qei_pwm_block:inst12|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]    ; qei_pwm_block:inst12|pwm:inst2|inst162                                                                                   ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; -0.163     ; 1.211      ;
; 1.093 ; qei_pwm_block:inst12|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; qei_pwm_block:inst12|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.439      ;
; 1.094 ; qei_pwm_block:inst13|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; qei_pwm_block:inst13|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.438      ;
; 1.105 ; qei_pwm_block:inst15|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; qei_pwm_block:inst15|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.427      ;
; 1.109 ; qei_pwm_block:inst11|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; qei_pwm_block:inst11|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 1.424      ;
; 1.111 ; qei_pwm_block:inst22|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; qei_pwm_block:inst22|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 1.422      ;
; 1.114 ; qei_pwm_block:inst13|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; qei_pwm_block:inst13|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.418      ;
; 1.114 ; qei_pwm_block:inst16|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; qei_pwm_block:inst16|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.418      ;
; 1.122 ; qei_pwm_block:inst12|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; qei_pwm_block:inst12|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.410      ;
; 1.123 ; qei_pwm_block:inst15|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; qei_pwm_block:inst15|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.409      ;
; 1.127 ; qei_pwm_block:inst12|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[5] ; qei_pwm_block:inst12|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.405      ;
; 1.128 ; qei_pwm_block:inst13|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; qei_pwm_block:inst13|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.404      ;
; 1.135 ; qei_pwm_block:inst11|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; qei_pwm_block:inst11|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 1.398      ;
; 1.136 ; qei_pwm_block:inst16|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; qei_pwm_block:inst16|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.396      ;
; 1.140 ; qei_pwm_block:inst22|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; qei_pwm_block:inst22|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 1.393      ;
; 1.141 ; qei_pwm_block:inst15|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[5] ; qei_pwm_block:inst15|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.391      ;
; 1.154 ; qei_pwm_block:inst13|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[5] ; qei_pwm_block:inst13|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.378      ;
; 1.155 ; qei_pwm_block:inst11|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[5] ; qei_pwm_block:inst11|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 1.378      ;
; 1.157 ; qei_pwm_block:inst22|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[5] ; qei_pwm_block:inst22|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 1.376      ;
; 1.158 ; qei_pwm_block:inst13|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; qei_pwm_block:inst13|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.374      ;
; 1.166 ; qei_pwm_block:inst16|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[5] ; qei_pwm_block:inst16|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.366      ;
; 1.169 ; qei_pwm_block:inst12|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; qei_pwm_block:inst12|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.363      ;
; 1.169 ; qei_pwm_block:inst15|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; qei_pwm_block:inst15|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.363      ;
; 1.172 ; qei_pwm_block:inst16|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; qei_pwm_block:inst16|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.360      ;
; 1.173 ; qei_pwm_block:inst17|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; qei_pwm_block:inst17|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.359      ;
; 1.173 ; pwm:inst6|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1]                      ; pwm:inst6|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                      ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 1.360      ;
; 1.174 ; qei_pwm_block:inst12|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[6] ; qei_pwm_block:inst12|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.358      ;
; 1.175 ; qei_pwm_block:inst11|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; qei_pwm_block:inst11|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 1.358      ;
; 1.176 ; qei_pwm_block:inst22|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; qei_pwm_block:inst22|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 1.357      ;
; 1.191 ; qei_pwm_block:inst16|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; qei_pwm_block:inst16|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.341      ;
; 1.193 ; qei_pwm_block:inst15|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[6] ; qei_pwm_block:inst15|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.339      ;
; 1.193 ; qei_pwm_block:inst11|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; qei_pwm_block:inst11|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 1.340      ;
; 1.194 ; qei_pwm_block:inst22|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; qei_pwm_block:inst22|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 1.339      ;
; 1.195 ; qei_pwm_block:inst11|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[6] ; qei_pwm_block:inst11|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 1.338      ;
; 1.197 ; qei_pwm_block:inst22|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[6] ; qei_pwm_block:inst22|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 1.336      ;
; 1.205 ; qei_pwm_block:inst13|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; qei_pwm_block:inst13|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.327      ;
; 1.209 ; qei_pwm_block:inst12|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; qei_pwm_block:inst12|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.323      ;
; 1.209 ; qei_pwm_block:inst15|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; qei_pwm_block:inst15|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.323      ;
; 1.209 ; pwm:inst6|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0]                      ; pwm:inst6|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                      ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.323      ;
; 1.218 ; qei_pwm_block:inst12|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[7] ; qei_pwm_block:inst12|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.314      ;
; 1.221 ; qei_pwm_block:inst14|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; qei_pwm_block:inst14|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.311      ;
; 1.221 ; qei_pwm_block:inst17|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; qei_pwm_block:inst17|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.311      ;
; 1.226 ; qei_pwm_block:inst12|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; qei_pwm_block:inst12|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.306      ;
; 1.226 ; qei_pwm_block:inst15|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; qei_pwm_block:inst15|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.306      ;
; 1.226 ; qei_pwm_block:inst16|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; qei_pwm_block:inst16|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.306      ;
; 1.227 ; qei_pwm_block:inst11|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; qei_pwm_block:inst11|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 1.306      ;
; 1.228 ; qei_pwm_block:inst22|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; qei_pwm_block:inst22|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 1.305      ;
; 1.228 ; qei_pwm_block:inst17|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; qei_pwm_block:inst17|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.304      ;
; 1.229 ; qei_pwm_block:inst11|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[7] ; qei_pwm_block:inst11|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 1.304      ;
; 1.231 ; qei_pwm_block:inst22|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[7] ; qei_pwm_block:inst22|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 1.302      ;
; 1.232 ; qei_pwm_block:inst13|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]   ; qei_pwm_block:inst13|pwm:inst2|inst162                                                                                   ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; -0.164     ; 1.069      ;
; 1.233 ; pwm:inst6|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3]                      ; pwm:inst6|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                      ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 1.300      ;
; 1.241 ; qei_pwm_block:inst13|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[6] ; qei_pwm_block:inst13|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.291      ;
; 1.241 ; qei_pwm_block:inst13|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; qei_pwm_block:inst13|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.291      ;
; 1.242 ; qei_pwm_block:inst14|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; qei_pwm_block:inst14|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.290      ;
; 1.254 ; qei_pwm_block:inst13|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]    ; qei_pwm_block:inst13|pwm:inst2|inst162                                                                                   ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; -0.164     ; 1.047      ;
; 1.257 ; qei_pwm_block:inst14|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; qei_pwm_block:inst14|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.275      ;
; 1.259 ; qei_pwm_block:inst15|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; qei_pwm_block:inst15|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.273      ;
; 1.260 ; qei_pwm_block:inst11|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]   ; qei_pwm_block:inst11|pwm:inst2|inst162                                                                                   ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; -0.072     ; 1.130      ;
; 1.261 ; qei_pwm_block:inst16|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[6] ; qei_pwm_block:inst16|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.271      ;
; 1.261 ; qei_pwm_block:inst12|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; qei_pwm_block:inst12|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.271      ;
; 1.261 ; qei_pwm_block:inst13|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; qei_pwm_block:inst13|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.271      ;
; 1.261 ; qei_pwm_block:inst16|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; qei_pwm_block:inst16|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.271      ;
; 1.262 ; qei_pwm_block:inst11|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; qei_pwm_block:inst11|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 1.271      ;
; 1.263 ; qei_pwm_block:inst22|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; qei_pwm_block:inst22|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 1.270      ;
; 1.267 ; qei_pwm_block:inst15|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]   ; qei_pwm_block:inst15|pwm:inst2|inst162                                                                                   ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; -0.136     ; 1.062      ;
; 1.267 ; qei_pwm_block:inst17|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; qei_pwm_block:inst17|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.265      ;
; 1.268 ; pwm:inst6|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4]                      ; pwm:inst6|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                      ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.001      ; 1.265      ;
; 1.281 ; qei_pwm_block:inst17|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; qei_pwm_block:inst17|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.251      ;
; 1.282 ; pwm:inst6|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2]                      ; pwm:inst6|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0]                      ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.250      ;
; 1.282 ; qei_pwm_block:inst14|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; qei_pwm_block:inst14|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|ageb_dffe[0] ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.250      ;
; 1.284 ; qei_pwm_block:inst11|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]    ; qei_pwm_block:inst11|pwm:inst2|inst162                                                                                   ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; -0.072     ; 1.106      ;
; 1.288 ; qei_pwm_block:inst13|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[7] ; qei_pwm_block:inst13|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.244      ;
; 1.291 ; qei_pwm_block:inst15|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[7] ; qei_pwm_block:inst15|pwm:inst2|lpm_compare2:inst5|lpm_compare:LPM_COMPARE_component|cmpr_6sk:auto_generated|alb_dffe[0]  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 2.500        ; 0.000      ; 1.241      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; qei_pwm_block:inst14|pwm:inst2|inst162~_Duplicate_1                                                                                                                                                                                                                                                                                         ; qei_pwm_block:inst14|pwm:inst2|inst162~_Duplicate_1                                                                                                                                                                                                                                                                                           ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; qei_pwm_block:inst17|pwm:inst2|inst162~_Duplicate_1                                                                                                                                                                                                                                                                                         ; qei_pwm_block:inst17|pwm:inst2|inst162~_Duplicate_1                                                                                                                                                                                                                                                                                           ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; pwm:inst6|inst162                                                                                                                                                                                                                                                                                                                           ; pwm:inst6|inst162                                                                                                                                                                                                                                                                                                                             ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                            ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped_OTERM147                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped_OTERM147                                                                                                                                             ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                             ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                             ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                             ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                             ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                             ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                             ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                             ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                                ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                                 ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig_OTERM139                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig_OTERM139                                                                                                                                                    ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.387      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; qei_pwm_block:inst13|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                 ; qei_pwm_block:inst13|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                   ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                            ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; qei_pwm_block:inst15|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                 ; qei_pwm_block:inst15|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                   ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; qei_pwm_block:inst12|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                 ; qei_pwm_block:inst12|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                   ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; pwm:inst6|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                                      ; pwm:inst6|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped_OTERM149                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped_OTERM147                                                                                                                                             ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; qei_pwm_block:inst16|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                 ; qei_pwm_block:inst16|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                   ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; qei_pwm_block:inst14|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                 ; qei_pwm_block:inst14|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                   ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; qei_pwm_block:inst17|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                 ; qei_pwm_block:inst17|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                   ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; qei_pwm_block:inst11|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                 ; qei_pwm_block:inst11|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                   ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; qei_pwm_block:inst22|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                 ; qei_pwm_block:inst22|pwm:inst2|lpm_counter_16b_up:inst|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[13]                                                                                                                                                                                                                   ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                        ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.397      ;
; 0.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a2~portb_datain_reg0                                                                                         ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.065      ; 0.452      ;
; 0.250 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                       ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.402      ;
; 0.288 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.440      ;
; 0.291 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.443      ;
; 0.293 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.445      ;
; 0.294 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.446      ;
; 0.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.446      ;
; 0.298 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.450      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'sys_clk'                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 0.354 ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; sys_clk                          ; sys_clk     ; 0.000        ; 0.000      ; 0.506      ;
; 0.356 ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; sys_clk                          ; sys_clk     ; 0.000        ; 0.000      ; 0.508      ;
; 0.365 ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; sys_clk                          ; sys_clk     ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; sys_clk                          ; sys_clk     ; 0.000        ; 0.000      ; 0.518      ;
; 0.493 ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; sys_clk                          ; sys_clk     ; 0.000        ; 0.000      ; 0.645      ;
; 0.505 ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; sys_clk                          ; sys_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.506 ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; sys_clk                          ; sys_clk     ; 0.000        ; 0.000      ; 0.658      ;
; 0.547 ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; sys_clk                          ; sys_clk     ; 0.000        ; 0.000      ; 0.699      ;
; 0.582 ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; sys_clk                          ; sys_clk     ; 0.000        ; 0.000      ; 0.734      ;
; 0.584 ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; sys_clk                          ; sys_clk     ; 0.000        ; 0.159      ; 0.895      ;
; 0.599 ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; sys_clk                          ; sys_clk     ; 0.000        ; 0.000      ; 0.751      ;
; 0.631 ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; sys_clk                          ; sys_clk     ; 0.000        ; 0.159      ; 0.942      ;
; 0.634 ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ; sys_clk                          ; sys_clk     ; 0.000        ; 0.000      ; 0.786      ;
; 0.707 ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; sys_clk                          ; sys_clk     ; 0.000        ; 0.159      ; 1.018      ;
; 0.759 ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ; sys_clk                          ; sys_clk     ; 0.000        ; 0.159      ; 1.070      ;
; 1.062 ; qei_pwm_block:inst13|pwm:inst2|inst162                                                 ; pin_header_C[7]                                                                        ; inst|altpll_component|pll|clk[2] ; sys_clk     ; 0.000        ; 0.285      ; 1.347      ;
; 1.073 ; qei_pwm_block:inst15|pwm:inst2|inst162                                                 ; pin_header_C[13]                                                                       ; inst|altpll_component|pll|clk[2] ; sys_clk     ; 0.000        ; 0.264      ; 1.337      ;
; 1.074 ; qei_pwm_block:inst12|pwm:inst2|inst162                                                 ; pin_header_C[5]                                                                        ; inst|altpll_component|pll|clk[2] ; sys_clk     ; 0.000        ; 0.273      ; 1.347      ;
; 1.077 ; qei_pwm_block:inst17|pwm:inst2|inst162                                                 ; pin_header_C[9]                                                                        ; inst|altpll_component|pll|clk[2] ; sys_clk     ; 0.000        ; 0.270      ; 1.347      ;
; 1.083 ; qei_pwm_block:inst14|pwm:inst2|inst162                                                 ; pin_header_C[11]                                                                       ; inst|altpll_component|pll|clk[2] ; sys_clk     ; 0.000        ; 0.264      ; 1.347      ;
; 1.090 ; qei_pwm_block:inst16|pwm:inst2|inst162                                                 ; pin_header_C[15]                                                                       ; inst|altpll_component|pll|clk[2] ; sys_clk     ; 0.000        ; 0.257      ; 1.347      ;
; 1.106 ; qei_pwm_block:inst22|pwm:inst2|inst162                                                 ; pin_header_C[1]                                                                        ; inst|altpll_component|pll|clk[2] ; sys_clk     ; 0.000        ; 0.261      ; 1.367      ;
; 1.285 ; qei_pwm_block:inst11|pwm:inst2|inst162                                                 ; pin_header_C[3]                                                                        ; inst|altpll_component|pll|clk[2] ; sys_clk     ; 0.000        ; 0.182      ; 1.467      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 0.373 ; 2.500        ; 2.127          ; High Pulse Width ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 0.373 ; 2.500        ; 2.127          ; Low Pulse Width  ; inst|altpll_component|pll|clk[2] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'sys_clk'                                                                                                                                ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                 ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; sys_clk ; Rise       ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; sys_clk ; Rise       ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[0] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; sys_clk ; Rise       ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; sys_clk ; Rise       ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[1] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; sys_clk ; Rise       ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; sys_clk ; Rise       ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[2] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; sys_clk ; Rise       ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; sys_clk ; Rise       ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[3] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; sys_clk ; Rise       ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; sys_clk ; Rise       ; lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_in|combout                                                                         ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_in|combout                                                                         ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_in~clkctrl|inclk[0]                                                                ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_in~clkctrl|inclk[0]                                                                ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_in~clkctrl|outclk                                                                  ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_in~clkctrl|outclk                                                                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; inst|altpll_component|pll|clk[2]                                                       ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; inst|altpll_component|pll|clk[2]                                                       ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; inst|altpll_component|pll|inclk[0]                                                     ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; inst|altpll_component|pll|inclk[0]                                                     ;
; 7.620 ; 10.000       ; 2.380          ; Port Rate        ; sys_clk ; Rise       ; clk_in                                                                                 ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; qei_a     ; sys_clk    ; 4.161 ; 4.161 ; Rise       ; inst|altpll_component|pll|clk[2] ;
; qei_b     ; sys_clk    ; 4.020 ; 4.020 ; Rise       ; inst|altpll_component|pll|clk[2] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; qei_a     ; sys_clk    ; -3.960 ; -3.960 ; Rise       ; inst|altpll_component|pll|clk[2] ;
; qei_b     ; sys_clk    ; -3.785 ; -3.785 ; Rise       ; inst|altpll_component|pll|clk[2] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-------------------+------------+-------+-------+------------+----------------------------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-------------------+------------+-------+-------+------------+----------------------------------+
; pin_header_C[*]   ; sys_clk    ; 1.285 ; 1.285 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[1]  ; sys_clk    ; 1.106 ; 1.106 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[3]  ; sys_clk    ; 1.285 ; 1.285 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[5]  ; sys_clk    ; 1.074 ; 1.074 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[7]  ; sys_clk    ; 1.062 ; 1.062 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[9]  ; sys_clk    ; 1.077 ; 1.077 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[11] ; sys_clk    ; 1.083 ; 1.083 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[13] ; sys_clk    ; 1.073 ; 1.073 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[15] ; sys_clk    ; 1.090 ; 1.090 ; Rise       ; inst|altpll_component|pll|clk[2] ;
; pin_led[*]        ; sys_clk    ; 2.443 ; 2.443 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_led[0]       ; sys_clk    ; 2.443 ; 2.443 ; Rise       ; inst|altpll_component|pll|clk[2] ;
; pin_clk_out       ; sys_clk    ; 4.137 ; 4.137 ; Rise       ; sys_clk                          ;
+-------------------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-------------------+------------+-------+-------+------------+----------------------------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-------------------+------------+-------+-------+------------+----------------------------------+
; pin_header_C[*]   ; sys_clk    ; 1.062 ; 1.062 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[1]  ; sys_clk    ; 1.106 ; 1.106 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[3]  ; sys_clk    ; 1.285 ; 1.285 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[5]  ; sys_clk    ; 1.074 ; 1.074 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[7]  ; sys_clk    ; 1.062 ; 1.062 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[9]  ; sys_clk    ; 1.077 ; 1.077 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[11] ; sys_clk    ; 1.083 ; 1.083 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[13] ; sys_clk    ; 1.073 ; 1.073 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[15] ; sys_clk    ; 1.090 ; 1.090 ; Rise       ; inst|altpll_component|pll|clk[2] ;
; pin_led[*]        ; sys_clk    ; 2.326 ; 2.326 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_led[0]       ; sys_clk    ; 2.326 ; 2.326 ; Rise       ; inst|altpll_component|pll|clk[2] ;
; pin_clk_out       ; sys_clk    ; 4.137 ; 4.137 ; Rise       ; sys_clk                          ;
+-------------------+------------+-------+-------+------------+----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+-----------------------------------+----------+-------+----------+---------+---------------------+
; Clock                             ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                  ; -7.165   ; 0.215 ; N/A      ; N/A     ; -0.567              ;
;  altera_reserved_tck              ; N/A      ; N/A   ; N/A      ; N/A     ; 97.223              ;
;  inst|altpll_component|pll|clk[2] ; -1.977   ; 0.215 ; N/A      ; N/A     ; -0.567              ;
;  sys_clk                          ; -7.165   ; 0.354 ; N/A      ; N/A     ; 3.758               ;
; Design-wide TNS                   ; -114.504 ; 0.0   ; 0.0      ; 0.0     ; -323.19             ;
;  altera_reserved_tck              ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|pll|clk[2] ; -59.990  ; 0.000 ; N/A      ; N/A     ; -323.190            ;
;  sys_clk                          ; -54.514  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------+----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; qei_a     ; sys_clk    ; 8.301 ; 8.301 ; Rise       ; inst|altpll_component|pll|clk[2] ;
; qei_b     ; sys_clk    ; 8.323 ; 8.323 ; Rise       ; inst|altpll_component|pll|clk[2] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; qei_a     ; sys_clk    ; -3.960 ; -3.960 ; Rise       ; inst|altpll_component|pll|clk[2] ;
; qei_b     ; sys_clk    ; -3.785 ; -3.785 ; Rise       ; inst|altpll_component|pll|clk[2] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-------------------+------------+-------+-------+------------+----------------------------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-------------------+------------+-------+-------+------------+----------------------------------+
; pin_header_C[*]   ; sys_clk    ; 3.165 ; 3.165 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[1]  ; sys_clk    ; 2.789 ; 2.789 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[3]  ; sys_clk    ; 3.165 ; 3.165 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[5]  ; sys_clk    ; 2.757 ; 2.757 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[7]  ; sys_clk    ; 2.745 ; 2.745 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[9]  ; sys_clk    ; 2.761 ; 2.761 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[11] ; sys_clk    ; 2.766 ; 2.766 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[13] ; sys_clk    ; 2.756 ; 2.756 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[15] ; sys_clk    ; 2.775 ; 2.775 ; Rise       ; inst|altpll_component|pll|clk[2] ;
; pin_led[*]        ; sys_clk    ; 6.518 ; 6.518 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_led[0]       ; sys_clk    ; 6.518 ; 6.518 ; Rise       ; inst|altpll_component|pll|clk[2] ;
; pin_clk_out       ; sys_clk    ; 9.687 ; 9.687 ; Rise       ; sys_clk                          ;
+-------------------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-------------------+------------+-------+-------+------------+----------------------------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-------------------+------------+-------+-------+------------+----------------------------------+
; pin_header_C[*]   ; sys_clk    ; 1.062 ; 1.062 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[1]  ; sys_clk    ; 1.106 ; 1.106 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[3]  ; sys_clk    ; 1.285 ; 1.285 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[5]  ; sys_clk    ; 1.074 ; 1.074 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[7]  ; sys_clk    ; 1.062 ; 1.062 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[9]  ; sys_clk    ; 1.077 ; 1.077 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[11] ; sys_clk    ; 1.083 ; 1.083 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[13] ; sys_clk    ; 1.073 ; 1.073 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_header_C[15] ; sys_clk    ; 1.090 ; 1.090 ; Rise       ; inst|altpll_component|pll|clk[2] ;
; pin_led[*]        ; sys_clk    ; 2.326 ; 2.326 ; Rise       ; inst|altpll_component|pll|clk[2] ;
;  pin_led[0]       ; sys_clk    ; 2.326 ; 2.326 ; Rise       ; inst|altpll_component|pll|clk[2] ;
; pin_clk_out       ; sys_clk    ; 4.137 ; 4.137 ; Rise       ; sys_clk                          ;
+-------------------+------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                 ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 4924     ; 34       ; 252      ; 0        ;
; inst|altpll_component|pll|clk[2] ; sys_clk                          ; 8        ; 0        ; 0        ; 0        ;
; sys_clk                          ; sys_clk                          ; 15       ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                  ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; inst|altpll_component|pll|clk[2] ; inst|altpll_component|pll|clk[2] ; 4924     ; 34       ; 252      ; 0        ;
; inst|altpll_component|pll|clk[2] ; sys_clk                          ; 8        ; 0        ; 0        ; 0        ;
; sys_clk                          ; sys_clk                          ; 15       ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 10    ; 10   ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 533   ; 533  ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jan 27 22:00:07 2017
Info: Command: quartus_sta teszt1 -c teszt1
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'ledblink_v1.sdc'
Warning (332174): Ignored filter at ledblink_v1.sdc(26): qei_clk could not be matched with a port or pin or register or keeper or net
Warning (332049): Ignored create_clock at ledblink_v1.sdc(26): Argument <targets> is not an object ID
    Info (332050): create_clock -period 20 -waveform { 0 10 } -name qei_clk qei_clk
Warning (332174): Ignored filter at ledblink_v1.sdc(59): clk_div_2 could not be matched with a port
Warning (332174): Ignored filter at ledblink_v1.sdc(59): clk_div_2* could not be matched with a port
Warning (332174): Ignored filter at ledblink_v1.sdc(59): sys_clk could not be matched with a clock
Warning (332049): Ignored set_output_delay at ledblink_v1.sdc(59): Argument <targets> is an empty collection
    Info (332050): set_output_delay  -clock sys_clk -reference_pin [get_ports clk_div_2] -min -0.8 [get_ports clk_div_2*]
Warning (332049): Ignored set_output_delay at ledblink_v1.sdc(59): Argument -clock is not an object ID
Warning (332049): Ignored set_output_delay at ledblink_v1.sdc(59): Argument -reference_pin is an empty collection
Warning (332049): Ignored set_input_delay at ledblink_v1.sdc(60): Argument <targets> is an empty collection
    Info (332050): set_input_delay  -clock sys_clk -reference_pin [get_ports clk_div_2] -max  6.0 [get_ports clk_div_2*]
Warning (332049): Ignored set_input_delay at ledblink_v1.sdc(60): Argument -clock is not an object ID
Warning (332049): Ignored set_input_delay at ledblink_v1.sdc(60): Argument -reference_pin is an empty collection
Warning (332049): Ignored set_max_delay at ledblink_v1.sdc(65): Argument <to> is an empty collection
    Info (332050): set_max_delay -to [get_ports clk_div_2] 8.0
Warning (332049): Ignored set_min_delay at ledblink_v1.sdc(66): Argument <to> is an empty collection
    Info (332050): set_min_delay -to [get_ports clk_div_2] 0.0
Warning (332174): Ignored filter at ledblink_v1.sdc(68): sys_clk could not be matched with a port
Warning (332049): Ignored set_max_delay at ledblink_v1.sdc(68): Argument <to> is an empty collection
    Info (332050): set_max_delay -to [get_ports sys_clk] 8.0
Warning (332049): Ignored set_min_delay at ledblink_v1.sdc(69): Argument <to> is an empty collection
    Info (332050): set_min_delay -to [get_ports sys_clk] 0.0
Warning (332174): Ignored filter at ledblink_v1.sdc(70): qei_clk could not be matched with a port
Warning (332049): Ignored set_max_delay at ledblink_v1.sdc(70): Argument <to> is an empty collection
    Info (332050): set_max_delay -to [get_ports qei_clk] 8.0
Warning (332049): Ignored set_min_delay at ledblink_v1.sdc(71): Argument <to> is an empty collection
    Info (332050): set_min_delay -to [get_ports qei_clk] 0.0
Warning (332174): Ignored filter at ledblink_v1.sdc(72): qei_sample could not be matched with a port
Warning (332049): Ignored set_max_delay at ledblink_v1.sdc(72): Argument <to> is an empty collection
    Info (332050): set_max_delay -to [get_ports qei_sample] 8.0
Warning (332049): Ignored set_min_delay at ledblink_v1.sdc(73): Argument <to> is an empty collection
    Info (332050): set_min_delay -to [get_ports qei_sample] 0.0
Warning (332174): Ignored filter at ledblink_v1.sdc(78): sw* could not be matched with a port
Warning (332049): Ignored set_false_path at ledblink_v1.sdc(78): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports sw*]
Warning (332174): Ignored filter at ledblink_v1.sdc(81): led* could not be matched with a port
Warning (332049): Ignored set_false_path at ledblink_v1.sdc(81): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_ports led*]
Warning (332174): Ignored filter at ledblink_v1.sdc(82): header* could not be matched with a port
Warning (332049): Ignored set_false_path at ledblink_v1.sdc(82): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_ports header*]
Info (332104): Reading SDC File: 'teszt1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {inst|altpll_component|pll|clk[2]} {inst|altpll_component|pll|clk[2]}
Info (332104): Reading SDC File: 'qei_simple_bus128bit.sdc'
Warning (332174): Ignored filter at qei_simple_bus128bit.sdc(1): inst378 could not be matched with a port
Warning (332049): Ignored create_clock at qei_simple_bus128bit.sdc(1): Argument <targets> is an empty collection
    Info (332050): create_clock -period 200 [get_ports inst378]
Warning (332174): Ignored filter at qei_simple_bus128bit.sdc(2): clk_cnt could not be matched with a port
Warning (332049): Ignored create_clock at qei_simple_bus128bit.sdc(2): Argument <targets> is an empty collection
    Info (332050): create_clock -period 1000 [get_ports clk_cnt]
Warning (332174): Ignored filter at qei_simple_bus128bit.sdc(3): updown_cnt could not be matched with a port
Warning (332049): Ignored create_clock at qei_simple_bus128bit.sdc(3): Argument <targets> is an empty collection
    Info (332050): create_clock -period 1000 [get_ports updown_cnt]
Warning (332174): Ignored filter at qei_simple_bus128bit.sdc(5): inst377 could not be matched with a port
Warning (332049): Ignored set_multicycle_path at qei_simple_bus128bit.sdc(5): Argument <to> is an empty collection
    Info (332050): set_multicycle_path -from [get_ports {qei_A}] -to [get_ports {inst377}] -hold -start 0
Warning (332174): Ignored filter at qei_simple_bus128bit.sdc(6): qei_A could not be matched with a cell
Warning (332174): Ignored filter at qei_simple_bus128bit.sdc(6): inst377 could not be matched with a cell
Warning (332049): Ignored set_multicycle_path at qei_simple_bus128bit.sdc(6): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -from [get_cells {qei_A}] -to [get_cells {inst377}] -setup -start 2
Warning (332049): Ignored set_multicycle_path at qei_simple_bus128bit.sdc(6): Argument <to> is an empty collection
Warning (332174): Ignored filter at qei_simple_bus128bit.sdc(7): qei_B could not be matched with a cell
Warning (332174): Ignored filter at qei_simple_bus128bit.sdc(7): inst376 could not be matched with a cell
Warning (332049): Ignored set_multicycle_path at qei_simple_bus128bit.sdc(7): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -from [get_cells {qei_B}] -to [get_cells {inst376}] -hold -start 0
Warning (332049): Ignored set_multicycle_path at qei_simple_bus128bit.sdc(7): Argument <to> is an empty collection
Warning (332049): Ignored set_multicycle_path at qei_simple_bus128bit.sdc(8): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -from [get_cells {qei_B}] -to [get_cells {inst376}] -setup -start 2
Warning (332049): Ignored set_multicycle_path at qei_simple_bus128bit.sdc(8): Argument <to> is an empty collection
Warning (332174): Ignored filter at qei_simple_bus128bit.sdc(9): inst2 could not be matched with a cell
Warning (332049): Ignored set_multicycle_path at qei_simple_bus128bit.sdc(9): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -from [get_cells {inst2}] -to [get_cells {inst377}] -hold -start 0
Warning (332049): Ignored set_multicycle_path at qei_simple_bus128bit.sdc(9): Argument <to> is an empty collection
Warning (332049): Ignored set_multicycle_path at qei_simple_bus128bit.sdc(10): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -from [get_cells {inst2}] -to [get_cells {inst377}] -setup -start 2
Warning (332049): Ignored set_multicycle_path at qei_simple_bus128bit.sdc(10): Argument <to> is an empty collection
Warning (332049): Ignored set_multicycle_path at qei_simple_bus128bit.sdc(11): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -from [get_cells {inst2}] -to [get_cells {inst376}] -hold -start 0
Warning (332049): Ignored set_multicycle_path at qei_simple_bus128bit.sdc(11): Argument <to> is an empty collection
Warning (332049): Ignored set_multicycle_path at qei_simple_bus128bit.sdc(12): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -from [get_cells {inst2}] -to [get_cells {inst376}] -setup -start 2
Warning (332049): Ignored set_multicycle_path at qei_simple_bus128bit.sdc(12): Argument <to> is an empty collection
Warning (332174): Ignored filter at qei_simple_bus128bit.sdc(14): enable_reg|q could not be matched with a pin
Warning (332049): Ignored get_fanouts at qei_simple_bus128bit.sdc(14): Argument with value [get_pins {enable_reg|q}] contains zero elements
    Info (332050): get_fanouts [get_pins enable_reg|q] -through [get_pins -hierarchical *|ena]
Warning (332049): Ignored set_multicycle_path at qei_simple_bus128bit.sdc(14): Argument <to> is an empty collection
    Info (332050): set_multicycle_path 2 -to [get_fanouts [get_pins enable_reg|q] -through [get_pins -hierarchical *|ena]] -end -setup
Warning (332060): Node: qei_pwm_block:inst16|qei_simple_bus128bit:inst1|inst383 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: qei_pwm_block:inst15|qei_simple_bus128bit:inst1|inst383 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: qei_pwm_block:inst14|qei_simple_bus128bit:inst1|inst383 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: qei_pwm_block:inst17|qei_simple_bus128bit:inst1|inst383 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: qei_pwm_block:inst13|qei_simple_bus128bit:inst1|inst383 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: qei_pwm_block:inst12|qei_simple_bus128bit:inst1|inst383 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: qei_pwm_block:inst11|qei_simple_bus128bit:inst1|inst383 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: qei_pwm_block:inst22|qei_simple_bus128bit:inst1|inst383 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: qei_simple_bus128bit:inst1|inst383 was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: inst|altpll_component|pll|clk[2] with master clock period: 10.000 found on PLL node: inst|altpll_component|pll|clk[2] does not match the master clock period requirement: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.165
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.165       -54.514 sys_clk 
    Info (332119):    -1.977       -59.990 inst|altpll_component|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 inst|altpll_component|pll|clk[2] 
    Info (332119):     1.156         0.000 sys_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.567      -323.190 inst|altpll_component|pll|clk[2] 
    Info (332119):     3.758         0.000 sys_clk 
    Info (332119):    97.223         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: qei_pwm_block:inst16|qei_simple_bus128bit:inst1|inst383 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: lpm_counter0:inst4|lpm_counter:LPM_COUNTER_component|cntr_d4i:auto_generated|safe_q[4] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: qei_pwm_block:inst15|qei_simple_bus128bit:inst1|inst383 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: qei_pwm_block:inst14|qei_simple_bus128bit:inst1|inst383 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: qei_pwm_block:inst17|qei_simple_bus128bit:inst1|inst383 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: qei_pwm_block:inst13|qei_simple_bus128bit:inst1|inst383 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: qei_pwm_block:inst12|qei_simple_bus128bit:inst1|inst383 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: qei_pwm_block:inst11|qei_simple_bus128bit:inst1|inst383 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: qei_pwm_block:inst22|qei_simple_bus128bit:inst1|inst383 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: qei_simple_bus128bit:inst1|inst383 was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: inst|altpll_component|pll|clk[2] with master clock period: 10.000 found on PLL node: inst|altpll_component|pll|clk[2] does not match the master clock period requirement: 20.000
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.285
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.285       -40.850 sys_clk 
    Info (332119):     0.954         0.000 inst|altpll_component|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 inst|altpll_component|pll|clk[2] 
    Info (332119):     0.354         0.000 sys_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.373
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.373         0.000 inst|altpll_component|pll|clk[2] 
    Info (332119):     4.000         0.000 sys_clk 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 84 warnings
    Info: Peak virtual memory: 679 megabytes
    Info: Processing ended: Fri Jan 27 22:00:08 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


