#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Mon Jan 23 09:09:32 2023
# Process ID: 3520
# Current directory: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/impl/VGA_controller_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11056 C:\Users\sarah\OneDrive\Dokumente\FH\5. Sem\CHIP\Froeler_Project\hw\impl\VGA_controller_project\VGA_controller_project.xpr
# Log file: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/impl/VGA_controller_project/vivado.log
# Journal file: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/impl/VGA_controller_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/impl/VGA_controller_project/VGA_controller_project.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/impl/VGA_controller_project'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 897.008 ; gain = 203.180
update_compile_order -fileset sources_1
reset_run mc8051_rom_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/generate/artix7_xc7a35tcpg263_1/mc8051_ram/mc8051_ram/mc8051_ram.xci' is already up-to-date
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/VGA_ctrl_.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/VGA_ctrl_.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/VGA_ctrl_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/VGA_ctrl_rtl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/VGA_ctrl_rtl_cfg.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/VGA_ctrl_rtl_cfg.vhd:1]
WARNING: [filemgmt 56-114] VHDL Configuration Declaration has been processed, but configuration support before elaboration is limited. You should consider changing the hierarchy update mode to one of the manual compiler order modes to pass all files to synthesis and simulation. [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/VGA_ctrl_rtl_cfg.vhd:39]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/VGA_ctrl_top_.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/VGA_ctrl_top_.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/VGA_ctrl_top_struc.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/VGA_ctrl_top_struc.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/VGA_ctrl_top_struc_cfg.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/VGA_ctrl_top_struc_cfg.vhd:1]
WARNING: [filemgmt 56-114] VHDL Configuration Declaration has been processed, but configuration support before elaboration is limited. You should consider changing the hierarchy update mode to one of the manual compiler order modes to pass all files to synthesis and simulation. [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/VGA_ctrl_top_struc_cfg.vhd:39]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/addsub_core_.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/addsub_core_.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/addsub_core_struc.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/addsub_core_struc.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/addsub_core_struc_cfg.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/addsub_core_struc_cfg.vhd:1]
WARNING: [filemgmt 56-114] VHDL Configuration Declaration has been processed, but configuration support before elaboration is limited. You should consider changing the hierarchy update mode to one of the manual compiler order modes to pass all files to synthesis and simulation. [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/addsub_core_struc_cfg.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/addsub_cy_.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/addsub_cy_.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/addsub_cy_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/addsub_cy_rtl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/addsub_cy_rtl_cfg.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/addsub_cy_rtl_cfg.vhd:1]
WARNING: [filemgmt 56-114] VHDL Configuration Declaration has been processed, but configuration support before elaboration is limited. You should consider changing the hierarchy update mode to one of the manual compiler order modes to pass all files to synthesis and simulation. [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/addsub_cy_rtl_cfg.vhd:66]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/addsub_ovcy_.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/addsub_ovcy_.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/addsub_ovcy_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/addsub_ovcy_rtl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/addsub_ovcy_rtl_cfg.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/addsub_ovcy_rtl_cfg.vhd:1]
WARNING: [filemgmt 56-114] VHDL Configuration Declaration has been processed, but configuration support before elaboration is limited. You should consider changing the hierarchy update mode to one of the manual compiler order modes to pass all files to synthesis and simulation. [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/addsub_ovcy_rtl_cfg.vhd:66]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/alucore_.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/alucore_.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/alucore_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/alucore_rtl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/alucore_rtl_cfg.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/alucore_rtl_cfg.vhd:1]
WARNING: [filemgmt 56-114] VHDL Configuration Declaration has been processed, but configuration support before elaboration is limited. You should consider changing the hierarchy update mode to one of the manual compiler order modes to pass all files to synthesis and simulation. [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/alucore_rtl_cfg.vhd:65]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/alumux_.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/alumux_.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/alumux_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/alumux_rtl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/alumux_rtl_cfg.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/alumux_rtl_cfg.vhd:1]
WARNING: [filemgmt 56-114] VHDL Configuration Declaration has been processed, but configuration support before elaboration is limited. You should consider changing the hierarchy update mode to one of the manual compiler order modes to pass all files to synthesis and simulation. [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/alumux_rtl_cfg.vhd:65]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/comb_divider_.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/comb_divider_.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/comb_divider_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/comb_divider_rtl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/comb_divider_rtl_cfg.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/comb_divider_rtl_cfg.vhd:1]
WARNING: [filemgmt 56-114] VHDL Configuration Declaration has been processed, but configuration support before elaboration is limited. You should consider changing the hierarchy update mode to one of the manual compiler order modes to pass all files to synthesis and simulation. [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/comb_divider_rtl_cfg.vhd:66]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/comb_mltplr_.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/comb_mltplr_.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/comb_mltplr_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/comb_mltplr_rtl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/comb_mltplr_rtl_cfg.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/comb_mltplr_rtl_cfg.vhd:1]
WARNING: [filemgmt 56-114] VHDL Configuration Declaration has been processed, but configuration support before elaboration is limited. You should consider changing the hierarchy update mode to one of the manual compiler order modes to pass all files to synthesis and simulation. [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/comb_mltplr_rtl_cfg.vhd:66]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/control_fsm_.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/control_fsm_.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/control_fsm_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/control_fsm_rtl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/control_fsm_rtl_cfg.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/control_fsm_rtl_cfg.vhd:1]
WARNING: [filemgmt 56-114] VHDL Configuration Declaration has been processed, but configuration support before elaboration is limited. You should consider changing the hierarchy update mode to one of the manual compiler order modes to pass all files to synthesis and simulation. [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/control_fsm_rtl_cfg.vhd:66]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/control_mem_.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/control_mem_.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/control_mem_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/control_mem_rtl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/control_mem_rtl_cfg.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/control_mem_rtl_cfg.vhd:1]
WARNING: [filemgmt 56-114] VHDL Configuration Declaration has been processed, but configuration support before elaboration is limited. You should consider changing the hierarchy update mode to one of the manual compiler order modes to pass all files to synthesis and simulation. [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/control_mem_rtl_cfg.vhd:68]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/dcml_adjust_.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/dcml_adjust_.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/dcml_adjust_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/dcml_adjust_rtl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/dcml_adjust_rtl_cfg.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/dcml_adjust_rtl_cfg.vhd:1]
WARNING: [filemgmt 56-114] VHDL Configuration Declaration has been processed, but configuration support before elaboration is limited. You should consider changing the hierarchy update mode to one of the manual compiler order modes to pass all files to synthesis and simulation. [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/dcml_adjust_rtl_cfg.vhd:66]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/io_ctrl_.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/io_ctrl_.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/io_ctrl_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/io_ctrl_rtl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/io_ctrl_rtl_cfg.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/io_ctrl_rtl_cfg.vhd:1]
WARNING: [filemgmt 56-114] VHDL Configuration Declaration has been processed, but configuration support before elaboration is limited. You should consider changing the hierarchy update mode to one of the manual compiler order modes to pass all files to synthesis and simulation. [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/io_ctrl_rtl_cfg.vhd:39]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_alu_.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_alu_.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_alu_struc.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_alu_struc.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_alu_struc_cfg.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_alu_struc_cfg.vhd:1]
WARNING: [filemgmt 56-114] VHDL Configuration Declaration has been processed, but configuration support before elaboration is limited. You should consider changing the hierarchy update mode to one of the manual compiler order modes to pass all files to synthesis and simulation. [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_alu_struc_cfg.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_control_.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_control_.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_control_struc.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_control_struc.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_control_struc_cfg.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_control_struc_cfg.vhd:1]
WARNING: [filemgmt 56-114] VHDL Configuration Declaration has been processed, but configuration support before elaboration is limited. You should consider changing the hierarchy update mode to one of the manual compiler order modes to pass all files to synthesis and simulation. [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_control_struc_cfg.vhd:66]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_core_.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_core_.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_core_struc.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_core_struc.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_core_struc_cfg.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_core_struc_cfg.vhd:1]
WARNING: [filemgmt 56-114] VHDL Configuration Declaration has been processed, but configuration support before elaboration is limited. You should consider changing the hierarchy update mode to one of the manual compiler order modes to pass all files to synthesis and simulation. [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_core_struc_cfg.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_p.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_p.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_siu_.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_siu_.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_siu_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_siu_rtl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_siu_rtl_cfg.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_siu_rtl_cfg.vhd:1]
WARNING: [filemgmt 56-114] VHDL Configuration Declaration has been processed, but configuration support before elaboration is limited. You should consider changing the hierarchy update mode to one of the manual compiler order modes to pass all files to synthesis and simulation. [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_siu_rtl_cfg.vhd:65]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_tmrctr_.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_tmrctr_.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_tmrctr_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_tmrctr_rtl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_tmrctr_rtl_cfg.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_tmrctr_rtl_cfg.vhd:1]
WARNING: [filemgmt 56-114] VHDL Configuration Declaration has been processed, but configuration support before elaboration is limited. You should consider changing the hierarchy update mode to one of the manual compiler order modes to pass all files to synthesis and simulation. [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_tmrctr_rtl_cfg.vhd:65]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_top_.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_top_.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_top_struc.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_top_struc.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_top_struc_cfg.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_top_struc_cfg.vhd:1]
WARNING: [filemgmt 56-114] VHDL Configuration Declaration has been processed, but configuration support before elaboration is limited. You should consider changing the hierarchy update mode to one of the manual compiler order modes to pass all files to synthesis and simulation. [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mc8051/mc8051_top_struc_cfg.vhd:66]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mem_ctrl_1_.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mem_ctrl_1_.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mem_ctrl_1_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mem_ctrl_1_rtl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mem_ctrl_1_rtl_cfg.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mem_ctrl_1_rtl_cfg.vhd:1]
WARNING: [filemgmt 56-114] VHDL Configuration Declaration has been processed, but configuration support before elaboration is limited. You should consider changing the hierarchy update mode to one of the manual compiler order modes to pass all files to synthesis and simulation. [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mem_ctrl_1_rtl_cfg.vhd:39]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mem_ctrl_2_.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mem_ctrl_2_.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mem_ctrl_2_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mem_ctrl_2_rtl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mem_ctrl_2_rtl_cfg.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mem_ctrl_2_rtl_cfg.vhd:1]
WARNING: [filemgmt 56-114] VHDL Configuration Declaration has been processed, but configuration support before elaboration is limited. You should consider changing the hierarchy update mode to one of the manual compiler order modes to pass all files to synthesis and simulation. [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/mem_ctrl_2_rtl_cfg.vhd:39]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/pattern_gen_1_.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/pattern_gen_1_.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/pattern_gen_1_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/pattern_gen_1_rtl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/pattern_gen_1_rtl_cfg.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/pattern_gen_1_rtl_cfg.vhd:1]
WARNING: [filemgmt 56-114] VHDL Configuration Declaration has been processed, but configuration support before elaboration is limited. You should consider changing the hierarchy update mode to one of the manual compiler order modes to pass all files to synthesis and simulation. [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/pattern_gen_1_rtl_cfg.vhd:39]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/pattern_gen_2_.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/pattern_gen_2_.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/pattern_gen_2_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/pattern_gen_2_rtl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/pattern_gen_2_rtl_cfg.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/pattern_gen_2_rtl_cfg.vhd:1]
WARNING: [filemgmt 56-114] VHDL Configuration Declaration has been processed, but configuration support before elaboration is limited. You should consider changing the hierarchy update mode to one of the manual compiler order modes to pass all files to synthesis and simulation. [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/pattern_gen_2_rtl_cfg.vhd:39]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/prescaler_.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/prescaler_.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/prescaler_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/prescaler_rtl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/prescaler_rtl_cfg.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/prescaler_rtl_cfg.vhd:1]
WARNING: [filemgmt 56-114] VHDL Configuration Declaration has been processed, but configuration support before elaboration is limited. You should consider changing the hierarchy update mode to one of the manual compiler order modes to pass all files to synthesis and simulation. [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/prescaler_rtl_cfg.vhd:39]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/source_multiplexer_.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/source_multiplexer_.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/source_multiplexer_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/source_multiplexer_rtl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/source_multiplexer_rtl_cfg.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/source_multiplexer_rtl_cfg.vhd:1]
WARNING: [filemgmt 56-114] VHDL Configuration Declaration has been processed, but configuration support before elaboration is limited. You should consider changing the hierarchy update mode to one of the manual compiler order modes to pass all files to synthesis and simulation. [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/vhdl/source_multiplexer_rtl_cfg.vhd:39]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mc8051_rom'...
[Mon Jan 23 09:11:41 2023] Launched mc8051_rom_synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/impl/VGA_controller_project/VGA_controller_project.runs/mc8051_rom_synth_1/runme.log
[Mon Jan 23 09:11:41 2023] Launched synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/impl/VGA_controller_project/VGA_controller_project.runs/synth_1/runme.log
reset_run synth_1 -noclean_dir 
reset_run mc8051_rom_synth_1 -noclean_dir 
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.1
  **** Build date : Apr  8 2016-16:12:32
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736568A
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/generate/artix7_xc7a35tcpg263_1/mc8051_ram/mc8051_ram/mc8051_ram.xci' is already up-to-date
[Mon Jan 23 09:12:21 2023] Launched mc8051_rom_synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/impl/VGA_controller_project/VGA_controller_project.runs/mc8051_rom_synth_1/runme.log
[Mon Jan 23 09:12:21 2023] Launched synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/impl/VGA_controller_project/VGA_controller_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/generate/artix7_xc7a35tcpg263_1/mc8051_ram/mc8051_ram/mc8051_ram.xci' is already up-to-date
[Mon Jan 23 09:17:13 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/hw/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
