#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Fri May 27 10:25:24 2016
# Process ID: 7116
# Current directory: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3060 C:\Users\Maxim\Documents\GitHub\Digitale-snake\VGA-driver\VGA-driver.xpr
# Log file: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/vivado.log
# Journal file: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 741.340 ; gain = 86.066
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri May 27 12:08:37 2016] Launched synth_1...
Run output will be captured here: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/synth_1/runme.log
[Fri May 27 12:08:37 2016] Launched impl_1...
Run output will be captured here: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/slang.vhd" into library xil_defaultlib [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/slang.vhd:1]
[Fri May 27 12:10:56 2016] Launched synth_1...
Run output will be captured here: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/slang.vhd" into library xil_defaultlib [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/slang.vhd:1]
[Fri May 27 12:15:24 2016] Launched synth_1...
Run output will be captured here: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/slang.vhd" into library xil_defaultlib [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/slang.vhd:1]
[Fri May 27 12:22:47 2016] Launched synth_1...
Run output will be captured here: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/slang.vhd" into library xil_defaultlib [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/slang.vhd:1]
[Fri May 27 12:24:50 2016] Launched synth_1...
Run output will be captured here: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/slang.vhd" into library xil_defaultlib [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/slang.vhd:1]
[Fri May 27 12:32:53 2016] Launched synth_1...
Run output will be captured here: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/slang.vhd" into library xil_defaultlib [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/slang.vhd:1]
[Fri May 27 12:56:25 2016] Launched synth_1...
Run output will be captured here: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/slang.vhd" into library xil_defaultlib [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/slang.vhd:1]
[Fri May 27 14:23:18 2016] Launched synth_1...
Run output will be captured here: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/slang.vhd" into library xil_defaultlib [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/slang.vhd:1]
[Fri May 27 14:29:05 2016] Launched synth_1...
Run output will be captured here: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/slang.vhd" into library xil_defaultlib [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/slang.vhd:1]
[Fri May 27 14:30:19 2016] Launched synth_1...
Run output will be captured here: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/slang.vhd" into library xil_defaultlib [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/slang.vhd:1]
[Fri May 27 14:31:32 2016] Launched synth_1...
Run output will be captured here: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/slang.vhd" into library xil_defaultlib [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/slang.vhd:1]
[Fri May 27 14:32:11 2016] Launched synth_1...
Run output will be captured here: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri May 27 14:43:47 2016] Launched impl_1...
Run output will be captured here: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri May 27 14:46:41 2016] Launched impl_1...
Run output will be captured here: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.1
  **** Build date : Apr  8 2016-16:12:32
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183624675A
set_property PROGRAM.FILE {C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/slang.vhd" into library xil_defaultlib [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/slang.vhd:1]
[Fri May 27 15:07:16 2016] Launched synth_1...
Run output will be captured here: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/slang.vhd" into library xil_defaultlib [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/imports/new/slang.vhd:1]
[Fri May 27 15:13:04 2016] Launched synth_1...
Run output will be captured here: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri May 27 15:23:36 2016] Launched impl_1...
Run output will be captured here: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri May 27 15:26:44 2016] Launched impl_1...
Run output will be captured here: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.1
  **** Build date : Apr  8 2016-16:12:32
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183624675A
set_property PROGRAM.FILE {C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri May 27 15:50:09 2016] Launched synth_1...
Run output will be captured here: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/synth_1/runme.log
[Fri May 27 15:50:09 2016] Launched impl_1...
Run output will be captured here: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'main' is not ideal for floorplanning, since the cellview 'slang' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/.Xil/Vivado-7116-DESKTOP-T3A19VS/dcp/main.xdc]
Finished Parsing XDC File [C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/.Xil/Vivado-7116-DESKTOP-T3A19VS/dcp/main.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1151.605 ; gain = 15.113
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1151.605 ; gain = 15.113
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1243.203 ; gain = 342.875
close_design
close_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1651.598 ; gain = 333.797
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri May 27 16:22:32 2016] Launched synth_1...
Run output will be captured here: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/synth_1/runme.log
[Fri May 27 16:22:32 2016] Launched impl_1...
Run output will be captured here: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183624675A
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 27 16:40:02 2016...
