{
 "Device" : "GW5AST-138B",
 "Files" : [
  {
   "Path" : "E:/WORK/usb30_device_controller/prj/src/serdes/customized_phy/customized_phy.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/WORK/usb30_device_controller/prj/src/serdes/serdes.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/WORK/usb30_device_controller/prj/src/static_macro_define.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/WORK/usb30_device_controller/prj/src/top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/WORK/usb30_device_controller/prj/src/upar_arbiter.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/WORK/usb30_device_controller/prj/src/upar_arbiter_wrap.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/WORK/usb30_device_controller/prj/src/usb30_device_controller/usb30_device_controller_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/WORK/usb30_device_controller/prj/src/usb30_device_controller/usb3_const.vh",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/WORK/usb30_device_controller/prj/src/usb30_device_controller/usb3_crc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/WORK/usb30_device_controller/prj/src/usb30_device_controller/usb3_descramble.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/WORK/usb30_device_controller/prj/src/usb30_device_controller/usb3_descrip_rom.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/WORK/usb30_device_controller/prj/src/usb30_device_controller/usb3_ep.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/WORK/usb30_device_controller/prj/src/usb30_device_controller/usb3_ep0.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/WORK/usb30_device_controller/prj/src/usb30_device_controller/usb3_ep0in_ram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/WORK/usb30_device_controller/prj/src/usb30_device_controller/usb3_lfsr.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/WORK/usb30_device_controller/prj/src/usb30_device_controller/usb3_link.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/WORK/usb30_device_controller/prj/src/usb30_device_controller/usb3_ltssm_device.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/WORK/usb30_device_controller/prj/src/usb30_device_controller/usb3_macro_define.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/WORK/usb30_device_controller/prj/src/usb30_device_controller/usb3_pipe.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/WORK/usb30_device_controller/prj/src/usb30_device_controller/usb3_protocol.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/WORK/usb30_device_controller/prj/src/usb30_device_controller/usb3_scramble.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/WORK/usb30_device_controller/prj/src/usb30_device_controller/usb3_TxLcmd.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/WORK/usb30_device_controller/prj/src/usb30_user_layer/ControlTransfer.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/WORK/usb30_device_controller/prj/src/usb30_user_layer/DataTransfer.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/WORK/usb30_device_controller/prj/src/usb30_user_layer/usb_descrip.vh",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/WORK/usb30_device_controller/prj/src/usb30_user_layer/UserEndpt_define.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/WORK/usb30_device_controller/prj/src/usb30_user_layer/UserLayer_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/WORK/usb30_device_controller/prj/src/usb3_0_phy.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/WORK/usb30_device_controller/prj/src/usb3_0_phy_name.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/WORK/usb30_device_controller/prj/src/usb3_0_phy_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/WORK/usb30_device_controller/prj/src/usb3_0_phy_top_define.vh",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "E:/WORK/usb30_device_controller/prj/src/usb30_device_controller/impl/temp/rtl_parser.result",
 "Top" : "top",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}