// Seed: 3691885086
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  tri id_7 = id_3;
  assign id_7 = 1;
  assign id_7 = 1;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    output wor   id_2
);
  logic id_4, id_5, id_6 = id_1;
  always @(1 or 1'h0) begin
    id_5 <= 1;
    fork
      #1;
      begin
        id_4 <= id_1 & 1;
        id_0 <= 1 == id_1;
        fork
          #1;
          id_7(id_6);
        join
      end
    join
  end
  integer id_8;
  reg
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37;
  wire id_38 = 1;
  module_0(
      id_8, id_8, id_38, id_38, id_38, id_38
  );
  wire id_39, id_40;
  wire id_41;
  always @(posedge id_32 or posedge id_21) begin
    id_37 = #id_42 id_1;
    id_36 <= 1'h0;
  end
endmodule
