read -sv run_verilog_mid/adder_32b_9_69_0e1228d9031040f53a73a810585ce750.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_69_0e1228d9031040f53a73a810585ce750_yosys.v
