// Seed: 2378314413
module module_0 (
    input  wor  id_0,
    output wire id_1,
    output wor  id_2,
    output tri0 id_3
);
  parameter id_5 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1
    , id_6,
    output tri1 id_2,
    input tri1 id_3,
    input supply1 id_4
);
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  assign module_3.id_0 = 0;
  input wire id_2;
  inout wire id_1;
  logic id_4;
  ;
  logic id_5 = id_2;
  wire  id_6;
  wire  id_7;
endmodule
module module_3 (
    input uwire id_0,
    input uwire id_1
);
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  assign id_3 = id_0;
  logic id_4;
endmodule
