{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1489801514127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489801514127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 17 21:45:14 2017 " "Processing started: Fri Mar 17 21:45:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489801514127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801514127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off epRISC_Auxiliary -c epRISC_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off epRISC_Auxiliary -c epRISC_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801514127 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1489801514295 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1489801514295 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controller_v1r0.v(31) " "Verilog HDL warning at controller_v1r0.v(31): extended using \"x\" or \"z\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489801520949 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controller_v1r0.v(57) " "Verilog HDL information at controller_v1r0.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1489801520949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 epRISC_controlRAM " "Found entity 1: epRISC_controlRAM" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489801520950 ""} { "Info" "ISGN_ENTITY_NAME" "2 EmulatedIOPLL " "Found entity 2: EmulatedIOPLL" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489801520950 ""} { "Info" "ISGN_ENTITY_NAME" "3 epRISC_iocontroller " "Found entity 3: epRISC_iocontroller" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489801520950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801520950 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "gpio_v1r0.v(25) " "Verilog HDL warning at gpio_v1r0.v(25): extended using \"x\" or \"z\"" {  } { { "../gpio_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/gpio_v1r0.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489801520951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jclemme/Projects/eprisc-open-computer/firmware/io/gpio_v1r0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jclemme/Projects/eprisc-open-computer/firmware/io/gpio_v1r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 epRISC_GPIO " "Found entity 1: epRISC_GPIO" {  } { { "../gpio_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/gpio_v1r0.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489801520951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801520951 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ps2_v1r0.v(38) " "Verilog HDL warning at ps2_v1r0.v(38): extended using \"x\" or \"z\"" {  } { { "../ps2_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/ps2_v1r0.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489801520951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jclemme/Projects/eprisc-open-computer/firmware/io/ps2_v1r0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jclemme/Projects/eprisc-open-computer/firmware/io/ps2_v1r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_epRISC " "Found entity 1: PS2_epRISC" {  } { { "../ps2_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/ps2_v1r0.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489801520951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801520951 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "sIdle ../ps2_v1r0.v 24 spi_v1r0.v(10) " "Verilog HDL macro warning at spi_v1r0.v(10): overriding existing definition for macro \"sIdle\", which was defined in \"../ps2_v1r0.v\", line 24" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/spi_v1r0.v" 10 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1489801520952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "spi_v1r0.v(30) " "Verilog HDL warning at spi_v1r0.v(30): extended using \"x\" or \"z\"" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/spi_v1r0.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489801520952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jclemme/Projects/eprisc-open-computer/firmware/io/spi_v1r0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jclemme/Projects/eprisc-open-computer/firmware/io/spi_v1r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_epRISC " "Found entity 1: SPI_epRISC" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/spi_v1r0.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489801520952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801520952 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "sIdle ../ps2_v1r0.v 24 uart_v1r0.v(36) " "Verilog HDL macro warning at uart_v1r0.v(36): overriding existing definition for macro \"sIdle\", which was defined in \"../ps2_v1r0.v\", line 24" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 36 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1489801520952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_v1r0.v(53) " "Verilog HDL warning at uart_v1r0.v(53): extended using \"x\" or \"z\"" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489801520953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 epRISC_UART " "Found entity 1: epRISC_UART" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489801520953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801520953 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "video_v1r0.v(19) " "Verilog HDL warning at video_v1r0.v(19): extended using \"x\" or \"z\"" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/video_v1r0.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489801520953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jclemme/Projects/eprisc-open-computer/firmware/io/video_v1r0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jclemme/Projects/eprisc-open-computer/firmware/io/video_v1r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CharacterDisplay_epRISC " "Found entity 1: CharacterDisplay_epRISC" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/video_v1r0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489801520953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801520953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OnChipPLL.v 1 1 " "Found 1 design units, including 1 entities, in source file OnChipPLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipPLL " "Found entity 1: OnChipPLL" {  } { { "OnChipPLL.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/OnChipPLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489801520954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801520954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oBvusInterrupt controller_v1r0.v(149) " "Verilog HDL Implicit Net warning at controller_v1r0.v(149): created implicit net for \"oBvusInterrupt\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489801520954 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "epRISC_iocontroller " "Elaborating entity \"epRISC_iocontroller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1489801520999 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rPipePrevState controller_v1r0.v(123) " "Verilog HDL or VHDL warning at controller_v1r0.v(123): object \"rPipePrevState\" assigned a value but never read" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1489801521000 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oExtBusMOSI controller_v1r0.v(98) " "Output port \"oExtBusMOSI\" at controller_v1r0.v(98) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489801521000 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oExtBusSS controller_v1r0.v(97) " "Output port \"oExtBusSS\" at controller_v1r0.v(97) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489801521000 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSPISelect controller_v1r0.v(102) " "Output port \"oSPISelect\" at controller_v1r0.v(102) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489801521000 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGAColor controller_v1r0.v(105) " "Output port \"oVGAColor\" at controller_v1r0.v(105) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489801521000 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSerialDTR controller_v1r0.v(87) " "Output port \"oSerialDTR\" at controller_v1r0.v(87) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489801521000 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSerialRTS controller_v1r0.v(87) " "Output port \"oSerialRTS\" at controller_v1r0.v(87) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489801521000 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSerialTX controller_v1r0.v(87) " "Output port \"oSerialTX\" at controller_v1r0.v(87) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489801521000 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oExtBusClock controller_v1r0.v(96) " "Output port \"oExtBusClock\" at controller_v1r0.v(96) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489801521000 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSPIMOSI controller_v1r0.v(101) " "Output port \"oSPIMOSI\" at controller_v1r0.v(101) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489801521000 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSPIClock controller_v1r0.v(101) " "Output port \"oSPIClock\" at controller_v1r0.v(101) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489801521000 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGAHorizontal controller_v1r0.v(104) " "Output port \"oVGAHorizontal\" at controller_v1r0.v(104) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489801521000 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGAVertical controller_v1r0.v(104) " "Output port \"oVGAVertical\" at controller_v1r0.v(104) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489801521000 "|epRISC_iocontroller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipPLL OnChipPLL:clock " "Elaborating entity \"OnChipPLL\" for hierarchy \"OnChipPLL:clock\"" {  } { { "../controller_v1r0.v" "clock" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489801521005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll OnChipPLL:clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"OnChipPLL:clock\|altpll:altpll_component\"" {  } { { "OnChipPLL.v" "altpll_component" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/OnChipPLL.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489801521034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OnChipPLL:clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"OnChipPLL:clock\|altpll:altpll_component\"" {  } { { "OnChipPLL.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/OnChipPLL.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489801521035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OnChipPLL:clock\|altpll:altpll_component " "Instantiated megafunction \"OnChipPLL:clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10000 " "Parameter \"clk0_divide_by\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=OnChipPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=OnChipPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521035 ""}  } { { "OnChipPLL.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/OnChipPLL.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489801521035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/OnChipPLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/OnChipPLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipPLL_altpll " "Found entity 1: OnChipPLL_altpll" {  } { { "db/OnChipPLL_altpll.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/db/OnChipPLL_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489801521064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801521064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipPLL_altpll OnChipPLL:clock\|altpll:altpll_component\|OnChipPLL_altpll:auto_generated " "Elaborating entity \"OnChipPLL_altpll\" for hierarchy \"OnChipPLL:clock\|altpll:altpll_component\|OnChipPLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/jclemme/.local/share/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489801521064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epRISC_GPIO epRISC_GPIO:gpio " "Elaborating entity \"epRISC_GPIO\" for hierarchy \"epRISC_GPIO:gpio\"" {  } { { "../controller_v1r0.v" "gpio" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489801521065 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 gpio_v1r0.v(48) " "Verilog HDL assignment warning at gpio_v1r0.v(48): truncated value with size 32 to match size of target (1)" {  } { { "../gpio_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/gpio_v1r0.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489801521066 "|epRISC_iocontroller|epRISC_GPIO:gpio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epRISC_UART epRISC_UART:uart " "Elaborating entity \"epRISC_UART\" for hierarchy \"epRISC_UART:uart\"" {  } { { "../controller_v1r0.v" "uart" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489801521066 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_v1r0.v(52) " "Verilog HDL assignment warning at uart_v1r0.v(52): truncated value with size 32 to match size of target (1)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489801521067 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_v1r0.v(109) " "Verilog HDL assignment warning at uart_v1r0.v(109): truncated value with size 32 to match size of target (6)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489801521067 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 uart_v1r0.v(127) " "Verilog HDL assignment warning at uart_v1r0.v(127): truncated value with size 8 to match size of target (6)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489801521068 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_v1r0.v(129) " "Verilog HDL assignment warning at uart_v1r0.v(129): truncated value with size 32 to match size of target (6)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489801521068 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 uart_v1r0.v(131) " "Verilog HDL assignment warning at uart_v1r0.v(131): truncated value with size 8 to match size of target (6)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489801521068 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 uart_v1r0.v(135) " "Verilog HDL assignment warning at uart_v1r0.v(135): truncated value with size 8 to match size of target (6)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489801521068 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_v1r0.v(146) " "Verilog HDL assignment warning at uart_v1r0.v(146): truncated value with size 32 to match size of target (4)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489801521068 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_v1r0.v(155) " "Verilog HDL assignment warning at uart_v1r0.v(155): truncated value with size 32 to match size of target (4)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489801521068 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_v1r0.v(158) " "Verilog HDL assignment warning at uart_v1r0.v(158): truncated value with size 32 to match size of target (4)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489801521068 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "uart_v1r0.v(145) " "Verilog HDL Case Statement warning at uart_v1r0.v(145): incomplete case statement has no default case item" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 145 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1489801521068 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rSendNextState uart_v1r0.v(145) " "Verilog HDL Always Construct warning at uart_v1r0.v(145): inferring latch(es) for variable \"rSendNextState\", which holds its previous value in one or more paths through the always construct" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 145 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1489801521068 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_v1r0.v(165) " "Verilog HDL assignment warning at uart_v1r0.v(165): truncated value with size 32 to match size of target (4)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489801521068 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_v1r0.v(174) " "Verilog HDL assignment warning at uart_v1r0.v(174): truncated value with size 32 to match size of target (4)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489801521068 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_v1r0.v(177) " "Verilog HDL assignment warning at uart_v1r0.v(177): truncated value with size 32 to match size of target (4)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1489801521068 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "uart_v1r0.v(164) " "Verilog HDL Case Statement warning at uart_v1r0.v(164): incomplete case statement has no default case item" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 164 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1489801521068 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRecvNextState uart_v1r0.v(164) " "Verilog HDL Always Construct warning at uart_v1r0.v(164): inferring latch(es) for variable \"rRecvNextState\", which holds its previous value in one or more paths through the always construct" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1489801521068 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRecvNextState\[0\] uart_v1r0.v(164) " "Inferred latch for \"rRecvNextState\[0\]\" at uart_v1r0.v(164)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801521068 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRecvNextState\[1\] uart_v1r0.v(164) " "Inferred latch for \"rRecvNextState\[1\]\" at uart_v1r0.v(164)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801521068 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRecvNextState\[2\] uart_v1r0.v(164) " "Inferred latch for \"rRecvNextState\[2\]\" at uart_v1r0.v(164)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801521068 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRecvNextState\[3\] uart_v1r0.v(164) " "Inferred latch for \"rRecvNextState\[3\]\" at uart_v1r0.v(164)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801521068 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rSendNextState\[0\] uart_v1r0.v(145) " "Inferred latch for \"rSendNextState\[0\]\" at uart_v1r0.v(145)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801521068 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rSendNextState\[1\] uart_v1r0.v(145) " "Inferred latch for \"rSendNextState\[1\]\" at uart_v1r0.v(145)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801521068 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rSendNextState\[2\] uart_v1r0.v(145) " "Inferred latch for \"rSendNextState\[2\]\" at uart_v1r0.v(145)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801521068 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rSendNextState\[3\] uart_v1r0.v(145) " "Inferred latch for \"rSendNextState\[3\]\" at uart_v1r0.v(145)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801521068 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epRISC_controlRAM epRISC_controlRAM:mem " "Elaborating entity \"epRISC_controlRAM\" for hierarchy \"epRISC_controlRAM:mem\"" {  } { { "../controller_v1r0.v" "mem" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489801521068 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[15\]\" " "Converted tri-state node \"wInternalMISO\[15\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489801521163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[14\]\" " "Converted tri-state node \"wInternalMISO\[14\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489801521163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[13\]\" " "Converted tri-state node \"wInternalMISO\[13\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489801521163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[12\]\" " "Converted tri-state node \"wInternalMISO\[12\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489801521163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[11\]\" " "Converted tri-state node \"wInternalMISO\[11\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489801521163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[10\]\" " "Converted tri-state node \"wInternalMISO\[10\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489801521163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[9\]\" " "Converted tri-state node \"wInternalMISO\[9\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489801521163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[8\]\" " "Converted tri-state node \"wInternalMISO\[8\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489801521163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[7\]\" " "Converted tri-state node \"wInternalMISO\[7\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489801521163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[6\]\" " "Converted tri-state node \"wInternalMISO\[6\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489801521163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[5\]\" " "Converted tri-state node \"wInternalMISO\[5\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489801521163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[4\]\" " "Converted tri-state node \"wInternalMISO\[4\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489801521163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[3\]\" " "Converted tri-state node \"wInternalMISO\[3\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489801521163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[2\]\" " "Converted tri-state node \"wInternalMISO\[2\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489801521163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[1\]\" " "Converted tri-state node \"wInternalMISO\[1\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489801521163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[0\]\" " "Converted tri-state node \"wInternalMISO\[0\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 81 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1489801521163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[16\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[16\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489801521163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[17\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[17\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489801521163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[18\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[18\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489801521163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[19\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[19\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489801521163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[20\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[20\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489801521163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[21\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[21\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489801521163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[22\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[22\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489801521163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[23\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[23\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489801521163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[24\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[24\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489801521163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[25\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[25\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489801521163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[26\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[26\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489801521163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[27\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[27\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489801521163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[28\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[28\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489801521163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[29\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[29\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489801521163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[30\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[30\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489801521163 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "epRISC_controlRAM:mem\|oData\[31\] " "Converted tri-state buffer \"epRISC_controlRAM:mem\|oData\[31\]\" feeding internal logic into a wire" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1489801521163 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1489801521163 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "epRISC_controlRAM:mem\|rContents_rtl_0 " "Inferred dual-clock RAM node \"epRISC_controlRAM:mem\|rContents_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1489801521207 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "epRISC_controlRAM:mem\|rContents_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"epRISC_controlRAM:mem\|rContents_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489801521280 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489801521280 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489801521280 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489801521280 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489801521280 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489801521280 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489801521280 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489801521280 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489801521280 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489801521280 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489801521280 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489801521280 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489801521280 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1489801521280 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1489801521280 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1489801521280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "epRISC_controlRAM:mem\|altsyncram:rContents_rtl_0 " "Elaborated megafunction instantiation \"epRISC_controlRAM:mem\|altsyncram:rContents_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489801521299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "epRISC_controlRAM:mem\|altsyncram:rContents_rtl_0 " "Instantiated megafunction \"epRISC_controlRAM:mem\|altsyncram:rContents_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489801521299 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489801521299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ec1 " "Found entity 1: altsyncram_0ec1" {  } { { "db/altsyncram_0ec1.tdf" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/db/altsyncram_0ec1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489801521328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801521328 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1489801521416 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bBoardDebug0 " "bidirectional pin \"bBoardDebug0\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1489801521423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bBoardDebug1 " "bidirectional pin \"bBoardDebug1\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1489801521423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bBoardDebug2 " "bidirectional pin \"bBoardDebug2\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1489801521423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bBoardDebug3 " "bidirectional pin \"bBoardDebug3\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1489801521423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bBoardDebug4 " "bidirectional pin \"bBoardDebug4\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1489801521423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bBoardDebug5 " "bidirectional pin \"bBoardDebug5\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1489801521423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPS2Data " "bidirectional pin \"bPS2Data\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1489801521423 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPS2Clock " "bidirectional pin \"bPS2Clock\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1489801521423 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1489801521423 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "epRISC_UART:uart\|rSendNextState\[0\] " "Latch epRISC_UART:uart\|rSendNextState\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA epRISC_UART:uart\|rSendState\[2\] " "Ports D and ENA on the latch are fed by the same signal epRISC_UART:uart\|rSendState\[2\]" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1489801521424 ""}  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1489801521424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "epRISC_UART:uart\|rSendNextState\[1\] " "Latch epRISC_UART:uart\|rSendNextState\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA epRISC_UART:uart\|rSendState\[2\] " "Ports D and ENA on the latch are fed by the same signal epRISC_UART:uart\|rSendState\[2\]" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1489801521424 ""}  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1489801521424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "epRISC_UART:uart\|rSendNextState\[2\] " "Latch epRISC_UART:uart\|rSendNextState\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA epRISC_UART:uart\|rSendState\[1\] " "Ports D and ENA on the latch are fed by the same signal epRISC_UART:uart\|rSendState\[1\]" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1489801521424 ""}  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1489801521424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "epRISC_UART:uart\|rSendNextState\[3\] " "Latch epRISC_UART:uart\|rSendNextState\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA epRISC_UART:uart\|rSendState\[0\] " "Ports D and ENA on the latch are fed by the same signal epRISC_UART:uart\|rSendState\[0\]" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1489801521424 ""}  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1489801521424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "epRISC_UART:uart\|rRecvNextState\[0\] " "Latch epRISC_UART:uart\|rRecvNextState\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA epRISC_UART:uart\|rRecvState\[1\] " "Ports D and ENA on the latch are fed by the same signal epRISC_UART:uart\|rRecvState\[1\]" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1489801521424 ""}  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1489801521424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "epRISC_UART:uart\|rRecvNextState\[1\] " "Latch epRISC_UART:uart\|rRecvNextState\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA epRISC_UART:uart\|rRecvState\[1\] " "Ports D and ENA on the latch are fed by the same signal epRISC_UART:uart\|rRecvState\[1\]" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1489801521424 ""}  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1489801521424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "epRISC_UART:uart\|rRecvNextState\[2\] " "Latch epRISC_UART:uart\|rRecvNextState\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA epRISC_UART:uart\|rRecvState\[2\] " "Ports D and ENA on the latch are fed by the same signal epRISC_UART:uart\|rRecvState\[2\]" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1489801521424 ""}  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1489801521424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "epRISC_UART:uart\|rRecvNextState\[3\] " "Latch epRISC_UART:uart\|rRecvNextState\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA epRISC_UART:uart\|rRecvState\[0\] " "Ports D and ENA on the latch are fed by the same signal epRISC_UART:uart\|rRecvState\[0\]" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1489801521424 ""}  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1489801521424 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oSerialDTR GND " "Pin \"oSerialDTR\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801521537 "|epRISC_iocontroller|oSerialDTR"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSerialRTS GND " "Pin \"oSerialRTS\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801521537 "|epRISC_iocontroller|oSerialRTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSerialTX GND " "Pin \"oSerialTX\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801521537 "|epRISC_iocontroller|oSerialTX"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusMOSI\[0\] GND " "Pin \"oExtBusMOSI\[0\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801521537 "|epRISC_iocontroller|oExtBusMOSI[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusMOSI\[1\] GND " "Pin \"oExtBusMOSI\[1\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801521537 "|epRISC_iocontroller|oExtBusMOSI[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusMOSI\[2\] GND " "Pin \"oExtBusMOSI\[2\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801521537 "|epRISC_iocontroller|oExtBusMOSI[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusMOSI\[3\] GND " "Pin \"oExtBusMOSI\[3\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801521537 "|epRISC_iocontroller|oExtBusMOSI[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusSS\[0\] GND " "Pin \"oExtBusSS\[0\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801521537 "|epRISC_iocontroller|oExtBusSS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusSS\[1\] GND " "Pin \"oExtBusSS\[1\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801521537 "|epRISC_iocontroller|oExtBusSS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusClock GND " "Pin \"oExtBusClock\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801521537 "|epRISC_iocontroller|oExtBusClock"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSPIMOSI GND " "Pin \"oSPIMOSI\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801521537 "|epRISC_iocontroller|oSPIMOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSPISelect\[0\] GND " "Pin \"oSPISelect\[0\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801521537 "|epRISC_iocontroller|oSPISelect[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSPISelect\[1\] GND " "Pin \"oSPISelect\[1\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801521537 "|epRISC_iocontroller|oSPISelect[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSPISelect\[2\] GND " "Pin \"oSPISelect\[2\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801521537 "|epRISC_iocontroller|oSPISelect[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSPISelect\[3\] GND " "Pin \"oSPISelect\[3\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801521537 "|epRISC_iocontroller|oSPISelect[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSPIClock GND " "Pin \"oSPIClock\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801521537 "|epRISC_iocontroller|oSPIClock"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGAColor\[0\] GND " "Pin \"oVGAColor\[0\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801521537 "|epRISC_iocontroller|oVGAColor[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGAColor\[1\] GND " "Pin \"oVGAColor\[1\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801521537 "|epRISC_iocontroller|oVGAColor[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGAColor\[2\] GND " "Pin \"oVGAColor\[2\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801521537 "|epRISC_iocontroller|oVGAColor[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGAColor\[3\] GND " "Pin \"oVGAColor\[3\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801521537 "|epRISC_iocontroller|oVGAColor[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGAColor\[4\] GND " "Pin \"oVGAColor\[4\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801521537 "|epRISC_iocontroller|oVGAColor[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGAColor\[5\] GND " "Pin \"oVGAColor\[5\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801521537 "|epRISC_iocontroller|oVGAColor[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGAColor\[6\] GND " "Pin \"oVGAColor\[6\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801521537 "|epRISC_iocontroller|oVGAColor[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGAColor\[7\] GND " "Pin \"oVGAColor\[7\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801521537 "|epRISC_iocontroller|oVGAColor[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGAHorizontal GND " "Pin \"oVGAHorizontal\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801521537 "|epRISC_iocontroller|oVGAHorizontal"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGAVertical GND " "Pin \"oVGAVertical\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489801521537 "|epRISC_iocontroller|oVGAVertical"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1489801521537 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1489801521574 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1489801521986 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/output_files/epRISC_Controller.map.smsg " "Generated suppressed messages file /home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/output_files/epRISC_Controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801522017 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1489801522085 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489801522085 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSerialRX " "No output dependent on input pin \"iSerialRX\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489801522132 "|epRISC_iocontroller|iSerialRX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSerialCTS " "No output dependent on input pin \"iSerialCTS\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489801522132 "|epRISC_iocontroller|iSerialCTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSerialDCD " "No output dependent on input pin \"iSerialDCD\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489801522132 "|epRISC_iocontroller|iSerialDCD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSerialDSR " "No output dependent on input pin \"iSerialDSR\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489801522132 "|epRISC_iocontroller|iSerialDSR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTTLSerialRST " "No output dependent on input pin \"iTTLSerialRST\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489801522132 "|epRISC_iocontroller|iTTLSerialRST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iExtBusMISO\[0\] " "No output dependent on input pin \"iExtBusMISO\[0\]\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489801522132 "|epRISC_iocontroller|iExtBusMISO[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iExtBusMISO\[1\] " "No output dependent on input pin \"iExtBusMISO\[1\]\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489801522132 "|epRISC_iocontroller|iExtBusMISO[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iExtBusMISO\[2\] " "No output dependent on input pin \"iExtBusMISO\[2\]\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489801522132 "|epRISC_iocontroller|iExtBusMISO[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iExtBusMISO\[3\] " "No output dependent on input pin \"iExtBusMISO\[3\]\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489801522132 "|epRISC_iocontroller|iExtBusMISO[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iExtBusInterrupt " "No output dependent on input pin \"iExtBusInterrupt\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489801522132 "|epRISC_iocontroller|iExtBusInterrupt"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSPIMISO " "No output dependent on input pin \"iSPIMISO\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489801522132 "|epRISC_iocontroller|iSPIMISO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSPIDetect0 " "No output dependent on input pin \"iSPIDetect0\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489801522132 "|epRISC_iocontroller|iSPIDetect0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSPIDetect1 " "No output dependent on input pin \"iSPIDetect1\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489801522132 "|epRISC_iocontroller|iSPIDetect1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSPIWrite0 " "No output dependent on input pin \"iSPIWrite0\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489801522132 "|epRISC_iocontroller|iSPIWrite0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSPIWrite1 " "No output dependent on input pin \"iSPIWrite1\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489801522132 "|epRISC_iocontroller|iSPIWrite1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1489801522132 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "532 " "Implemented 532 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1489801522133 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1489801522133 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1489801522133 ""} { "Info" "ICUT_CUT_TM_LCELLS" "410 " "Implemented 410 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1489801522133 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1489801522133 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1489801522133 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1489801522133 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 137 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 137 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1355 " "Peak virtual memory: 1355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489801522152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 17 21:45:22 2017 " "Processing ended: Fri Mar 17 21:45:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489801522152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489801522152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489801522152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1489801522152 ""}
