#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000241b20ae960 .scope module, "lab4_tb" "lab4_tb" 2 3;
 .timescale -9 -12;
v00000241b211c140_0 .net "HADDR", 31 0, v00000241b211caa0_0;  1 drivers
v00000241b211efc0_0 .net "HADDR_SLAVE_1", 31 0, L_00000241b20c5500;  1 drivers
v00000241b211e7a0_0 .net "HADDR_SLAVE_2", 31 0, L_00000241b20c5b20;  1 drivers
v00000241b211fec0_0 .net "HRDATA", 31 0, v00000241b2082ce0_0;  1 drivers
v00000241b211e840_0 .net "HRDATA_SLAVE_1", 31 0, v00000241b211c320_0;  1 drivers
v00000241b211eac0_0 .net "HRDATA_SLAVE_2", 31 0, v00000241b211cfa0_0;  1 drivers
v00000241b211f380_0 .net "HWDATA", 31 0, v00000241b211c280_0;  1 drivers
v00000241b211eb60_0 .net "HWDATA_SLAVE_1", 31 0, L_00000241b20c53b0;  1 drivers
v00000241b211eca0_0 .net "HWDATA_SLAVE_2", 31 0, L_00000241b20c5570;  1 drivers
v00000241b211e8e0_0 .net "HWRITE", 0 0, v00000241b211cbe0_0;  1 drivers
v00000241b211f4c0_0 .net "HWRITE_SLAVE_1", 0 0, v00000241b20c08b0_0;  1 drivers
v00000241b211ee80_0 .net "HWRITE_SLAVE_2", 0 0, v00000241b211cb40_0;  1 drivers
v00000241b211e980_0 .var "clk", 0 0;
v00000241b211e520_0 .var "rst", 0 0;
S_00000241b20aeaf0 .scope module, "buut" "bus" 2 11, 3 1 0, S_00000241b20ae960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "HADDR_MASTER_bi";
    .port_info 1 /INPUT 32 "HWDATA_MASTER_bi";
    .port_info 2 /INPUT 1 "HWRITE_MASTER_i";
    .port_info 3 /OUTPUT 32 "HRDATA_MASTER_bo";
    .port_info 4 /OUTPUT 32 "HADDR_SLAVE_1_bo";
    .port_info 5 /OUTPUT 32 "HWDATA_SLAVE_1_bo";
    .port_info 6 /OUTPUT 1 "HWRITE_SLAVE_1_o";
    .port_info 7 /INPUT 32 "HRDATA_SLAVE_1_bi";
    .port_info 8 /OUTPUT 32 "HADDR_SLAVE_2_bo";
    .port_info 9 /OUTPUT 32 "HWDATA_SLAVE_2_bo";
    .port_info 10 /OUTPUT 1 "HWRITE_SLAVE_2_o";
    .port_info 11 /INPUT 32 "HRDATA_SLAVE_2_bi";
L_00000241b20c5500 .functor BUFZ 32, v00000241b211caa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000241b20c5b20 .functor BUFZ 32, v00000241b211caa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000241b20c53b0 .functor BUFZ 32, v00000241b211c280_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000241b20c5570 .functor BUFZ 32, v00000241b211c280_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000241b2083370_0 .net "HADDR_MASTER_bi", 31 0, v00000241b211caa0_0;  alias, 1 drivers
v00000241b20aec80_0 .net "HADDR_SLAVE_1_bo", 31 0, L_00000241b20c5500;  alias, 1 drivers
v00000241b20b86c0_0 .net "HADDR_SLAVE_2_bo", 31 0, L_00000241b20c5b20;  alias, 1 drivers
v00000241b2082ce0_0 .var "HRDATA_MASTER_bo", 31 0;
v00000241b2082d80_0 .net "HRDATA_SLAVE_1_bi", 31 0, v00000241b211c320_0;  alias, 1 drivers
v00000241b2082e20_0 .net "HRDATA_SLAVE_2_bi", 31 0, v00000241b211cfa0_0;  alias, 1 drivers
v00000241b2082ec0_0 .net "HWDATA_MASTER_bi", 31 0, v00000241b211c280_0;  alias, 1 drivers
v00000241b2082f60_0 .net "HWDATA_SLAVE_1_bo", 31 0, L_00000241b20c53b0;  alias, 1 drivers
v00000241b2083000_0 .net "HWDATA_SLAVE_2_bo", 31 0, L_00000241b20c5570;  alias, 1 drivers
v00000241b20830a0_0 .net "HWRITE_MASTER_i", 0 0, v00000241b211cbe0_0;  alias, 1 drivers
v00000241b20c08b0_0 .var "HWRITE_SLAVE_1_o", 0 0;
v00000241b211cb40_0 .var "HWRITE_SLAVE_2_o", 0 0;
E_00000241b20a9bf0 .event anyedge, v00000241b2083370_0, v00000241b20830a0_0, v00000241b2082d80_0, v00000241b2082e20_0;
S_00000241b20c0950 .scope module, "muut" "master" 2 25, 4 1 0, S_00000241b20ae960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK_i";
    .port_info 1 /INPUT 1 "HRESETn_i";
    .port_info 2 /INPUT 32 "HRDATA_bi";
    .port_info 3 /OUTPUT 32 "HADDR_bo";
    .port_info 4 /OUTPUT 32 "HWDATA_bo";
    .port_info 5 /OUTPUT 1 "HWRITE_o";
v00000241b211caa0_0 .var "HADDR_bo", 31 0;
v00000241b211cc80_0 .net "HCLK_i", 0 0, v00000241b211e980_0;  1 drivers
v00000241b211cf00_0 .net "HRDATA_bi", 31 0, v00000241b2082ce0_0;  alias, 1 drivers
v00000241b211c640_0 .net "HRESETn_i", 0 0, v00000241b211e520_0;  1 drivers
v00000241b211c280_0 .var "HWDATA_bo", 31 0;
v00000241b211cbe0_0 .var "HWRITE_o", 0 0;
S_00000241b20c0ae0 .scope task, "read" "read" 4 25, 4 25 0, S_00000241b20c0950;
 .timescale 0 0;
v00000241b211cdc0_0 .var "addr", 31 0;
E_00000241b20a8e30 .event posedge, v00000241b211cc80_0;
TD_lab4_tb.muut.read ;
    %wait E_00000241b20a8e30;
    %load/vec4 v00000241b211cdc0_0;
    %assign/vec4 v00000241b211caa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241b211cbe0_0, 0;
    %wait E_00000241b20a8e30;
    %wait E_00000241b20a8e30;
    %vpi_call 4 34 "$display", "READ DATA | addr: %h, data: %h", v00000241b211cdc0_0, v00000241b211cf00_0 {0 0 0};
    %end;
S_00000241b20bbbb0 .scope task, "write" "write" 4 11, 4 11 0, S_00000241b20c0950;
 .timescale 0 0;
v00000241b211c3c0_0 .var "addr", 31 0;
v00000241b211c500_0 .var "data", 31 0;
TD_lab4_tb.muut.write ;
    %wait E_00000241b20a8e30;
    %load/vec4 v00000241b211c3c0_0;
    %assign/vec4 v00000241b211caa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241b211cbe0_0, 0;
    %load/vec4 v00000241b211c500_0;
    %assign/vec4 v00000241b211c280_0, 0;
    %wait E_00000241b20a8e30;
    %wait E_00000241b20a8e30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241b211cbe0_0, 0;
    %end;
S_00000241b20bbd40 .scope module, "suut1" "slave" 2 33, 5 1 0, S_00000241b20ae960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK_i";
    .port_info 1 /INPUT 1 "HRESETn_i";
    .port_info 2 /OUTPUT 32 "HRDATA_bo";
    .port_info 3 /INPUT 32 "HADDR_bi";
    .port_info 4 /INPUT 32 "HWDATA_bi";
    .port_info 5 /INPUT 1 "HWRITE_i";
v00000241b211c460_0 .net "HADDR_bi", 31 0, L_00000241b20c5500;  alias, 1 drivers
v00000241b211cd20_0 .net "HCLK_i", 0 0, v00000241b211e980_0;  alias, 1 drivers
v00000241b211c320_0 .var "HRDATA_bo", 31 0;
v00000241b211c1e0_0 .net "HRESETn_i", 0 0, v00000241b211e520_0;  alias, 1 drivers
v00000241b211ce60_0 .net "HWDATA_bi", 31 0, L_00000241b20c53b0;  alias, 1 drivers
v00000241b211c6e0_0 .net "HWRITE_i", 0 0, v00000241b20c08b0_0;  alias, 1 drivers
v00000241b211c0a0 .array "mem", 0 255, 31 0;
S_00000241b20bbed0 .scope module, "suut2" "slave" 2 41, 5 1 0, S_00000241b20ae960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK_i";
    .port_info 1 /INPUT 1 "HRESETn_i";
    .port_info 2 /OUTPUT 32 "HRDATA_bo";
    .port_info 3 /INPUT 32 "HADDR_bi";
    .port_info 4 /INPUT 32 "HWDATA_bi";
    .port_info 5 /INPUT 1 "HWRITE_i";
v00000241b211c5a0_0 .net "HADDR_bi", 31 0, L_00000241b20c5b20;  alias, 1 drivers
v00000241b211c820_0 .net "HCLK_i", 0 0, v00000241b211e980_0;  alias, 1 drivers
v00000241b211cfa0_0 .var "HRDATA_bo", 31 0;
v00000241b211c780_0 .net "HRESETn_i", 0 0, v00000241b211e520_0;  alias, 1 drivers
v00000241b211c8c0_0 .net "HWDATA_bi", 31 0, L_00000241b20c5570;  alias, 1 drivers
v00000241b211c960_0 .net "HWRITE_i", 0 0, v00000241b211cb40_0;  alias, 1 drivers
v00000241b211ca00 .array "mem", 0 255, 31 0;
    .scope S_00000241b20aeaf0;
T_2 ;
    %wait E_00000241b20a9bf0;
    %load/vec4 v00000241b2083370_0;
    %cmpi/u 128, 0, 32;
    %jmp/0xz  T_2.0, 5;
    %load/vec4 v00000241b20830a0_0;
    %assign/vec4 v00000241b20c08b0_0, 0;
    %load/vec4 v00000241b2082d80_0;
    %assign/vec4 v00000241b2082ce0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000241b20830a0_0;
    %assign/vec4 v00000241b211cb40_0, 0;
    %load/vec4 v00000241b2082e20_0;
    %assign/vec4 v00000241b2082ce0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000241b20c0950;
T_3 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000241b211c3c0_0, 0, 32;
    %pushi/vec4 21930, 0, 32;
    %store/vec4 v00000241b211c500_0, 0, 32;
    %fork TD_lab4_tb.muut.write, S_00000241b20bbbb0;
    %join;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v00000241b211cdc0_0, 0, 32;
    %fork TD_lab4_tb.muut.read, S_00000241b20c0ae0;
    %join;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000241b211cdc0_0, 0, 32;
    %fork TD_lab4_tb.muut.read, S_00000241b20c0ae0;
    %join;
    %pushi/vec4 128, 0, 32;
    %store/vec4 v00000241b211c3c0_0, 0, 32;
    %pushi/vec4 43605, 0, 32;
    %store/vec4 v00000241b211c500_0, 0, 32;
    %fork TD_lab4_tb.muut.write, S_00000241b20bbbb0;
    %join;
    %pushi/vec4 129, 0, 32;
    %store/vec4 v00000241b211cdc0_0, 0, 32;
    %fork TD_lab4_tb.muut.read, S_00000241b20c0ae0;
    %join;
    %pushi/vec4 128, 0, 32;
    %store/vec4 v00000241b211cdc0_0, 0, 32;
    %fork TD_lab4_tb.muut.read, S_00000241b20c0ae0;
    %join;
    %vpi_call 4 44 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000241b20bbd40;
T_4 ;
    %wait E_00000241b20a8e30;
    %load/vec4 v00000241b211c1e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241b211c320_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000241b211c6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000241b211ce60_0;
    %ix/getv 3, v00000241b211c460_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241b211c0a0, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %ix/getv 4, v00000241b211c460_0;
    %load/vec4a v00000241b211c0a0, 4;
    %assign/vec4 v00000241b211c320_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000241b20bbed0;
T_5 ;
    %wait E_00000241b20a8e30;
    %load/vec4 v00000241b211c780_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241b211cfa0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000241b211c960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000241b211c8c0_0;
    %ix/getv 3, v00000241b211c5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241b211ca00, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %ix/getv 4, v00000241b211c5a0_0;
    %load/vec4a v00000241b211ca00, 4;
    %assign/vec4 v00000241b211cfa0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000241b20ae960;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v00000241b211e980_0;
    %inv;
    %store/vec4 v00000241b211e980_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_00000241b20ae960;
T_7 ;
    %vpi_call 2 51 "$dumpfile", "time.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000001, S_00000241b20ae960 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241b211e980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241b211e520_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241b211e520_0, 0, 1;
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testBench.v";
    "busDevice.v";
    "masterDevice.v";
    "slaveDevice.v";
