#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Mon Oct  1 13:25:44 2018
# Process ID: 13836
# Current directory: C:/Users/Dara Ros/Documents/EECE6017C/Lab/lab2-20181001T171250Z-001/lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18208 C:\Users\Dara Ros\Documents\EECE6017C\Lab\lab2-20181001T171250Z-001\lab2\lab2.xpr
# Log file: C:/Users/Dara Ros/Documents/EECE6017C/Lab/lab2-20181001T171250Z-001/lab2/vivado.log
# Journal file: C:/Users/Dara Ros/Documents/EECE6017C/Lab/lab2-20181001T171250Z-001/lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Dara Ros/Documents/EECE6017C/Lab/lab2-20181001T171250Z-001/lab2/lab2.xpr}
update_compile_order -fileset sources_1
launch_simulation
source main_tb.tcl
restart
close_sim
launch_simulation
source main_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/main_tb/lab2}} 
run all
restart
close_sim
launch_simulation
source main_tb.tcl
current_wave_config {Untitled 3}
add_wave {{/main_tb/lab2}} 
run all
restart
close_sim
launch_simulation
source main_tb.tcl
current_wave_config {Untitled 4}
add_wave {{/main_tb/lab2}} 
run all
run all
restart
close_sim
launch_simulation
source main_tb.tcl
current_wave_config {Untitled 5}
add_wave {{/main_tb/lab2}} 
run all
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
source main_tb.tcl
current_wave_config {}
add_wave {{/main_tb/lab2}} 
run all
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
restart
close_sim
launch_simulation
source main_tb.tcl
current_wave_config {}
add_wave {{/main_tb/lab2}} 
run all
run all
restart
close_sim
launch_simulation
source main_tb.tcl
current_wave_config {Untitled 8}
add_wave {{/main_tb/lab2}} 
run all
restart
add_bp {C:/Users/Dara Ros/Documents/EECE6017C/Lab/lab2-20181001T171250Z-001/lab2/lab2.srcs/sources_1/new/main.v} 48
close_sim
launch_simulation
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
reset_simulation -simset sim_1 -mode post-synthesis -type functional
reset_simulation -simset sim_1 -mode post-synthesis -type timing
launch_simulation
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
launch_simulation -mode post-synthesis -type functional
source main_tb.tcl
run all
restart
add_files -fileset constrs_1 -norecurse {{C:/Users/Dara Ros/Documents/EECE6017C/Lab/lab2-20181001T171250Z-001/lab2/lab2.srcs/constrs_1/imports/Desktop/Basys3.xdc}}
restart
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
close_sim
