

================================================================
== Vitis HLS Report for 'conv3'
================================================================
* Date:           Fri Oct 31 14:36:50 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.360 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  209640601|  209640601|  2.096 sec|  2.096 sec|  209640601|  209640601|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |                                   |    Latency (cycles)   | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |    min    |    max    |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_13_2_VITIS_LOOP_15_3  |  209640600|  209640600|      3224|          -|          -|  65025|        no|
        +-----------------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_feat_x = alloca i32 1"   --->   Operation 13 'alloca' 'out_feat_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%out_feat_y = alloca i32 1"   --->   Operation 14 'alloca' 'out_feat_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val"   --->   Operation 16 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%convolution_loc = alloca i64 1"   --->   Operation 17 'alloca' 'convolution_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln13 = store i16 0, i16 %indvar_flatten6" [src/conv3.cpp:13]   --->   Operation 20 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln13 = store i8 0, i8 %out_feat_y" [src/conv3.cpp:13]   --->   Operation 21 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln13 = store i8 0, i8 %out_feat_x" [src/conv3.cpp:13]   --->   Operation 22 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln13 = br void %VITIS_LOOP_26_4" [src/conv3.cpp:13]   --->   Operation 23 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.77>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i16 %indvar_flatten6" [src/conv3.cpp:13]   --->   Operation 24 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.85ns)   --->   "%icmp_ln13 = icmp_eq  i16 %indvar_flatten6_load, i16 65025" [src/conv3.cpp:13]   --->   Operation 25 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.85ns)   --->   "%add_ln13_1 = add i16 %indvar_flatten6_load, i16 1" [src/conv3.cpp:13]   --->   Operation 26 'add' 'add_ln13_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.inc58, void %for.end63" [src/conv3.cpp:13]   --->   Operation 27 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%out_feat_x_load = load i8 %out_feat_x" [src/conv3.cpp:15]   --->   Operation 28 'load' 'out_feat_x_load' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%out_feat_y_load = load i8 %out_feat_y" [src/conv3.cpp:13]   --->   Operation 29 'load' 'out_feat_y_load' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.76ns)   --->   "%add_ln13 = add i8 %out_feat_y_load, i8 1" [src/conv3.cpp:13]   --->   Operation 30 'add' 'add_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.76ns)   --->   "%icmp_ln15 = icmp_eq  i8 %out_feat_x_load, i8 255" [src/conv3.cpp:15]   --->   Operation 31 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.39ns)   --->   "%select_ln13 = select i1 %icmp_ln15, i8 0, i8 %out_feat_x_load" [src/conv3.cpp:13]   --->   Operation 32 'select' 'select_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.39ns)   --->   "%select_ln13_1 = select i1 %icmp_ln15, i8 %add_ln13, i8 %out_feat_y_load" [src/conv3.cpp:13]   --->   Operation 33 'select' 'select_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i8 %select_ln13_1" [src/conv3.cpp:13]   --->   Operation 34 'zext' 'zext_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : [1/1] (0.72ns)   --->   Input mux for Operation 35 '%x_assign_3_2_mid2 = sitodp i32 %zext_ln13'
ST_2 : Operation 35 [4/4] (4.89ns)   --->   "%x_assign_3_2_mid2 = sitodp i32 %zext_ln13" [src/conv3.cpp:13]   --->   Operation 35 'sitodp' 'x_assign_3_2_mid2' <Predicate = (!icmp_ln13)> <Delay = 4.89> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.76ns)   --->   "%add_ln15 = add i8 %select_ln13, i8 1" [src/conv3.cpp:15]   --->   Operation 36 'add' 'add_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln15 = store i16 %add_ln13_1, i16 %indvar_flatten6" [src/conv3.cpp:15]   --->   Operation 37 'store' 'store_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_2 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln15 = store i8 %select_ln13_1, i8 %out_feat_y" [src/conv3.cpp:15]   --->   Operation 38 'store' 'store_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_2 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln15 = store i8 %add_ln15, i8 %out_feat_x" [src/conv3.cpp:15]   --->   Operation 39 'store' 'store_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln42 = ret" [src/conv3.cpp:42]   --->   Operation 40 'ret' 'ret_ln42' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.62>
ST_3 : Operation 41 [3/4] (5.62ns)   --->   "%x_assign_3_2_mid2 = sitodp i32 %zext_ln13" [src/conv3.cpp:13]   --->   Operation 41 'sitodp' 'x_assign_3_2_mid2' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.62>
ST_4 : Operation 42 [2/4] (5.62ns)   --->   "%x_assign_3_2_mid2 = sitodp i32 %zext_ln13" [src/conv3.cpp:13]   --->   Operation 42 'sitodp' 'x_assign_3_2_mid2' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.62>
ST_5 : Operation 43 [1/4] (5.62ns)   --->   "%x_assign_3_2_mid2 = sitodp i32 %zext_ln13" [src/conv3.cpp:13]   --->   Operation 43 'sitodp' 'x_assign_3_2_mid2' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.16>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%bitcast_ln13 = bitcast i64 %x_assign_3_2_mid2" [src/conv3.cpp:13]   --->   Operation 44 'bitcast' 'bitcast_ln13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [2/2] (7.16ns)   --->   "%call_ln13 = call void @conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5, i32 %conv3_weights, i8 %select_ln13, i8 %select_ln13_1, i64 %bitcast_ln13, i8 %select_ln13_1, i32 %convolution_loc, i32 %layer2_output" [src/conv3.cpp:13]   --->   Operation 45 'call' 'call_ln13' <Predicate = true> <Delay = 7.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln13 = call void @conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5, i32 %conv3_weights, i8 %select_ln13, i8 %select_ln13_1, i64 %bitcast_ln13, i8 %select_ln13_1, i32 %convolution_loc, i32 %layer2_output" [src/conv3.cpp:13]   --->   Operation 46 'call' 'call_ln13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%convolution_loc_load = load i32 %convolution_loc"   --->   Operation 47 'load' 'convolution_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : [1/1] (1.30ns)   --->   Input mux for Operation 48 '%y_assign = fadd i32 %convolution_loc_load, i32 %conv3_biases_0_0_val_read'
ST_8 : Operation 48 [4/4] (5.13ns)   --->   "%y_assign = fadd i32 %convolution_loc_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:37]   --->   Operation 48 'fadd' 'y_assign' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 49 [3/4] (6.43ns)   --->   "%y_assign = fadd i32 %convolution_loc_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:37]   --->   Operation 49 'fadd' 'y_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 50 [2/4] (6.43ns)   --->   "%y_assign = fadd i32 %convolution_loc_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:37]   --->   Operation 50 'fadd' 'y_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 51 [1/4] (6.43ns)   --->   "%y_assign = fadd i32 %convolution_loc_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:37]   --->   Operation 51 'fadd' 'y_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.15>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_13_2_VITIS_LOOP_15_3_str"   --->   Operation 52 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65025, i64 65025, i64 65025"   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i8 %select_ln13_1" [src/conv3.cpp:37]   --->   Operation 54 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln13_1, i8 0" [src/conv3.cpp:37]   --->   Operation 55 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln37 = sub i16 %tmp, i16 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 56 'sub' 'sub_ln37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i8 %select_ln13" [src/conv3.cpp:37]   --->   Operation 57 'zext' 'zext_ln37_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln37 = add i16 %sub_ln37, i16 %zext_ln37_1" [src/conv3.cpp:37]   --->   Operation 58 'add' 'add_ln37' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln37_2 = zext i16 %add_ln37" [src/conv3.cpp:37]   --->   Operation 59 'zext' 'zext_ln37_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%output_ftmap_addr = getelementptr i32 %output_ftmap, i64 0, i64 %zext_ln37_2" [src/conv3.cpp:37]   --->   Operation 60 'getelementptr' 'output_ftmap_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/conv3.cpp:15]   --->   Operation 61 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%data = bitcast i32 %y_assign" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:22->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:37]   --->   Operation 62 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%y_fp_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 23, i32 30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:324->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:22->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:37]   --->   Operation 63 'partselect' 'y_fp_exp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%y_fp_sig = trunc i32 %data" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:325->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:22->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:37]   --->   Operation 64 'trunc' 'y_fp_sig' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.76ns)   --->   "%icmp_ln25 = icmp_eq  i8 %y_fp_exp, i8 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:37]   --->   Operation 65 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 66 [1/1] (0.92ns)   --->   "%icmp_ln25_2 = icmp_eq  i23 %y_fp_sig, i23 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:37]   --->   Operation 66 'icmp' 'icmp_ln25_2' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln37)   --->   "%and_ln25 = and i1 %icmp_ln25, i1 %icmp_ln25_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:37]   --->   Operation 67 'and' 'and_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 68 [1/1] (0.76ns)   --->   "%icmp_ln18_7 = icmp_eq  i8 %y_fp_exp, i8 255" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:28->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:37]   --->   Operation 68 'icmp' 'icmp_ln18_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln37)   --->   "%xor_ln18 = xor i1 %icmp_ln25_2, i1 1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:34->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:37]   --->   Operation 69 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 70 [1/1] (1.01ns)   --->   "%ymaggreater = icmp_sgt  i32 %data, i32 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:38->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:37]   --->   Operation 70 'icmp' 'ymaggreater' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln37)   --->   "%res = select i1 %ymaggreater, i32 %y_assign, i32 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:40->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:37]   --->   Operation 71 'select' 'res' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln37)   --->   "%select_ln25 = select i1 %and_ln25, i32 %y_assign, i32 %res" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:37]   --->   Operation 72 'select' 'select_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln37)   --->   "%and_ln18 = and i1 %icmp_ln18_7, i1 %xor_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:34->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:37]   --->   Operation 73 'and' 'and_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 74 [1/1] (0.44ns) (out node of the LUT)   --->   "%bitcast_ln37 = bitcast i32 %select_ln25" [src/conv3.cpp:37]   --->   Operation 74 'bitcast' 'bitcast_ln37' <Predicate = true> <Delay = 0.44>
ST_12 : Operation 75 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln37 = select i1 %and_ln18, i32 0, i32 %bitcast_ln37" [src/conv3.cpp:37]   --->   Operation 75 'select' 'select_ln37' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 76 [1/1] (1.23ns)   --->   "%store_ln37 = store i32 %select_ln37, i16 %output_ftmap_addr" [src/conv3.cpp:37]   --->   Operation 76 'store' 'store_ln37' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln15 = br void %VITIS_LOOP_26_4" [src/conv3.cpp:15]   --->   Operation 77 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten6') [7]  (0.000 ns)
	'store' operation ('store_ln13', src/conv3.cpp:13) of constant 0 on local variable 'indvar_flatten6' [12]  (0.427 ns)

 <State 2>: 6.779ns
The critical path consists of the following:
	'load' operation ('out_feat_x_load', src/conv3.cpp:15) on local variable 'out_feat_x' [22]  (0.000 ns)
	'icmp' operation ('icmp_ln15', src/conv3.cpp:15) [27]  (0.765 ns)
	'select' operation ('select_ln13_1', src/conv3.cpp:13) [29]  (0.393 ns)
	multiplexor before operation 'sitodp' with delay (0.723 ns)
'sitodp' operation ('x_assign_3_2_mid2', src/conv3.cpp:13) [34]  (4.898 ns)

 <State 3>: 5.621ns
The critical path consists of the following:
	'sitodp' operation ('x_assign_3_2_mid2', src/conv3.cpp:13) [34]  (5.621 ns)

 <State 4>: 5.621ns
The critical path consists of the following:
	'sitodp' operation ('x_assign_3_2_mid2', src/conv3.cpp:13) [34]  (5.621 ns)

 <State 5>: 5.621ns
The critical path consists of the following:
	'sitodp' operation ('x_assign_3_2_mid2', src/conv3.cpp:13) [34]  (5.621 ns)

 <State 6>: 7.162ns
The critical path consists of the following:
	'call' operation ('call_ln13', src/conv3.cpp:13) to 'conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5' [41]  (7.162 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 6.437ns
The critical path consists of the following:
	'load' operation ('convolution_loc_load') on local variable 'convolution_loc' [42]  (0.000 ns)
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('y', src/conv3.cpp:37) [43]  (5.134 ns)

 <State 9>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('y', src/conv3.cpp:37) [43]  (6.437 ns)

 <State 10>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('y', src/conv3.cpp:37) [43]  (6.437 ns)

 <State 11>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('y', src/conv3.cpp:37) [43]  (6.437 ns)

 <State 12>: 3.151ns
The critical path consists of the following:
	'icmp' operation ('ymaggreater', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:38->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:37) [52]  (1.016 ns)
	'select' operation ('res', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:40->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:37) [53]  (0.000 ns)
	'select' operation ('select_ln25', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:37) [54]  (0.000 ns)
	'select' operation ('select_ln37', src/conv3.cpp:37) [57]  (0.449 ns)
	'store' operation ('store_ln37', src/conv3.cpp:37) of variable 'select_ln37', src/conv3.cpp:37 on array 'output_ftmap' [58]  (1.237 ns)
	blocking operation 0.449 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
