{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621146578707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621146578707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 16 14:29:38 2021 " "Processing started: Sun May 16 14:29:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621146578707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621146578707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES -c AES " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES -c AES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621146578707 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621146579115 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621146579115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subcolmix.v 1 1 " "Found 1 design units, including 1 entities, in source file subcolmix.v" { { "Info" "ISGN_ENTITY_NAME" "1 subColMix " "Found entity 1: subColMix" {  } { { "subColMix.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_02_AES/subColMix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621146587518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621146587518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbyte_rowshift.v 1 1 " "Found 1 design units, including 1 entities, in source file subbyte_rowshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 subByte_rowShift " "Found entity 1: subByte_rowShift" {  } { { "subByte_rowShift.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_02_AES/subByte_rowShift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621146587533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621146587533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roundfunc_10.v 1 1 " "Found 1 design units, including 1 entities, in source file roundfunc_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 roundFunc_10 " "Found entity 1: roundFunc_10" {  } { { "roundFunc_10.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_02_AES/roundFunc_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621146587537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621146587537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roundfunc.v 1 1 " "Found 1 design units, including 1 entities, in source file roundfunc.v" { { "Info" "ISGN_ENTITY_NAME" "1 roundFunc " "Found entity 1: roundFunc" {  } { { "roundFunc.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_02_AES/roundFunc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621146587540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621146587540 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyExp.v(44) " "Verilog HDL information at keyExp.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "keyExp.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_02_AES/keyExp.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1621146587594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyexp.v 1 1 " "Found 1 design units, including 1 entities, in source file keyexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyExp " "Found entity 1: keyExp" {  } { { "keyExp.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_02_AES/keyExp.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621146587596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621146587596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colmix_keyadd.v 1 1 " "Found 1 design units, including 1 entities, in source file colmix_keyadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 colMix_keyAdd " "Found entity 1: colMix_keyAdd" {  } { { "colMix_keyAdd.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_02_AES/colMix_keyAdd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621146587599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621146587599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_encryp_top.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_encryp_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_encryp_top " "Found entity 1: AES_encryp_top" {  } { { "AES_encryp_top.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_02_AES/AES_encryp_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621146587603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621146587603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_2p.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_2p.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_2p " "Found entity 1: rom_2p" {  } { { "rom_2p.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_02_AES/rom_2p.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621146587607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621146587607 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AES_encryp_top " "Elaborating entity \"AES_encryp_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621146587852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyExp keyExp:keyExp_inst1 " "Elaborating entity \"keyExp\" for hierarchy \"keyExp:keyExp_inst1\"" {  } { { "AES_encryp_top.v" "keyExp_inst1" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_02_AES/AES_encryp_top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621146588409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_2p keyExp:keyExp_inst1\|rom_2p:rom_2p_inst0 " "Elaborating entity \"rom_2p\" for hierarchy \"keyExp:keyExp_inst1\|rom_2p:rom_2p_inst0\"" {  } { { "keyExp.v" "rom_2p_inst0" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_02_AES/keyExp.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621146588452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram keyExp:keyExp_inst1\|rom_2p:rom_2p_inst0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"keyExp:keyExp_inst1\|rom_2p:rom_2p_inst0\|altsyncram:altsyncram_component\"" {  } { { "rom_2p.v" "altsyncram_component" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_02_AES/rom_2p.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621146588721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "keyExp:keyExp_inst1\|rom_2p:rom_2p_inst0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"keyExp:keyExp_inst1\|rom_2p:rom_2p_inst0\|altsyncram:altsyncram_component\"" {  } { { "rom_2p.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_02_AES/rom_2p.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621146588735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "keyExp:keyExp_inst1\|rom_2p:rom_2p_inst0\|altsyncram:altsyncram_component " "Instantiated megafunction \"keyExp:keyExp_inst1\|rom_2p:rom_2p_inst0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621146588753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621146588753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621146588753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621146588753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621146588753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621146588753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file AES_sTable.mif " "Parameter \"init_file\" = \"AES_sTable.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621146588753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621146588753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621146588753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621146588753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621146588753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621146588753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621146588753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621146588753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621146588753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621146588753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621146588753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621146588753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621146588753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621146588753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621146588753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621146588753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621146588753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621146588753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621146588753 ""}  } { { "rom_2p.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_02_AES/rom_2p.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621146588753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ak42.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ak42.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ak42 " "Found entity 1: altsyncram_ak42" {  } { { "db/altsyncram_ak42.tdf" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_02_AES/db/altsyncram_ak42.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621146588886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621146588886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ak42 keyExp:keyExp_inst1\|rom_2p:rom_2p_inst0\|altsyncram:altsyncram_component\|altsyncram_ak42:auto_generated " "Elaborating entity \"altsyncram_ak42\" for hierarchy \"keyExp:keyExp_inst1\|rom_2p:rom_2p_inst0\|altsyncram:altsyncram_component\|altsyncram_ak42:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621146588886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "roundFunc roundFunc:roundFunc_inst1 " "Elaborating entity \"roundFunc\" for hierarchy \"roundFunc:roundFunc_inst1\"" {  } { { "AES_encryp_top.v" "roundFunc_inst1" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_02_AES/AES_encryp_top.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621146589413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subByte_rowShift roundFunc:roundFunc_inst1\|subByte_rowShift:subByte_rowShift_inst1 " "Elaborating entity \"subByte_rowShift\" for hierarchy \"roundFunc:roundFunc_inst1\|subByte_rowShift:subByte_rowShift_inst1\"" {  } { { "roundFunc.v" "subByte_rowShift_inst1" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_02_AES/roundFunc.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621146589451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colMix_keyAdd roundFunc:roundFunc_inst1\|colMix_keyAdd:colMix_keyAdd_inst1 " "Elaborating entity \"colMix_keyAdd\" for hierarchy \"roundFunc:roundFunc_inst1\|colMix_keyAdd:colMix_keyAdd_inst1\"" {  } { { "roundFunc.v" "colMix_keyAdd_inst1" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_02_AES/roundFunc.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621146589561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subColMix roundFunc:roundFunc_inst1\|colMix_keyAdd:colMix_keyAdd_inst1\|subColMix:subColMix_inst0 " "Elaborating entity \"subColMix\" for hierarchy \"roundFunc:roundFunc_inst1\|colMix_keyAdd:colMix_keyAdd_inst1\|subColMix:subColMix_inst0\"" {  } { { "colMix_keyAdd.v" "subColMix_inst0" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_02_AES/colMix_keyAdd.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621146589686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "roundFunc_10 roundFunc_10:roundFunc_inst10 " "Elaborating entity \"roundFunc_10\" for hierarchy \"roundFunc_10:roundFunc_inst10\"" {  } { { "AES_encryp_top.v" "roundFunc_inst10" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_02_AES/AES_encryp_top.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621146590439 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621146595835 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/TNB/Desktop/FPGA/experiment/experiment_02_AES/output_files/AES.map.smsg " "Generated suppressed messages file C:/Users/TNB/Desktop/FPGA/experiment/experiment_02_AES/output_files/AES.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621146599083 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621146600381 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621146600381 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8219 " "Implemented 8219 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "258 " "Implemented 258 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621146602159 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621146602159 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7033 " "Implemented 7033 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621146602159 ""} { "Info" "ICUT_CUT_TM_RAMS" "800 " "Implemented 800 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1621146602159 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621146602159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621146602236 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 16 14:30:02 2021 " "Processing ended: Sun May 16 14:30:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621146602236 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621146602236 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621146602236 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621146602236 ""}
