{
  "module_name": "uncore-interconnect.json",
  "hash_id": "4f130906a8076fca037994564fd7ef4b0d4ad551bd3b3e734263d0c5fd7684fb",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/broadwellde/uncore-interconnect.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Total Write Cache Occupancy; Any Source\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"UNC_I_CACHE_TOTAL_OCCUPANCY.ANY\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Accumulates the number of reads and writes that are outstanding in the uncore in each cycle.  This is effectively the sum of the READ_OCCUPANCY and WRITE_OCCUPANCY events.; Tracks all requests from any source port.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Total Write Cache Occupancy; Select Source\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"UNC_I_CACHE_TOTAL_OCCUPANCY.SOURCE\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Accumulates the number of reads and writes that are outstanding in the uncore in each cycle.  This is effectively the sum of the READ_OCCUPANCY and WRITE_OCCUPANCY events.; Tracks only those requests that come from the port specified in the IRP_PmonFilter.OrderingQ register.  This register allows one to select one specific queue.  It is not possible to monitor multiple queues at a time.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Clocks in the IRP\",\n        \"EventName\": \"UNC_I_CLOCKTICKS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of clocks in the IRP.\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Coherent Ops; CLFlush\",\n        \"EventCode\": \"0x13\",\n        \"EventName\": \"UNC_I_COHERENT_OPS.CLFLUSH\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of coherency related operations servied by the IRP\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Coherent Ops; CRd\",\n        \"EventCode\": \"0x13\",\n        \"EventName\": \"UNC_I_COHERENT_OPS.CRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of coherency related operations servied by the IRP\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Coherent Ops; DRd\",\n        \"EventCode\": \"0x13\",\n        \"EventName\": \"UNC_I_COHERENT_OPS.DRD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of coherency related operations servied by the IRP\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Coherent Ops; PCIDCAHin5t\",\n        \"EventCode\": \"0x13\",\n        \"EventName\": \"UNC_I_COHERENT_OPS.PCIDCAHINT\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of coherency related operations servied by the IRP\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Coherent Ops; PCIRdCur\",\n        \"EventCode\": \"0x13\",\n        \"EventName\": \"UNC_I_COHERENT_OPS.PCIRDCUR\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of coherency related operations servied by the IRP\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Coherent Ops; PCIItoM\",\n        \"EventCode\": \"0x13\",\n        \"EventName\": \"UNC_I_COHERENT_OPS.PCITOM\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of coherency related operations servied by the IRP\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Coherent Ops; RFO\",\n        \"EventCode\": \"0x13\",\n        \"EventName\": \"UNC_I_COHERENT_OPS.RFO\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of coherency related operations servied by the IRP\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Coherent Ops; WbMtoI\",\n        \"EventCode\": \"0x13\",\n        \"EventName\": \"UNC_I_COHERENT_OPS.WBMTOI\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of coherency related operations servied by the IRP\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Misc Events - Set 0; Cache Inserts of Atomic Transactions as Secondary\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_I_MISC0.2ND_ATOMIC_INSERT\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts Timeouts - Set 0 : Cache Inserts of Atomic Transactions as Secondary\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Misc Events - Set 0; Cache Inserts of Read Transactions as Secondary\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_I_MISC0.2ND_RD_INSERT\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts Timeouts - Set 0 : Cache Inserts of Read Transactions as Secondary\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Misc Events - Set 0; Cache Inserts of Write Transactions as Secondary\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_I_MISC0.2ND_WR_INSERT\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts Timeouts - Set 0 : Cache Inserts of Write Transactions as Secondary\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Misc Events - Set 0; Fastpath Rejects\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_I_MISC0.FAST_REJ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts Timeouts - Set 0 : Fastpath Rejects\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Misc Events - Set 0; Fastpath Requests\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_I_MISC0.FAST_REQ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts Timeouts - Set 0 : Fastpath Requests\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Misc Events - Set 0; Fastpath Transfers From Primary to Secondary\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_I_MISC0.FAST_XFER\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts Timeouts - Set 0 : Fastpath Transfers From Primary to Secondary\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Misc Events - Set 0; Prefetch Ack Hints From Primary to Secondary\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_I_MISC0.PF_ACK_HINT\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts Timeouts - Set 0 : Prefetch Ack Hints From Primary to Secondary\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Misc Events - Set 0; Prefetch TimeOut\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"UNC_I_MISC0.PF_TIMEOUT\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Indicates the fetch for a previous prefetch wasn't accepted by the prefetch.   This happens in the case of a prefetch TimeOut\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Misc Events - Set 1; Data Throttled\",\n        \"EventCode\": \"0x15\",\n        \"EventName\": \"UNC_I_MISC1.DATA_THROTTLE\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"IRP throttled switch data\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Misc Events - Set 1\",\n        \"EventCode\": \"0x15\",\n        \"EventName\": \"UNC_I_MISC1.LOST_FWD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Misc Events - Set 1 : Lost Forward : Snoop pulled away ownership before a write was committed\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Misc Events - Set 1; Received Invalid\",\n        \"EventCode\": \"0x15\",\n        \"EventName\": \"UNC_I_MISC1.SEC_RCVD_INVLD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Secondary received a transfer that did not have sufficient MESI state\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Misc Events - Set 1; Received Valid\",\n        \"EventCode\": \"0x15\",\n        \"EventName\": \"UNC_I_MISC1.SEC_RCVD_VLD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Secondary received a transfer that did have sufficient MESI state\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Misc Events - Set 1; Slow Transfer of E Line\",\n        \"EventCode\": \"0x15\",\n        \"EventName\": \"UNC_I_MISC1.SLOW_E\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Secondary received a transfer that did have sufficient MESI state\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Misc Events - Set 1; Slow Transfer of I Line\",\n        \"EventCode\": \"0x15\",\n        \"EventName\": \"UNC_I_MISC1.SLOW_I\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Snoop took cacheline ownership before write from data was committed.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Misc Events - Set 1; Slow Transfer of M Line\",\n        \"EventCode\": \"0x15\",\n        \"EventName\": \"UNC_I_MISC1.SLOW_M\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Snoop took cacheline ownership before write from data was committed.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Misc Events - Set 1; Slow Transfer of S Line\",\n        \"EventCode\": \"0x15\",\n        \"EventName\": \"UNC_I_MISC1.SLOW_S\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Secondary received a transfer that did not have sufficient MESI state\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"AK Ingress Occupancy\",\n        \"EventCode\": \"0xA\",\n        \"EventName\": \"UNC_I_RxR_AK_INSERTS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the AK Ingress.  This queue is where the IRP receives responses from R2PCIe (the ring).\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"UNC_I_RxR_BL_DRS_CYCLES_FULL\",\n        \"EventCode\": \"0x4\",\n        \"EventName\": \"UNC_I_RxR_BL_DRS_CYCLES_FULL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles when the BL Ingress is full.  This queue is where the IRP receives data from R2PCIe (the ring).  It is used for data returns from read requets as well as outbound MMIO writes.\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"BL Ingress Occupancy - DRS\",\n        \"EventCode\": \"0x1\",\n        \"EventName\": \"UNC_I_RxR_BL_DRS_INSERTS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the BL Ingress.  This queue is where the IRP receives data from R2PCIe (the ring).  It is used for data returns from read requets as well as outbound MMIO writes.\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"UNC_I_RxR_BL_DRS_OCCUPANCY\",\n        \"EventCode\": \"0x7\",\n        \"EventName\": \"UNC_I_RxR_BL_DRS_OCCUPANCY\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Accumulates the occupancy of the BL Ingress in each cycles.  This queue is where the IRP receives data from R2PCIe (the ring).  It is used for data returns from read requets as well as outbound MMIO writes.\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"UNC_I_RxR_BL_NCB_CYCLES_FULL\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"UNC_I_RxR_BL_NCB_CYCLES_FULL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles when the BL Ingress is full.  This queue is where the IRP receives data from R2PCIe (the ring).  It is used for data returns from read requets as well as outbound MMIO writes.\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"BL Ingress Occupancy - NCB\",\n        \"EventCode\": \"0x2\",\n        \"EventName\": \"UNC_I_RxR_BL_NCB_INSERTS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the BL Ingress.  This queue is where the IRP receives data from R2PCIe (the ring).  It is used for data returns from read requets as well as outbound MMIO writes.\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"UNC_I_RxR_BL_NCB_OCCUPANCY\",\n        \"EventCode\": \"0x8\",\n        \"EventName\": \"UNC_I_RxR_BL_NCB_OCCUPANCY\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Accumulates the occupancy of the BL Ingress in each cycles.  This queue is where the IRP receives data from R2PCIe (the ring).  It is used for data returns from read requets as well as outbound MMIO writes.\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"UNC_I_RxR_BL_NCS_CYCLES_FULL\",\n        \"EventCode\": \"0x6\",\n        \"EventName\": \"UNC_I_RxR_BL_NCS_CYCLES_FULL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of cycles when the BL Ingress is full.  This queue is where the IRP receives data from R2PCIe (the ring).  It is used for data returns from read requets as well as outbound MMIO writes.\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"BL Ingress Occupancy - NCS\",\n        \"EventCode\": \"0x3\",\n        \"EventName\": \"UNC_I_RxR_BL_NCS_INSERTS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of allocations into the BL Ingress.  This queue is where the IRP receives data from R2PCIe (the ring).  It is used for data returns from read requets as well as outbound MMIO writes.\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"UNC_I_RxR_BL_NCS_OCCUPANCY\",\n        \"EventCode\": \"0x9\",\n        \"EventName\": \"UNC_I_RxR_BL_NCS_OCCUPANCY\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Accumulates the occupancy of the BL Ingress in each cycles.  This queue is where the IRP receives data from R2PCIe (the ring).  It is used for data returns from read requets as well as outbound MMIO writes.\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Snoop Responses; Hit E or S\",\n        \"EventCode\": \"0x17\",\n        \"EventName\": \"UNC_I_SNOOP_RESP.HIT_ES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Snoop Responses : Hit E or S\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Snoop Responses; Hit I\",\n        \"EventCode\": \"0x17\",\n        \"EventName\": \"UNC_I_SNOOP_RESP.HIT_I\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Snoop Responses : Hit I\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Snoop Responses; Hit M\",\n        \"EventCode\": \"0x17\",\n        \"EventName\": \"UNC_I_SNOOP_RESP.HIT_M\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Snoop Responses : Hit M\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Snoop Responses; Miss\",\n        \"EventCode\": \"0x17\",\n        \"EventName\": \"UNC_I_SNOOP_RESP.MISS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Snoop Responses : Miss\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Snoop Responses; SnpCode\",\n        \"EventCode\": \"0x17\",\n        \"EventName\": \"UNC_I_SNOOP_RESP.SNPCODE\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Snoop Responses : SnpCode\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Snoop Responses; SnpData\",\n        \"EventCode\": \"0x17\",\n        \"EventName\": \"UNC_I_SNOOP_RESP.SNPDATA\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Snoop Responses : SnpData\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Snoop Responses; SnpInv\",\n        \"EventCode\": \"0x17\",\n        \"EventName\": \"UNC_I_SNOOP_RESP.SNPINV\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Snoop Responses : SnpInv\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Inbound Transaction Count; Atomic\",\n        \"EventCode\": \"0x16\",\n        \"EventName\": \"UNC_I_TRANSACTIONS.ATOMIC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of Inbound transactions from the IRP to the Uncore.  This can be filtered based on request type in addition to the source queue.  Note the special filtering equation.  We do OR-reduction on the request type.  If the SOURCE bit is set, then we also do AND qualification based on the source portID.; Tracks the number of atomic transactions\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Inbound Transaction Count; Other\",\n        \"EventCode\": \"0x16\",\n        \"EventName\": \"UNC_I_TRANSACTIONS.OTHER\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of Inbound transactions from the IRP to the Uncore.  This can be filtered based on request type in addition to the source queue.  Note the special filtering equation.  We do OR-reduction on the request type.  If the SOURCE bit is set, then we also do AND qualification based on the source portID.; Tracks the number of 'other' kinds of transactions.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Inbound Transaction Count; Read Prefetches\",\n        \"EventCode\": \"0x16\",\n        \"EventName\": \"UNC_I_TRANSACTIONS.RD_PREF\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of Inbound transactions from the IRP to the Uncore.  This can be filtered based on request type in addition to the source queue.  Note the special filtering equation.  We do OR-reduction on the request type.  If the SOURCE bit is set, then we also do AND qualification based on the source portID.; Tracks the number of read prefetches.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Inbound Transaction Count; Reads\",\n        \"EventCode\": \"0x16\",\n        \"EventName\": \"UNC_I_TRANSACTIONS.READS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of Inbound transactions from the IRP to the Uncore.  This can be filtered based on request type in addition to the source queue.  Note the special filtering equation.  We do OR-reduction on the request type.  If the SOURCE bit is set, then we also do AND qualification based on the source portID.; Tracks only read requests (not including read prefetches).\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Inbound Transaction Count; Writes\",\n        \"EventCode\": \"0x16\",\n        \"EventName\": \"UNC_I_TRANSACTIONS.WRITES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of Inbound transactions from the IRP to the Uncore.  This can be filtered based on request type in addition to the source queue.  Note the special filtering equation.  We do OR-reduction on the request type.  If the SOURCE bit is set, then we also do AND qualification based on the source portID.; Tracks only write requests.  Each write request should have a prefetch, so there is no need to explicitly track these requests.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Inbound Transaction Count; Write Prefetches\",\n        \"EventCode\": \"0x16\",\n        \"EventName\": \"UNC_I_TRANSACTIONS.WR_PREF\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of Inbound transactions from the IRP to the Uncore.  This can be filtered based on request type in addition to the source queue.  Note the special filtering equation.  We do OR-reduction on the request type.  If the SOURCE bit is set, then we also do AND qualification based on the source portID.; Tracks the number of write prefetches.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"No AD Egress Credit Stalls\",\n        \"EventCode\": \"0x18\",\n        \"EventName\": \"UNC_I_TxR_AD_STALL_CREDIT_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number times when it is not possible to issue a request to the R2PCIe because there are no AD Egress Credits available.\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"No BL Egress Credit Stalls\",\n        \"EventCode\": \"0x19\",\n        \"EventName\": \"UNC_I_TxR_BL_STALL_CREDIT_CYCLES\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number times when it is not possible to issue data to the R2PCIe because there are no BL Egress Credits available.\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Outbound Read Requests\",\n        \"EventCode\": \"0xE\",\n        \"EventName\": \"UNC_I_TxR_DATA_INSERTS_NCB\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of requests issued to the switch (towards the devices).\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Outbound Read Requests\",\n        \"EventCode\": \"0xF\",\n        \"EventName\": \"UNC_I_TxR_DATA_INSERTS_NCS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the number of requests issued to the switch (towards the devices).\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"Outbound Request Queue Occupancy\",\n        \"EventCode\": \"0xD\",\n        \"EventName\": \"UNC_I_TxR_REQUEST_OCCUPANCY\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Accumulates the number of outstanding outbound requests from the IRP to the switch (towards the devices).  This can be used in conjunction with the allocations event in order to calculate average latency of outbound requests.\",\n        \"Unit\": \"IRP\"\n    },\n    {\n        \"BriefDescription\": \"VLW Received\",\n        \"EventCode\": \"0x42\",\n        \"EventName\": \"UNC_U_EVENT_MSG.DOORBELL_RCVD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Virtual Logical Wire (legacy) message were received from Uncore.   Specify the thread to filter on using NCUPMONCTRLGLCTR.ThreadID.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"UBOX\"\n    },\n    {\n        \"BriefDescription\": \"Filter Match\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_U_FILTER_MATCH.DISABLE\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Filter match per thread (w/ or w/o Filter Enable).  Specify the thread to filter on using NCUPMONCTRLGLCTR.ThreadID.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"UBOX\"\n    },\n    {\n        \"BriefDescription\": \"Filter Match\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_U_FILTER_MATCH.ENABLE\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Filter match per thread (w/ or w/o Filter Enable).  Specify the thread to filter on using NCUPMONCTRLGLCTR.ThreadID.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"UBOX\"\n    },\n    {\n        \"BriefDescription\": \"Filter Match\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_U_FILTER_MATCH.U2C_DISABLE\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Filter match per thread (w/ or w/o Filter Enable).  Specify the thread to filter on using NCUPMONCTRLGLCTR.ThreadID.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"UBOX\"\n    },\n    {\n        \"BriefDescription\": \"Filter Match\",\n        \"EventCode\": \"0x41\",\n        \"EventName\": \"UNC_U_FILTER_MATCH.U2C_ENABLE\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Filter match per thread (w/ or w/o Filter Enable).  Specify the thread to filter on using NCUPMONCTRLGLCTR.ThreadID.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"UBOX\"\n    },\n    {\n        \"BriefDescription\": \"Cycles PHOLD Assert to Ack; Assert to ACK\",\n        \"EventCode\": \"0x45\",\n        \"EventName\": \"UNC_U_PHOLD_CYCLES.ASSERT_TO_ACK\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"PHOLD cycles.  Filter from source CoreID.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"UBOX\"\n    },\n    {\n        \"BriefDescription\": \"RACU Request\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_U_RACU_REQUESTS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number outstanding register requests within message channel tracker\",\n        \"Unit\": \"UBOX\"\n    },\n    {\n        \"BriefDescription\": \"Monitor Sent to T0; Correctable Machine Check\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"UNC_U_U2C_EVENTS.CMC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Events coming from Uncore can be sent to one or all cores\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"UBOX\"\n    },\n    {\n        \"BriefDescription\": \"Monitor Sent to T0; Livelock\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"UNC_U_U2C_EVENTS.LIVELOCK\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Events coming from Uncore can be sent to one or all cores; Filter by core\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"UBOX\"\n    },\n    {\n        \"BriefDescription\": \"Monitor Sent to T0; LTError\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"UNC_U_U2C_EVENTS.LTERROR\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Events coming from Uncore can be sent to one or all cores; Filter by core\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"UBOX\"\n    },\n    {\n        \"BriefDescription\": \"Monitor Sent to T0; Monitor T0\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"UNC_U_U2C_EVENTS.MONITOR_T0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Events coming from Uncore can be sent to one or all cores; Filter by core\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"UBOX\"\n    },\n    {\n        \"BriefDescription\": \"Monitor Sent to T0; Monitor T1\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"UNC_U_U2C_EVENTS.MONITOR_T1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Events coming from Uncore can be sent to one or all cores; Filter by core\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"UBOX\"\n    },\n    {\n        \"BriefDescription\": \"Monitor Sent to T0; Other\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"UNC_U_U2C_EVENTS.OTHER\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Events coming from Uncore can be sent to one or all cores; PREQ, PSMI, P2U, Thermal, PCUSMI, PMI\",\n        \"UMask\": \"0x80\",\n        \"Unit\": \"UBOX\"\n    },\n    {\n        \"BriefDescription\": \"Monitor Sent to T0; Trap\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"UNC_U_U2C_EVENTS.TRAP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Events coming from Uncore can be sent to one or all cores\",\n        \"UMask\": \"0x40\",\n        \"Unit\": \"UBOX\"\n    },\n    {\n        \"BriefDescription\": \"Monitor Sent to T0; Uncorrectable Machine Check\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"UNC_U_U2C_EVENTS.UMC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Events coming from Uncore can be sent to one or all cores\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"UBOX\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}