============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Fri Oct 28 20:31:38 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 5715 instances
RUN-0007 : 2323 luts, 1985 seqs, 792 mslices, 443 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6853 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4632 nets have 2 pins
RUN-1001 : 1433 nets have [3 - 5] pins
RUN-1001 : 627 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 66 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1289     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     487     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    58   |  34   |    100     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 193
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5713 instances, 2323 luts, 1985 seqs, 1235 slices, 239 macros(1234 instances: 791 mslices 443 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1600 pins
PHY-0007 : Cell area utilization is 24%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26917, tnet num: 6851, tinst num: 5713, tnode num: 33394, tedge num: 44588.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.110888s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (98.5%)

RUN-1004 : used memory is 261 MB, reserved memory is 240 MB, peak memory is 261 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6851 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.239804s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (98.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.68398e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5713.
PHY-3001 : End clustering;  0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 24%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.12538e+06, overlap = 45
PHY-3002 : Step(2): len = 968304, overlap = 42.75
PHY-3002 : Step(3): len = 575106, overlap = 60.875
PHY-3002 : Step(4): len = 529112, overlap = 62.25
PHY-3002 : Step(5): len = 416954, overlap = 61.2188
PHY-3002 : Step(6): len = 380243, overlap = 80
PHY-3002 : Step(7): len = 333504, overlap = 93.9375
PHY-3002 : Step(8): len = 310704, overlap = 124.406
PHY-3002 : Step(9): len = 258978, overlap = 153.5
PHY-3002 : Step(10): len = 233832, overlap = 168.562
PHY-3002 : Step(11): len = 226125, overlap = 174.656
PHY-3002 : Step(12): len = 202078, overlap = 197.844
PHY-3002 : Step(13): len = 192770, overlap = 216.125
PHY-3002 : Step(14): len = 173431, overlap = 249.812
PHY-3002 : Step(15): len = 164416, overlap = 252.938
PHY-3002 : Step(16): len = 158441, overlap = 254.094
PHY-3002 : Step(17): len = 151884, overlap = 270.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.5083e-05
PHY-3002 : Step(18): len = 169270, overlap = 210.719
PHY-3002 : Step(19): len = 173538, overlap = 210.969
PHY-3002 : Step(20): len = 159284, overlap = 202.219
PHY-3002 : Step(21): len = 159439, overlap = 192.406
PHY-3002 : Step(22): len = 161946, overlap = 201.156
PHY-3002 : Step(23): len = 162968, overlap = 169.5
PHY-3002 : Step(24): len = 162285, overlap = 143.656
PHY-3002 : Step(25): len = 157011, overlap = 134.719
PHY-3002 : Step(26): len = 154832, overlap = 135.906
PHY-3002 : Step(27): len = 150450, overlap = 142.625
PHY-3002 : Step(28): len = 148773, overlap = 141.906
PHY-3002 : Step(29): len = 144708, overlap = 142.781
PHY-3002 : Step(30): len = 142509, overlap = 143.844
PHY-3002 : Step(31): len = 138793, overlap = 132.375
PHY-3002 : Step(32): len = 135788, overlap = 129.438
PHY-3002 : Step(33): len = 134745, overlap = 128.219
PHY-3002 : Step(34): len = 131696, overlap = 127.969
PHY-3002 : Step(35): len = 130951, overlap = 128.875
PHY-3002 : Step(36): len = 130242, overlap = 130.562
PHY-3002 : Step(37): len = 127696, overlap = 130.219
PHY-3002 : Step(38): len = 126616, overlap = 126.781
PHY-3002 : Step(39): len = 124127, overlap = 127.75
PHY-3002 : Step(40): len = 123819, overlap = 128.469
PHY-3002 : Step(41): len = 123683, overlap = 128.906
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.01659e-05
PHY-3002 : Step(42): len = 124043, overlap = 128.812
PHY-3002 : Step(43): len = 124178, overlap = 128.594
PHY-3002 : Step(44): len = 124277, overlap = 127.906
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.03318e-05
PHY-3002 : Step(45): len = 125683, overlap = 122.562
PHY-3002 : Step(46): len = 125998, overlap = 119.281
PHY-3002 : Step(47): len = 127156, overlap = 116.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000120664
PHY-3002 : Step(48): len = 127985, overlap = 119.094
PHY-3002 : Step(49): len = 128182, overlap = 119.219
PHY-3002 : Step(50): len = 128400, overlap = 121.688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019504s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (320.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6851 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.137094s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (102.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.00966e-06
PHY-3002 : Step(51): len = 138923, overlap = 205.062
PHY-3002 : Step(52): len = 139392, overlap = 202.469
PHY-3002 : Step(53): len = 133142, overlap = 204.562
PHY-3002 : Step(54): len = 133623, overlap = 208.531
PHY-3002 : Step(55): len = 128993, overlap = 223.094
PHY-3002 : Step(56): len = 128874, overlap = 222.75
PHY-3002 : Step(57): len = 127900, overlap = 233.969
PHY-3002 : Step(58): len = 124527, overlap = 233.125
PHY-3002 : Step(59): len = 124527, overlap = 233.125
PHY-3002 : Step(60): len = 123756, overlap = 230.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.01933e-06
PHY-3002 : Step(61): len = 124918, overlap = 218.594
PHY-3002 : Step(62): len = 125083, overlap = 216.75
PHY-3002 : Step(63): len = 127896, overlap = 207.469
PHY-3002 : Step(64): len = 128394, overlap = 199.875
PHY-3002 : Step(65): len = 129667, overlap = 184.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.20387e-05
PHY-3002 : Step(66): len = 128528, overlap = 182.875
PHY-3002 : Step(67): len = 128489, overlap = 183.531
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.40773e-05
PHY-3002 : Step(68): len = 132296, overlap = 180.844
PHY-3002 : Step(69): len = 132535, overlap = 180.438
PHY-3002 : Step(70): len = 135302, overlap = 165.125
PHY-3002 : Step(71): len = 135558, overlap = 163.5
PHY-3002 : Step(72): len = 137218, overlap = 148
PHY-3002 : Step(73): len = 138246, overlap = 150
PHY-3002 : Step(74): len = 140191, overlap = 137.531
PHY-3002 : Step(75): len = 137892, overlap = 136.438
PHY-3002 : Step(76): len = 137731, overlap = 136.469
PHY-3002 : Step(77): len = 134497, overlap = 155.781
PHY-3002 : Step(78): len = 133593, overlap = 168.594
PHY-3002 : Step(79): len = 131108, overlap = 163.5
PHY-3002 : Step(80): len = 131108, overlap = 163.5
PHY-3002 : Step(81): len = 130801, overlap = 162.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.81546e-05
PHY-3002 : Step(82): len = 132532, overlap = 148.344
PHY-3002 : Step(83): len = 132775, overlap = 147.094
PHY-3002 : Step(84): len = 133427, overlap = 144.219
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.63092e-05
PHY-3002 : Step(85): len = 134173, overlap = 145.562
PHY-3002 : Step(86): len = 134487, overlap = 145.188
PHY-3002 : Step(87): len = 137127, overlap = 143.469
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000192618
PHY-3002 : Step(88): len = 137274, overlap = 140.094
PHY-3002 : Step(89): len = 137829, overlap = 133.438
PHY-3002 : Step(90): len = 138208, overlap = 132.031
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6851 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.165483s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (94.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.85199e-05
PHY-3002 : Step(91): len = 138997, overlap = 311.875
PHY-3002 : Step(92): len = 139386, overlap = 312.062
PHY-3002 : Step(93): len = 138948, overlap = 293.688
PHY-3002 : Step(94): len = 139143, overlap = 294.781
PHY-3002 : Step(95): len = 139844, overlap = 292.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.70399e-05
PHY-3002 : Step(96): len = 141303, overlap = 267.344
PHY-3002 : Step(97): len = 141654, overlap = 263.25
PHY-3002 : Step(98): len = 144981, overlap = 232.406
PHY-3002 : Step(99): len = 147484, overlap = 218.688
PHY-3002 : Step(100): len = 145807, overlap = 217.062
PHY-3002 : Step(101): len = 145669, overlap = 216.031
PHY-3002 : Step(102): len = 145344, overlap = 214.688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.40797e-05
PHY-3002 : Step(103): len = 147828, overlap = 193.875
PHY-3002 : Step(104): len = 147828, overlap = 193.875
PHY-3002 : Step(105): len = 148059, overlap = 189.094
PHY-3002 : Step(106): len = 148169, overlap = 189.406
PHY-3002 : Step(107): len = 149825, overlap = 171.719
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000148159
PHY-3002 : Step(108): len = 151997, overlap = 158.312
PHY-3002 : Step(109): len = 154540, overlap = 151.938
PHY-3002 : Step(110): len = 156268, overlap = 147.688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000296319
PHY-3002 : Step(111): len = 157199, overlap = 145.469
PHY-3002 : Step(112): len = 158160, overlap = 142.562
PHY-3002 : Step(113): len = 160336, overlap = 131.906
PHY-3002 : Step(114): len = 161954, overlap = 123.344
PHY-3002 : Step(115): len = 162734, overlap = 120.531
PHY-3002 : Step(116): len = 161344, overlap = 116.875
PHY-3002 : Step(117): len = 160631, overlap = 116.75
PHY-3002 : Step(118): len = 159054, overlap = 112.562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000592638
PHY-3002 : Step(119): len = 159949, overlap = 115.406
PHY-3002 : Step(120): len = 160809, overlap = 117.094
PHY-3002 : Step(121): len = 161562, overlap = 115.906
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00118528
PHY-3002 : Step(122): len = 161818, overlap = 113.375
PHY-3002 : Step(123): len = 161900, overlap = 114.438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26917, tnet num: 6851, tinst num: 5713, tnode num: 33394, tedge num: 44588.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.148662s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (100.7%)

RUN-1004 : used memory is 256 MB, reserved memory is 236 MB, peak memory is 269 MB
OPT-1001 : Total overflow 341.59 peak overflow 4.41
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6853.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 190640, over cnt = 884(2%), over = 3341, worst = 27
PHY-1001 : End global iterations;  0.420159s wall, 0.546875s user + 0.062500s system = 0.609375s CPU (145.0%)

PHY-1001 : Congestion index: top1 = 46.51, top5 = 36.08, top10 = 30.40, top15 = 26.63.
PHY-1001 : End incremental global routing;  0.515232s wall, 0.625000s user + 0.078125s system = 0.703125s CPU (136.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6851 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.159896s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.786011s wall, 0.890625s user + 0.078125s system = 0.968750s CPU (123.2%)

OPT-1001 : Current memory(MB): used = 295, reserve = 274, peak = 295.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4996/6853.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 190640, over cnt = 884(2%), over = 3341, worst = 27
PHY-1002 : len = 209304, over cnt = 571(1%), over = 1497, worst = 22
PHY-1002 : len = 217024, over cnt = 253(0%), over = 694, worst = 12
PHY-1002 : len = 223824, over cnt = 67(0%), over = 156, worst = 7
PHY-1002 : len = 225696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.436214s wall, 0.640625s user + 0.031250s system = 0.671875s CPU (154.0%)

PHY-1001 : Congestion index: top1 = 39.01, top5 = 32.50, top10 = 28.79, top15 = 26.13.
OPT-1001 : End congestion update;  0.528371s wall, 0.734375s user + 0.031250s system = 0.765625s CPU (144.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6851 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.123284s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.4%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.651804s wall, 0.859375s user + 0.031250s system = 0.890625s CPU (136.6%)

OPT-1001 : Current memory(MB): used = 299, reserve = 279, peak = 299.
OPT-1001 : End physical optimization;  2.637494s wall, 2.953125s user + 0.109375s system = 3.062500s CPU (116.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2323 LUT to BLE ...
SYN-4008 : Packed 2323 LUT and 1022 SEQ to BLE.
SYN-4003 : Packing 963 remaining SEQ's ...
SYN-4005 : Packed 622 SEQ with LUT/SLICE
SYN-4006 : 855 single LUT's are left
SYN-4006 : 341 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2664/5089 primitive instances ...
PHY-3001 : End packing;  0.268616s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (98.9%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 2900 instances
RUN-1001 : 1364 mslices, 1364 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 5895 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3652 nets have 2 pins
RUN-1001 : 1446 nets have [3 - 5] pins
RUN-1001 : 643 nets have [6 - 10] pins
RUN-1001 : 80 nets have [11 - 20] pins
RUN-1001 : 62 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : design contains 2898 instances, 2728 slices, 239 macros(1234 instances: 791 mslices 443 lslices)
PHY-3001 : Cell area utilization is 33%
PHY-3001 : After packing: Len = 163943, Over = 167.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23497, tnet num: 5893, tinst num: 2898, tnode num: 28182, tedge num: 40604.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.226783s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (99.3%)

RUN-1004 : used memory is 303 MB, reserved memory is 285 MB, peak memory is 303 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5893 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.347180s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.26681e-05
PHY-3002 : Step(124): len = 159635, overlap = 173
PHY-3002 : Step(125): len = 158354, overlap = 176.25
PHY-3002 : Step(126): len = 154095, overlap = 173.75
PHY-3002 : Step(127): len = 151798, overlap = 180.5
PHY-3002 : Step(128): len = 150966, overlap = 185
PHY-3002 : Step(129): len = 149520, overlap = 188.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.53362e-05
PHY-3002 : Step(130): len = 151676, overlap = 181.5
PHY-3002 : Step(131): len = 152493, overlap = 178.75
PHY-3002 : Step(132): len = 155181, overlap = 171.25
PHY-3002 : Step(133): len = 154959, overlap = 168.25
PHY-3002 : Step(134): len = 155076, overlap = 166
PHY-3002 : Step(135): len = 155076, overlap = 166
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.06723e-05
PHY-3002 : Step(136): len = 159743, overlap = 157
PHY-3002 : Step(137): len = 161293, overlap = 156.75
PHY-3002 : Step(138): len = 164969, overlap = 147
PHY-3002 : Step(139): len = 162816, overlap = 150.25
PHY-3002 : Step(140): len = 162816, overlap = 150.25
PHY-3002 : Step(141): len = 162392, overlap = 148.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.340523s wall, 0.234375s user + 0.703125s system = 0.937500s CPU (275.3%)

PHY-3001 : Trial Legalized: Len = 205801
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5893 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.109772s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000146799
PHY-3002 : Step(142): len = 190753, overlap = 15.75
PHY-3002 : Step(143): len = 184162, overlap = 34.25
PHY-3002 : Step(144): len = 180983, overlap = 38.75
PHY-3002 : Step(145): len = 179715, overlap = 41.25
PHY-3002 : Step(146): len = 178217, overlap = 47
PHY-3002 : Step(147): len = 177165, overlap = 49.75
PHY-3002 : Step(148): len = 177044, overlap = 51
PHY-3002 : Step(149): len = 176550, overlap = 53.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000293598
PHY-3002 : Step(150): len = 177990, overlap = 54.25
PHY-3002 : Step(151): len = 178595, overlap = 52.5
PHY-3002 : Step(152): len = 179102, overlap = 52.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000587196
PHY-3002 : Step(153): len = 180314, overlap = 49.5
PHY-3002 : Step(154): len = 180985, overlap = 49.5
PHY-3002 : Step(155): len = 182161, overlap = 48
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008440s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 194506, Over = 0
PHY-3001 : Spreading special nets. 33 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.020221s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (154.5%)

PHY-3001 : 41 instances has been re-located, deltaX = 12, deltaY = 36, maxDist = 2.
PHY-3001 : Final: Len = 195434, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23497, tnet num: 5893, tinst num: 2898, tnode num: 28182, tedge num: 40604.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.274904s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (100.5%)

RUN-1004 : used memory is 301 MB, reserved memory is 283 MB, peak memory is 308 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 269/5895.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 239608, over cnt = 628(1%), over = 1044, worst = 9
PHY-1002 : len = 243944, over cnt = 321(0%), over = 479, worst = 7
PHY-1002 : len = 248672, over cnt = 49(0%), over = 68, worst = 7
PHY-1002 : len = 249432, over cnt = 7(0%), over = 10, worst = 3
PHY-1002 : len = 249584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.722688s wall, 1.156250s user + 0.171875s system = 1.328125s CPU (183.8%)

PHY-1001 : Congestion index: top1 = 35.99, top5 = 30.49, top10 = 27.39, top15 = 25.29.
PHY-1001 : End incremental global routing;  0.861007s wall, 1.281250s user + 0.171875s system = 1.453125s CPU (168.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5893 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.158175s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (98.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.133855s wall, 1.531250s user + 0.187500s system = 1.718750s CPU (151.6%)

OPT-1001 : Current memory(MB): used = 309, reserve = 290, peak = 309.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4984/5895.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 249584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028435s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.9%)

PHY-1001 : Congestion index: top1 = 35.99, top5 = 30.49, top10 = 27.39, top15 = 25.29.
OPT-1001 : End congestion update;  0.131262s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (95.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5893 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.108045s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (101.2%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.239430s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (97.9%)

OPT-1001 : Current memory(MB): used = 311, reserve = 293, peak = 311.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5893 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.107218s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (102.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4984/5895.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 249584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033383s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.6%)

PHY-1001 : Congestion index: top1 = 35.99, top5 = 30.49, top10 = 27.39, top15 = 25.29.
PHY-1001 : End incremental global routing;  0.136741s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (102.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5893 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.164041s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.3%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4984/5895.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 249584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.034356s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (136.4%)

PHY-1001 : Congestion index: top1 = 35.99, top5 = 30.49, top10 = 27.39, top15 = 25.29.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5893 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.108112s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (101.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 35.586207
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.372960s wall, 3.765625s user + 0.187500s system = 3.953125s CPU (117.2%)

RUN-1003 : finish command "place" in  15.591775s wall, 24.265625s user + 6.250000s system = 30.515625s CPU (195.7%)

RUN-1004 : used memory is 288 MB, reserved memory is 270 MB, peak memory is 312 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2900 instances
RUN-1001 : 1364 mslices, 1364 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 5895 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3652 nets have 2 pins
RUN-1001 : 1446 nets have [3 - 5] pins
RUN-1001 : 643 nets have [6 - 10] pins
RUN-1001 : 80 nets have [11 - 20] pins
RUN-1001 : 62 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23497, tnet num: 5893, tinst num: 2898, tnode num: 28182, tedge num: 40604.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.230136s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (100.3%)

RUN-1004 : used memory is 305 MB, reserved memory is 288 MB, peak memory is 340 MB
PHY-1001 : 1364 mslices, 1364 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5893 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 237160, over cnt = 630(1%), over = 1041, worst = 9
PHY-1002 : len = 242088, over cnt = 346(0%), over = 480, worst = 7
PHY-1002 : len = 246040, over cnt = 100(0%), over = 145, worst = 6
PHY-1002 : len = 247880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.723295s wall, 1.109375s user + 0.109375s system = 1.218750s CPU (168.5%)

PHY-1001 : Congestion index: top1 = 36.08, top5 = 30.34, top10 = 27.28, top15 = 25.17.
PHY-1001 : End global routing;  0.842985s wall, 1.218750s user + 0.109375s system = 1.328125s CPU (157.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 338, reserve = 320, peak = 341.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 596, reserve = 581, peak = 596.
PHY-1001 : End build detailed router design. 3.864219s wall, 3.765625s user + 0.093750s system = 3.859375s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 70688, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.140629s wall, 4.140625s user + 0.000000s system = 4.140625s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 629, reserve = 615, peak = 629.
PHY-1001 : End phase 1; 4.147260s wall, 4.140625s user + 0.000000s system = 4.140625s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Patch 2409 net; 2.386781s wall, 2.390625s user + 0.000000s system = 2.390625s CPU (100.2%)

PHY-1022 : len = 613040, over cnt = 259(0%), over = 260, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 633, reserve = 619, peak = 633.
PHY-1001 : End initial routed; 8.009571s wall, 11.359375s user + 0.093750s system = 11.453125s CPU (143.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4817(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.518735s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 638, reserve = 624, peak = 638.
PHY-1001 : End phase 2; 9.528377s wall, 12.875000s user + 0.093750s system = 12.968750s CPU (136.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 613040, over cnt = 259(0%), over = 260, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.022393s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 610352, over cnt = 86(0%), over = 87, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 0.194881s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (144.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 610528, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.089428s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (139.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 610624, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.050365s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (93.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4817(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.527412s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (100.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 46 feed throughs used by 40 nets
PHY-1001 : End commit to database; 0.630234s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (99.2%)

PHY-1001 : Current memory(MB): used = 672, reserve = 659, peak = 672.
PHY-1001 : End phase 3; 2.686982s wall, 2.781250s user + 0.000000s system = 2.781250s CPU (103.5%)

PHY-1003 : Routed, final wirelength = 610624
PHY-1001 : Current memory(MB): used = 673, reserve = 661, peak = 673.
PHY-1001 : End export database. 0.020137s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.6%)

PHY-1001 : End detail routing;  20.511649s wall, 23.875000s user + 0.187500s system = 24.062500s CPU (117.3%)

RUN-1003 : finish command "route" in  22.820474s wall, 26.546875s user + 0.312500s system = 26.859375s CPU (117.7%)

RUN-1004 : used memory is 610 MB, reserved memory is 596 MB, peak memory is 673 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     4881   out of  19600   24.90%
#reg                     1988   out of  19600   10.14%
#le                      5217
  #lut only              3229   out of   5217   61.89%
  #reg only               336   out of   5217    6.44%
  #lut&reg               1652   out of   5217   31.67%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                              Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                   860
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                183
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                41
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                34
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/reg3_syn_35.q1                        19
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                        16
#7        u_image_process/wrreq                                      GCLK               mslice             u_image_process/u_RGBYCbCr/reg7_syn_21.f0           9
#8        u_image_select/mode[3]_syn_26                              GCLK               mslice             u_image_process/u_RGBYCbCr/img_cb1_b_n_syn_11.f0    9
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                    7
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5217   |3646    |1235    |1988    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |799    |538     |173     |408     |2       |0       |
|    command1                          |command                                    |48     |48      |0       |41      |0       |0       |
|    control1                          |control_interface                          |102    |66      |24      |55      |0       |0       |
|    data_path1                        |sdr_data_path                              |15     |15      |0       |1       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |131    |75      |18      |101     |1       |0       |
|      dcfifo_component                |softfifo                                   |131    |75      |18      |101     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |35     |17      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |31      |0       |36      |0       |0       |
|    sdram1                            |sdram                                      |3      |3       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |130    |88      |18      |102     |1       |0       |
|      dcfifo_component                |softfifo                                   |130    |88      |18      |102     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |40     |23      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |29      |0       |34      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |12     |12      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |114    |66      |44      |26      |0       |0       |
|  u_camera_init                       |camera_init                                |554    |534     |9       |86      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |142    |142     |0       |44      |0       |0       |
|  u_camera_reader                     |camera_reader                              |86     |43      |17      |51      |0       |0       |
|  u_image_process                     |image_process                              |3458   |2269    |982     |1350    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |169    |121     |45      |80      |2       |0       |
|      u_three_martix_4                |three_martix                               |156    |111     |45      |67      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |171    |121     |45      |86      |2       |0       |
|      u_three_martix_3                |three_martix                               |160    |110     |45      |75      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |922    |643     |251     |251     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |159    |110     |45      |66      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |10     |8       |0       |10      |0       |0       |
|      u_three_martix                  |three_martix                               |149    |102     |45      |56      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |712    |416     |235     |280     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |484    |294     |190     |140     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |85     |55      |30      |36      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |28      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |32      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |9       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |69     |39      |30      |12      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |13      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |66     |36      |30      |10      |0       |0       |
|      u_three_martix                  |three_martix                               |228    |122     |45      |140     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |711    |434     |235     |249     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |494    |304     |190     |123     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |32      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |28      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |86     |56      |30      |28      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |11      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |217    |130     |45      |126     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |71     |33      |14      |46      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |353    |230     |92      |161     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |147    |99      |47      |46      |0       |0       |
|      u_three_martix_2                |three_martix                               |206    |131     |45      |115     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |50     |50      |0       |31      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |126    |116     |10      |25      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3571  
    #2          2       633   
    #3          3       548   
    #4          4       217   
    #5        5-10      656   
    #6        11-50     115   
    #7       51-100      7    
    #8       101-500     5    
    #9        >500       1    
  Average     2.82            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2898
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 5895, pip num: 50971
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 46
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2322 valid insts, and 160626 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  4.812509s wall, 53.859375s user + 0.484375s system = 54.343750s CPU (1129.2%)

RUN-1004 : used memory is 632 MB, reserved memory is 627 MB, peak memory is 794 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221028_203138.log"
