<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Seg_Equals.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Seg_Equals.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Seg_Equals.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Seg_Equals.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Seg_Equals.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Seg_Equals.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Seg_Equals.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Seg_Equals.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Seg_Equals.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Seg_Equals_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Seg_Equals_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Seg_Equals_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Seg_Equals_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_Bench2_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_Bench2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Test_Bench2_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_Bench2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_Bench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1413474458" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1413474458">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413814514" xil_pn:in_ck="-2628039913812594598" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1413814513">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Seg_Equals.vhd"/>
      <outfile xil_pn:name="Test_Bench2.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1413475022" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5913191631897587161" xil_pn:start_ts="1413475022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413475022" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5060816539432283871" xil_pn:start_ts="1413475022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413474458" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6361088094107145924" xil_pn:start_ts="1413474458">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413814520" xil_pn:in_ck="-2628039913812594598" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1413814520">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Seg_Equals.vhd"/>
      <outfile xil_pn:name="Test_Bench2.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1413814532" xil_pn:in_ck="-2628039913812594598" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3336808604666189803" xil_pn:start_ts="1413814520">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Test_Bench2_beh.prj"/>
      <outfile xil_pn:name="Test_Bench2_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1413814533" xil_pn:in_ck="-4910507389134935840" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5013720766024579416" xil_pn:start_ts="1413814532">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Test_Bench2_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1413474696" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1413474696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413474696" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5146824878164396764" xil_pn:start_ts="1413474696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413474696" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6361088094107145924" xil_pn:start_ts="1413474696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413474696" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1413474696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413474696" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8488039622297525652" xil_pn:start_ts="1413474696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413474696" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1110319057727724918" xil_pn:start_ts="1413474696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413474696" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2135545191409520582" xil_pn:start_ts="1413474696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413474791" xil_pn:in_ck="1347698930229114521" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="9079575264340379866" xil_pn:start_ts="1413474779">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Seg_Equals.lso"/>
      <outfile xil_pn:name="Seg_Equals.ngc"/>
      <outfile xil_pn:name="Seg_Equals.ngr"/>
      <outfile xil_pn:name="Seg_Equals.prj"/>
      <outfile xil_pn:name="Seg_Equals.stx"/>
      <outfile xil_pn:name="Seg_Equals.syr"/>
      <outfile xil_pn:name="Seg_Equals.xst"/>
      <outfile xil_pn:name="Seg_Equals_vhdl.prj"/>
      <outfile xil_pn:name="Seg_Equals_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
