{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1519609602294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519609602318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 25 20:46:41 2018 " "Processing started: Sun Feb 25 20:46:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519609602318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1519609602318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off treg4bit -c treg4bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off treg4bit -c treg4bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1519609602319 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1519609615591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "treg4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file treg4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 treg4bit " "Found entity 1: treg4bit" {  } { { "treg4bit.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/treg4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519609659786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519609659786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tffp.v 1 1 " "Found 1 design units, including 1 entities, in source file tffp.v" { { "Info" "ISGN_ENTITY_NAME" "1 tffp " "Found entity 1: tffp" {  } { { "tffp.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/tffp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519609659821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519609659821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "treg4bit_test.v 1 1 " "Found 1 design units, including 1 entities, in source file treg4bit_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 treg4bit_test " "Found entity 1: treg4bit_test" {  } { { "treg4bit_test.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/treg4bit_test.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519609659887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519609659887 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RESET treg4bit.v(9) " "Verilog HDL Implicit Net warning at treg4bit.v(9): created implicit net for \"RESET\"" {  } { { "treg4bit.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/treg4bit.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519609659891 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "RESET treg4bit.v(1) " "Verilog HDL Module Declaration error at treg4bit.v(1): port \"RESET\" is not declared as port" {  } { { "treg4bit.v" "" { Text "C:/Users/frill/Documents/misc_sem2/ece2300_labs/lab3/lab3/treg4bit.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Quartus II" 0 -1 1519609659893 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "753 " "Peak virtual memory: 753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519609660355 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 25 20:47:40 2018 " "Processing ended: Sun Feb 25 20:47:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519609660355 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519609660355 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519609660355 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1519609660355 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1519609661413 ""}
