#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5fa5a23d0630 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5fa5a23cfb20 .scope module, "NOT1" "NOT1" 3 18;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
o0x7b7ec8fa0018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5fa5a23fd890 .functor NOT 1, o0x7b7ec8fa0018, C4<0>, C4<0>, C4<0>;
v0x5fa5a23e3fe0_0 .net "a", 0 0, o0x7b7ec8fa0018;  0 drivers
v0x5fa5a23fba60_0 .net "y", 0 0, L_0x5fa5a23fd890;  1 drivers
S_0x5fa5a23e3e50 .scope module, "tb_top_design" "tb_top_design" 4 2;
 .timescale 0 0;
v0x5fa5a23fd6e0_0 .var "x", 2 0;
v0x5fa5a23fd7a0_0 .net "y", 0 0, L_0x5fa5a23fe490;  1 drivers
S_0x5fa5a23fbb80 .scope module, "dut" "top_design" 4 8, 3 2 0, S_0x5fa5a23e3e50;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 1 "y";
L_0x5fa5a23fdbe0 .functor NOT 1, L_0x5fa5a23fdac0, C4<0>, C4<0>, C4<0>;
L_0x5fa5a23fde80 .functor NOT 1, L_0x5fa5a23fdde0, C4<0>, C4<0>, C4<0>;
L_0x5fa5a23fe250 .functor NOT 1, L_0x5fa5a23fe1b0, C4<0>, C4<0>, C4<0>;
v0x5fa5a23fd040_0 .net *"_ivl_1", 0 0, L_0x5fa5a23fdac0;  1 drivers
v0x5fa5a23fd120_0 .net *"_ivl_13", 0 0, L_0x5fa5a23fe1b0;  1 drivers
v0x5fa5a23fd200_0 .net *"_ivl_7", 0 0, L_0x5fa5a23fdde0;  1 drivers
v0x5fa5a23fd2f0_0 .net "and1_out", 0 0, L_0x5fa5a23fda00;  1 drivers
v0x5fa5a23fd3e0_0 .net "and2_out", 0 0, L_0x5fa5a23fdfd0;  1 drivers
v0x5fa5a23fd520_0 .net "in", 2 0, v0x5fa5a23fd6e0_0;  1 drivers
v0x5fa5a23fd600_0 .net "y", 0 0, L_0x5fa5a23fe490;  alias, 1 drivers
L_0x5fa5a23fdac0 .part v0x5fa5a23fd6e0_0, 2, 1;
L_0x5fa5a23fdcf0 .part v0x5fa5a23fd6e0_0, 1, 1;
L_0x5fa5a23fdde0 .part v0x5fa5a23fd6e0_0, 0, 1;
L_0x5fa5a23fe090 .part v0x5fa5a23fd6e0_0, 2, 1;
L_0x5fa5a23fe1b0 .part v0x5fa5a23fd6e0_0, 1, 1;
L_0x5fa5a23fe360 .part v0x5fa5a23fd6e0_0, 0, 1;
S_0x5fa5a23fbd80 .scope module, "AND1" "AND3" 3 7, 3 23 0, S_0x5fa5a23fbb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "y";
L_0x5fa5a23fd900 .functor AND 1, L_0x5fa5a23fdbe0, L_0x5fa5a23fdcf0, C4<1>, C4<1>;
L_0x5fa5a23fda00 .functor AND 1, L_0x5fa5a23fd900, L_0x5fa5a23fde80, C4<1>, C4<1>;
v0x5fa5a23fbff0_0 .net *"_ivl_0", 0 0, L_0x5fa5a23fd900;  1 drivers
v0x5fa5a23fc0f0_0 .net "a", 0 0, L_0x5fa5a23fdbe0;  1 drivers
v0x5fa5a23fc1b0_0 .net "b", 0 0, L_0x5fa5a23fdcf0;  1 drivers
v0x5fa5a23fc250_0 .net "c", 0 0, L_0x5fa5a23fde80;  1 drivers
v0x5fa5a23fc310_0 .net "y", 0 0, L_0x5fa5a23fda00;  alias, 1 drivers
S_0x5fa5a23fc4a0 .scope module, "AND2" "AND3" 3 10, 3 23 0, S_0x5fa5a23fbb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "y";
L_0x5fa5a23fdf40 .functor AND 1, L_0x5fa5a23fe090, L_0x5fa5a23fe250, C4<1>, C4<1>;
L_0x5fa5a23fdfd0 .functor AND 1, L_0x5fa5a23fdf40, L_0x5fa5a23fe360, C4<1>, C4<1>;
v0x5fa5a23fc710_0 .net *"_ivl_0", 0 0, L_0x5fa5a23fdf40;  1 drivers
v0x5fa5a23fc7f0_0 .net "a", 0 0, L_0x5fa5a23fe090;  1 drivers
v0x5fa5a23fc8b0_0 .net "b", 0 0, L_0x5fa5a23fe250;  1 drivers
v0x5fa5a23fc950_0 .net "c", 0 0, L_0x5fa5a23fe360;  1 drivers
v0x5fa5a23fca10_0 .net "y", 0 0, L_0x5fa5a23fdfd0;  alias, 1 drivers
S_0x5fa5a23fcba0 .scope module, "OR1" "OR2" 3 13, 3 28 0, S_0x5fa5a23fbb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x5fa5a23fe490 .functor OR 1, L_0x5fa5a23fda00, L_0x5fa5a23fdfd0, C4<0>, C4<0>;
v0x5fa5a23fcdd0_0 .net "a", 0 0, L_0x5fa5a23fda00;  alias, 1 drivers
v0x5fa5a23fce90_0 .net "b", 0 0, L_0x5fa5a23fdfd0;  alias, 1 drivers
v0x5fa5a23fcf30_0 .net "y", 0 0, L_0x5fa5a23fe490;  alias, 1 drivers
    .scope S_0x5fa5a23e3e50;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fa5a23fd6e0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5fa5a23fd6e0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5fa5a23fd6e0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5fa5a23fd6e0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5fa5a23fd6e0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5fa5a23fd6e0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5fa5a23fd6e0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5fa5a23fd6e0_0, 0, 3;
    %delay 10, 0;
    %vpi_call/w 4 20 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5fa5a23e3e50;
T_1 ;
    %vpi_call/w 4 25 "$monitor", "time=%0t | X1=%b X2=%b X3=%b | Y=%b CLK", $time, &PV<v0x5fa5a23fd6e0_0, 2, 1>, &PV<v0x5fa5a23fd6e0_0, 1, 1>, &PV<v0x5fa5a23fd6e0_0, 0, 1>, v0x5fa5a23fd7a0_0 {0 0 0};
    %vpi_call/w 4 26 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 4 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5fa5a23e3e50 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "top_design.v";
    "tb_top_design.v";
