
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 7.90

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.43 source latency dst_ack$_DFFE_PP_/CLK ^
  -0.38 target latency src_ack_sync[0]$_DFF_PN0_/CLK ^
   0.00 CRPR
--------------
   0.05 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: src_rst_n (input port clocked by core_clock)
Endpoint: src_req$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ src_rst_n (in)
                                         src_rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.04    0.21    0.98    1.18 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net72 (net)
                  0.21    0.00    1.18 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    35    0.43    0.21    0.24    1.42 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         net1 (net)
                  0.21    0.00    1.42 ^ src_req$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.42   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_src_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.13    0.16    0.16 ^ clkbuf_0_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_src_clk (net)
                  0.13    0.00    0.16 ^ clkbuf_2_0__f_src_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     9    0.07    0.18    0.21    0.37 ^ clkbuf_2_0__f_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_src_clk (net)
                  0.18    0.00    0.38 ^ src_req$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.38   clock reconvergence pessimism
                          0.27    0.64   library removal time
                                  0.64   data required time
-----------------------------------------------------------------------------
                                  0.64   data required time
                                 -1.42   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: src_ack_sync[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: src_ack_sync[1]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_src_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.13    0.16    0.16 ^ clkbuf_0_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_src_clk (net)
                  0.13    0.00    0.16 ^ clkbuf_2_0__f_src_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     9    0.07    0.18    0.21    0.37 ^ clkbuf_2_0__f_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_src_clk (net)
                  0.18    0.00    0.38 ^ src_ack_sync[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     1    0.01    0.05    0.39    0.76 v src_ack_sync[0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         src_ack_sync[0] (net)
                  0.05    0.00    0.76 v src_ack_sync[1]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_src_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.13    0.16    0.16 ^ clkbuf_0_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_src_clk (net)
                  0.13    0.00    0.16 ^ clkbuf_2_0__f_src_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     9    0.07    0.18    0.21    0.37 ^ clkbuf_2_0__f_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_src_clk (net)
                  0.18    0.00    0.38 ^ src_ack_sync[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.38   clock reconvergence pessimism
                          0.07    0.45   library hold time
                                  0.45   data required time
-----------------------------------------------------------------------------
                                  0.45   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: src_rst_n (input port clocked by core_clock)
Endpoint: src_data_reg[19]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ src_rst_n (in)
                                         src_rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.04    0.21    0.98    1.18 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net72 (net)
                  0.21    0.00    1.18 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    35    0.43    0.21    0.24    1.42 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         net1 (net)
                  0.21    0.01    1.43 ^ src_data_reg[19]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.43   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.00    0.00   10.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_src_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.13    0.16   10.16 ^ clkbuf_0_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_src_clk (net)
                  0.13    0.00   10.16 ^ clkbuf_2_3__f_src_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     9    0.06    0.17    0.21   10.37 ^ clkbuf_2_3__f_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_3__leaf_src_clk (net)
                  0.17    0.00   10.37 ^ src_data_reg[19]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.37   clock reconvergence pessimism
                          0.13   10.49   library recovery time
                                 10.49   data required time
-----------------------------------------------------------------------------
                                 10.49   data required time
                                 -1.43   data arrival time
-----------------------------------------------------------------------------
                                  9.06   slack (MET)


Startpoint: src_req$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: src_ready (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_src_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.13    0.16    0.16 ^ clkbuf_0_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_src_clk (net)
                  0.13    0.00    0.16 ^ clkbuf_2_0__f_src_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     9    0.07    0.18    0.21    0.37 ^ clkbuf_2_0__f_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_src_clk (net)
                  0.18    0.00    0.38 ^ src_req$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.03    0.13    0.49    0.87 ^ src_req$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         src_req (net)
                  0.13    0.00    0.87 ^ _082_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.11    0.32    1.19 v _082_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         net71 (net)
                  0.11    0.00    1.19 v output70/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.71    1.90 v output70/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         src_ready (net)
                  0.15    0.00    1.90 v src_ready (out)
                                  1.90   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.90   data arrival time
-----------------------------------------------------------------------------
                                  7.90   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: src_rst_n (input port clocked by core_clock)
Endpoint: src_data_reg[19]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ src_rst_n (in)
                                         src_rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.04    0.21    0.98    1.18 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net72 (net)
                  0.21    0.00    1.18 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    35    0.43    0.21    0.24    1.42 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         net1 (net)
                  0.21    0.01    1.43 ^ src_data_reg[19]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.43   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.00    0.00   10.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_src_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.13    0.16   10.16 ^ clkbuf_0_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_src_clk (net)
                  0.13    0.00   10.16 ^ clkbuf_2_3__f_src_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     9    0.06    0.17    0.21   10.37 ^ clkbuf_2_3__f_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_3__leaf_src_clk (net)
                  0.17    0.00   10.37 ^ src_data_reg[19]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.37   clock reconvergence pessimism
                          0.13   10.49   library recovery time
                                 10.49   data required time
-----------------------------------------------------------------------------
                                 10.49   data required time
                                 -1.43   data arrival time
-----------------------------------------------------------------------------
                                  9.06   slack (MET)


Startpoint: src_req$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: src_ready (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_src_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.13    0.16    0.16 ^ clkbuf_0_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_src_clk (net)
                  0.13    0.00    0.16 ^ clkbuf_2_0__f_src_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     9    0.07    0.18    0.21    0.37 ^ clkbuf_2_0__f_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_src_clk (net)
                  0.18    0.00    0.38 ^ src_req$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.03    0.13    0.49    0.87 ^ src_req$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         src_req (net)
                  0.13    0.00    0.87 ^ _082_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.11    0.32    1.19 v _082_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         net71 (net)
                  0.11    0.00    1.19 v output70/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.71    1.90 v output70/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         src_ready (net)
                  0.15    0.00    1.90 v src_ready (out)
                                  1.90   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.90   data arrival time
-----------------------------------------------------------------------------
                                  7.90   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.5271871089935303

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.9026

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.35989999771118164

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.35989999771118164

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
1.0000

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: src_req$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: src_data_reg[21]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ src_clk (in)
   0.16    0.16 ^ clkbuf_0_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.21    0.37 ^ clkbuf_2_0__f_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.38 ^ src_req$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.49    0.87 ^ src_req$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.32    1.19 v _082_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.22    1.41 v _127_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
   0.21    1.62 v _139_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.25    1.86 ^ _143_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.86 ^ src_data_reg[21]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.86   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ src_clk (in)
   0.16   10.16 ^ clkbuf_0_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.21   10.37 ^ clkbuf_2_3__f_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00   10.37 ^ src_data_reg[21]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.37   clock reconvergence pessimism
  -0.11   10.26   library setup time
          10.26   data required time
---------------------------------------------------------
          10.26   data required time
          -1.86   data arrival time
---------------------------------------------------------
           8.40   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: src_ack_sync[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: src_ack_sync[1]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ src_clk (in)
   0.16    0.16 ^ clkbuf_0_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.21    0.37 ^ clkbuf_2_0__f_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.38 ^ src_ack_sync[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.39    0.76 v src_ack_sync[0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.76 v src_ack_sync[1]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.76   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ src_clk (in)
   0.16    0.16 ^ clkbuf_0_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.21    0.37 ^ clkbuf_2_0__f_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.38 ^ src_ack_sync[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.38   clock reconvergence pessimism
   0.07    0.45   library hold time
           0.45   data required time
---------------------------------------------------------
           0.45   data required time
          -0.76   data arrival time
---------------------------------------------------------
           0.32   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.3663

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.3750

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.8956

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
7.9044

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
416.986706

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.36e-02   1.72e-03   4.32e-08   1.53e-02  50.8%
Combinational          1.10e-02   2.28e-03   3.94e-08   1.33e-02  44.1%
Clock                  5.74e-04   9.64e-04   3.07e-08   1.54e-03   5.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.52e-02   4.96e-03   1.13e-07   3.02e-02 100.0%
                          83.6%      16.4%       0.0%
