Source Block: hdl/library/axi_dmac/address_generator.v@97:112@HdlStmProcess
		else if (~addr_valid)
			enabled <= 1'b0;
	end
end

always @(posedge clk) begin
	if (eot == 1'b1)
		length <= req_last_burst_length;
	else
		length <= MAX_BEATS_PER_BURST - 1;
end

always @(posedge clk) begin
	if (resetn == 1'b0) begin
		address <= 'h00;
		last_burst_len <= 'h00;

Diff Content:
- 103 	if (eot == 1'b1)
- 104 		length <= req_last_burst_length;
- 105 	else
- 106 		length <= MAX_BEATS_PER_BURST - 1;
+ 106 	if (resetn == 1'b0) begin
+ 106 		last <= 1'b0;
+ 106 	end else if (addr_valid == 1'b0) begin
+ 106 		last <= eot;
+ 106 	end

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/address_generator.v@86:105

reg addr_valid_d1;

// If we already asserted addr_valid we have to wait until it is accepted before
// we can disable the address generator.
always @(posedge clk) begin
	if (resetn == 1'b0) begin
		enabled <= 1'b0;
	end else begin
		if (enable)
			enabled <= 1'b1;
		else if (~addr_valid)
			enabled <= 1'b0;
	end
end

always @(posedge clk) begin
	if (eot == 1'b1)
		length <= req_last_burst_length;
	else

