

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Tue Aug  6 22:46:33 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       OPT_LP1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.781|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10181|  10181|  10181|  10181|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                                  |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  10179|  10179|        45|          5|          1|  2028|    yes   |
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    754|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     20|    1486|   3131|    -|
|Memory           |        4|      -|      32|      3|    -|
|Multiplexer      |        -|      -|       -|    689|    -|
|Register         |        0|      -|    2855|    704|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|     21|    4373|   5281|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      9|       4|      9|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32ncud_U1  |cnn_fadd_32ns_32ncud  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32ncud_U2  |cnn_fadd_32ns_32ncud  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32ncud_U3  |cnn_fadd_32ns_32ncud  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32ncud_U4  |cnn_fadd_32ns_32ncud  |        0|      2|  227|  403|    0|
    |cnn_fcmp_32ns_32neOg_U9  |cnn_fcmp_32ns_32neOg  |        0|      0|   66|  239|    0|
    |cnn_fmul_32ns_32ndEe_U5  |cnn_fmul_32ns_32ndEe  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32ndEe_U6  |cnn_fmul_32ns_32ndEe  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32ndEe_U7  |cnn_fmul_32ns_32ndEe  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32ndEe_U8  |cnn_fmul_32ns_32ndEe  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     20| 1486| 3131|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_6nfYi_U10  |cnn_mac_muladd_6nfYi  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_1_bias_U     |conv_1_conv_1_bias    |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_U  |conv_1_conv_1_weibkb  |        4|   0|   0|    0|    54|   32|     1|         1728|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        4|  32|   3|    0|    60|   64|     2|         1920|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_fu_854_p2        |     +    |      0|  0|  15|           7|           1|
    |add_ln14_fu_1134_p2       |     +    |      0|  0|  12|           3|           2|
    |add_ln23_10_fu_1003_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln23_11_fu_794_p2     |     +    |      0|  0|  15|           2|           5|
    |add_ln23_12_fu_901_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln23_13_fu_1008_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln23_14_fu_1017_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln23_15_fu_817_p2     |     +    |      0|  0|  13|           3|           4|
    |add_ln23_16_fu_914_p2     |     +    |      0|  0|  15|           4|           5|
    |add_ln23_17_fu_925_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln23_18_fu_1033_p2    |     +    |      0|  0|  15|           5|           6|
    |add_ln23_19_fu_1074_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln23_1_fu_576_p2      |     +    |      0|  0|  15|           5|           2|
    |add_ln23_20_fu_1084_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln23_21_fu_843_p2     |     +    |      0|  0|  13|           3|           4|
    |add_ln23_22_fu_939_p2     |     +    |      0|  0|  15|           4|           5|
    |add_ln23_23_fu_950_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln23_24_fu_1055_p2    |     +    |      0|  0|  15|           5|           6|
    |add_ln23_25_fu_1094_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln23_26_fu_1104_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln23_3_fu_722_p2      |     +    |      0|  0|  15|           1|           5|
    |add_ln23_4_fu_754_p2      |     +    |      0|  0|  13|          11|          11|
    |add_ln23_5_fu_888_p2      |     +    |      0|  0|  13|          11|          11|
    |add_ln23_6_fu_989_p2      |     +    |      0|  0|  13|          11|          11|
    |add_ln23_7_fu_765_p2      |     +    |      0|  0|  15|           2|           5|
    |add_ln23_8_fu_783_p2      |     +    |      0|  0|  13|          11|          11|
    |add_ln23_9_fu_994_p2      |     +    |      0|  0|  13|          11|          11|
    |add_ln23_fu_646_p2        |     +    |      0|  0|  15|           2|           5|
    |add_ln30_2_fu_1178_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln30_3_fu_1245_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln30_fu_668_p2        |     +    |      0|  0|  15|           5|           5|
    |add_ln8_fu_588_p2         |     +    |      0|  0|  13|          11|           1|
    |c_fu_570_p2               |     +    |      0|  0|  15|           5|           1|
    |r_fu_564_p2               |     +    |      0|  0|  15|           5|           1|
    |sub_ln23_1_fu_882_p2      |     -    |      0|  0|  13|          11|          11|
    |sub_ln23_2_fu_983_p2      |     -    |      0|  0|  13|          11|          11|
    |sub_ln23_fu_640_p2        |     -    |      0|  0|  13|          11|          11|
    |sub_ln30_fu_1169_p2       |     -    |      0|  0|  12|          12|          12|
    |and_ln29_13_fu_1291_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln29_fu_1226_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln30_fu_716_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_594_p2       |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln14_fu_710_p2       |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln29_27_fu_1214_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_28_fu_1273_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_29_fu_1279_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_fu_1208_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_582_p2        |   icmp   |      0|  0|  13|          11|           6|
    |or_ln14_fu_828_p2         |    or    |      0|  0|   3|           3|           1|
    |or_ln29_13_fu_1285_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln29_fu_1220_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln30_fu_728_p2         |    or    |      0|  0|   2|           1|           1|
    |select_ln11_fu_1139_p3    |  select  |      0|  0|   7|           1|           1|
    |select_ln29_1_fu_1297_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln29_fu_1232_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln30_1_fu_608_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln30_2_fu_652_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln30_3_fu_660_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln30_4_fu_688_p3   |  select  |      0|  0|   5|           1|           1|
    |select_ln30_5_fu_696_p3   |  select  |      0|  0|   5|           1|           2|
    |select_ln30_6_fu_734_p3   |  select  |      0|  0|   3|           1|           1|
    |select_ln30_7_fu_742_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln30_8_fu_771_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln30_9_fu_800_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln30_fu_600_p3     |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln30_fu_704_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 754|         381|         395|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter8                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_458_p4               |   9|          2|    5|         10|
    |ap_phi_mux_f_0_0_phi_fu_469_p4             |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten30_phi_fu_425_p4  |   9|          2|   11|         22|
    |ap_phi_mux_indvar_flatten_phi_fu_447_p4    |   9|          2|    7|         14|
    |ap_phi_mux_r_0_phi_fu_436_p4               |   9|          2|    5|         10|
    |c_0_reg_454                                |   9|          2|    5|         10|
    |conv_1_bias_address0                       |  15|          3|    3|          9|
    |conv_1_weights_address0                    |  33|          6|    6|         36|
    |conv_1_weights_address1                    |  33|          6|    6|         36|
    |conv_1_weights_address2                    |  27|          5|    6|         30|
    |conv_1_weights_address3                    |  27|          5|    6|         30|
    |conv_out_0_address0                        |  15|          3|   11|         33|
    |conv_out_0_d0                              |  15|          3|   32|         96|
    |conv_out_1_address0                        |  15|          3|   11|         33|
    |conv_out_1_d0                              |  15|          3|   32|         96|
    |f_0_0_reg_465                              |   9|          2|    3|          6|
    |grp_fu_476_p0                              |  33|          6|   32|        192|
    |grp_fu_476_p1                              |  33|          6|   32|        192|
    |grp_fu_481_p0                              |  33|          6|   32|        192|
    |grp_fu_481_p1                              |  33|          6|   32|        192|
    |grp_fu_486_p0                              |  33|          6|   32|        192|
    |grp_fu_486_p1                              |  33|          6|   32|        192|
    |grp_fu_490_p0                              |  33|          6|   32|        192|
    |grp_fu_490_p1                              |  33|          6|   32|        192|
    |grp_fu_500_p1                              |  15|          3|   32|         96|
    |grp_fu_519_p0                              |  15|          3|   32|         96|
    |indvar_flatten30_reg_421                   |   9|          2|   11|         22|
    |indvar_flatten_reg_443                     |   9|          2|    7|         14|
    |input_r_address0                           |  33|          6|   10|         60|
    |input_r_address1                           |  27|          5|   10|         50|
    |r_0_reg_432                                |   9|          2|    5|         10|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 689|        132|  517|       2371|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln11_reg_1443            |   7|   0|    7|          0|
    |add_ln14_reg_1652            |   3|   0|    3|          0|
    |add_ln23_10_reg_1500         |  11|   0|   11|          0|
    |add_ln23_14_reg_1510         |  11|   0|   11|          0|
    |add_ln23_6_reg_1490          |  11|   0|   11|          0|
    |add_ln30_3_reg_1804          |  11|   0|   12|          1|
    |add_ln30_reg_1346            |   5|   0|    5|          0|
    |add_ln8_reg_1320             |  11|   0|   11|          0|
    |ap_CS_fsm                    |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8      |   1|   0|    1|          0|
    |c_0_reg_454                  |   5|   0|    5|          0|
    |conv_1_bias_load_1_reg_1787  |  32|   0|   32|          0|
    |conv_1_bias_load_reg_1777    |  32|   0|   32|          0|
    |f_0_0_reg_465                |   3|   0|    3|          0|
    |icmp_ln11_reg_1325           |   1|   0|    1|          0|
    |icmp_ln8_reg_1316            |   1|   0|    1|          0|
    |indvar_flatten30_reg_421     |  11|   0|   11|          0|
    |indvar_flatten_reg_443       |   7|   0|    7|          0|
    |or_ln14_reg_1419             |   2|   0|    3|          1|
    |r_0_reg_432                  |   5|   0|    5|          0|
    |reg_558                      |  32|   0|   32|          0|
    |select_ln11_reg_1657         |   7|   0|    7|          0|
    |select_ln30_1_reg_1330       |   5|   0|    5|          0|
    |select_ln30_2_reg_1340       |   5|   0|    5|          0|
    |select_ln30_6_reg_1361       |   3|   0|    3|          0|
    |select_ln30_7_reg_1371       |   5|   0|    5|          0|
    |select_ln30_9_reg_1399       |   5|   0|    5|          0|
    |sub_ln23_1_reg_1448          |   9|   0|   11|          2|
    |sub_ln23_reg_1335            |   9|   0|   11|          2|
    |tmp_0_0_1_reg_1536           |  32|   0|   32|          0|
    |tmp_0_0_2_reg_1587           |  32|   0|   32|          0|
    |tmp_0_1_1_reg_1627           |  32|   0|   32|          0|
    |tmp_0_1_2_reg_1632           |  32|   0|   32|          0|
    |tmp_0_1_reg_1592             |  32|   0|   32|          0|
    |tmp_0_2_1_reg_1667           |  32|   0|   32|          0|
    |tmp_0_2_2_reg_1687           |  32|   0|   32|          0|
    |tmp_0_2_reg_1662             |  32|   0|   32|          0|
    |tmp_1_0_1_reg_1562           |  32|   0|   32|          0|
    |tmp_1_0_2_reg_1607           |  32|   0|   32|          0|
    |tmp_1_1_1_reg_1642           |  32|   0|   32|          0|
    |tmp_1_1_2_reg_1647           |  32|   0|   32|          0|
    |tmp_1_1_reg_1612             |  32|   0|   32|          0|
    |tmp_1_2_1_reg_1677           |  32|   0|   32|          0|
    |tmp_1_2_2_reg_1697           |  32|   0|   32|          0|
    |tmp_1_2_reg_1672             |  32|   0|   32|          0|
    |tmp_1_reg_1557               |  32|   0|   32|          0|
    |tmp_2_reg_1531               |  32|   0|   32|          0|
    |tmp_31_reg_1356              |   4|   0|    4|          0|
    |trunc_ln30_reg_1352          |   1|   0|    1|          0|
    |w_sum_1_reg_1797             |  32|   0|   32|          0|
    |w_sum_4_0_0_1_reg_1702       |  32|   0|   32|          0|
    |w_sum_4_0_0_2_reg_1712       |  32|   0|   32|          0|
    |w_sum_4_0_1_1_reg_1732       |  32|   0|   32|          0|
    |w_sum_4_0_1_2_reg_1742       |  32|   0|   32|          0|
    |w_sum_4_0_1_reg_1722         |  32|   0|   32|          0|
    |w_sum_4_0_2_1_reg_1762       |  32|   0|   32|          0|
    |w_sum_4_0_2_reg_1752         |  32|   0|   32|          0|
    |w_sum_4_1_0_1_reg_1707       |  32|   0|   32|          0|
    |w_sum_4_1_0_2_reg_1717       |  32|   0|   32|          0|
    |w_sum_4_1_1_1_reg_1737       |  32|   0|   32|          0|
    |w_sum_4_1_1_2_reg_1747       |  32|   0|   32|          0|
    |w_sum_4_1_1_reg_1727         |  32|   0|   32|          0|
    |w_sum_4_1_2_1_reg_1767       |  32|   0|   32|          0|
    |w_sum_4_1_2_2_reg_1792       |  32|   0|   32|          0|
    |w_sum_4_1_2_reg_1757         |  32|   0|   32|          0|
    |w_sum_4_1_reg_1692           |  32|   0|   32|          0|
    |w_sum_4_reg_1682             |  32|   0|   32|          0|
    |zext_ln23_16_reg_1515        |   3|   0|    6|          3|
    |zext_ln23_26_reg_1541        |   2|   0|    6|          4|
    |zext_ln23_5_reg_1428         |   2|   0|   64|         62|
    |zext_ln23_reg_1404           |   3|   0|   64|         61|
    |zext_ln30_2_reg_1377         |   5|   0|   11|          6|
    |zext_ln30_4_reg_1388         |   5|   0|   11|          6|
    |zext_ln30_5_reg_1459         |   5|   0|   11|          6|
    |icmp_ln8_reg_1316            |  64|  32|    1|          0|
    |or_ln14_reg_1419             |  64|  32|    3|          1|
    |select_ln30_6_reg_1361       |  64|  32|    3|          0|
    |select_ln30_7_reg_1371       |  64|  32|    5|          0|
    |tmp_0_0_2_reg_1587           |  64|  32|   32|          0|
    |tmp_0_1_1_reg_1627           |  64|  32|   32|          0|
    |tmp_0_1_2_reg_1632           |  64|  32|   32|          0|
    |tmp_0_1_reg_1592             |  64|  32|   32|          0|
    |tmp_0_2_1_reg_1667           |  64|  32|   32|          0|
    |tmp_0_2_2_reg_1687           |  64|  32|   32|          0|
    |tmp_0_2_reg_1662             |  64|  32|   32|          0|
    |tmp_1_0_2_reg_1607           |  64|  32|   32|          0|
    |tmp_1_1_1_reg_1642           |  64|  32|   32|          0|
    |tmp_1_1_2_reg_1647           |  64|  32|   32|          0|
    |tmp_1_1_reg_1612             |  64|  32|   32|          0|
    |tmp_1_2_1_reg_1677           |  64|  32|   32|          0|
    |tmp_1_2_2_reg_1697           |  64|  32|   32|          0|
    |tmp_1_2_reg_1672             |  64|  32|   32|          0|
    |tmp_31_reg_1356              |  64|  32|    4|          0|
    |trunc_ln30_reg_1352          |  64|  32|    1|          0|
    |zext_ln23_5_reg_1428         |  64|  32|   64|         62|
    |zext_ln23_reg_1404           |  64|  32|   64|         61|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |2855| 704| 2194|        278|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_r_address0     | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce0          | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0           |  in |   32|  ap_memory |    input_r   |     array    |
|input_r_address1     | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce1          | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q1           |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_0_address0  | out |   11|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_ce0       | out |    1|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_we0       | out |    1|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_d0        | out |   32|  ap_memory |  conv_out_0  |     array    |
|conv_out_1_address0  | out |   11|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_ce0       | out |    1|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_we0       | out |    1|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_d0        | out |   32|  ap_memory |  conv_out_1  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

