{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628036245267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628036245268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 03 19:17:25 2021 " "Processing started: Tue Aug 03 19:17:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628036245268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036245268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036245268 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628036245662 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628036245662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/timer.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628036253024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "N n pwm_basico.v(13) " "Verilog HDL Declaration information at pwm_basico.v(13): object \"N\" differs only in case from object \"n\" in the same scope" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628036253029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_basico.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_basico.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_basico " "Found entity 1: pwm_basico" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628036253030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antirrebote.v 1 1 " "Found 1 design units, including 1 entities, in source file antirrebote.v" { { "Info" "ISGN_ENTITY_NAME" "1 antirrebote " "Found entity 1: antirrebote" {  } { { "antirrebote.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/antirrebote.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628036253032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtosseg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdtosseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "BCDtoSSeg.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/BCDtoSSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628036253034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628036253036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistro.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistro.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistro " "Found entity 1: BancoRegistro" {  } { { "BancoRegistro.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/BancoRegistro.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628036253038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Driver640x480 " "Found entity 1: VGA_Driver640x480" {  } { { "VGA_driver.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/VGA_driver.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628036253040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file test_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_VGA " "Found entity 1: test_VGA" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628036253042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_ram_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer_ram_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_ram_dp " "Found entity 1: buffer_ram_dp" {  } { { "buffer_ram_dp.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/buffer_ram_dp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628036253044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253044 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "teclado.v(47) " "Verilog HDL information at teclado.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "teclado.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/teclado.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1628036253046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teclado.v 1 1 " "Found 1 design units, including 1 entities, in source file teclado.v" { { "Info" "ISGN_ENTITY_NAME" "1 Teclado " "Found entity 1: Teclado" {  } { { "teclado.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/teclado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628036253046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253046 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Top.v(83) " "Verilog HDL Module Instantiation warning at Top.v(83): ignored dangling comma in List of Port Connections" {  } { { "Top.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 83 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1628036253047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628036253048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.v 1 1 " "Found 1 design units, including 1 entities, in source file controlador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controlador " "Found entity 1: Controlador" {  } { { "Controlador.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Controlador.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628036253050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253050 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628036253235 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Top.v(88) " "Verilog HDL assignment warning at Top.v(88): truncated value with size 32 to match size of target (12)" {  } { { "Top.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628036253244 "|Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Teclado Teclado:teclado " "Elaborating entity \"Teclado\" for hierarchy \"Teclado:teclado\"" {  } { { "Top.v" "teclado" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628036253298 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 teclado.v(43) " "Verilog HDL assignment warning at teclado.v(43): truncated value with size 32 to match size of target (27)" {  } { { "teclado.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/teclado.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628036253301 "|Top|Teclado:teclado"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 teclado.v(48) " "Verilog HDL assignment warning at teclado.v(48): truncated value with size 32 to match size of target (2)" {  } { { "teclado.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/teclado.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628036253301 "|Top|Teclado:teclado"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistro BancoRegistro:banco " "Elaborating entity \"BancoRegistro\" for hierarchy \"BancoRegistro:banco\"" {  } { { "Top.v" "banco" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628036253303 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable BancoRegistro.v(28) " "Verilog HDL or VHDL warning at BancoRegistro.v(28): object \"enable\" assigned a value but never read" {  } { { "BancoRegistro.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/BancoRegistro.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628036253306 "|Top|BancoRegistro:banco"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 BancoRegistro.v(33) " "Verilog HDL assignment warning at BancoRegistro.v(33): truncated value with size 32 to match size of target (27)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/BancoRegistro.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628036253306 "|Top|BancoRegistro:banco"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 BancoRegistro.v(45) " "Verilog HDL assignment warning at BancoRegistro.v(45): truncated value with size 32 to match size of target (3)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/BancoRegistro.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628036253306 "|Top|BancoRegistro:banco"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_VGA test_VGA:VGA " "Elaborating entity \"test_VGA\" for hierarchy \"test_VGA:VGA\"" {  } { { "Top.v" "VGA" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628036253317 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 test_VGA.v(71) " "Verilog HDL assignment warning at test_VGA.v(71): truncated value with size 32 to match size of target (2)" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628036253320 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dirColor test_VGA.v(143) " "Verilog HDL Always Construct warning at test_VGA.v(143): variable \"dirColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628036253320 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dirColor test_VGA.v(145) " "Verilog HDL Always Construct warning at test_VGA.v(145): variable \"dirColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628036253320 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dirColor test_VGA.v(147) " "Verilog HDL Always Construct warning at test_VGA.v(147): variable \"dirColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628036253320 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dirColor test_VGA.v(149) " "Verilog HDL Always Construct warning at test_VGA.v(149): variable \"dirColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628036253320 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dirColor test_VGA.v(151) " "Verilog HDL Always Construct warning at test_VGA.v(151): variable \"dirColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628036253320 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dirColor test_VGA.v(153) " "Verilog HDL Always Construct warning at test_VGA.v(153): variable \"dirColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628036253320 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dirColor test_VGA.v(155) " "Verilog HDL Always Construct warning at test_VGA.v(155): variable \"dirColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628036253320 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dirColor test_VGA.v(157) " "Verilog HDL Always Construct warning at test_VGA.v(157): variable \"dirColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628036253320 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dirColor test_VGA.v(159) " "Verilog HDL Always Construct warning at test_VGA.v(159): variable \"dirColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628036253320 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dirColor test_VGA.v(161) " "Verilog HDL Always Construct warning at test_VGA.v(161): variable \"dirColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 161 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628036253320 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dirColor test_VGA.v(163) " "Verilog HDL Always Construct warning at test_VGA.v(163): variable \"dirColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628036253320 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dirColor test_VGA.v(165) " "Verilog HDL Always Construct warning at test_VGA.v(165): variable \"dirColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628036253320 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dirColor test_VGA.v(167) " "Verilog HDL Always Construct warning at test_VGA.v(167): variable \"dirColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 167 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628036253321 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dirColor test_VGA.v(169) " "Verilog HDL Always Construct warning at test_VGA.v(169): variable \"dirColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628036253321 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dirColor test_VGA.v(171) " "Verilog HDL Always Construct warning at test_VGA.v(171): variable \"dirColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628036253321 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dirColor test_VGA.v(173) " "Verilog HDL Always Construct warning at test_VGA.v(173): variable \"dirColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 173 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628036253321 "|Top|test_VGA:VGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "posicion test_VGA.v(142) " "Verilog HDL Always Construct warning at test_VGA.v(142): inferring latch(es) for variable \"posicion\", which holds its previous value in one or more paths through the always construct" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 142 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1628036253321 "|Top|test_VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion\[0\] test_VGA.v(145) " "Inferred latch for \"posicion\[0\]\" at test_VGA.v(145)" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253321 "|Top|test_VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion\[1\] test_VGA.v(145) " "Inferred latch for \"posicion\[1\]\" at test_VGA.v(145)" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253321 "|Top|test_VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion\[2\] test_VGA.v(145) " "Inferred latch for \"posicion\[2\]\" at test_VGA.v(145)" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253321 "|Top|test_VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion\[3\] test_VGA.v(145) " "Inferred latch for \"posicion\[3\]\" at test_VGA.v(145)" {  } { { "test_VGA.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253321 "|Top|test_VGA:VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_ram_dp test_VGA:VGA\|buffer_ram_dp:DP_RAM " "Elaborating entity \"buffer_ram_dp\" for hierarchy \"test_VGA:VGA\|buffer_ram_dp:DP_RAM\"" {  } { { "test_VGA.v" "DP_RAM" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628036253321 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "8 0 15 buffer_ram_dp.v(58) " "Verilog HDL warning at buffer_ram_dp.v(58): number of words (8) in memory file does not match the number of elements in the address range \[0:15\]" {  } { { "buffer_ram_dp.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/buffer_ram_dp.v" 58 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1628036253327 "|Top|test_VGA:VGA|buffer_ram_dp:DP_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Driver640x480 test_VGA:VGA\|VGA_Driver640x480:VGA640x480 " "Elaborating entity \"VGA_Driver640x480\" for hierarchy \"test_VGA:VGA\|VGA_Driver640x480:VGA640x480\"" {  } { { "test_VGA.v" "VGA640x480" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/test_VGA.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628036253334 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_driver.v(57) " "Verilog HDL assignment warning at VGA_driver.v(57): truncated value with size 32 to match size of target (10)" {  } { { "VGA_driver.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/VGA_driver.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628036253338 "|Top|test_VGA:VGA|VGA_Driver640x480:VGA640x480"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_driver.v(58) " "Verilog HDL assignment warning at VGA_driver.v(58): truncated value with size 32 to match size of target (9)" {  } { { "VGA_driver.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/VGA_driver.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628036253338 "|Top|test_VGA:VGA|VGA_Driver640x480:VGA640x480"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_driver.v(67) " "Verilog HDL assignment warning at VGA_driver.v(67): truncated value with size 32 to match size of target (9)" {  } { { "VGA_driver.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/VGA_driver.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628036253338 "|Top|test_VGA:VGA|VGA_Driver640x480:VGA640x480"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_driver.v(71) " "Verilog HDL assignment warning at VGA_driver.v(71): truncated value with size 32 to match size of target (10)" {  } { { "VGA_driver.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/VGA_driver.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628036253338 "|Top|test_VGA:VGA|VGA_Driver640x480:VGA640x480"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_basico pwm_basico:pwm " "Elaborating entity \"pwm_basico\" for hierarchy \"pwm_basico:pwm\"" {  } { { "Top.v" "pwm" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628036253339 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(25) " "Verilog HDL assignment warning at pwm_basico.v(25): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628036253340 "|Top|pwm_basico:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pwm_basico.v(31) " "Verilog HDL assignment warning at pwm_basico.v(31): truncated value with size 32 to match size of target (12)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628036253340 "|Top|pwm_basico:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(36) " "Verilog HDL assignment warning at pwm_basico.v(36): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628036253340 "|Top|pwm_basico:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(48) " "Verilog HDL assignment warning at pwm_basico.v(48): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628036253340 "|Top|pwm_basico:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(49) " "Verilog HDL assignment warning at pwm_basico.v(49): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628036253340 "|Top|pwm_basico:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(50) " "Verilog HDL assignment warning at pwm_basico.v(50): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628036253340 "|Top|pwm_basico:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(76) " "Verilog HDL assignment warning at pwm_basico.v(76): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628036253340 "|Top|pwm_basico:comb_12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n pwm_basico.v(30) " "Verilog HDL Always Construct warning at pwm_basico.v(30): inferring latch(es) for variable \"n\", which holds its previous value in one or more paths through the always construct" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1628036253340 "|Top|pwm_basico:comb_12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "caso pwm_basico.v(30) " "Verilog HDL Always Construct warning at pwm_basico.v(30): inferring latch(es) for variable \"caso\", which holds its previous value in one or more paths through the always construct" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1628036253340 "|Top|pwm_basico:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[0\] pwm_basico.v(34) " "Inferred latch for \"n\[0\]\" at pwm_basico.v(34)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253341 "|Top|pwm_basico:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[1\] pwm_basico.v(34) " "Inferred latch for \"n\[1\]\" at pwm_basico.v(34)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253341 "|Top|pwm_basico:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[2\] pwm_basico.v(34) " "Inferred latch for \"n\[2\]\" at pwm_basico.v(34)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253341 "|Top|pwm_basico:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[3\] pwm_basico.v(34) " "Inferred latch for \"n\[3\]\" at pwm_basico.v(34)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253341 "|Top|pwm_basico:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[4\] pwm_basico.v(34) " "Inferred latch for \"n\[4\]\" at pwm_basico.v(34)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253341 "|Top|pwm_basico:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[5\] pwm_basico.v(34) " "Inferred latch for \"n\[5\]\" at pwm_basico.v(34)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253341 "|Top|pwm_basico:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[6\] pwm_basico.v(34) " "Inferred latch for \"n\[6\]\" at pwm_basico.v(34)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253341 "|Top|pwm_basico:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[7\] pwm_basico.v(34) " "Inferred latch for \"n\[7\]\" at pwm_basico.v(34)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253341 "|Top|pwm_basico:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[8\] pwm_basico.v(34) " "Inferred latch for \"n\[8\]\" at pwm_basico.v(34)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253341 "|Top|pwm_basico:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[9\] pwm_basico.v(34) " "Inferred latch for \"n\[9\]\" at pwm_basico.v(34)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253341 "|Top|pwm_basico:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[10\] pwm_basico.v(34) " "Inferred latch for \"n\[10\]\" at pwm_basico.v(34)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253341 "|Top|pwm_basico:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[11\] pwm_basico.v(34) " "Inferred latch for \"n\[11\]\" at pwm_basico.v(34)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253341 "|Top|pwm_basico:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[0\] pwm_basico.v(34) " "Inferred latch for \"caso\[0\]\" at pwm_basico.v(34)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253341 "|Top|pwm_basico:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[1\] pwm_basico.v(34) " "Inferred latch for \"caso\[1\]\" at pwm_basico.v(34)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253341 "|Top|pwm_basico:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[2\] pwm_basico.v(34) " "Inferred latch for \"caso\[2\]\" at pwm_basico.v(34)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253341 "|Top|pwm_basico:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[3\] pwm_basico.v(34) " "Inferred latch for \"caso\[3\]\" at pwm_basico.v(34)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253341 "|Top|pwm_basico:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[4\] pwm_basico.v(34) " "Inferred latch for \"caso\[4\]\" at pwm_basico.v(34)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253341 "|Top|pwm_basico:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[5\] pwm_basico.v(34) " "Inferred latch for \"caso\[5\]\" at pwm_basico.v(34)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036253341 "|Top|pwm_basico:comb_12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:display " "Elaborating entity \"Display\" for hierarchy \"Display:display\"" {  } { { "Top.v" "display" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628036253342 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 Display.v(19) " "Verilog HDL assignment warning at Display.v(19): truncated value with size 32 to match size of target (27)" {  } { { "Display.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628036253343 "|Top|Display:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Display.v(28) " "Verilog HDL assignment warning at Display.v(28): truncated value with size 32 to match size of target (2)" {  } { { "Display.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628036253343 "|Top|Display:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSeg Display:display\|BCDtoSSeg:bcdtosseg " "Elaborating entity \"BCDtoSSeg\" for hierarchy \"Display:display\|BCDtoSSeg:bcdtosseg\"" {  } { { "Display.v" "bcdtosseg" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628036253344 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datOutR\[3\] " "Net \"datOutR\[3\]\" is missing source, defaulting to GND" {  } { { "Top.v" "datOutR\[3\]" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1628036253365 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1628036253365 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datOutR\[3\] " "Net \"datOutR\[3\]\" is missing source, defaulting to GND" {  } { { "Top.v" "datOutR\[3\]" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1628036253365 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1628036253365 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "test_VGA:VGA\|buffer_ram_dp:DP_RAM\|ram " "RAM logic \"test_VGA:VGA\|buffer_ram_dp:DP_RAM\|ram\" is uninferred due to inappropriate RAM size" {  } { { "buffer_ram_dp.v" "ram" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/buffer_ram_dp.v" 38 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1628036253647 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "BancoRegistro:banco\|breg " "RAM logic \"BancoRegistro:banco\|breg\" is uninferred due to inappropriate RAM size" {  } { { "BancoRegistro.v" "breg" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/BancoRegistro.v" 23 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1628036253647 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1628036253647 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/db/Top.ram0_buffer_ram_dp_faaedf64.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/db/Top.ram0_buffer_ram_dp_faaedf64.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1628036253653 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "Top.v" "Mult0" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 88 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1628036253782 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1628036253782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "Top.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 88 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628036253861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628036253861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628036253861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628036253861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628036253861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628036253861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628036253861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628036253861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628036253861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628036253861 ""}  } { { "Top.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 88 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628036253861 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "Top.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 88 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628036253900 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "Top.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 88 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628036253917 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "Top.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Top.v" 88 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628036253932 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1628036254096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[11\] " "Latch pwm_basico:pwm\|n\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628036254112 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628036254112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[10\] " "Latch pwm_basico:pwm\|n\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628036254112 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628036254112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[9\] " "Latch pwm_basico:pwm\|n\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628036254113 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628036254113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[8\] " "Latch pwm_basico:pwm\|n\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628036254113 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628036254113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[7\] " "Latch pwm_basico:pwm\|n\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628036254113 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628036254113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[6\] " "Latch pwm_basico:pwm\|n\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628036254113 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628036254113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[5\] " "Latch pwm_basico:pwm\|n\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628036254113 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628036254113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[4\] " "Latch pwm_basico:pwm\|n\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628036254113 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628036254113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[3\] " "Latch pwm_basico:pwm\|n\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628036254113 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628036254113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[2\] " "Latch pwm_basico:pwm\|n\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628036254113 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628036254113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[1\] " "Latch pwm_basico:pwm\|n\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628036254113 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628036254113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_basico:pwm\|n\[0\] " "Latch pwm_basico:pwm\|n\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Display:display\|cfreq\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Display:display\|cfreq\[0\]" {  } { { "Display.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/Display.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628036254113 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/pwm_basico.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628036254113 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1628036254338 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1628036254930 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/output_files/Top.map.smsg " "Generated suppressed messages file C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/Proyecto/output_files/Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036255016 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1628036255171 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628036255171 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "420 " "Implemented 420 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628036255273 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628036255273 ""} { "Info" "ICUT_CUT_TM_LCELLS" "393 " "Implemented 393 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1628036255273 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628036255273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628036255295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 03 19:17:35 2021 " "Processing ended: Tue Aug 03 19:17:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628036255295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628036255295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628036255295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628036255295 ""}
