# 5-Stage-RISC-V-Pipeline
An implementation of a 5 stage RISC-V pipeline using Xilinx Vivado aiming to optimize the instruction throughput and reducing the cycle time by implementing hazard detection and forwarding mechanisms to handle data dependencies and control hazards effectively

## Features
- Multi-cycle 5 Stage Pipeline RISC-V 
- Data, Structural and Control Hazard Detection
- Data Fowarding

### Simulation
![Screenshot 2024-05-29 160845](https://github.com/Debinb/5-Stage-RISC-V-Pipeline/assets/96095584/cecd5dc9-b475-4111-b2f4-ad675f2082ac)

### RTL Diagram
![Screenshot 2024-05-29 160958](https://github.com/Debinb/5-Stage-RISC-V-Pipeline/assets/96095584/3e29a4c9-095c-4425-9223-ae5da89760de)
