#ifndef __GLOBALS_H__
#define __GLOBALS_H__
#include "emulator.h"
extern dat_t<1> MemoryUnit_burstTagCounter__io_control_saturate;
extern dat_t<1> MemoryUnit_burstTagCounter__isMax;
extern dat_t<1> MemoryUnit_burstTagCounter__io_control_reset;
extern dat_t<1> MemoryUnit_sizeFifo__empty;
extern dat_t<1> MemoryUnit_sizeFifo__io_empty;
extern dat_t<1> MemoryUnit__burstVld;
extern dat_t<1> MemoryUnit_burstTagCounter__io_control_enable;
extern dat_t<1> MemoryUnit_burstTagCounter_reg___io_control_enable;
extern dat_t<1> reset;
extern dat_t<1> MemoryUnit_burstTagCounter__reset;
extern dat_t<1> MemoryUnit_burstTagCounter_reg___reset;
extern dat_t<1> MemoryUnit_burstTagCounter__io_control_done;
extern dat_t<1> MemoryUnit_burstCounter__io_control_saturate;
extern dat_t<1> MemoryUnit_sizeFifo_FF__io_data_out;
extern dat_t<1> MemoryUnit_sizeFifo_MuxN__io_sel;
extern dat_t<1> MemoryUnit_burstCounter__isMax;
extern dat_t<1> MemoryUnit_burstCounter__io_control_reset;
extern dat_t<1> MemoryUnit_burstCounter__io_control_enable;
extern dat_t<1> MemoryUnit_burstCounter_reg___io_control_enable;
extern dat_t<1> MemoryUnit_burstCounter__reset;
extern dat_t<1> MemoryUnit_burstCounter_reg___reset;
extern dat_t<1> MemoryUnit_dataFifo_FF__io_data_init;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_counter__io_control_saturate;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_counter__isMax;
extern dat_t<1> MemoryUnit_dataFifo__empty;
extern dat_t<1> MemoryUnit_rwFifo_SRAM__io_rdata;
extern dat_t<1> MemoryUnit_rwFifo_MuxN__io_ins_0;
extern dat_t<1> MemoryUnit_rwFifo_SRAM_1__io_rdata;
extern dat_t<1> MemoryUnit_rwFifo_MuxN__io_ins_1;
extern dat_t<1> MemoryUnit_rwFifo_FF__io_data_out;
extern dat_t<1> MemoryUnit_rwFifo_MuxN__io_sel;
extern dat_t<1> MemoryUnit_rwFifo_MuxN__io_out;
extern dat_t<1> MemoryUnit_rwFifo__io_deq_0;
extern dat_t<1> MemoryUnit_dataFifo__io_deqVld;
extern dat_t<1> MemoryUnit_dataFifo__readEn;
extern dat_t<1> MemoryUnit_dataFifo_FF__io_data_in;
extern dat_t<1> MemoryUnit_dataFifo_FF__io_control_enable;
extern dat_t<1> MemoryUnit_dataFifo_FF__d;
extern dat_t<1> MemoryUnit_dataFifo__reset;
extern dat_t<1> MemoryUnit_dataFifo_FF__reset;
extern dat_t<1> T42;
extern dat_t<1> MemoryUnit_dataFifo_FF__ff;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__io_control_saturate;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__isMax;
extern dat_t<1> MemoryUnit_dataFifo_rptr__io_control_0_enable;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC__io_control_enable;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_counter__io_control_enable;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_counter__io_control_done;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC__io_control_done;
extern dat_t<1> MemoryUnit_dataFifo_rptr__io_control_0_done;
extern dat_t<1> MemoryUnit__io_interconnect_vldIn;
extern dat_t<1> MemoryUnit_dataFifo__io_enqVld;
extern dat_t<1> MemoryUnit_dataFifo_SRAM_1__io_wen;
extern dat_t<1> MemoryUnit_dataFifo_SRAM__io_wen;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_depulser_r__io_data_init;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1__io_control_enable;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__io_control_enable;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__io_control_done;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_depulser__io_in;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_depulser__io_rst;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_depulser_r__io_data_in;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_depulser_r__io_control_enable;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_depulser_r__d;
extern dat_t<1> MemoryUnit_dataFifo_rptr__reset;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1__reset;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_depulser__reset;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_depulser_r__reset;
extern dat_t<1> T69;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_depulser_r__ff;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__io_control_reset;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_counter_reg___io_control_enable;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__reset;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_counter_reg___reset;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1__io_control_isMax;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_depulser_r__io_data_init;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_depulser__io_in;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_depulser__io_rst;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_depulser_r__io_data_in;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_depulser_r__io_control_enable;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_depulser_r__d;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC__reset;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_depulser__reset;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_depulser_r__reset;
extern dat_t<1> T78;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_depulser_r__ff;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_counter__io_control_reset;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_counter_reg___io_control_enable;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_counter__reset;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_counter_reg___reset;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_depulser_r__io_data_out;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_depulser__io_out;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_depulser_r__io_data_out;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_depulser__io_out;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1__io_control_waitIn;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1__io_control_waitOut;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC__io_control_waitIn;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC__io_control_waitOut;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC__io_control_isMax;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1__io_control_done;
extern dat_t<1> MemoryUnit_dataFifo_rptr__io_control_1_done;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_depulser_r__io_data_init;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__isMax;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_counter__isMax;
extern dat_t<1> MemoryUnit_dataFifo_sizeUDC__io_isMax;
extern dat_t<1> MemoryUnit_dataFifo__writeEn;
extern dat_t<1> MemoryUnit_dataFifo_wptr__io_control_0_enable;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC__io_control_enable;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_counter__io_control_enable;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_counter__io_control_done;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC__io_control_done;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1__io_control_enable;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__io_control_enable;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__io_control_done;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_depulser__io_in;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_depulser__io_rst;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_depulser_r__io_data_in;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_depulser_r__io_control_enable;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_depulser_r__d;
extern dat_t<1> MemoryUnit_dataFifo_wptr__reset;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1__reset;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_depulser__reset;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_depulser_r__reset;
extern dat_t<1> T99;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_depulser_r__ff;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__io_control_saturate;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__io_control_reset;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_counter_reg___io_control_enable;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__reset;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_counter_reg___reset;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1__io_control_isMax;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_depulser_r__io_data_init;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_depulser__io_in;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_depulser__io_rst;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_depulser_r__io_data_in;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_depulser_r__io_control_enable;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_depulser_r__d;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC__reset;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_depulser__reset;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_depulser_r__reset;
extern dat_t<1> T109;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_depulser_r__ff;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_counter__io_control_saturate;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_counter__io_control_reset;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_counter_reg___io_control_enable;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_counter__reset;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_counter_reg___reset;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_depulser_r__io_data_out;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_depulser__io_out;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_depulser_r__io_data_out;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_depulser__io_out;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1__io_control_waitIn;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1__io_control_waitOut;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC__io_control_waitIn;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC__io_control_waitOut;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC__io_control_isMax;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1__io_control_done;
extern dat_t<1> MemoryUnit_dataFifo_wptr__io_control_1_done;
extern dat_t<1> MemoryUnit_dataFifo_wptr__io_control_0_done;
extern dat_t<1> MemoryUnit_dataFifo_sizeUDC__io_inc;
extern dat_t<1> MemoryUnit_dataFifo_sizeUDC__io_init;
extern dat_t<1> MemoryUnit_dataFifo_sizeUDC__io_dec;
extern dat_t<1> MemoryUnit_dataFifo_sizeUDC_reg___io_control_enable;
extern dat_t<1> MemoryUnit_dataFifo_sizeUDC__reset;
extern dat_t<1> MemoryUnit_dataFifo_sizeUDC_reg___reset;
extern dat_t<1> MemoryUnit_dataFifo_sizeUDC__io_gtz;
extern dat_t<1> MemoryUnit_dataFifo__io_empty;
extern dat_t<1> MemoryUnit__io_config_data;
extern dat_t<1> MemoryUnit_dataFifo__io_config_data;
extern dat_t<1> MemoryUnit__io_config_enable;
extern dat_t<1> MemoryUnit_dataFifo__io_config_enable;
extern dat_t<1> MemoryUnit_dataFifo__configIn_chainRead;
extern dat_t<1> T133;
extern dat_t<1> MemoryUnit_dataFifo__config__chainRead;
extern dat_t<1> MemoryUnit_dataFifo__configIn_chainWrite;
extern dat_t<1> T136;
extern dat_t<1> MemoryUnit_dataFifo__config__chainWrite;
extern dat_t<1> MemoryUnit_rwFifo_FF__io_data_init;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_counter__io_control_saturate;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_counter__isMax;
extern dat_t<1> MemoryUnit_rwFifo__empty;
extern dat_t<1> MemoryUnit_burstCounter__io_control_done;
extern dat_t<1> MemoryUnit_rwFifo__io_deqVld;
extern dat_t<1> MemoryUnit_rwFifo__readEn;
extern dat_t<1> MemoryUnit_rwFifo_FF__io_data_in;
extern dat_t<1> MemoryUnit_rwFifo_FF__io_control_enable;
extern dat_t<1> MemoryUnit_rwFifo_FF__d;
extern dat_t<1> MemoryUnit_rwFifo__reset;
extern dat_t<1> MemoryUnit_rwFifo_FF__reset;
extern dat_t<1> T147;
extern dat_t<1> MemoryUnit_rwFifo_FF__ff;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__io_control_saturate;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__isMax;
extern dat_t<1> MemoryUnit_rwFifo_rptr__io_control_0_enable;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC__io_control_enable;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_counter__io_control_enable;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_counter__io_control_done;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC__io_control_done;
extern dat_t<1> MemoryUnit_rwFifo_rptr__io_control_0_done;
extern dat_t<1> MemoryUnit__io_interconnect_isWr;
extern dat_t<1> MemoryUnit_rwFifo__io_enq_1;
extern dat_t<1> MemoryUnit_rwFifo__io_enq_0;
extern dat_t<1> MemoryUnit_rwFifo_SRAM_1__io_wdata;
extern dat_t<1> MemoryUnit_rwFifo__io_enqVld;
extern dat_t<1> MemoryUnit_rwFifo_SRAM_1__io_wen;
extern dat_t<1> MemoryUnit_rwFifo_SRAM__io_wdata;
extern dat_t<1> MemoryUnit_rwFifo_SRAM__io_wen;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_depulser_r__io_data_init;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1__io_control_enable;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__io_control_enable;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__io_control_done;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_depulser__io_in;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_depulser__io_rst;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_depulser_r__io_data_in;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_depulser_r__io_control_enable;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_depulser_r__d;
extern dat_t<1> MemoryUnit_rwFifo_rptr__reset;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1__reset;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_depulser__reset;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_depulser_r__reset;
extern dat_t<1> T174;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_depulser_r__ff;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__io_control_reset;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_counter_reg___io_control_enable;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__reset;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_counter_reg___reset;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1__io_control_isMax;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_depulser_r__io_data_init;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_depulser__io_in;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_depulser__io_rst;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_depulser_r__io_data_in;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_depulser_r__io_control_enable;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_depulser_r__d;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC__reset;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_depulser__reset;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_depulser_r__reset;
extern dat_t<1> T183;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_depulser_r__ff;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_counter__io_control_reset;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_counter_reg___io_control_enable;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_counter__reset;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_counter_reg___reset;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_depulser_r__io_data_out;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_depulser__io_out;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_depulser_r__io_data_out;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_depulser__io_out;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1__io_control_waitIn;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1__io_control_waitOut;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC__io_control_waitIn;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC__io_control_waitOut;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC__io_control_isMax;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1__io_control_done;
extern dat_t<1> MemoryUnit_rwFifo_rptr__io_control_1_done;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_depulser_r__io_data_init;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__isMax;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_counter__isMax;
extern dat_t<1> MemoryUnit_rwFifo_sizeUDC__io_isMax;
extern dat_t<1> MemoryUnit_rwFifo__writeEn;
extern dat_t<1> MemoryUnit_rwFifo_wptr__io_control_0_enable;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC__io_control_enable;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_counter__io_control_enable;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_counter__io_control_done;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC__io_control_done;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1__io_control_enable;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__io_control_enable;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__io_control_done;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_depulser__io_in;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_depulser__io_rst;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_depulser_r__io_data_in;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_depulser_r__io_control_enable;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_depulser_r__d;
extern dat_t<1> MemoryUnit_rwFifo_wptr__reset;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1__reset;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_depulser__reset;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_depulser_r__reset;
extern dat_t<1> T204;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_depulser_r__ff;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__io_control_saturate;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__io_control_reset;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_counter_reg___io_control_enable;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__reset;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_counter_reg___reset;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1__io_control_isMax;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_depulser_r__io_data_init;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_depulser__io_in;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_depulser__io_rst;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_depulser_r__io_data_in;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_depulser_r__io_control_enable;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_depulser_r__d;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC__reset;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_depulser__reset;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_depulser_r__reset;
extern dat_t<1> T214;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_depulser_r__ff;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_counter__io_control_saturate;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_counter__io_control_reset;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_counter_reg___io_control_enable;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_counter__reset;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_counter_reg___reset;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_depulser_r__io_data_out;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_depulser__io_out;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_depulser_r__io_data_out;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_depulser__io_out;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1__io_control_waitIn;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1__io_control_waitOut;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC__io_control_waitIn;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC__io_control_waitOut;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC__io_control_isMax;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1__io_control_done;
extern dat_t<1> MemoryUnit_rwFifo_wptr__io_control_1_done;
extern dat_t<1> MemoryUnit_rwFifo_wptr__io_control_0_done;
extern dat_t<1> MemoryUnit_rwFifo_sizeUDC__io_inc;
extern dat_t<1> MemoryUnit_rwFifo_sizeUDC__io_init;
extern dat_t<1> MemoryUnit_rwFifo_sizeUDC__io_dec;
extern dat_t<1> MemoryUnit_rwFifo_sizeUDC_reg___io_control_enable;
extern dat_t<1> MemoryUnit_rwFifo_sizeUDC__reset;
extern dat_t<1> MemoryUnit_rwFifo_sizeUDC_reg___reset;
extern dat_t<1> MemoryUnit_rwFifo_sizeUDC__io_gtz;
extern dat_t<1> MemoryUnit_rwFifo__io_deq_1;
extern dat_t<1> MemoryUnit_rwFifo__io_full;
extern dat_t<1> MemoryUnit_rwFifo__io_empty;
extern dat_t<1> MemoryUnit_rwFifo__io_config_data;
extern dat_t<1> MemoryUnit_rwFifo__io_config_enable;
extern dat_t<1> MemoryUnit_rwFifo__configIn_chainRead;
extern dat_t<1> T238;
extern dat_t<1> MemoryUnit_rwFifo__config__chainRead;
extern dat_t<1> MemoryUnit_rwFifo__configIn_chainWrite;
extern dat_t<1> T241;
extern dat_t<1> MemoryUnit_rwFifo__config__chainWrite;
extern dat_t<1> MemoryUnit_sizeFifo_FF__io_data_init;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_counter__io_control_saturate;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_counter__isMax;
extern dat_t<1> MemoryUnit_sizeFifo__io_deqVld;
extern dat_t<1> MemoryUnit_sizeFifo__readEn;
extern dat_t<1> MemoryUnit_sizeFifo_FF__io_data_in;
extern dat_t<1> MemoryUnit_sizeFifo_FF__io_control_enable;
extern dat_t<1> MemoryUnit_sizeFifo_FF__d;
extern dat_t<1> MemoryUnit_sizeFifo__reset;
extern dat_t<1> MemoryUnit_sizeFifo_FF__reset;
extern dat_t<1> T251;
extern dat_t<1> MemoryUnit_sizeFifo_FF__ff;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__io_control_saturate;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__isMax;
extern dat_t<1> MemoryUnit_sizeFifo_rptr__io_control_0_enable;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC__io_control_enable;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_counter__io_control_enable;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_counter__io_control_done;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC__io_control_done;
extern dat_t<1> MemoryUnit_sizeFifo_rptr__io_control_0_done;
extern dat_t<1> MemoryUnit_sizeFifo__io_enqVld;
extern dat_t<1> MemoryUnit_sizeFifo_SRAM_1__io_wen;
extern dat_t<1> MemoryUnit_sizeFifo_SRAM__io_wen;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_depulser_r__io_data_init;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1__io_control_enable;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__io_control_enable;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__io_control_done;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_depulser__io_in;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_depulser__io_rst;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_depulser_r__io_data_in;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_depulser_r__io_control_enable;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_depulser_r__d;
extern dat_t<1> MemoryUnit_sizeFifo_rptr__reset;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1__reset;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_depulser__reset;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_depulser_r__reset;
extern dat_t<1> T280;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_depulser_r__ff;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__io_control_reset;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter_reg___io_control_enable;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__reset;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter_reg___reset;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1__io_control_isMax;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_depulser_r__io_data_init;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_depulser__io_in;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_depulser__io_rst;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_depulser_r__io_data_in;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_depulser_r__io_control_enable;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_depulser_r__d;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC__reset;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_depulser__reset;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_depulser_r__reset;
extern dat_t<1> T289;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_depulser_r__ff;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_counter__io_control_reset;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_counter_reg___io_control_enable;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_counter__reset;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_counter_reg___reset;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_depulser_r__io_data_out;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_depulser__io_out;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_depulser_r__io_data_out;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_depulser__io_out;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1__io_control_waitIn;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1__io_control_waitOut;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC__io_control_waitIn;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC__io_control_waitOut;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC__io_control_isMax;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1__io_control_done;
extern dat_t<1> MemoryUnit_sizeFifo_rptr__io_control_1_done;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_depulser_r__io_data_init;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__isMax;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_counter__isMax;
extern dat_t<1> MemoryUnit_sizeFifo_sizeUDC__io_isMax;
extern dat_t<1> MemoryUnit_sizeFifo__writeEn;
extern dat_t<1> MemoryUnit_sizeFifo_wptr__io_control_0_enable;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC__io_control_enable;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_counter__io_control_enable;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_counter__io_control_done;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC__io_control_done;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1__io_control_enable;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__io_control_enable;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__io_control_done;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_depulser__io_in;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_depulser__io_rst;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_depulser_r__io_data_in;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_depulser_r__io_control_enable;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_depulser_r__d;
extern dat_t<1> MemoryUnit_sizeFifo_wptr__reset;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1__reset;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_depulser__reset;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_depulser_r__reset;
extern dat_t<1> T310;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_depulser_r__ff;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__io_control_saturate;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__io_control_reset;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter_reg___io_control_enable;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__reset;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter_reg___reset;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1__io_control_isMax;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_depulser_r__io_data_init;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_depulser__io_in;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_depulser__io_rst;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_depulser_r__io_data_in;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_depulser_r__io_control_enable;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_depulser_r__d;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC__reset;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_depulser__reset;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_depulser_r__reset;
extern dat_t<1> T320;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_depulser_r__ff;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_counter__io_control_saturate;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_counter__io_control_reset;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_counter_reg___io_control_enable;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_counter__reset;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_counter_reg___reset;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_depulser_r__io_data_out;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_depulser__io_out;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_depulser_r__io_data_out;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_depulser__io_out;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1__io_control_waitIn;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1__io_control_waitOut;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC__io_control_waitIn;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC__io_control_waitOut;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC__io_control_isMax;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1__io_control_done;
extern dat_t<1> MemoryUnit_sizeFifo_wptr__io_control_1_done;
extern dat_t<1> MemoryUnit_sizeFifo_wptr__io_control_0_done;
extern dat_t<1> MemoryUnit_sizeFifo_sizeUDC__io_inc;
extern dat_t<1> MemoryUnit_sizeFifo_sizeUDC__io_init;
extern dat_t<1> MemoryUnit_sizeFifo_sizeUDC__io_dec;
extern dat_t<1> MemoryUnit_sizeFifo_sizeUDC_reg___io_control_enable;
extern dat_t<1> MemoryUnit_sizeFifo_sizeUDC__reset;
extern dat_t<1> MemoryUnit_sizeFifo_sizeUDC_reg___reset;
extern dat_t<1> MemoryUnit_sizeFifo_sizeUDC__io_gtz;
extern dat_t<1> MemoryUnit_sizeFifo__io_full;
extern dat_t<1> MemoryUnit_sizeFifo__io_config_data;
extern dat_t<1> MemoryUnit_sizeFifo__io_config_enable;
extern dat_t<1> MemoryUnit_sizeFifo__configIn_chainRead;
extern dat_t<1> T344;
extern dat_t<1> MemoryUnit_sizeFifo__config__chainRead;
extern dat_t<1> MemoryUnit_sizeFifo__configIn_chainWrite;
extern dat_t<1> T347;
extern dat_t<1> MemoryUnit_sizeFifo__config__chainWrite;
extern dat_t<1> MemoryUnit_addrFifo_FF__io_data_init;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_counter__io_control_saturate;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_counter__isMax;
extern dat_t<1> MemoryUnit_addrFifo__empty;
extern dat_t<1> MemoryUnit_addrFifo__io_deqVld;
extern dat_t<1> MemoryUnit_addrFifo__readEn;
extern dat_t<1> MemoryUnit_addrFifo_FF__io_data_in;
extern dat_t<1> MemoryUnit_addrFifo_FF__io_control_enable;
extern dat_t<1> MemoryUnit_addrFifo_FF__d;
extern dat_t<1> MemoryUnit_addrFifo__reset;
extern dat_t<1> MemoryUnit_addrFifo_FF__reset;
extern dat_t<1> T357;
extern dat_t<1> MemoryUnit_addrFifo_FF__ff;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__io_control_saturate;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__isMax;
extern dat_t<1> MemoryUnit_addrFifo_rptr__io_control_0_enable;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC__io_control_enable;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_counter__io_control_enable;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_counter__io_control_done;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC__io_control_done;
extern dat_t<1> MemoryUnit_addrFifo_rptr__io_control_0_done;
extern dat_t<1> MemoryUnit_addrFifo__io_enqVld;
extern dat_t<1> MemoryUnit_addrFifo_SRAM_1__io_wen;
extern dat_t<1> MemoryUnit_addrFifo_SRAM__io_wen;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_depulser_r__io_data_init;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1__io_control_enable;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__io_control_enable;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__io_control_done;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_depulser__io_in;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_depulser__io_rst;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_depulser_r__io_data_in;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_depulser_r__io_control_enable;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_depulser_r__d;
extern dat_t<1> MemoryUnit_addrFifo_rptr__reset;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1__reset;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_depulser__reset;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_depulser_r__reset;
extern dat_t<1> T384;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_depulser_r__ff;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__io_control_reset;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_counter_reg___io_control_enable;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__reset;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_counter_reg___reset;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1__io_control_isMax;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_depulser_r__io_data_init;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_depulser__io_in;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_depulser__io_rst;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_depulser_r__io_data_in;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_depulser_r__io_control_enable;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_depulser_r__d;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC__reset;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_depulser__reset;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_depulser_r__reset;
extern dat_t<1> T393;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_depulser_r__ff;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_counter__io_control_reset;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_counter_reg___io_control_enable;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_counter__reset;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_counter_reg___reset;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_depulser_r__io_data_out;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_depulser__io_out;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_depulser_r__io_data_out;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_depulser__io_out;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1__io_control_waitIn;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1__io_control_waitOut;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC__io_control_waitIn;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC__io_control_waitOut;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC__io_control_isMax;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1__io_control_done;
extern dat_t<1> MemoryUnit_addrFifo_rptr__io_control_1_done;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_depulser_r__io_data_init;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__isMax;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_counter__isMax;
extern dat_t<1> MemoryUnit_addrFifo_sizeUDC__io_isMax;
extern dat_t<1> MemoryUnit_addrFifo__writeEn;
extern dat_t<1> MemoryUnit_addrFifo_wptr__io_control_0_enable;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC__io_control_enable;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_counter__io_control_enable;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_counter__io_control_done;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC__io_control_done;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1__io_control_enable;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__io_control_enable;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__io_control_done;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_depulser__io_in;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_depulser__io_rst;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_depulser_r__io_data_in;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_depulser_r__io_control_enable;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_depulser_r__d;
extern dat_t<1> MemoryUnit_addrFifo_wptr__reset;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1__reset;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_depulser__reset;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_depulser_r__reset;
extern dat_t<1> T414;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_depulser_r__ff;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__io_control_saturate;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__io_control_reset;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_counter_reg___io_control_enable;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__reset;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_counter_reg___reset;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1__io_control_isMax;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_depulser_r__io_data_init;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_depulser__io_in;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_depulser__io_rst;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_depulser_r__io_data_in;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_depulser_r__io_control_enable;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_depulser_r__d;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC__reset;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_depulser__reset;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_depulser_r__reset;
extern dat_t<1> T424;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_depulser_r__ff;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_counter__io_control_saturate;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_counter__io_control_reset;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_counter_reg___io_control_enable;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_counter__reset;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_counter_reg___reset;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_depulser_r__io_data_out;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_depulser__io_out;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_depulser_r__io_data_out;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_depulser__io_out;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1__io_control_waitIn;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1__io_control_waitOut;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC__io_control_waitIn;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC__io_control_waitOut;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC__io_control_isMax;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1__io_control_done;
extern dat_t<1> MemoryUnit_addrFifo_wptr__io_control_1_done;
extern dat_t<1> MemoryUnit_addrFifo_wptr__io_control_0_done;
extern dat_t<1> MemoryUnit_addrFifo_sizeUDC__io_inc;
extern dat_t<1> MemoryUnit_addrFifo_sizeUDC__io_init;
extern dat_t<1> MemoryUnit_addrFifo_sizeUDC__io_dec;
extern dat_t<1> MemoryUnit_addrFifo_sizeUDC_reg___io_control_enable;
extern dat_t<1> MemoryUnit_addrFifo_sizeUDC__reset;
extern dat_t<1> MemoryUnit_addrFifo_sizeUDC_reg___reset;
extern dat_t<1> MemoryUnit_addrFifo_sizeUDC__io_gtz;
extern dat_t<1> MemoryUnit_addrFifo__io_empty;
extern dat_t<1> MemoryUnit_addrFifo__io_config_data;
extern dat_t<1> MemoryUnit_addrFifo__io_config_enable;
extern dat_t<1> MemoryUnit_addrFifo__configIn_chainRead;
extern dat_t<1> T449;
extern dat_t<1> MemoryUnit_addrFifo__config__chainRead;
extern dat_t<1> MemoryUnit_addrFifo__configIn_chainWrite;
extern dat_t<1> T452;
extern dat_t<1> MemoryUnit_addrFifo__config__chainWrite;
extern dat_t<1> MemoryUnit_dataFifo__io_full;
extern dat_t<1> MemoryUnit_addrFifo__io_full;
extern dat_t<1> MemoryUnit__io_interconnect_rdyOut;
extern dat_t<1> MemoryUnit__io_dram_vldIn;
extern dat_t<1> MemoryUnit__io_interconnect_vldOut;
extern dat_t<1> MemoryUnit__io_dram_rdyOut;
extern dat_t<1> MemoryUnit__io_dram_vldOut;
extern dat_t<1> MemoryUnit_dataFifo_FF__io_data_out;
extern dat_t<1> MemoryUnit_dataFifo_MuxN__io_sel;
extern dat_t<1> MemoryUnit__io_dram_isWr;
extern dat_t<1> MemoryUnit_addrFifo_FF__io_data_out;
extern dat_t<1> MemoryUnit_addrFifo_MuxN__io_sel;
extern dat_t<1> MemoryUnit__configIn_scatterGather;
extern dat_t<1> T469;
extern dat_t<1> MemoryUnit__config__scatterGather;
extern dat_t<1> MemoryUnit__io_dram_rdyIn;
extern dat_t<1> MemoryUnit__io_interconnect_rdyIn;
extern dat_t<3> MemoryUnit_dataFifo_SRAM_1__io_raddr;
extern dat_t<3> MemoryUnit_dataFifo_SRAM_1__raddr_reg;
extern dat_t<3> MemoryUnit_dataFifo_SRAM_1__io_waddr;
extern dat_t<3> MemoryUnit_dataFifo_SRAM__io_raddr;
extern dat_t<3> MemoryUnit_dataFifo_SRAM__raddr_reg;
extern dat_t<3> MemoryUnit_dataFifo_SRAM__io_waddr;
extern dat_t<3> MemoryUnit_rwFifo_SRAM_1__io_raddr;
extern dat_t<3> MemoryUnit_rwFifo_SRAM_1__raddr_reg;
extern dat_t<3> MemoryUnit_rwFifo_SRAM_1__io_waddr;
extern dat_t<3> MemoryUnit_rwFifo_SRAM__io_raddr;
extern dat_t<3> MemoryUnit_rwFifo_SRAM__raddr_reg;
extern dat_t<3> MemoryUnit_rwFifo_SRAM__io_waddr;
extern dat_t<3> MemoryUnit_sizeFifo_SRAM_1__io_raddr;
extern dat_t<3> MemoryUnit_sizeFifo_SRAM_1__raddr_reg;
extern dat_t<3> MemoryUnit_sizeFifo_SRAM_1__io_waddr;
extern dat_t<3> MemoryUnit_sizeFifo_SRAM__io_raddr;
extern dat_t<3> MemoryUnit_sizeFifo_SRAM__raddr_reg;
extern dat_t<3> MemoryUnit_sizeFifo_SRAM__io_waddr;
extern dat_t<3> MemoryUnit_addrFifo_SRAM_1__io_raddr;
extern dat_t<3> MemoryUnit_addrFifo_SRAM_1__raddr_reg;
extern dat_t<3> MemoryUnit_addrFifo_SRAM_1__io_waddr;
extern dat_t<3> MemoryUnit_addrFifo_SRAM__io_raddr;
extern dat_t<3> MemoryUnit_addrFifo_SRAM__raddr_reg;
extern dat_t<3> MemoryUnit_addrFifo_SRAM__io_waddr;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_counter_reg___io_data_out;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_counter__io_data_out;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC__io_data_out;
extern dat_t<4> MemoryUnit_dataFifo_rptr__io_data_0_out;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_counter__io_data_stride;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_counter__io_data_max;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_counter__io_data_next;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC__io_data_next;
extern dat_t<4> MemoryUnit_dataFifo_rptr__io_data_0_next;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_1_counter_reg___io_data_out;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__io_data_out;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_1__io_data_out;
extern dat_t<4> MemoryUnit_dataFifo_rptr__io_data_1_out;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__io_data_stride;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__io_data_max;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__io_data_next;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_1__io_data_next;
extern dat_t<4> MemoryUnit_dataFifo_rptr__io_data_1_next;
extern dat_t<4> MemoryUnit_dataFifo__nextHeadLocalAddr;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_counter_reg___io_data_out;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_counter__io_data_out;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC__io_data_out;
extern dat_t<4> MemoryUnit_dataFifo_wptr__io_data_0_out;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_1_counter_reg___io_data_out;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__io_data_out;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_1__io_data_out;
extern dat_t<4> MemoryUnit_dataFifo_wptr__io_data_1_out;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_1_counter_reg___io_data_init;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_1_counter_reg___io_data_in;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_1_counter_reg___d;
extern dat_t<4> T74;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_1_counter_reg___ff;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_counter_reg___io_data_init;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_counter_reg___io_data_in;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_counter_reg___d;
extern dat_t<4> T83;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_counter_reg___ff;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__io_data_stride;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__io_data_max;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_counter__io_data_stride;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_counter__io_data_max;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_1_counter_reg___io_data_init;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_1_counter_reg___io_data_in;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_1_counter_reg___d;
extern dat_t<4> T105;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_1_counter_reg___ff;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_counter_reg___io_data_init;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_counter_reg___io_data_in;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_counter_reg___d;
extern dat_t<4> T115;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_counter_reg___ff;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__io_data_next;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_1__io_data_next;
extern dat_t<4> MemoryUnit_dataFifo_wptr__io_data_1_next;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_counter__io_data_next;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC__io_data_next;
extern dat_t<4> MemoryUnit_dataFifo_wptr__io_data_0_next;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_counter_reg___io_data_out;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_counter__io_data_out;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC__io_data_out;
extern dat_t<4> MemoryUnit_rwFifo_rptr__io_data_0_out;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_counter__io_data_stride;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_counter__io_data_max;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_counter__io_data_next;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC__io_data_next;
extern dat_t<4> MemoryUnit_rwFifo_rptr__io_data_0_next;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_1_counter_reg___io_data_out;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__io_data_out;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_1__io_data_out;
extern dat_t<4> MemoryUnit_rwFifo_rptr__io_data_1_out;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__io_data_stride;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__io_data_max;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__io_data_next;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_1__io_data_next;
extern dat_t<4> MemoryUnit_rwFifo_rptr__io_data_1_next;
extern dat_t<4> MemoryUnit_rwFifo__nextHeadLocalAddr;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_counter_reg___io_data_out;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_counter__io_data_out;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC__io_data_out;
extern dat_t<4> MemoryUnit_rwFifo_wptr__io_data_0_out;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_1_counter_reg___io_data_out;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__io_data_out;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_1__io_data_out;
extern dat_t<4> MemoryUnit_rwFifo_wptr__io_data_1_out;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_1_counter_reg___io_data_init;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_1_counter_reg___io_data_in;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_1_counter_reg___d;
extern dat_t<4> T179;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_1_counter_reg___ff;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_counter_reg___io_data_init;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_counter_reg___io_data_in;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_counter_reg___d;
extern dat_t<4> T188;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_counter_reg___ff;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__io_data_stride;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__io_data_max;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_counter__io_data_stride;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_counter__io_data_max;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_1_counter_reg___io_data_init;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_1_counter_reg___io_data_in;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_1_counter_reg___d;
extern dat_t<4> T210;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_1_counter_reg___ff;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_counter_reg___io_data_init;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_counter_reg___io_data_in;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_counter_reg___d;
extern dat_t<4> T220;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_counter_reg___ff;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__io_data_next;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_1__io_data_next;
extern dat_t<4> MemoryUnit_rwFifo_wptr__io_data_1_next;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_counter__io_data_next;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC__io_data_next;
extern dat_t<4> MemoryUnit_rwFifo_wptr__io_data_0_next;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_counter_reg___io_data_out;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_counter__io_data_out;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC__io_data_out;
extern dat_t<4> MemoryUnit_sizeFifo_rptr__io_data_0_out;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_counter__io_data_stride;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_counter__io_data_max;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_counter__io_data_next;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC__io_data_next;
extern dat_t<4> MemoryUnit_sizeFifo_rptr__io_data_0_next;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter_reg___io_data_out;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__io_data_out;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_1__io_data_out;
extern dat_t<4> MemoryUnit_sizeFifo_rptr__io_data_1_out;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__io_data_stride;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__io_data_max;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__io_data_next;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_1__io_data_next;
extern dat_t<4> MemoryUnit_sizeFifo_rptr__io_data_1_next;
extern dat_t<4> MemoryUnit_sizeFifo__nextHeadLocalAddr;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_counter_reg___io_data_out;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_counter__io_data_out;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC__io_data_out;
extern dat_t<4> MemoryUnit_sizeFifo_wptr__io_data_0_out;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter_reg___io_data_out;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__io_data_out;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_1__io_data_out;
extern dat_t<4> MemoryUnit_sizeFifo_wptr__io_data_1_out;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter_reg___io_data_init;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter_reg___io_data_in;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter_reg___d;
extern dat_t<4> T285;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter_reg___ff;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_counter_reg___io_data_init;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_counter_reg___io_data_in;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_counter_reg___d;
extern dat_t<4> T294;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_counter_reg___ff;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__io_data_stride;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__io_data_max;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_counter__io_data_stride;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_counter__io_data_max;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter_reg___io_data_init;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter_reg___io_data_in;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter_reg___d;
extern dat_t<4> T316;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter_reg___ff;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_counter_reg___io_data_init;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_counter_reg___io_data_in;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_counter_reg___d;
extern dat_t<4> T326;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_counter_reg___ff;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__io_data_next;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_1__io_data_next;
extern dat_t<4> MemoryUnit_sizeFifo_wptr__io_data_1_next;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_counter__io_data_next;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC__io_data_next;
extern dat_t<4> MemoryUnit_sizeFifo_wptr__io_data_0_next;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_counter_reg___io_data_out;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_counter__io_data_out;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC__io_data_out;
extern dat_t<4> MemoryUnit_addrFifo_rptr__io_data_0_out;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_counter__io_data_stride;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_counter__io_data_max;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_counter__io_data_next;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC__io_data_next;
extern dat_t<4> MemoryUnit_addrFifo_rptr__io_data_0_next;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_1_counter_reg___io_data_out;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__io_data_out;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_1__io_data_out;
extern dat_t<4> MemoryUnit_addrFifo_rptr__io_data_1_out;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__io_data_stride;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__io_data_max;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__io_data_next;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_1__io_data_next;
extern dat_t<4> MemoryUnit_addrFifo_rptr__io_data_1_next;
extern dat_t<4> MemoryUnit_addrFifo__nextHeadLocalAddr;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_counter_reg___io_data_out;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_counter__io_data_out;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC__io_data_out;
extern dat_t<4> MemoryUnit_addrFifo_wptr__io_data_0_out;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_1_counter_reg___io_data_out;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__io_data_out;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_1__io_data_out;
extern dat_t<4> MemoryUnit_addrFifo_wptr__io_data_1_out;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_1_counter_reg___io_data_init;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_1_counter_reg___io_data_in;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_1_counter_reg___d;
extern dat_t<4> T389;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_1_counter_reg___ff;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_counter_reg___io_data_init;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_counter_reg___io_data_in;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_counter_reg___d;
extern dat_t<4> T398;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_counter_reg___ff;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__io_data_stride;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__io_data_max;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_counter__io_data_stride;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_counter__io_data_max;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_1_counter_reg___io_data_init;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_1_counter_reg___io_data_in;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_1_counter_reg___d;
extern dat_t<4> T420;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_1_counter_reg___ff;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_counter_reg___io_data_init;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_counter_reg___io_data_in;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_counter_reg___d;
extern dat_t<4> T430;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_counter_reg___ff;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__io_data_next;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_1__io_data_next;
extern dat_t<4> MemoryUnit_addrFifo_wptr__io_data_1_next;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_counter__io_data_next;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC__io_data_next;
extern dat_t<4> MemoryUnit_addrFifo_wptr__io_data_0_next;
extern dat_t<5> MemoryUnit_burstTagCounter_reg___io_data_init;
extern dat_t<5> MemoryUnit_burstTagCounter__io_data_stride;
extern dat_t<5> MemoryUnit_burstTagCounter_reg___io_data_out;
extern dat_t<5> MemoryUnit_burstTagCounter__io_data_max;
extern dat_t<5> MemoryUnit_burstTagCounter_reg___io_data_in;
extern dat_t<5> MemoryUnit_sizeFifo_sizeUDC_reg___io_data_out;
extern dat_t<5> MemoryUnit_sizeFifo_sizeUDC__io_out;
extern dat_t<5> MemoryUnit_burstTagCounter_reg___d;
extern dat_t<5> T7;
extern dat_t<5> MemoryUnit_burstTagCounter_reg___ff;
extern dat_t<5> MemoryUnit_burstTagCounter__io_data_next;
extern dat_t<5> MemoryUnit_dataFifo_rptr_CounterRC_counter__count;
extern dat_t<5> MemoryUnit_dataFifo_rptr_CounterRC_counter__newval;
extern dat_t<5> MemoryUnit_dataFifo_rptr_CounterRC_counter__next;
extern dat_t<5> MemoryUnit_dataFifo_sizeUDC_reg___io_data_out;
extern dat_t<5> MemoryUnit_dataFifo_sizeUDC__io_out;
extern dat_t<5> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__count;
extern dat_t<5> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__newval;
extern dat_t<5> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__next;
extern dat_t<5> MemoryUnit_dataFifo_wptr_CounterRC_counter__count;
extern dat_t<5> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__count;
extern dat_t<5> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__newval;
extern dat_t<5> MemoryUnit_dataFifo_wptr_CounterRC_counter__newval;
extern dat_t<5> MemoryUnit_dataFifo_sizeUDC__io_strideInc;
extern dat_t<5> MemoryUnit_dataFifo_sizeUDC__incval;
extern dat_t<5> MemoryUnit_dataFifo_sizeUDC__io_max;
extern dat_t<5> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__next;
extern dat_t<5> MemoryUnit_dataFifo_wptr_CounterRC_counter__next;
extern dat_t<5> MemoryUnit_dataFifo_sizeUDC_reg___io_data_init;
extern dat_t<5> MemoryUnit_dataFifo_sizeUDC__io_strideDec;
extern dat_t<5> MemoryUnit_dataFifo_sizeUDC__decval;
extern dat_t<5> MemoryUnit_dataFifo_sizeUDC__io_initval;
extern dat_t<5> MemoryUnit_dataFifo_sizeUDC_reg___io_data_in;
extern dat_t<5> MemoryUnit_dataFifo_sizeUDC_reg___d;
extern dat_t<5> T127;
extern dat_t<5> MemoryUnit_dataFifo_sizeUDC_reg___ff;
extern dat_t<5> MemoryUnit_rwFifo_rptr_CounterRC_counter__count;
extern dat_t<5> MemoryUnit_rwFifo_rptr_CounterRC_counter__newval;
extern dat_t<5> MemoryUnit_rwFifo_rptr_CounterRC_counter__next;
extern dat_t<5> MemoryUnit_rwFifo_sizeUDC_reg___io_data_out;
extern dat_t<5> MemoryUnit_rwFifo_sizeUDC__io_out;
extern dat_t<5> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__count;
extern dat_t<5> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__newval;
extern dat_t<5> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__next;
extern dat_t<5> MemoryUnit_rwFifo_wptr_CounterRC_counter__count;
extern dat_t<5> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__count;
extern dat_t<5> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__newval;
extern dat_t<5> MemoryUnit_rwFifo_wptr_CounterRC_counter__newval;
extern dat_t<5> MemoryUnit_rwFifo_sizeUDC__io_strideInc;
extern dat_t<5> MemoryUnit_rwFifo_sizeUDC__incval;
extern dat_t<5> MemoryUnit_rwFifo_sizeUDC__io_max;
extern dat_t<5> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__next;
extern dat_t<5> MemoryUnit_rwFifo_wptr_CounterRC_counter__next;
extern dat_t<5> MemoryUnit_rwFifo_sizeUDC_reg___io_data_init;
extern dat_t<5> MemoryUnit_rwFifo_sizeUDC__io_strideDec;
extern dat_t<5> MemoryUnit_rwFifo_sizeUDC__decval;
extern dat_t<5> MemoryUnit_rwFifo_sizeUDC__io_initval;
extern dat_t<5> MemoryUnit_rwFifo_sizeUDC_reg___io_data_in;
extern dat_t<5> MemoryUnit_rwFifo_sizeUDC_reg___d;
extern dat_t<5> T232;
extern dat_t<5> MemoryUnit_rwFifo_sizeUDC_reg___ff;
extern dat_t<5> MemoryUnit_sizeFifo_rptr_CounterRC_counter__count;
extern dat_t<5> MemoryUnit_sizeFifo_rptr_CounterRC_counter__newval;
extern dat_t<5> MemoryUnit_sizeFifo_rptr_CounterRC_counter__next;
extern dat_t<5> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__count;
extern dat_t<5> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__newval;
extern dat_t<5> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__next;
extern dat_t<5> MemoryUnit_sizeFifo_wptr_CounterRC_counter__count;
extern dat_t<5> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__count;
extern dat_t<5> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__newval;
extern dat_t<5> MemoryUnit_sizeFifo_wptr_CounterRC_counter__newval;
extern dat_t<5> MemoryUnit_sizeFifo_sizeUDC__io_strideInc;
extern dat_t<5> MemoryUnit_sizeFifo_sizeUDC__incval;
extern dat_t<5> MemoryUnit_sizeFifo_sizeUDC__io_max;
extern dat_t<5> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__next;
extern dat_t<5> MemoryUnit_sizeFifo_wptr_CounterRC_counter__next;
extern dat_t<5> MemoryUnit_sizeFifo_sizeUDC_reg___io_data_init;
extern dat_t<5> MemoryUnit_sizeFifo_sizeUDC__io_strideDec;
extern dat_t<5> MemoryUnit_sizeFifo_sizeUDC__decval;
extern dat_t<5> MemoryUnit_sizeFifo_sizeUDC__io_initval;
extern dat_t<5> MemoryUnit_sizeFifo_sizeUDC_reg___io_data_in;
extern dat_t<5> MemoryUnit_sizeFifo_sizeUDC_reg___d;
extern dat_t<5> T338;
extern dat_t<5> MemoryUnit_sizeFifo_sizeUDC_reg___ff;
extern dat_t<5> MemoryUnit_addrFifo_rptr_CounterRC_counter__count;
extern dat_t<5> MemoryUnit_addrFifo_rptr_CounterRC_counter__newval;
extern dat_t<5> MemoryUnit_addrFifo_rptr_CounterRC_counter__next;
extern dat_t<5> MemoryUnit_addrFifo_sizeUDC_reg___io_data_out;
extern dat_t<5> MemoryUnit_addrFifo_sizeUDC__io_out;
extern dat_t<5> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__count;
extern dat_t<5> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__newval;
extern dat_t<5> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__next;
extern dat_t<5> MemoryUnit_addrFifo_wptr_CounterRC_counter__count;
extern dat_t<5> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__count;
extern dat_t<5> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__newval;
extern dat_t<5> MemoryUnit_addrFifo_wptr_CounterRC_counter__newval;
extern dat_t<5> MemoryUnit_addrFifo_sizeUDC__io_strideInc;
extern dat_t<5> MemoryUnit_addrFifo_sizeUDC__incval;
extern dat_t<5> MemoryUnit_addrFifo_sizeUDC__io_max;
extern dat_t<5> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__next;
extern dat_t<5> MemoryUnit_addrFifo_wptr_CounterRC_counter__next;
extern dat_t<5> MemoryUnit_addrFifo_sizeUDC_reg___io_data_init;
extern dat_t<5> MemoryUnit_addrFifo_sizeUDC__io_strideDec;
extern dat_t<5> MemoryUnit_addrFifo_sizeUDC__decval;
extern dat_t<5> MemoryUnit_addrFifo_sizeUDC__io_initval;
extern dat_t<5> MemoryUnit_addrFifo_sizeUDC_reg___io_data_in;
extern dat_t<5> MemoryUnit_addrFifo_sizeUDC_reg___d;
extern dat_t<5> T442;
extern dat_t<5> MemoryUnit_addrFifo_sizeUDC_reg___ff;
extern dat_t<5> MemoryUnit_burstTagCounter__io_data_out;
extern dat_t<6> MemoryUnit_burstTagCounter__count;
extern dat_t<6> MemoryUnit_burstTagCounter__newval;
extern dat_t<6> MemoryUnit_burstTagCounter__next;
extern dat_t<10> MemoryUnit__sizeInBursts;
extern dat_t<10> MemoryUnit__burstAddrs_0;
extern dat_t<16> MemoryUnit_burstCounter_reg___io_data_init;
extern dat_t<16> MemoryUnit_burstCounter__io_data_stride;
extern dat_t<16> MemoryUnit_burstCounter_reg___io_data_out;
extern dat_t<16> MemoryUnit_sizeFifo_SRAM__io_rdata;
extern dat_t<16> MemoryUnit_sizeFifo_MuxN__io_ins_0;
extern dat_t<16> MemoryUnit_sizeFifo_SRAM_1__io_rdata;
extern dat_t<16> MemoryUnit_sizeFifo_MuxN__io_ins_1;
extern dat_t<16> MemoryUnit_sizeFifo_MuxN__io_out;
extern dat_t<16> MemoryUnit_sizeFifo__io_deq_0;
extern dat_t<16> MemoryUnit_burstCounter__io_data_max;
extern dat_t<16> MemoryUnit_burstCounter_reg___io_data_in;
extern dat_t<16> MemoryUnit_burstCounter_reg___d;
extern dat_t<16> T26;
extern dat_t<16> MemoryUnit_burstCounter_reg___ff;
extern dat_t<16> MemoryUnit_burstCounter__io_data_next;
extern dat_t<16> MemoryUnit__io_interconnect_wdata_1;
extern dat_t<16> MemoryUnit_dataFifo__io_enq_1;
extern dat_t<16> MemoryUnit__io_interconnect_wdata_0;
extern dat_t<16> MemoryUnit_dataFifo__io_enq_0;
extern dat_t<16> MemoryUnit_dataFifo_SRAM_1__io_wdata;
extern dat_t<16> MemoryUnit_dataFifo_SRAM__io_wdata;
extern dat_t<16> MemoryUnit__io_interconnect_size;
extern dat_t<16> MemoryUnit_sizeFifo__io_enq_1;
extern dat_t<16> MemoryUnit_sizeFifo__io_enq_0;
extern dat_t<16> MemoryUnit_sizeFifo_SRAM_1__io_wdata;
extern dat_t<16> MemoryUnit_sizeFifo_SRAM__io_wdata;
extern dat_t<16> MemoryUnit_sizeFifo__io_deq_1;
extern dat_t<16> MemoryUnit__io_interconnect_addr_1;
extern dat_t<16> MemoryUnit_addrFifo__io_enq_1;
extern dat_t<16> MemoryUnit__io_interconnect_addr_0;
extern dat_t<16> MemoryUnit_addrFifo__io_enq_0;
extern dat_t<16> MemoryUnit_addrFifo_SRAM_1__io_wdata;
extern dat_t<16> MemoryUnit_addrFifo_SRAM__io_wdata;
extern dat_t<16> MemoryUnit_addrFifo_SRAM_1__io_rdata;
extern dat_t<16> MemoryUnit_addrFifo__io_deq_1;
extern dat_t<16> MemoryUnit__io_dram_rdata_1;
extern dat_t<16> MemoryUnit__io_interconnect_rdata_1;
extern dat_t<16> MemoryUnit__io_dram_rdata_0;
extern dat_t<16> MemoryUnit__io_interconnect_rdata_0;
extern dat_t<16> MemoryUnit_dataFifo_SRAM_1__io_rdata;
extern dat_t<16> MemoryUnit_dataFifo__io_deq_1;
extern dat_t<16> MemoryUnit__io_dram_wdata_1;
extern dat_t<16> MemoryUnit_dataFifo_SRAM__io_rdata;
extern dat_t<16> MemoryUnit_dataFifo_MuxN__io_ins_0;
extern dat_t<16> MemoryUnit_dataFifo_MuxN__io_ins_1;
extern dat_t<16> MemoryUnit_dataFifo_MuxN__io_out;
extern dat_t<16> MemoryUnit_dataFifo__io_deq_0;
extern dat_t<16> MemoryUnit__io_dram_wdata_0;
extern dat_t<16> MemoryUnit_burstCounter__io_data_out;
extern dat_t<16> MemoryUnit_addrFifo_SRAM__io_rdata;
extern dat_t<16> MemoryUnit_addrFifo_MuxN__io_ins_0;
extern dat_t<16> MemoryUnit_addrFifo_MuxN__io_ins_1;
extern dat_t<16> MemoryUnit_addrFifo_MuxN__io_out;
extern dat_t<16> MemoryUnit_addrFifo__io_deq_0;
extern dat_t<16> MemoryUnit__io_dram_addr;
extern dat_t<16> MemoryUnit__io_dram_tagOut;
extern dat_t<16> MemoryUnit__io_dram_tagIn;
extern dat_t<17> MemoryUnit_burstCounter__count;
extern dat_t<17> MemoryUnit_burstCounter__newval;
extern dat_t<17> MemoryUnit_burstCounter__next;
extern dat_t<1> MemoryUnit_burstTagCounter__io_control_saturate__prev;
extern dat_t<1> MemoryUnit_burstTagCounter__isMax__prev;
extern dat_t<1> MemoryUnit_burstTagCounter__io_control_reset__prev;
extern dat_t<1> MemoryUnit_sizeFifo__empty__prev;
extern dat_t<1> MemoryUnit_sizeFifo__io_empty__prev;
extern dat_t<1> MemoryUnit__burstVld__prev;
extern dat_t<1> MemoryUnit_burstTagCounter__io_control_enable__prev;
extern dat_t<1> MemoryUnit_burstTagCounter_reg___io_control_enable__prev;
extern dat_t<1> MemoryUnit_burstTagCounter__reset__prev;
extern dat_t<1> MemoryUnit_burstTagCounter_reg___reset__prev;
extern dat_t<1> MemoryUnit_burstTagCounter__io_control_done__prev;
extern dat_t<1> MemoryUnit_burstCounter__io_control_saturate__prev;
extern dat_t<1> MemoryUnit_sizeFifo_FF__io_data_out__prev;
extern dat_t<1> MemoryUnit_sizeFifo_MuxN__io_sel__prev;
extern dat_t<1> MemoryUnit_burstCounter__isMax__prev;
extern dat_t<1> MemoryUnit_burstCounter__io_control_reset__prev;
extern dat_t<1> MemoryUnit_burstCounter__io_control_enable__prev;
extern dat_t<1> MemoryUnit_burstCounter_reg___io_control_enable__prev;
extern dat_t<1> MemoryUnit_burstCounter__reset__prev;
extern dat_t<1> MemoryUnit_burstCounter_reg___reset__prev;
extern dat_t<1> MemoryUnit_dataFifo_FF__io_data_init__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_counter__io_control_saturate__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_counter__isMax__prev;
extern dat_t<1> MemoryUnit_dataFifo__empty__prev;
extern dat_t<1> MemoryUnit_rwFifo_SRAM__io_rdata__prev;
extern dat_t<1> MemoryUnit_rwFifo_MuxN__io_ins_0__prev;
extern dat_t<1> MemoryUnit_rwFifo_SRAM_1__io_rdata__prev;
extern dat_t<1> MemoryUnit_rwFifo_MuxN__io_ins_1__prev;
extern dat_t<1> MemoryUnit_rwFifo_FF__io_data_out__prev;
extern dat_t<1> MemoryUnit_rwFifo_MuxN__io_sel__prev;
extern dat_t<1> MemoryUnit_rwFifo_MuxN__io_out__prev;
extern dat_t<1> MemoryUnit_rwFifo__io_deq_0__prev;
extern dat_t<1> MemoryUnit_dataFifo__io_deqVld__prev;
extern dat_t<1> MemoryUnit_dataFifo__readEn__prev;
extern dat_t<1> MemoryUnit_dataFifo_FF__io_data_in__prev;
extern dat_t<1> MemoryUnit_dataFifo_FF__io_control_enable__prev;
extern dat_t<1> MemoryUnit_dataFifo_FF__d__prev;
extern dat_t<1> MemoryUnit_dataFifo__reset__prev;
extern dat_t<1> MemoryUnit_dataFifo_FF__reset__prev;
extern dat_t<1> MemoryUnit_dataFifo_FF__ff__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__io_control_saturate__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__isMax__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr__io_control_0_enable__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC__io_control_enable__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_counter__io_control_enable__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_counter__io_control_done__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC__io_control_done__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr__io_control_0_done__prev;
extern dat_t<1> MemoryUnit__io_interconnect_vldIn__prev;
extern dat_t<1> MemoryUnit_dataFifo__io_enqVld__prev;
extern dat_t<1> MemoryUnit_dataFifo_SRAM_1__io_wen__prev;
extern dat_t<1> MemoryUnit_dataFifo_SRAM__io_wen__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_depulser_r__io_data_init__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1__io_control_enable__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__io_control_enable__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__io_control_done__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_depulser__io_in__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_depulser__io_rst__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_depulser_r__io_data_in__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_depulser_r__io_control_enable__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_depulser_r__d__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr__reset__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1__reset__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_depulser__reset__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_depulser_r__reset__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_depulser_r__ff__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__io_control_reset__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_counter_reg___io_control_enable__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__reset__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_counter_reg___reset__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1__io_control_isMax__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_depulser_r__io_data_init__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_depulser__io_in__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_depulser__io_rst__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_depulser_r__io_data_in__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_depulser_r__io_control_enable__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_depulser_r__d__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC__reset__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_depulser__reset__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_depulser_r__reset__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_depulser_r__ff__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_counter__io_control_reset__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_counter_reg___io_control_enable__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_counter__reset__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_counter_reg___reset__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_depulser_r__io_data_out__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_depulser__io_out__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_depulser_r__io_data_out__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1_depulser__io_out__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1__io_control_waitIn__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1__io_control_waitOut__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC__io_control_waitIn__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC__io_control_waitOut__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC__io_control_isMax__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr_CounterRC_1__io_control_done__prev;
extern dat_t<1> MemoryUnit_dataFifo_rptr__io_control_1_done__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_depulser_r__io_data_init__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__isMax__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_counter__isMax__prev;
extern dat_t<1> MemoryUnit_dataFifo_sizeUDC__io_isMax__prev;
extern dat_t<1> MemoryUnit_dataFifo__writeEn__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr__io_control_0_enable__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC__io_control_enable__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_counter__io_control_enable__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_counter__io_control_done__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC__io_control_done__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1__io_control_enable__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__io_control_enable__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__io_control_done__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_depulser__io_in__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_depulser__io_rst__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_depulser_r__io_data_in__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_depulser_r__io_control_enable__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_depulser_r__d__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr__reset__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1__reset__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_depulser__reset__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_depulser_r__reset__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_depulser_r__ff__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__io_control_saturate__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__io_control_reset__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_counter_reg___io_control_enable__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__reset__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_counter_reg___reset__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1__io_control_isMax__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_depulser_r__io_data_init__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_depulser__io_in__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_depulser__io_rst__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_depulser_r__io_data_in__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_depulser_r__io_control_enable__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_depulser_r__d__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC__reset__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_depulser__reset__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_depulser_r__reset__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_depulser_r__ff__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_counter__io_control_saturate__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_counter__io_control_reset__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_counter_reg___io_control_enable__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_counter__reset__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_counter_reg___reset__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_depulser_r__io_data_out__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_depulser__io_out__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_depulser_r__io_data_out__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1_depulser__io_out__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1__io_control_waitIn__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1__io_control_waitOut__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC__io_control_waitIn__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC__io_control_waitOut__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC__io_control_isMax__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr_CounterRC_1__io_control_done__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr__io_control_1_done__prev;
extern dat_t<1> MemoryUnit_dataFifo_wptr__io_control_0_done__prev;
extern dat_t<1> MemoryUnit_dataFifo_sizeUDC__io_inc__prev;
extern dat_t<1> MemoryUnit_dataFifo_sizeUDC__io_init__prev;
extern dat_t<1> MemoryUnit_dataFifo_sizeUDC__io_dec__prev;
extern dat_t<1> MemoryUnit_dataFifo_sizeUDC_reg___io_control_enable__prev;
extern dat_t<1> MemoryUnit_dataFifo_sizeUDC__reset__prev;
extern dat_t<1> MemoryUnit_dataFifo_sizeUDC_reg___reset__prev;
extern dat_t<1> MemoryUnit_dataFifo_sizeUDC__io_gtz__prev;
extern dat_t<1> MemoryUnit_dataFifo__io_empty__prev;
extern dat_t<1> MemoryUnit__io_config_data__prev;
extern dat_t<1> MemoryUnit_dataFifo__io_config_data__prev;
extern dat_t<1> MemoryUnit__io_config_enable__prev;
extern dat_t<1> MemoryUnit_dataFifo__io_config_enable__prev;
extern dat_t<1> MemoryUnit_dataFifo__configIn_chainRead__prev;
extern dat_t<1> MemoryUnit_dataFifo__config__chainRead__prev;
extern dat_t<1> MemoryUnit_dataFifo__configIn_chainWrite__prev;
extern dat_t<1> MemoryUnit_dataFifo__config__chainWrite__prev;
extern dat_t<1> MemoryUnit_rwFifo_FF__io_data_init__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_counter__io_control_saturate__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_counter__isMax__prev;
extern dat_t<1> MemoryUnit_rwFifo__empty__prev;
extern dat_t<1> MemoryUnit_burstCounter__io_control_done__prev;
extern dat_t<1> MemoryUnit_rwFifo__io_deqVld__prev;
extern dat_t<1> MemoryUnit_rwFifo__readEn__prev;
extern dat_t<1> MemoryUnit_rwFifo_FF__io_data_in__prev;
extern dat_t<1> MemoryUnit_rwFifo_FF__io_control_enable__prev;
extern dat_t<1> MemoryUnit_rwFifo_FF__d__prev;
extern dat_t<1> MemoryUnit_rwFifo__reset__prev;
extern dat_t<1> MemoryUnit_rwFifo_FF__reset__prev;
extern dat_t<1> MemoryUnit_rwFifo_FF__ff__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__io_control_saturate__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__isMax__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr__io_control_0_enable__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC__io_control_enable__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_counter__io_control_enable__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_counter__io_control_done__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC__io_control_done__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr__io_control_0_done__prev;
extern dat_t<1> MemoryUnit__io_interconnect_isWr__prev;
extern dat_t<1> MemoryUnit_rwFifo__io_enq_1__prev;
extern dat_t<1> MemoryUnit_rwFifo__io_enq_0__prev;
extern dat_t<1> MemoryUnit_rwFifo_SRAM_1__io_wdata__prev;
extern dat_t<1> MemoryUnit_rwFifo__io_enqVld__prev;
extern dat_t<1> MemoryUnit_rwFifo_SRAM_1__io_wen__prev;
extern dat_t<1> MemoryUnit_rwFifo_SRAM__io_wdata__prev;
extern dat_t<1> MemoryUnit_rwFifo_SRAM__io_wen__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_depulser_r__io_data_init__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1__io_control_enable__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__io_control_enable__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__io_control_done__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_depulser__io_in__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_depulser__io_rst__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_depulser_r__io_data_in__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_depulser_r__io_control_enable__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_depulser_r__d__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr__reset__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1__reset__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_depulser__reset__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_depulser_r__reset__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_depulser_r__ff__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__io_control_reset__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_counter_reg___io_control_enable__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__reset__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_counter_reg___reset__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1__io_control_isMax__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_depulser_r__io_data_init__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_depulser__io_in__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_depulser__io_rst__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_depulser_r__io_data_in__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_depulser_r__io_control_enable__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_depulser_r__d__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC__reset__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_depulser__reset__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_depulser_r__reset__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_depulser_r__ff__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_counter__io_control_reset__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_counter_reg___io_control_enable__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_counter__reset__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_counter_reg___reset__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_depulser_r__io_data_out__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_depulser__io_out__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_depulser_r__io_data_out__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1_depulser__io_out__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1__io_control_waitIn__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1__io_control_waitOut__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC__io_control_waitIn__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC__io_control_waitOut__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC__io_control_isMax__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr_CounterRC_1__io_control_done__prev;
extern dat_t<1> MemoryUnit_rwFifo_rptr__io_control_1_done__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_depulser_r__io_data_init__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__isMax__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_counter__isMax__prev;
extern dat_t<1> MemoryUnit_rwFifo_sizeUDC__io_isMax__prev;
extern dat_t<1> MemoryUnit_rwFifo__writeEn__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr__io_control_0_enable__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC__io_control_enable__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_counter__io_control_enable__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_counter__io_control_done__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC__io_control_done__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1__io_control_enable__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__io_control_enable__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__io_control_done__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_depulser__io_in__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_depulser__io_rst__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_depulser_r__io_data_in__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_depulser_r__io_control_enable__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_depulser_r__d__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr__reset__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1__reset__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_depulser__reset__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_depulser_r__reset__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_depulser_r__ff__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__io_control_saturate__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__io_control_reset__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_counter_reg___io_control_enable__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__reset__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_counter_reg___reset__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1__io_control_isMax__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_depulser_r__io_data_init__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_depulser__io_in__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_depulser__io_rst__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_depulser_r__io_data_in__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_depulser_r__io_control_enable__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_depulser_r__d__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC__reset__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_depulser__reset__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_depulser_r__reset__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_depulser_r__ff__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_counter__io_control_saturate__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_counter__io_control_reset__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_counter_reg___io_control_enable__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_counter__reset__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_counter_reg___reset__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_depulser_r__io_data_out__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_depulser__io_out__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_depulser_r__io_data_out__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1_depulser__io_out__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1__io_control_waitIn__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1__io_control_waitOut__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC__io_control_waitIn__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC__io_control_waitOut__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC__io_control_isMax__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr_CounterRC_1__io_control_done__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr__io_control_1_done__prev;
extern dat_t<1> MemoryUnit_rwFifo_wptr__io_control_0_done__prev;
extern dat_t<1> MemoryUnit_rwFifo_sizeUDC__io_inc__prev;
extern dat_t<1> MemoryUnit_rwFifo_sizeUDC__io_init__prev;
extern dat_t<1> MemoryUnit_rwFifo_sizeUDC__io_dec__prev;
extern dat_t<1> MemoryUnit_rwFifo_sizeUDC_reg___io_control_enable__prev;
extern dat_t<1> MemoryUnit_rwFifo_sizeUDC__reset__prev;
extern dat_t<1> MemoryUnit_rwFifo_sizeUDC_reg___reset__prev;
extern dat_t<1> MemoryUnit_rwFifo_sizeUDC__io_gtz__prev;
extern dat_t<1> MemoryUnit_rwFifo__io_deq_1__prev;
extern dat_t<1> MemoryUnit_rwFifo__io_full__prev;
extern dat_t<1> MemoryUnit_rwFifo__io_empty__prev;
extern dat_t<1> MemoryUnit_rwFifo__io_config_data__prev;
extern dat_t<1> MemoryUnit_rwFifo__io_config_enable__prev;
extern dat_t<1> MemoryUnit_rwFifo__configIn_chainRead__prev;
extern dat_t<1> MemoryUnit_rwFifo__config__chainRead__prev;
extern dat_t<1> MemoryUnit_rwFifo__configIn_chainWrite__prev;
extern dat_t<1> MemoryUnit_rwFifo__config__chainWrite__prev;
extern dat_t<1> MemoryUnit_sizeFifo_FF__io_data_init__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_counter__io_control_saturate__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_counter__isMax__prev;
extern dat_t<1> MemoryUnit_sizeFifo__io_deqVld__prev;
extern dat_t<1> MemoryUnit_sizeFifo__readEn__prev;
extern dat_t<1> MemoryUnit_sizeFifo_FF__io_data_in__prev;
extern dat_t<1> MemoryUnit_sizeFifo_FF__io_control_enable__prev;
extern dat_t<1> MemoryUnit_sizeFifo_FF__d__prev;
extern dat_t<1> MemoryUnit_sizeFifo__reset__prev;
extern dat_t<1> MemoryUnit_sizeFifo_FF__reset__prev;
extern dat_t<1> MemoryUnit_sizeFifo_FF__ff__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__io_control_saturate__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__isMax__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr__io_control_0_enable__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC__io_control_enable__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_counter__io_control_enable__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_counter__io_control_done__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC__io_control_done__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr__io_control_0_done__prev;
extern dat_t<1> MemoryUnit_sizeFifo__io_enqVld__prev;
extern dat_t<1> MemoryUnit_sizeFifo_SRAM_1__io_wen__prev;
extern dat_t<1> MemoryUnit_sizeFifo_SRAM__io_wen__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_depulser_r__io_data_init__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1__io_control_enable__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__io_control_enable__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__io_control_done__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_depulser__io_in__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_depulser__io_rst__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_depulser_r__io_data_in__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_depulser_r__io_control_enable__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_depulser_r__d__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr__reset__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1__reset__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_depulser__reset__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_depulser_r__reset__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_depulser_r__ff__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__io_control_reset__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter_reg___io_control_enable__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__reset__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter_reg___reset__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1__io_control_isMax__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_depulser_r__io_data_init__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_depulser__io_in__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_depulser__io_rst__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_depulser_r__io_data_in__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_depulser_r__io_control_enable__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_depulser_r__d__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC__reset__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_depulser__reset__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_depulser_r__reset__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_depulser_r__ff__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_counter__io_control_reset__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_counter_reg___io_control_enable__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_counter__reset__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_counter_reg___reset__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_depulser_r__io_data_out__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_depulser__io_out__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_depulser_r__io_data_out__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1_depulser__io_out__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1__io_control_waitIn__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1__io_control_waitOut__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC__io_control_waitIn__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC__io_control_waitOut__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC__io_control_isMax__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr_CounterRC_1__io_control_done__prev;
extern dat_t<1> MemoryUnit_sizeFifo_rptr__io_control_1_done__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_depulser_r__io_data_init__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__isMax__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_counter__isMax__prev;
extern dat_t<1> MemoryUnit_sizeFifo_sizeUDC__io_isMax__prev;
extern dat_t<1> MemoryUnit_sizeFifo__writeEn__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr__io_control_0_enable__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC__io_control_enable__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_counter__io_control_enable__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_counter__io_control_done__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC__io_control_done__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1__io_control_enable__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__io_control_enable__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__io_control_done__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_depulser__io_in__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_depulser__io_rst__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_depulser_r__io_data_in__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_depulser_r__io_control_enable__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_depulser_r__d__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr__reset__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1__reset__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_depulser__reset__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_depulser_r__reset__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_depulser_r__ff__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__io_control_saturate__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__io_control_reset__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter_reg___io_control_enable__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__reset__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter_reg___reset__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1__io_control_isMax__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_depulser_r__io_data_init__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_depulser__io_in__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_depulser__io_rst__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_depulser_r__io_data_in__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_depulser_r__io_control_enable__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_depulser_r__d__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC__reset__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_depulser__reset__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_depulser_r__reset__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_depulser_r__ff__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_counter__io_control_saturate__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_counter__io_control_reset__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_counter_reg___io_control_enable__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_counter__reset__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_counter_reg___reset__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_depulser_r__io_data_out__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_depulser__io_out__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_depulser_r__io_data_out__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1_depulser__io_out__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1__io_control_waitIn__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1__io_control_waitOut__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC__io_control_waitIn__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC__io_control_waitOut__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC__io_control_isMax__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr_CounterRC_1__io_control_done__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr__io_control_1_done__prev;
extern dat_t<1> MemoryUnit_sizeFifo_wptr__io_control_0_done__prev;
extern dat_t<1> MemoryUnit_sizeFifo_sizeUDC__io_inc__prev;
extern dat_t<1> MemoryUnit_sizeFifo_sizeUDC__io_init__prev;
extern dat_t<1> MemoryUnit_sizeFifo_sizeUDC__io_dec__prev;
extern dat_t<1> MemoryUnit_sizeFifo_sizeUDC_reg___io_control_enable__prev;
extern dat_t<1> MemoryUnit_sizeFifo_sizeUDC__reset__prev;
extern dat_t<1> MemoryUnit_sizeFifo_sizeUDC_reg___reset__prev;
extern dat_t<1> MemoryUnit_sizeFifo_sizeUDC__io_gtz__prev;
extern dat_t<1> MemoryUnit_sizeFifo__io_full__prev;
extern dat_t<1> MemoryUnit_sizeFifo__io_config_data__prev;
extern dat_t<1> MemoryUnit_sizeFifo__io_config_enable__prev;
extern dat_t<1> MemoryUnit_sizeFifo__configIn_chainRead__prev;
extern dat_t<1> MemoryUnit_sizeFifo__config__chainRead__prev;
extern dat_t<1> MemoryUnit_sizeFifo__configIn_chainWrite__prev;
extern dat_t<1> MemoryUnit_sizeFifo__config__chainWrite__prev;
extern dat_t<1> MemoryUnit_addrFifo_FF__io_data_init__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_counter__io_control_saturate__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_counter__isMax__prev;
extern dat_t<1> MemoryUnit_addrFifo__empty__prev;
extern dat_t<1> MemoryUnit_addrFifo__io_deqVld__prev;
extern dat_t<1> MemoryUnit_addrFifo__readEn__prev;
extern dat_t<1> MemoryUnit_addrFifo_FF__io_data_in__prev;
extern dat_t<1> MemoryUnit_addrFifo_FF__io_control_enable__prev;
extern dat_t<1> MemoryUnit_addrFifo_FF__d__prev;
extern dat_t<1> MemoryUnit_addrFifo__reset__prev;
extern dat_t<1> MemoryUnit_addrFifo_FF__reset__prev;
extern dat_t<1> MemoryUnit_addrFifo_FF__ff__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__io_control_saturate__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__isMax__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr__io_control_0_enable__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC__io_control_enable__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_counter__io_control_enable__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_counter__io_control_done__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC__io_control_done__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr__io_control_0_done__prev;
extern dat_t<1> MemoryUnit_addrFifo__io_enqVld__prev;
extern dat_t<1> MemoryUnit_addrFifo_SRAM_1__io_wen__prev;
extern dat_t<1> MemoryUnit_addrFifo_SRAM__io_wen__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_depulser_r__io_data_init__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1__io_control_enable__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__io_control_enable__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__io_control_done__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_depulser__io_in__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_depulser__io_rst__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_depulser_r__io_data_in__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_depulser_r__io_control_enable__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_depulser_r__d__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr__reset__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1__reset__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_depulser__reset__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_depulser_r__reset__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_depulser_r__ff__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__io_control_reset__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_counter_reg___io_control_enable__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__reset__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_counter_reg___reset__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1__io_control_isMax__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_depulser_r__io_data_init__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_depulser__io_in__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_depulser__io_rst__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_depulser_r__io_data_in__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_depulser_r__io_control_enable__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_depulser_r__d__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC__reset__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_depulser__reset__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_depulser_r__reset__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_depulser_r__ff__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_counter__io_control_reset__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_counter_reg___io_control_enable__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_counter__reset__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_counter_reg___reset__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_depulser_r__io_data_out__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_depulser__io_out__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_depulser_r__io_data_out__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1_depulser__io_out__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1__io_control_waitIn__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1__io_control_waitOut__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC__io_control_waitIn__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC__io_control_waitOut__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC__io_control_isMax__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr_CounterRC_1__io_control_done__prev;
extern dat_t<1> MemoryUnit_addrFifo_rptr__io_control_1_done__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_depulser_r__io_data_init__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__isMax__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_counter__isMax__prev;
extern dat_t<1> MemoryUnit_addrFifo_sizeUDC__io_isMax__prev;
extern dat_t<1> MemoryUnit_addrFifo__writeEn__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr__io_control_0_enable__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC__io_control_enable__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_counter__io_control_enable__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_counter__io_control_done__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC__io_control_done__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1__io_control_enable__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__io_control_enable__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__io_control_done__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_depulser__io_in__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_depulser__io_rst__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_depulser_r__io_data_in__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_depulser_r__io_control_enable__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_depulser_r__d__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr__reset__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1__reset__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_depulser__reset__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_depulser_r__reset__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_depulser_r__ff__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__io_control_saturate__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__io_control_reset__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_counter_reg___io_control_enable__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__reset__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_counter_reg___reset__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1__io_control_isMax__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_depulser_r__io_data_init__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_depulser__io_in__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_depulser__io_rst__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_depulser_r__io_data_in__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_depulser_r__io_control_enable__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_depulser_r__d__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC__reset__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_depulser__reset__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_depulser_r__reset__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_depulser_r__ff__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_counter__io_control_saturate__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_counter__io_control_reset__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_counter_reg___io_control_enable__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_counter__reset__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_counter_reg___reset__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_depulser_r__io_data_out__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_depulser__io_out__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_depulser_r__io_data_out__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1_depulser__io_out__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1__io_control_waitIn__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1__io_control_waitOut__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC__io_control_waitIn__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC__io_control_waitOut__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC__io_control_isMax__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr_CounterRC_1__io_control_done__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr__io_control_1_done__prev;
extern dat_t<1> MemoryUnit_addrFifo_wptr__io_control_0_done__prev;
extern dat_t<1> MemoryUnit_addrFifo_sizeUDC__io_inc__prev;
extern dat_t<1> MemoryUnit_addrFifo_sizeUDC__io_init__prev;
extern dat_t<1> MemoryUnit_addrFifo_sizeUDC__io_dec__prev;
extern dat_t<1> MemoryUnit_addrFifo_sizeUDC_reg___io_control_enable__prev;
extern dat_t<1> MemoryUnit_addrFifo_sizeUDC__reset__prev;
extern dat_t<1> MemoryUnit_addrFifo_sizeUDC_reg___reset__prev;
extern dat_t<1> MemoryUnit_addrFifo_sizeUDC__io_gtz__prev;
extern dat_t<1> MemoryUnit_addrFifo__io_empty__prev;
extern dat_t<1> MemoryUnit_addrFifo__io_config_data__prev;
extern dat_t<1> MemoryUnit_addrFifo__io_config_enable__prev;
extern dat_t<1> MemoryUnit_addrFifo__configIn_chainRead__prev;
extern dat_t<1> MemoryUnit_addrFifo__config__chainRead__prev;
extern dat_t<1> MemoryUnit_addrFifo__configIn_chainWrite__prev;
extern dat_t<1> MemoryUnit_addrFifo__config__chainWrite__prev;
extern dat_t<1> MemoryUnit_dataFifo__io_full__prev;
extern dat_t<1> MemoryUnit_addrFifo__io_full__prev;
extern dat_t<1> MemoryUnit__io_interconnect_rdyOut__prev;
extern dat_t<1> MemoryUnit__io_dram_vldIn__prev;
extern dat_t<1> MemoryUnit__io_interconnect_vldOut__prev;
extern dat_t<1> MemoryUnit__io_dram_rdyOut__prev;
extern dat_t<1> MemoryUnit__io_dram_vldOut__prev;
extern dat_t<1> MemoryUnit_dataFifo_FF__io_data_out__prev;
extern dat_t<1> MemoryUnit_dataFifo_MuxN__io_sel__prev;
extern dat_t<1> MemoryUnit__io_dram_isWr__prev;
extern dat_t<1> MemoryUnit_addrFifo_FF__io_data_out__prev;
extern dat_t<1> MemoryUnit_addrFifo_MuxN__io_sel__prev;
extern dat_t<1> MemoryUnit__configIn_scatterGather__prev;
extern dat_t<1> MemoryUnit__config__scatterGather__prev;
extern dat_t<1> MemoryUnit__io_dram_rdyIn__prev;
extern dat_t<1> MemoryUnit__io_interconnect_rdyIn__prev;
extern dat_t<3> MemoryUnit_dataFifo_SRAM_1__io_raddr__prev;
extern dat_t<3> MemoryUnit_dataFifo_SRAM_1__raddr_reg__prev;
extern dat_t<3> MemoryUnit_dataFifo_SRAM_1__io_waddr__prev;
extern dat_t<3> MemoryUnit_dataFifo_SRAM__io_raddr__prev;
extern dat_t<3> MemoryUnit_dataFifo_SRAM__raddr_reg__prev;
extern dat_t<3> MemoryUnit_dataFifo_SRAM__io_waddr__prev;
extern dat_t<3> MemoryUnit_rwFifo_SRAM_1__io_raddr__prev;
extern dat_t<3> MemoryUnit_rwFifo_SRAM_1__raddr_reg__prev;
extern dat_t<3> MemoryUnit_rwFifo_SRAM_1__io_waddr__prev;
extern dat_t<3> MemoryUnit_rwFifo_SRAM__io_raddr__prev;
extern dat_t<3> MemoryUnit_rwFifo_SRAM__raddr_reg__prev;
extern dat_t<3> MemoryUnit_rwFifo_SRAM__io_waddr__prev;
extern dat_t<3> MemoryUnit_sizeFifo_SRAM_1__io_raddr__prev;
extern dat_t<3> MemoryUnit_sizeFifo_SRAM_1__raddr_reg__prev;
extern dat_t<3> MemoryUnit_sizeFifo_SRAM_1__io_waddr__prev;
extern dat_t<3> MemoryUnit_sizeFifo_SRAM__io_raddr__prev;
extern dat_t<3> MemoryUnit_sizeFifo_SRAM__raddr_reg__prev;
extern dat_t<3> MemoryUnit_sizeFifo_SRAM__io_waddr__prev;
extern dat_t<3> MemoryUnit_addrFifo_SRAM_1__io_raddr__prev;
extern dat_t<3> MemoryUnit_addrFifo_SRAM_1__raddr_reg__prev;
extern dat_t<3> MemoryUnit_addrFifo_SRAM_1__io_waddr__prev;
extern dat_t<3> MemoryUnit_addrFifo_SRAM__io_raddr__prev;
extern dat_t<3> MemoryUnit_addrFifo_SRAM__raddr_reg__prev;
extern dat_t<3> MemoryUnit_addrFifo_SRAM__io_waddr__prev;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_counter_reg___io_data_out__prev;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_counter__io_data_out__prev;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC__io_data_out__prev;
extern dat_t<4> MemoryUnit_dataFifo_rptr__io_data_0_out__prev;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_counter__io_data_stride__prev;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_counter__io_data_max__prev;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_counter__io_data_next__prev;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC__io_data_next__prev;
extern dat_t<4> MemoryUnit_dataFifo_rptr__io_data_0_next__prev;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_1_counter_reg___io_data_out__prev;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__io_data_out__prev;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_1__io_data_out__prev;
extern dat_t<4> MemoryUnit_dataFifo_rptr__io_data_1_out__prev;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__io_data_stride__prev;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__io_data_max__prev;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__io_data_next__prev;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_1__io_data_next__prev;
extern dat_t<4> MemoryUnit_dataFifo_rptr__io_data_1_next__prev;
extern dat_t<4> MemoryUnit_dataFifo__nextHeadLocalAddr__prev;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_counter_reg___io_data_out__prev;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_counter__io_data_out__prev;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC__io_data_out__prev;
extern dat_t<4> MemoryUnit_dataFifo_wptr__io_data_0_out__prev;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_1_counter_reg___io_data_out__prev;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__io_data_out__prev;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_1__io_data_out__prev;
extern dat_t<4> MemoryUnit_dataFifo_wptr__io_data_1_out__prev;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_1_counter_reg___io_data_init__prev;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_1_counter_reg___io_data_in__prev;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_1_counter_reg___d__prev;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_1_counter_reg___ff__prev;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_counter_reg___io_data_init__prev;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_counter_reg___io_data_in__prev;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_counter_reg___d__prev;
extern dat_t<4> MemoryUnit_dataFifo_rptr_CounterRC_counter_reg___ff__prev;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__io_data_stride__prev;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__io_data_max__prev;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_counter__io_data_stride__prev;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_counter__io_data_max__prev;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_1_counter_reg___io_data_init__prev;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_1_counter_reg___io_data_in__prev;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_1_counter_reg___d__prev;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_1_counter_reg___ff__prev;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_counter_reg___io_data_init__prev;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_counter_reg___io_data_in__prev;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_counter_reg___d__prev;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_counter_reg___ff__prev;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__io_data_next__prev;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_1__io_data_next__prev;
extern dat_t<4> MemoryUnit_dataFifo_wptr__io_data_1_next__prev;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC_counter__io_data_next__prev;
extern dat_t<4> MemoryUnit_dataFifo_wptr_CounterRC__io_data_next__prev;
extern dat_t<4> MemoryUnit_dataFifo_wptr__io_data_0_next__prev;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_counter_reg___io_data_out__prev;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_counter__io_data_out__prev;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC__io_data_out__prev;
extern dat_t<4> MemoryUnit_rwFifo_rptr__io_data_0_out__prev;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_counter__io_data_stride__prev;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_counter__io_data_max__prev;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_counter__io_data_next__prev;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC__io_data_next__prev;
extern dat_t<4> MemoryUnit_rwFifo_rptr__io_data_0_next__prev;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_1_counter_reg___io_data_out__prev;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__io_data_out__prev;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_1__io_data_out__prev;
extern dat_t<4> MemoryUnit_rwFifo_rptr__io_data_1_out__prev;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__io_data_stride__prev;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__io_data_max__prev;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__io_data_next__prev;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_1__io_data_next__prev;
extern dat_t<4> MemoryUnit_rwFifo_rptr__io_data_1_next__prev;
extern dat_t<4> MemoryUnit_rwFifo__nextHeadLocalAddr__prev;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_counter_reg___io_data_out__prev;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_counter__io_data_out__prev;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC__io_data_out__prev;
extern dat_t<4> MemoryUnit_rwFifo_wptr__io_data_0_out__prev;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_1_counter_reg___io_data_out__prev;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__io_data_out__prev;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_1__io_data_out__prev;
extern dat_t<4> MemoryUnit_rwFifo_wptr__io_data_1_out__prev;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_1_counter_reg___io_data_init__prev;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_1_counter_reg___io_data_in__prev;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_1_counter_reg___d__prev;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_1_counter_reg___ff__prev;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_counter_reg___io_data_init__prev;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_counter_reg___io_data_in__prev;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_counter_reg___d__prev;
extern dat_t<4> MemoryUnit_rwFifo_rptr_CounterRC_counter_reg___ff__prev;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__io_data_stride__prev;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__io_data_max__prev;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_counter__io_data_stride__prev;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_counter__io_data_max__prev;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_1_counter_reg___io_data_init__prev;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_1_counter_reg___io_data_in__prev;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_1_counter_reg___d__prev;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_1_counter_reg___ff__prev;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_counter_reg___io_data_init__prev;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_counter_reg___io_data_in__prev;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_counter_reg___d__prev;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_counter_reg___ff__prev;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__io_data_next__prev;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_1__io_data_next__prev;
extern dat_t<4> MemoryUnit_rwFifo_wptr__io_data_1_next__prev;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC_counter__io_data_next__prev;
extern dat_t<4> MemoryUnit_rwFifo_wptr_CounterRC__io_data_next__prev;
extern dat_t<4> MemoryUnit_rwFifo_wptr__io_data_0_next__prev;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_counter_reg___io_data_out__prev;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_counter__io_data_out__prev;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC__io_data_out__prev;
extern dat_t<4> MemoryUnit_sizeFifo_rptr__io_data_0_out__prev;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_counter__io_data_stride__prev;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_counter__io_data_max__prev;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_counter__io_data_next__prev;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC__io_data_next__prev;
extern dat_t<4> MemoryUnit_sizeFifo_rptr__io_data_0_next__prev;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter_reg___io_data_out__prev;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__io_data_out__prev;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_1__io_data_out__prev;
extern dat_t<4> MemoryUnit_sizeFifo_rptr__io_data_1_out__prev;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__io_data_stride__prev;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__io_data_max__prev;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__io_data_next__prev;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_1__io_data_next__prev;
extern dat_t<4> MemoryUnit_sizeFifo_rptr__io_data_1_next__prev;
extern dat_t<4> MemoryUnit_sizeFifo__nextHeadLocalAddr__prev;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_counter_reg___io_data_out__prev;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_counter__io_data_out__prev;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC__io_data_out__prev;
extern dat_t<4> MemoryUnit_sizeFifo_wptr__io_data_0_out__prev;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter_reg___io_data_out__prev;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__io_data_out__prev;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_1__io_data_out__prev;
extern dat_t<4> MemoryUnit_sizeFifo_wptr__io_data_1_out__prev;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter_reg___io_data_init__prev;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter_reg___io_data_in__prev;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter_reg___d__prev;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter_reg___ff__prev;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_counter_reg___io_data_init__prev;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_counter_reg___io_data_in__prev;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_counter_reg___d__prev;
extern dat_t<4> MemoryUnit_sizeFifo_rptr_CounterRC_counter_reg___ff__prev;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__io_data_stride__prev;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__io_data_max__prev;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_counter__io_data_stride__prev;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_counter__io_data_max__prev;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter_reg___io_data_init__prev;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter_reg___io_data_in__prev;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter_reg___d__prev;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter_reg___ff__prev;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_counter_reg___io_data_init__prev;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_counter_reg___io_data_in__prev;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_counter_reg___d__prev;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_counter_reg___ff__prev;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__io_data_next__prev;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_1__io_data_next__prev;
extern dat_t<4> MemoryUnit_sizeFifo_wptr__io_data_1_next__prev;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC_counter__io_data_next__prev;
extern dat_t<4> MemoryUnit_sizeFifo_wptr_CounterRC__io_data_next__prev;
extern dat_t<4> MemoryUnit_sizeFifo_wptr__io_data_0_next__prev;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_counter_reg___io_data_out__prev;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_counter__io_data_out__prev;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC__io_data_out__prev;
extern dat_t<4> MemoryUnit_addrFifo_rptr__io_data_0_out__prev;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_counter__io_data_stride__prev;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_counter__io_data_max__prev;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_counter__io_data_next__prev;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC__io_data_next__prev;
extern dat_t<4> MemoryUnit_addrFifo_rptr__io_data_0_next__prev;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_1_counter_reg___io_data_out__prev;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__io_data_out__prev;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_1__io_data_out__prev;
extern dat_t<4> MemoryUnit_addrFifo_rptr__io_data_1_out__prev;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__io_data_stride__prev;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__io_data_max__prev;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__io_data_next__prev;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_1__io_data_next__prev;
extern dat_t<4> MemoryUnit_addrFifo_rptr__io_data_1_next__prev;
extern dat_t<4> MemoryUnit_addrFifo__nextHeadLocalAddr__prev;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_counter_reg___io_data_out__prev;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_counter__io_data_out__prev;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC__io_data_out__prev;
extern dat_t<4> MemoryUnit_addrFifo_wptr__io_data_0_out__prev;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_1_counter_reg___io_data_out__prev;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__io_data_out__prev;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_1__io_data_out__prev;
extern dat_t<4> MemoryUnit_addrFifo_wptr__io_data_1_out__prev;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_1_counter_reg___io_data_init__prev;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_1_counter_reg___io_data_in__prev;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_1_counter_reg___d__prev;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_1_counter_reg___ff__prev;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_counter_reg___io_data_init__prev;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_counter_reg___io_data_in__prev;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_counter_reg___d__prev;
extern dat_t<4> MemoryUnit_addrFifo_rptr_CounterRC_counter_reg___ff__prev;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__io_data_stride__prev;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__io_data_max__prev;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_counter__io_data_stride__prev;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_counter__io_data_max__prev;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_1_counter_reg___io_data_init__prev;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_1_counter_reg___io_data_in__prev;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_1_counter_reg___d__prev;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_1_counter_reg___ff__prev;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_counter_reg___io_data_init__prev;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_counter_reg___io_data_in__prev;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_counter_reg___d__prev;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_counter_reg___ff__prev;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__io_data_next__prev;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_1__io_data_next__prev;
extern dat_t<4> MemoryUnit_addrFifo_wptr__io_data_1_next__prev;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC_counter__io_data_next__prev;
extern dat_t<4> MemoryUnit_addrFifo_wptr_CounterRC__io_data_next__prev;
extern dat_t<4> MemoryUnit_addrFifo_wptr__io_data_0_next__prev;
extern dat_t<5> MemoryUnit_burstTagCounter_reg___io_data_init__prev;
extern dat_t<5> MemoryUnit_burstTagCounter__io_data_stride__prev;
extern dat_t<5> MemoryUnit_burstTagCounter_reg___io_data_out__prev;
extern dat_t<5> MemoryUnit_burstTagCounter__io_data_max__prev;
extern dat_t<5> MemoryUnit_burstTagCounter_reg___io_data_in__prev;
extern dat_t<5> MemoryUnit_sizeFifo_sizeUDC_reg___io_data_out__prev;
extern dat_t<5> MemoryUnit_sizeFifo_sizeUDC__io_out__prev;
extern dat_t<5> MemoryUnit_burstTagCounter_reg___d__prev;
extern dat_t<5> MemoryUnit_burstTagCounter_reg___ff__prev;
extern dat_t<5> MemoryUnit_burstTagCounter__io_data_next__prev;
extern dat_t<5> MemoryUnit_dataFifo_rptr_CounterRC_counter__count__prev;
extern dat_t<5> MemoryUnit_dataFifo_rptr_CounterRC_counter__newval__prev;
extern dat_t<5> MemoryUnit_dataFifo_rptr_CounterRC_counter__next__prev;
extern dat_t<5> MemoryUnit_dataFifo_sizeUDC_reg___io_data_out__prev;
extern dat_t<5> MemoryUnit_dataFifo_sizeUDC__io_out__prev;
extern dat_t<5> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__count__prev;
extern dat_t<5> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__newval__prev;
extern dat_t<5> MemoryUnit_dataFifo_rptr_CounterRC_1_counter__next__prev;
extern dat_t<5> MemoryUnit_dataFifo_wptr_CounterRC_counter__count__prev;
extern dat_t<5> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__count__prev;
extern dat_t<5> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__newval__prev;
extern dat_t<5> MemoryUnit_dataFifo_wptr_CounterRC_counter__newval__prev;
extern dat_t<5> MemoryUnit_dataFifo_sizeUDC__io_strideInc__prev;
extern dat_t<5> MemoryUnit_dataFifo_sizeUDC__incval__prev;
extern dat_t<5> MemoryUnit_dataFifo_sizeUDC__io_max__prev;
extern dat_t<5> MemoryUnit_dataFifo_wptr_CounterRC_1_counter__next__prev;
extern dat_t<5> MemoryUnit_dataFifo_wptr_CounterRC_counter__next__prev;
extern dat_t<5> MemoryUnit_dataFifo_sizeUDC_reg___io_data_init__prev;
extern dat_t<5> MemoryUnit_dataFifo_sizeUDC__io_strideDec__prev;
extern dat_t<5> MemoryUnit_dataFifo_sizeUDC__decval__prev;
extern dat_t<5> MemoryUnit_dataFifo_sizeUDC__io_initval__prev;
extern dat_t<5> MemoryUnit_dataFifo_sizeUDC_reg___io_data_in__prev;
extern dat_t<5> MemoryUnit_dataFifo_sizeUDC_reg___d__prev;
extern dat_t<5> MemoryUnit_dataFifo_sizeUDC_reg___ff__prev;
extern dat_t<5> MemoryUnit_rwFifo_rptr_CounterRC_counter__count__prev;
extern dat_t<5> MemoryUnit_rwFifo_rptr_CounterRC_counter__newval__prev;
extern dat_t<5> MemoryUnit_rwFifo_rptr_CounterRC_counter__next__prev;
extern dat_t<5> MemoryUnit_rwFifo_sizeUDC_reg___io_data_out__prev;
extern dat_t<5> MemoryUnit_rwFifo_sizeUDC__io_out__prev;
extern dat_t<5> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__count__prev;
extern dat_t<5> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__newval__prev;
extern dat_t<5> MemoryUnit_rwFifo_rptr_CounterRC_1_counter__next__prev;
extern dat_t<5> MemoryUnit_rwFifo_wptr_CounterRC_counter__count__prev;
extern dat_t<5> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__count__prev;
extern dat_t<5> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__newval__prev;
extern dat_t<5> MemoryUnit_rwFifo_wptr_CounterRC_counter__newval__prev;
extern dat_t<5> MemoryUnit_rwFifo_sizeUDC__io_strideInc__prev;
extern dat_t<5> MemoryUnit_rwFifo_sizeUDC__incval__prev;
extern dat_t<5> MemoryUnit_rwFifo_sizeUDC__io_max__prev;
extern dat_t<5> MemoryUnit_rwFifo_wptr_CounterRC_1_counter__next__prev;
extern dat_t<5> MemoryUnit_rwFifo_wptr_CounterRC_counter__next__prev;
extern dat_t<5> MemoryUnit_rwFifo_sizeUDC_reg___io_data_init__prev;
extern dat_t<5> MemoryUnit_rwFifo_sizeUDC__io_strideDec__prev;
extern dat_t<5> MemoryUnit_rwFifo_sizeUDC__decval__prev;
extern dat_t<5> MemoryUnit_rwFifo_sizeUDC__io_initval__prev;
extern dat_t<5> MemoryUnit_rwFifo_sizeUDC_reg___io_data_in__prev;
extern dat_t<5> MemoryUnit_rwFifo_sizeUDC_reg___d__prev;
extern dat_t<5> MemoryUnit_rwFifo_sizeUDC_reg___ff__prev;
extern dat_t<5> MemoryUnit_sizeFifo_rptr_CounterRC_counter__count__prev;
extern dat_t<5> MemoryUnit_sizeFifo_rptr_CounterRC_counter__newval__prev;
extern dat_t<5> MemoryUnit_sizeFifo_rptr_CounterRC_counter__next__prev;
extern dat_t<5> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__count__prev;
extern dat_t<5> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__newval__prev;
extern dat_t<5> MemoryUnit_sizeFifo_rptr_CounterRC_1_counter__next__prev;
extern dat_t<5> MemoryUnit_sizeFifo_wptr_CounterRC_counter__count__prev;
extern dat_t<5> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__count__prev;
extern dat_t<5> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__newval__prev;
extern dat_t<5> MemoryUnit_sizeFifo_wptr_CounterRC_counter__newval__prev;
extern dat_t<5> MemoryUnit_sizeFifo_sizeUDC__io_strideInc__prev;
extern dat_t<5> MemoryUnit_sizeFifo_sizeUDC__incval__prev;
extern dat_t<5> MemoryUnit_sizeFifo_sizeUDC__io_max__prev;
extern dat_t<5> MemoryUnit_sizeFifo_wptr_CounterRC_1_counter__next__prev;
extern dat_t<5> MemoryUnit_sizeFifo_wptr_CounterRC_counter__next__prev;
extern dat_t<5> MemoryUnit_sizeFifo_sizeUDC_reg___io_data_init__prev;
extern dat_t<5> MemoryUnit_sizeFifo_sizeUDC__io_strideDec__prev;
extern dat_t<5> MemoryUnit_sizeFifo_sizeUDC__decval__prev;
extern dat_t<5> MemoryUnit_sizeFifo_sizeUDC__io_initval__prev;
extern dat_t<5> MemoryUnit_sizeFifo_sizeUDC_reg___io_data_in__prev;
extern dat_t<5> MemoryUnit_sizeFifo_sizeUDC_reg___d__prev;
extern dat_t<5> MemoryUnit_sizeFifo_sizeUDC_reg___ff__prev;
extern dat_t<5> MemoryUnit_addrFifo_rptr_CounterRC_counter__count__prev;
extern dat_t<5> MemoryUnit_addrFifo_rptr_CounterRC_counter__newval__prev;
extern dat_t<5> MemoryUnit_addrFifo_rptr_CounterRC_counter__next__prev;
extern dat_t<5> MemoryUnit_addrFifo_sizeUDC_reg___io_data_out__prev;
extern dat_t<5> MemoryUnit_addrFifo_sizeUDC__io_out__prev;
extern dat_t<5> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__count__prev;
extern dat_t<5> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__newval__prev;
extern dat_t<5> MemoryUnit_addrFifo_rptr_CounterRC_1_counter__next__prev;
extern dat_t<5> MemoryUnit_addrFifo_wptr_CounterRC_counter__count__prev;
extern dat_t<5> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__count__prev;
extern dat_t<5> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__newval__prev;
extern dat_t<5> MemoryUnit_addrFifo_wptr_CounterRC_counter__newval__prev;
extern dat_t<5> MemoryUnit_addrFifo_sizeUDC__io_strideInc__prev;
extern dat_t<5> MemoryUnit_addrFifo_sizeUDC__incval__prev;
extern dat_t<5> MemoryUnit_addrFifo_sizeUDC__io_max__prev;
extern dat_t<5> MemoryUnit_addrFifo_wptr_CounterRC_1_counter__next__prev;
extern dat_t<5> MemoryUnit_addrFifo_wptr_CounterRC_counter__next__prev;
extern dat_t<5> MemoryUnit_addrFifo_sizeUDC_reg___io_data_init__prev;
extern dat_t<5> MemoryUnit_addrFifo_sizeUDC__io_strideDec__prev;
extern dat_t<5> MemoryUnit_addrFifo_sizeUDC__decval__prev;
extern dat_t<5> MemoryUnit_addrFifo_sizeUDC__io_initval__prev;
extern dat_t<5> MemoryUnit_addrFifo_sizeUDC_reg___io_data_in__prev;
extern dat_t<5> MemoryUnit_addrFifo_sizeUDC_reg___d__prev;
extern dat_t<5> MemoryUnit_addrFifo_sizeUDC_reg___ff__prev;
extern dat_t<5> MemoryUnit_burstTagCounter__io_data_out__prev;
extern dat_t<6> MemoryUnit_burstTagCounter__count__prev;
extern dat_t<6> MemoryUnit_burstTagCounter__newval__prev;
extern dat_t<6> MemoryUnit_burstTagCounter__next__prev;
extern dat_t<10> MemoryUnit__sizeInBursts__prev;
extern dat_t<10> MemoryUnit__burstAddrs_0__prev;
extern dat_t<16> MemoryUnit_burstCounter_reg___io_data_init__prev;
extern dat_t<16> MemoryUnit_burstCounter__io_data_stride__prev;
extern dat_t<16> MemoryUnit_burstCounter_reg___io_data_out__prev;
extern dat_t<16> MemoryUnit_sizeFifo_SRAM__io_rdata__prev;
extern dat_t<16> MemoryUnit_sizeFifo_MuxN__io_ins_0__prev;
extern dat_t<16> MemoryUnit_sizeFifo_SRAM_1__io_rdata__prev;
extern dat_t<16> MemoryUnit_sizeFifo_MuxN__io_ins_1__prev;
extern dat_t<16> MemoryUnit_sizeFifo_MuxN__io_out__prev;
extern dat_t<16> MemoryUnit_sizeFifo__io_deq_0__prev;
extern dat_t<16> MemoryUnit_burstCounter__io_data_max__prev;
extern dat_t<16> MemoryUnit_burstCounter_reg___io_data_in__prev;
extern dat_t<16> MemoryUnit_burstCounter_reg___d__prev;
extern dat_t<16> MemoryUnit_burstCounter_reg___ff__prev;
extern dat_t<16> MemoryUnit_burstCounter__io_data_next__prev;
extern dat_t<16> MemoryUnit__io_interconnect_wdata_1__prev;
extern dat_t<16> MemoryUnit_dataFifo__io_enq_1__prev;
extern dat_t<16> MemoryUnit__io_interconnect_wdata_0__prev;
extern dat_t<16> MemoryUnit_dataFifo__io_enq_0__prev;
extern dat_t<16> MemoryUnit_dataFifo_SRAM_1__io_wdata__prev;
extern dat_t<16> MemoryUnit_dataFifo_SRAM__io_wdata__prev;
extern dat_t<16> MemoryUnit__io_interconnect_size__prev;
extern dat_t<16> MemoryUnit_sizeFifo__io_enq_1__prev;
extern dat_t<16> MemoryUnit_sizeFifo__io_enq_0__prev;
extern dat_t<16> MemoryUnit_sizeFifo_SRAM_1__io_wdata__prev;
extern dat_t<16> MemoryUnit_sizeFifo_SRAM__io_wdata__prev;
extern dat_t<16> MemoryUnit_sizeFifo__io_deq_1__prev;
extern dat_t<16> MemoryUnit__io_interconnect_addr_1__prev;
extern dat_t<16> MemoryUnit_addrFifo__io_enq_1__prev;
extern dat_t<16> MemoryUnit__io_interconnect_addr_0__prev;
extern dat_t<16> MemoryUnit_addrFifo__io_enq_0__prev;
extern dat_t<16> MemoryUnit_addrFifo_SRAM_1__io_wdata__prev;
extern dat_t<16> MemoryUnit_addrFifo_SRAM__io_wdata__prev;
extern dat_t<16> MemoryUnit_addrFifo_SRAM_1__io_rdata__prev;
extern dat_t<16> MemoryUnit_addrFifo__io_deq_1__prev;
extern dat_t<16> MemoryUnit__io_dram_rdata_1__prev;
extern dat_t<16> MemoryUnit__io_interconnect_rdata_1__prev;
extern dat_t<16> MemoryUnit__io_dram_rdata_0__prev;
extern dat_t<16> MemoryUnit__io_interconnect_rdata_0__prev;
extern dat_t<16> MemoryUnit_dataFifo_SRAM_1__io_rdata__prev;
extern dat_t<16> MemoryUnit_dataFifo__io_deq_1__prev;
extern dat_t<16> MemoryUnit__io_dram_wdata_1__prev;
extern dat_t<16> MemoryUnit_dataFifo_SRAM__io_rdata__prev;
extern dat_t<16> MemoryUnit_dataFifo_MuxN__io_ins_0__prev;
extern dat_t<16> MemoryUnit_dataFifo_MuxN__io_ins_1__prev;
extern dat_t<16> MemoryUnit_dataFifo_MuxN__io_out__prev;
extern dat_t<16> MemoryUnit_dataFifo__io_deq_0__prev;
extern dat_t<16> MemoryUnit__io_dram_wdata_0__prev;
extern dat_t<16> MemoryUnit_burstCounter__io_data_out__prev;
extern dat_t<16> MemoryUnit_addrFifo_SRAM__io_rdata__prev;
extern dat_t<16> MemoryUnit_addrFifo_MuxN__io_ins_0__prev;
extern dat_t<16> MemoryUnit_addrFifo_MuxN__io_ins_1__prev;
extern dat_t<16> MemoryUnit_addrFifo_MuxN__io_out__prev;
extern dat_t<16> MemoryUnit_addrFifo__io_deq_0__prev;
extern dat_t<16> MemoryUnit__io_dram_addr__prev;
extern dat_t<16> MemoryUnit__io_dram_tagOut__prev;
extern dat_t<16> MemoryUnit__io_dram_tagIn__prev;
extern dat_t<17> MemoryUnit_burstCounter__count__prev;
extern dat_t<17> MemoryUnit_burstCounter__newval__prev;
extern dat_t<17> MemoryUnit_burstCounter__next__prev;
extern dat_t<1> reset__prev;
extern mem_t<1,8> MemoryUnit_rwFifo_SRAM_1__mem;
extern mem_t<1,8> MemoryUnit_rwFifo_SRAM__mem;
extern mem_t<16,8> MemoryUnit_dataFifo_SRAM_1__mem;
extern mem_t<16,8> MemoryUnit_dataFifo_SRAM__mem;
extern mem_t<16,8> MemoryUnit_sizeFifo_SRAM_1__mem;
extern mem_t<16,8> MemoryUnit_sizeFifo_SRAM__mem;
extern mem_t<16,8> MemoryUnit_addrFifo_SRAM_1__mem;
extern mem_t<16,8> MemoryUnit_addrFifo_SRAM__mem;
extern val_t __rand_seed;
extern clk_t clk;
#endif
