Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,26
design__inferred_latch__count,0
design__instance__count,1587
design__instance__area,13399.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,11
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.001173964818008244
power__switching__total,0.0009139101603068411
power__leakage__total,1.3844292823250726E-8
power__total,0.0020878887735307217
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2719222424196468
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.27241323856617355
timing__hold__ws__corner:nom_tt_025C_1v80,0.3392841104099066
timing__setup__ws__corner:nom_tt_025C_1v80,7.2226191516363745
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.339284
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,7.222619
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,25
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,11
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.27755201700328813
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2780144804172751
timing__hold__ws__corner:nom_ss_100C_1v60,0.9313728940595184
timing__setup__ws__corner:nom_ss_100C_1v60,-0.6392735410864132
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-6.972280727893322
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-0.6392735410864132
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.931373
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,16
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-0.639274
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,16
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,11
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2678284059228624
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.26832964387708097
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1191047849614514
timing__setup__ws__corner:nom_ff_n40C_1v95,8.610020495827838
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.119105
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,10.014764
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,51
design__max_fanout_violation__count,11
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2653465022811198
clock__skew__worst_setup,0.2656833439563176
timing__hold__ws,0.11555151607064527
timing__setup__ws,-0.7962679629927129
timing__hold__tns,0.0
timing__setup__tns,-9.564154183781218
timing__hold__wns,0
timing__setup__wns,-0.7962679629927129
timing__hold_vio__count,0
timing__hold_r2r__ws,0.115552
timing__hold_r2r_vio__count,0
timing__setup_vio__count,48
timing__setup_r2r__ws,-0.796268
timing__setup_r2r_vio__count,48
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1587
design__instance__area__stdcell,13399.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.812396
design__instance__utilization__stdcell,0.812396
design__instance__count__class:buffer,3
design__instance__count__class:inverter,30
design__instance__count__class:sequential_cell,178
design__instance__count__class:multi_input_combinational_cell,946
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,803
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,32997.5
design__violations,0
design__instance__count__class:timing_repair_buffer,172
design__instance__count__class:clock_buffer,17
design__instance__count__class:clock_inverter,15
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,60
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,1
design__instance__count__class:antenna_cell,1
route__net,1365
route__net__special,2
route__drc_errors__iter:1,1073
route__wirelength__iter:1,38460
route__drc_errors__iter:2,760
route__wirelength__iter:2,38144
route__drc_errors__iter:3,652
route__wirelength__iter:3,38110
route__drc_errors__iter:4,170
route__wirelength__iter:4,38071
route__drc_errors__iter:5,83
route__wirelength__iter:5,38114
route__drc_errors__iter:6,34
route__wirelength__iter:6,38072
route__drc_errors__iter:7,3
route__wirelength__iter:7,38050
route__drc_errors__iter:8,0
route__wirelength__iter:8,38051
route__drc_errors,0
route__wirelength,38051
route__vias,10522
route__vias__singlecut,10522
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,288.565
timing__unannotated_net__count__corner:nom_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,11
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.26904643163762676
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2693760013518076
timing__hold__ws__corner:min_tt_025C_1v80,0.33752679384567835
timing__setup__ws__corner:min_tt_025C_1v80,7.3773531594006085
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.337527
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,7.377353
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,20
design__max_fanout_violation__count__corner:min_ss_100C_1v60,11
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.273714475498987
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.274024172220465
timing__hold__ws__corner:min_ss_100C_1v60,0.9282888054321882
timing__setup__ws__corner:min_ss_100C_1v60,-0.4757705475364761
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-4.331543246685235
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-0.4757705475364761
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.928289
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,16
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-0.475771
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,16
timing__unannotated_net__count__corner:min_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,11
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2653465022811198
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2656833439563176
timing__hold__ws__corner:min_ff_n40C_1v95,0.11555151607064527
timing__setup__ws__corner:min_ff_n40C_1v95,8.611566814500268
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.115552
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,10.115353
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,11
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2776012553958228
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.27857625328362345
timing__hold__ws__corner:max_tt_025C_1v80,0.3411925283320597
timing__setup__ws__corner:max_tt_025C_1v80,7.075186858867002
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.341193
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,7.075187
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,51
design__max_fanout_violation__count__corner:max_ss_100C_1v60,11
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.28429701064670604
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.28526656844153214
timing__hold__ws__corner:max_ss_100C_1v60,0.934948922522973
timing__setup__ws__corner:max_ss_100C_1v60,-0.7962679629927129
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-9.564154183781218
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.7962679629927129
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.934949
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,16
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-0.796268
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,16
timing__unannotated_net__count__corner:max_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,11
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.273043123617009
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2739064330653736
timing__hold__ws__corner:max_ff_n40C_1v95,0.12321605196021537
timing__setup__ws__corner:max_ff_n40C_1v95,8.608261014328649
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.123216
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,9.919385
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,32
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79986
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000142837
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000125502
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000355422
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000125502
design_powergrid__voltage__worst,0.000125502
design_powergrid__voltage__worst__net:VPWR,1.79986
design_powergrid__drop__worst,0.000142837
design_powergrid__drop__worst__net:VPWR,0.000142837
design_powergrid__voltage__worst__net:VGND,0.000125502
design_powergrid__drop__worst__net:VGND,0.000125502
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00003470000000000000319431980866369258365011774003505706787109375
ir__drop__worst,0.000143000000000000006446232436729815162834711372852325439453125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
