{"alu_add_sub": {"alu_out": []}, "latched_compr": ["cpuregs_wrdata"], "instr_lb": {"mem_wordsize": ["reg_out", "cpuregs_wrdata"], "mem_la_wstrb": [], "mem_rdata_word": ["reg_out", "cpuregs_wrdata"], "latched_is_lb": ["reg_out", "cpuregs_wrdata"], "mem_la_wdata": []}, "decoded_imm_j": {"decoded_imm": []}, "is_sll_srl_sra": {"cpu_state": ["alu_shl", "dbg_rs1val", "alu_add_sub", "reg_pc", "mem_rdata_word", "reg_sh", "reg_op1", "reg_out", "mem_wordsize", "reg_op2", "dbg_rs2val", "alu_shr", "reg_next_pc", "mem_la_wstrb", "latched_rd", "mem_la_wdata", "trap", "decoder_trigger", "latched_store", "count_instr", "decoder_pseudo_trigger", "dbg_rs2val_valid", "alu_eq", "latched_is_lb", "latched_is_lh", "latched_is_lu", "latched_branch", "latched_stalu", "alu_ltu", "alu_lts", "cpuregs_write"], "mem_do_rinst": ["alu_shl", "dbg_rs1val", "alu_add_sub", "reg_pc", "mem_rdata_word", "reg_sh", "reg_op1", "reg_out", "mem_wordsize", "reg_op2", "dbg_rs2val", "alu_shr", "reg_next_pc", "mem_la_wstrb", "latched_rd", "mem_la_wdata", "trap", "decoder_trigger", "latched_store", "count_instr", "decoder_pseudo_trigger", "dbg_rs2val_valid", "alu_eq", "latched_is_lb", "latched_is_lh", "latched_is_lu", "latched_branch", "latched_stalu", "alu_ltu", "alu_lts", "cpuregs_write"], "cpuregs_wrdata": ["alu_shl", "dbg_rs1val", "alu_add_sub", "reg_pc", "mem_rdata_word", "reg_sh", "reg_op1", "reg_out", "mem_wordsize", "reg_op2", "dbg_rs2val", "alu_shr", "reg_next_pc", "mem_la_wstrb", "latched_rd", "mem_la_wdata", "trap", "decoder_trigger", "latched_store", "count_instr", "decoder_pseudo_trigger", "dbg_rs2val_valid", "alu_eq", "latched_is_lb", "latched_is_lh", "latched_is_lu", "latched_branch", "latched_stalu", "alu_ltu", "alu_lts", "cpuregs_write"]}, "instr_lh": {"mem_wordsize": ["reg_out", "cpuregs_wrdata"], "mem_la_wstrb": [], "mem_rdata_word": ["reg_out", "cpuregs_wrdata"], "latched_is_lh": ["reg_out", "cpuregs_wrdata"], "mem_la_wdata": []}, "latched_stalu": {"alu_add_sub": ["alu_out_q", "cpuregs_wrdata"], "alu_lts": ["alu_out_q"], "alu_out": ["cpuregs_wrdata"], "alu_ltu": ["alu_out_q"], "alu_eq": ["alu_out_q"]}, "mem_la_wdata": ["mem_wdata"], "mem_la_wstrb": ["mem_wstrb"], "reg_pc": {"cpu_state": ["alu_add_sub", "alu_out", "alu_shl", "dbg_rs1val", "alu_shr", "count_instr", "reg_next_pc", "reg_op2", "reg_out", "reg_sh", "mem_wordsize", "mem_rdata_word", "dbg_rs2val", "mem_do_wdata", "reg_op1", "mem_la_wstrb", "mem_la_wdata", "trap", "latched_rd", "mem_do_rinst", "mem_do_rdata", "decoder_trigger", "decoder_pseudo_trigger", "latched_stalu", "latched_branch", "latched_compr", "set_mem_do_rdata", "dbg_rs1val_valid", "dbg_rs2val_valid", "set_mem_do_wdata", "alu_eq", "cpuregs_write", "alu_lts", "alu_ltu", "latched_is_lb", "latched_is_lu", "latched_is_lh", "latched_store"], "cpuregs_wrdata": ["alu_add_sub", "alu_out", "alu_shl", "dbg_rs1val", "alu_shr", "count_instr", "reg_next_pc", "reg_op2", "reg_out", "reg_sh", "mem_wordsize", "mem_rdata_word", "dbg_rs2val", "mem_do_wdata", "reg_op1", "mem_la_wstrb", "mem_la_wdata", "trap", "latched_rd", "mem_do_rinst", "mem_do_rdata", "decoder_trigger", "decoder_pseudo_trigger", "latched_stalu", "latched_branch", "set_mem_do_rdata", "dbg_rs1val_valid", "dbg_rs2val_valid", "set_mem_do_wdata", "alu_eq", "cpuregs_write", "alu_lts", "alu_ltu", "latched_is_lb", "latched_is_lu", "latched_is_lh", "latched_store"]}, "cpuregs_rs1": {"alu_add_sub": ["cpuregs_wrdata", "alu_out_q"], "alu_shl": [], "alu_out": ["cpuregs_wrdata"], "dbg_rs1val": [], "reg_op1": ["cpuregs_wrdata", "alu_out_q"], "alu_ltu": ["alu_out_q"], "alu_eq": ["alu_out_q"], "alu_lts": ["alu_out_q"]}, "latched_is_lh": {"cpuregs_wrdata": ["cpuregs_rs1"], "reg_out": ["cpuregs_rs1"]}, "mem_do_prefetch": {"mem_addr": [], "mem_valid": ["mem_state", "mem_la_secondword", "last_mem_valid"], "mem_wstrb": [], "mem_instr": []}, "instr_rdinstrh": {"alu_shr": [], "alu_add_sub": ["mem_wordsize", "alu_out_q", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "alu_out": ["mem_wordsize", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "cpu_state": ["mem_wordsize", "alu_out_q", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "dbg_rs1val": [], "dbg_rs2val": [], "alu_shl": [], "reg_sh": [], "mem_do_rinst": ["mem_wordsize", "alu_out_q", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "mem_la_wdata": [], "reg_out": ["alu_out_q"], "reg_op1": ["mem_wordsize", "alu_out_q", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "reg_op2": ["mem_wordsize", "alu_out_q", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "latched_store": ["mem_wordsize", "alu_out_q", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "cpuregs_wrdata": ["mem_wordsize", "alu_out_q", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "dbg_rs1val_valid": [], "alu_lts": ["alu_out_q"], "cpuregs_write": ["mem_wordsize", "alu_out_q", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "alu_eq": ["alu_out_q"], "alu_ltu": ["alu_out_q"]}, "latched_rd": {"cpuregs_rs1": ["alu_add_sub", "alu_shr", "dbg_rs1val", "alu_shl", "reg_op1", "alu_eq", "alu_ltu", "alu_lts"]}, "is_slli_srli_srai": {"alu_shr": [], "alu_add_sub": ["mem_wordsize", "mem_la_wstrb", "trap", "count_instr", "alu_out_q", "reg_pc", "decoder_pseudo_trigger", "decoder_trigger", "latched_store", "dbg_rs2val_valid", "latched_stalu", "reg_next_pc", "latched_rd", "mem_rdata_word", "latched_branch", "latched_is_lu", "latched_is_lb", "latched_is_lh", "cpuregs_write"], "alu_out": ["mem_wordsize", "mem_la_wstrb", "trap", "count_instr", "reg_pc", "decoder_pseudo_trigger", "decoder_trigger", "latched_store", "dbg_rs2val_valid", "latched_stalu", "reg_next_pc", "latched_rd", "mem_rdata_word", "latched_branch", "latched_is_lu", "latched_is_lb", "latched_is_lh", "cpuregs_write"], "cpu_state": ["mem_wordsize", "mem_la_wstrb", "trap", "count_instr", "alu_out_q", "reg_pc", "decoder_pseudo_trigger", "decoder_trigger", "latched_store", "dbg_rs2val_valid", "latched_stalu", "reg_next_pc", "latched_rd", "mem_rdata_word", "latched_branch", "latched_is_lu", "latched_is_lb", "latched_is_lh", "cpuregs_write"], "dbg_rs1val": [], "dbg_rs2val": [], "alu_shl": [], "reg_sh": [], "mem_do_rinst": ["mem_wordsize", "mem_la_wstrb", "trap", "count_instr", "alu_out_q", "reg_pc", "decoder_pseudo_trigger", "decoder_trigger", "latched_store", "dbg_rs2val_valid", "latched_stalu", "reg_next_pc", "latched_rd", "mem_rdata_word", "latched_branch", "latched_is_lu", "latched_is_lb", "latched_is_lh", "cpuregs_write"], "mem_la_wdata": [], "reg_out": ["alu_out_q"], "reg_op1": ["mem_wordsize", "mem_la_wstrb", "trap", "count_instr", "alu_out_q", "reg_pc", "decoder_pseudo_trigger", "decoder_trigger", "latched_store", "dbg_rs2val_valid", "latched_stalu", "reg_next_pc", "latched_rd", "mem_rdata_word", "latched_branch", "latched_is_lu", "latched_is_lb", "latched_is_lh", "cpuregs_write"], "reg_op2": ["mem_wordsize", "mem_la_wstrb", "trap", "count_instr", "alu_out_q", "reg_pc", "decoder_pseudo_trigger", "decoder_trigger", "latched_store", "dbg_rs2val_valid", "latched_stalu", "reg_next_pc", "latched_rd", "mem_rdata_word", "latched_branch", "latched_is_lu", "latched_is_lb", "latched_is_lh", "cpuregs_write"], "cpuregs_wrdata": ["mem_wordsize", "mem_la_wstrb", "trap", "count_instr", "alu_out_q", "reg_pc", "decoder_pseudo_trigger", "decoder_trigger", "latched_store", "dbg_rs2val_valid", "latched_stalu", "reg_next_pc", "latched_rd", "mem_rdata_word", "latched_branch", "latched_is_lu", "latched_is_lb", "latched_is_lh", "cpuregs_write"], "alu_eq": ["alu_out_q"], "alu_ltu": ["alu_out_q"], "alu_lts": ["alu_out_q"]}, "instr_retirq": {"mem_do_prefetch": ["mem_instr", "mem_valid", "mem_do_rinst"]}, "latched_is_lb": {"cpuregs_wrdata": ["cpuregs_rs1"], "reg_out": ["cpuregs_rs1"]}, "alu_ltu": {"alu_out": ["alu_out_0_q"], "alu_out_0": ["alu_out_q"]}, "cpuregs_rs2": {"alu_shl": [], "dbg_rs2val": [], "alu_add_sub": ["mem_wdata"], "reg_op2": ["mem_wdata"], "alu_eq": [], "mem_la_wdata": ["mem_wdata"], "reg_sh": [], "alu_lts": [], "alu_ltu": []}, "instr_sb": {"mem_wordsize": ["mem_wstrb", "mem_wdata"], "mem_la_wstrb": ["mem_wstrb"], "mem_rdata_word": ["mem_wdata"], "mem_la_wdata": ["mem_wdata"]}, "alu_eq": {"alu_out": ["alu_out_0_q"], "alu_out_0": ["alu_out_q"]}, "trap": {"mem_wdata": [], "mem_wstrb": [], "mem_addr": [], "mem_instr": []}, "do_waitirq": {"mem_do_rinst": ["mem_valid", "mem_addr", "mem_instr", "mem_wstrb"]}, "compressed_instr": {"latched_compr": []}, "instr_rdcycleh": {"alu_shr": [], "alu_add_sub": ["mem_wordsize", "alu_out_q", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "alu_out": ["mem_wordsize", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "cpu_state": ["mem_wordsize", "alu_out_q", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "dbg_rs1val": [], "dbg_rs2val": [], "alu_shl": [], "reg_sh": [], "mem_do_rinst": ["mem_wordsize", "alu_out_q", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "mem_la_wdata": [], "reg_out": ["alu_out_q"], "reg_op1": ["mem_wordsize", "alu_out_q", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "reg_op2": ["mem_wordsize", "alu_out_q", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "latched_store": ["mem_wordsize", "alu_out_q", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "cpuregs_wrdata": ["mem_wordsize", "alu_out_q", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "dbg_rs1val_valid": [], "alu_lts": ["alu_out_q"], "cpuregs_write": ["mem_wordsize", "alu_out_q", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "alu_eq": ["alu_out_q"], "alu_ltu": ["alu_out_q"]}, "instr_sw": {"alu_shr": [], "alu_add_sub": ["mem_wordsize", "mem_la_wstrb", "trap", "reg_next_pc", "latched_rd", "count_instr", "dbg_rs2val_valid", "decoder_pseudo_trigger", "latched_store", "latched_is_lh", "latched_stalu", "decoder_trigger", "reg_pc", "mem_rdata_word", "latched_branch", "latched_is_lu", "latched_is_lb", "cpuregs_write"], "alu_shl": [], "dbg_rs2val": [], "dbg_rs1val": [], "reg_op1": ["mem_wordsize", "mem_la_wstrb", "trap", "reg_next_pc", "latched_rd", "count_instr", "dbg_rs2val_valid", "decoder_pseudo_trigger", "latched_store", "latched_is_lh", "latched_stalu", "decoder_trigger", "reg_pc", "mem_rdata_word", "latched_branch", "latched_is_lu", "latched_is_lb", "cpuregs_write"], "cpu_state": ["mem_wordsize", "mem_la_wstrb", "trap", "reg_next_pc", "latched_rd", "count_instr", "dbg_rs2val_valid", "decoder_pseudo_trigger", "latched_store", "latched_is_lh", "latched_stalu", "decoder_trigger", "reg_pc", "mem_rdata_word", "latched_branch", "latched_is_lu", "latched_is_lb", "cpuregs_write"], "reg_sh": [], "mem_do_rinst": ["mem_wordsize", "mem_la_wstrb", "trap", "reg_next_pc", "latched_rd", "count_instr", "dbg_rs2val_valid", "decoder_pseudo_trigger", "latched_store", "latched_is_lh", "latched_stalu", "decoder_trigger", "reg_pc", "mem_rdata_word", "latched_branch", "latched_is_lu", "latched_is_lb", "cpuregs_write"], "mem_la_wdata": [], "reg_out": [], "reg_op2": ["mem_wordsize", "mem_la_wstrb", "trap", "reg_next_pc", "latched_rd", "count_instr", "dbg_rs2val_valid", "decoder_pseudo_trigger", "latched_store", "latched_is_lh", "latched_stalu", "decoder_trigger", "reg_pc", "mem_rdata_word", "latched_branch", "latched_is_lu", "latched_is_lb", "cpuregs_write"], "cpuregs_wrdata": ["mem_wordsize", "mem_la_wstrb", "trap", "reg_next_pc", "latched_rd", "count_instr", "dbg_rs2val_valid", "decoder_pseudo_trigger", "latched_store", "latched_is_lh", "latched_stalu", "decoder_trigger", "reg_pc", "mem_rdata_word", "latched_branch", "latched_is_lu", "latched_is_lb", "cpuregs_write"], "dbg_rs1val_valid": [], "alu_eq": [], "alu_ltu": [], "alu_lts": []}, "latched_is_lu": {"cpuregs_wrdata": ["cpuregs_rs1"], "reg_out": ["cpuregs_rs1"]}, "mem_do_rinst": {"mem_addr": [], "mem_valid": ["mem_state", "mem_la_secondword", "last_mem_valid"], "mem_wstrb": [], "mem_instr": []}, "instr_rdinstr": {"alu_shr": [], "alu_add_sub": ["mem_wordsize", "alu_out_q", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "alu_out": ["mem_wordsize", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "cpu_state": ["mem_wordsize", "alu_out_q", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "dbg_rs1val": [], "dbg_rs2val": [], "alu_shl": [], "reg_sh": [], "mem_do_rinst": ["mem_wordsize", "alu_out_q", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "mem_la_wdata": [], "reg_out": ["alu_out_q"], "reg_op1": ["mem_wordsize", "alu_out_q", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "reg_op2": ["mem_wordsize", "alu_out_q", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "latched_store": ["mem_wordsize", "alu_out_q", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "cpuregs_wrdata": ["mem_wordsize", "alu_out_q", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "dbg_rs1val_valid": [], "alu_lts": ["alu_out_q"], "cpuregs_write": ["mem_wordsize", "alu_out_q", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "alu_eq": ["alu_out_q"], "alu_ltu": ["alu_out_q"]}, "mem_state": {"mem_wstrb": [], "mem_la_secondword": [], "mem_instr": [], "mem_valid": ["mem_addr", "decoded_rs1", "decoded_rs2", "decoded_imm_j", "instr_lui", "mem_do_rinst", "last_mem_valid", "cpuregs_rs2", "decoded_rd", "cpuregs_rs1", "instr_auipc", "instr_waitirq", "decoder_trigger", "instr_retirq", "is_alu_reg_imm", "is_sb_sh_sw", "is_beq_bne_blt_bge_bltu_bgeu", "is_lb_lh_lw_lbu_lhu", "compressed_instr", "instr_jal", "instr_jalr", "is_alu_reg_reg"]}, "instr_rdcycle": {"alu_shr": [], "alu_add_sub": ["mem_wordsize", "alu_out_q", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "alu_out": ["mem_wordsize", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "cpu_state": ["mem_wordsize", "alu_out_q", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "dbg_rs1val": [], "dbg_rs2val": [], "alu_shl": [], "reg_sh": [], "mem_do_rinst": ["mem_wordsize", "alu_out_q", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "mem_la_wdata": [], "reg_out": ["alu_out_q"], "reg_op1": ["mem_wordsize", "alu_out_q", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "reg_op2": ["mem_wordsize", "alu_out_q", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "latched_store": ["mem_wordsize", "alu_out_q", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "cpuregs_wrdata": ["mem_wordsize", "alu_out_q", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "dbg_rs1val_valid": [], "alu_lts": ["alu_out_q"], "cpuregs_write": ["mem_wordsize", "alu_out_q", "mem_la_wstrb", "decoder_trigger", "reg_next_pc", "decoder_pseudo_trigger", "dbg_rs2val_valid", "trap", "count_instr", "latched_rd", "reg_pc", "latched_branch", "latched_is_lu", "latched_stalu", "latched_is_lh", "mem_rdata_word", "latched_is_lb"], "alu_eq": ["alu_out_q"], "alu_ltu": ["alu_out_q"]}, "alu_out_q": {"cpuregs_wrdata": ["cpuregs_rs1"]}, "instr_sh": {"mem_wordsize": ["mem_wstrb", "mem_wdata"], "mem_la_wstrb": ["mem_wstrb"], "mem_rdata_word": ["mem_wdata"], "mem_la_wdata": ["mem_wdata"]}, "cpuregs_wrdata": {"cpuregs_rs1": ["alu_add_sub", "alu_shr", "dbg_rs1val", "alu_shl", "reg_op1", "alu_eq", "alu_ltu", "alu_lts"]}, "is_lbu_lhu_lw": {"latched_is_lu": ["reg_out", "cpuregs_wrdata"]}, "is_beq_bne_blt_bge_bltu_bgeu": {"alu_out": [], "is_compare": ["alu_out_q"]}, "mem_do_wdata": {"mem_wdata": [], "mem_wstrb": [], "mem_addr": [], "mem_state": ["alu_out", "dbg_rs1val", "count_instr", "alu_shl", "alu_add_sub", "reg_pc", "alu_shr", "last_mem_valid", "reg_sh", "reg_op2", "reg_op1", "latched_rd", "mem_la_wdata", "mem_la_wstrb", "reg_next_pc", "mem_rdata_word", "mem_wordsize", "reg_out", "dbg_rs2val", "mem_do_rinst", "mem_do_rdata", "trap", "mem_la_secondword", "decoder_trigger", "decoder_pseudo_trigger", "cpuregs_write", "alu_lts", "alu_ltu", "latched_is_lb", "latched_is_lu", "latched_is_lh", "set_mem_do_wdata", "latched_store", "latched_stalu", "latched_branch", "latched_compr", "set_mem_do_rdata", "dbg_rs1val_valid", "dbg_rs2val_valid", "alu_eq"], "mem_valid": ["alu_out", "dbg_rs1val", "count_instr", "alu_shl", "alu_add_sub", "reg_pc", "alu_shr", "last_mem_valid", "reg_sh", "reg_op2", "reg_op1", "latched_rd", "mem_la_wdata", "mem_la_wstrb", "reg_next_pc", "mem_rdata_word", "mem_wordsize", "reg_out", "dbg_rs2val", "mem_do_rinst", "mem_do_rdata", "trap", "mem_la_secondword", "decoder_trigger", "decoder_pseudo_trigger", "cpuregs_write", "alu_lts", "alu_ltu", "latched_is_lb", "latched_is_lu", "latched_is_lh", "set_mem_do_wdata", "latched_store", "latched_stalu", "latched_branch", "latched_compr", "set_mem_do_rdata", "dbg_rs1val_valid", "dbg_rs2val_valid", "alu_eq"], "cpuregs_wrdata": ["alu_out", "dbg_rs1val", "count_instr", "alu_shl", "alu_add_sub", "reg_pc", "alu_shr", "last_mem_valid", "reg_sh", "reg_op2", "reg_op1", "latched_rd", "mem_la_wdata", "mem_la_wstrb", "reg_next_pc", "mem_rdata_word", "mem_wordsize", "reg_out", "dbg_rs2val", "mem_do_rinst", "mem_do_rdata", "trap", "mem_la_secondword", "decoder_trigger", "decoder_pseudo_trigger", "cpuregs_write", "alu_lts", "alu_ltu", "latched_is_lb", "latched_is_lu", "latched_is_lh", "set_mem_do_wdata", "latched_store", "latched_stalu", "latched_branch", "set_mem_do_rdata", "dbg_rs1val_valid", "dbg_rs2val_valid", "alu_eq"], "cpu_state": ["alu_out", "dbg_rs1val", "count_instr", "alu_shl", "alu_add_sub", "reg_pc", "alu_shr", "last_mem_valid", "reg_sh", "reg_op2", "reg_op1", "latched_rd", "mem_la_wdata", "mem_la_wstrb", "reg_next_pc", "mem_rdata_word", "mem_wordsize", "reg_out", "dbg_rs2val", "mem_do_rinst", "mem_do_rdata", "trap", "mem_la_secondword", "decoder_trigger", "decoder_pseudo_trigger", "cpuregs_write", "alu_lts", "alu_ltu", "latched_is_lb", "latched_is_lu", "latched_is_lh", "set_mem_do_wdata", "latched_store", "latched_stalu", "latched_branch", "latched_compr", "set_mem_do_rdata", "dbg_rs1val_valid", "dbg_rs2val_valid", "alu_eq"], "mem_instr": []}, "decoder_trigger_q": ["q_ascii_instr", "q_insn_imm", "q_insn_rd", "q_insn_opcode", "q_insn_rs2", "q_insn_rs1"], "is_lui_auipc_jal": {"alu_shr": [], "alu_add_sub": ["mem_wordsize", "trap", "mem_do_rinst", "reg_next_pc", "alu_out_q", "reg_pc", "decoder_pseudo_trigger", "decoder_trigger", "dbg_rs2val_valid", "latched_store", "mem_rdata_word", "mem_la_wstrb", "latched_rd", "count_instr", "latched_branch", "latched_is_lu", "latched_is_lb", "latched_is_lh", "latched_stalu", "cpuregs_write"], "alu_out": ["mem_wordsize", "trap", "mem_do_rinst", "reg_next_pc", "reg_pc", "decoder_pseudo_trigger", "decoder_trigger", "dbg_rs2val_valid", "latched_store", "mem_rdata_word", "mem_la_wstrb", "latched_rd", "count_instr", "latched_branch", "latched_is_lu", "latched_is_lb", "latched_is_lh", "latched_stalu", "cpuregs_write"], "cpu_state": ["mem_wordsize", "trap", "mem_do_rinst", "reg_next_pc", "alu_out_q", "reg_pc", "decoder_pseudo_trigger", "decoder_trigger", "dbg_rs2val_valid", "latched_store", "mem_rdata_word", "mem_la_wstrb", "latched_rd", "count_instr", "latched_branch", "latched_is_lu", "latched_is_lb", "latched_is_lh", "latched_stalu", "cpuregs_write"], "dbg_rs1val": [], "dbg_rs2val": [], "alu_shl": [], "reg_sh": [], "reg_op2": ["mem_wordsize", "trap", "mem_do_rinst", "reg_next_pc", "alu_out_q", "reg_pc", "decoder_pseudo_trigger", "decoder_trigger", "dbg_rs2val_valid", "latched_store", "mem_rdata_word", "mem_la_wstrb", "latched_rd", "count_instr", "latched_branch", "latched_is_lu", "latched_is_lb", "latched_is_lh", "latched_stalu", "cpuregs_write"], "mem_la_wdata": [], "reg_out": ["alu_out_q"], "reg_op1": ["mem_wordsize", "trap", "mem_do_rinst", "reg_next_pc", "alu_out_q", "reg_pc", "decoder_pseudo_trigger", "decoder_trigger", "dbg_rs2val_valid", "latched_store", "mem_rdata_word", "mem_la_wstrb", "latched_rd", "count_instr", "latched_branch", "latched_is_lu", "latched_is_lb", "latched_is_lh", "latched_stalu", "cpuregs_write"], "cpuregs_wrdata": ["mem_wordsize", "trap", "mem_do_rinst", "reg_next_pc", "alu_out_q", "reg_pc", "decoder_pseudo_trigger", "decoder_trigger", "dbg_rs2val_valid", "latched_store", "mem_rdata_word", "mem_la_wstrb", "latched_rd", "count_instr", "latched_branch", "latched_is_lu", "latched_is_lb", "latched_is_lh", "latched_stalu", "cpuregs_write"], "dbg_rs1val_valid": [], "alu_eq": ["alu_out_q"], "alu_ltu": ["alu_out_q"], "alu_lts": ["alu_out_q"]}, "mem_do_rdata": {"mem_addr": [], "mem_wstrb": [], "cpu_state": ["reg_pc", "dbg_rs1val", "count_instr", "dbg_rs2val", "reg_out", "alu_out", "alu_add_sub", "alu_shr", "alu_shl", "last_mem_valid", "reg_sh", "reg_op2", "reg_op1", "latched_rd", "mem_la_wdata", "mem_la_wstrb", "reg_next_pc", "mem_state", "mem_wordsize", "mem_rdata_word", "mem_la_secondword", "mem_do_wdata", "mem_do_rinst", "trap", "decoder_pseudo_trigger", "decoder_trigger", "alu_eq", "cpuregs_write", "alu_lts", "alu_ltu", "latched_is_lb", "latched_is_lu", "latched_is_lh", "set_mem_do_wdata", "latched_store", "latched_stalu", "latched_branch", "latched_compr", "set_mem_do_rdata", "dbg_rs1val_valid", "dbg_rs2val_valid"], "mem_instr": [], "mem_valid": ["reg_pc", "dbg_rs1val", "count_instr", "dbg_rs2val", "reg_out", "alu_out", "alu_add_sub", "alu_shr", "alu_shl", "last_mem_valid", "reg_sh", "reg_op2", "reg_op1", "latched_rd", "mem_la_wdata", "mem_la_wstrb", "reg_next_pc", "mem_state", "mem_wordsize", "mem_rdata_word", "mem_la_secondword", "mem_do_wdata", "mem_do_rinst", "trap", "decoder_pseudo_trigger", "decoder_trigger", "alu_eq", "cpuregs_write", "alu_lts", "alu_ltu", "latched_is_lb", "latched_is_lu", "latched_is_lh", "set_mem_do_wdata", "latched_store", "latched_stalu", "latched_branch", "latched_compr", "set_mem_do_rdata", "dbg_rs1val_valid", "dbg_rs2val_valid"], "cpuregs_wrdata": ["reg_pc", "dbg_rs1val", "count_instr", "dbg_rs2val", "reg_out", "alu_out", "alu_add_sub", "alu_shr", "alu_shl", "last_mem_valid", "reg_sh", "reg_op2", "reg_op1", "latched_rd", "mem_la_wdata", "mem_la_wstrb", "reg_next_pc", "mem_state", "mem_wordsize", "mem_rdata_word", "mem_la_secondword", "mem_do_wdata", "mem_do_rinst", "trap", "decoder_pseudo_trigger", "decoder_trigger", "alu_eq", "cpuregs_write", "alu_lts", "alu_ltu", "latched_is_lb", "latched_is_lu", "latched_is_lh", "set_mem_do_wdata", "latched_store", "latched_stalu", "latched_branch", "set_mem_do_rdata", "dbg_rs1val_valid", "dbg_rs2val_valid"]}, "is_jalr_addi_slti_sltiu_xori_ori_andi": {"alu_shr": [], "alu_add_sub": ["mem_wordsize", "mem_la_wstrb", "trap", "count_instr", "alu_out_q", "reg_pc", "decoder_pseudo_trigger", "decoder_trigger", "latched_store", "dbg_rs2val_valid", "latched_stalu", "reg_next_pc", "latched_rd", "mem_rdata_word", "latched_branch", "latched_is_lu", "latched_is_lb", "latched_is_lh", "cpuregs_write"], "alu_out": ["mem_wordsize", "mem_la_wstrb", "trap", "count_instr", "reg_pc", "decoder_pseudo_trigger", "decoder_trigger", "latched_store", "dbg_rs2val_valid", "latched_stalu", "reg_next_pc", "latched_rd", "mem_rdata_word", "latched_branch", "latched_is_lu", "latched_is_lb", "latched_is_lh", "cpuregs_write"], "cpu_state": ["mem_wordsize", "mem_la_wstrb", "trap", "count_instr", "alu_out_q", "reg_pc", "decoder_pseudo_trigger", "decoder_trigger", "latched_store", "dbg_rs2val_valid", "latched_stalu", "reg_next_pc", "latched_rd", "mem_rdata_word", "latched_branch", "latched_is_lu", "latched_is_lb", "latched_is_lh", "cpuregs_write"], "dbg_rs1val": [], "dbg_rs2val": [], "alu_shl": [], "reg_sh": [], "mem_do_rinst": ["mem_wordsize", "mem_la_wstrb", "trap", "count_instr", "alu_out_q", "reg_pc", "decoder_pseudo_trigger", "decoder_trigger", "latched_store", "dbg_rs2val_valid", "latched_stalu", "reg_next_pc", "latched_rd", "mem_rdata_word", "latched_branch", "latched_is_lu", "latched_is_lb", "latched_is_lh", "cpuregs_write"], "mem_la_wdata": [], "reg_out": ["alu_out_q"], "reg_op1": ["mem_wordsize", "mem_la_wstrb", "trap", "count_instr", "alu_out_q", "reg_pc", "decoder_pseudo_trigger", "decoder_trigger", "latched_store", "dbg_rs2val_valid", "latched_stalu", "reg_next_pc", "latched_rd", "mem_rdata_word", "latched_branch", "latched_is_lu", "latched_is_lb", "latched_is_lh", "cpuregs_write"], "reg_op2": ["mem_wordsize", "mem_la_wstrb", "trap", "count_instr", "alu_out_q", "reg_pc", "decoder_pseudo_trigger", "decoder_trigger", "latched_store", "dbg_rs2val_valid", "latched_stalu", "reg_next_pc", "latched_rd", "mem_rdata_word", "latched_branch", "latched_is_lu", "latched_is_lb", "latched_is_lh", "cpuregs_write"], "cpuregs_wrdata": ["mem_wordsize", "mem_la_wstrb", "trap", "count_instr", "alu_out_q", "reg_pc", "decoder_pseudo_trigger", "decoder_trigger", "latched_store", "dbg_rs2val_valid", "latched_stalu", "reg_next_pc", "latched_rd", "mem_rdata_word", "latched_branch", "latched_is_lu", "latched_is_lb", "latched_is_lh", "cpuregs_write"], "alu_eq": ["alu_out_q"], "alu_ltu": ["alu_out_q"], "alu_lts": ["alu_out_q"]}, "cpuregs_write": {"cpuregs_rs1": ["alu_add_sub", "alu_shr", "dbg_rs1val", "reg_op1", "alu_eq", "alu_shl", "alu_lts", "alu_ltu"]}, "alu_lts": {"alu_out": ["alu_out_0_q"], "alu_out_0": ["alu_out_q"]}, "instr_add": ["alu_out_q"], "mem_rdata_word": {"cpuregs_wrdata": ["cpuregs_rs1"], "reg_out": ["cpuregs_rs1"]}, "irq_active": ["irq_delay"]}