

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Thu Dec 30 23:49:21 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F2550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Version 2.20
    15                           ; Generated 12/02/2020 GMT
    16                           ; 
    17                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F2550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _RCREG	set	4014
    49  0000                     _TXREG	set	4013
    50  0000                     _SPBRG	set	4015
    51  0000                     _LATB4	set	31828
    52  0000                     _TRISB4	set	31900
    53  0000                     _RCIF	set	31989
    54  0000                     _CREN	set	32092
    55  0000                     _GIE	set	32663
    56  0000                     _PEIE	set	32662
    57  0000                     _RCIE	set	31981
    58  0000                     _RX9	set	32094
    59  0000                     _TRMT	set	32097
    60  0000                     _TXEN	set	32101
    61  0000                     _TX9	set	32102
    62  0000                     _TRISC7	set	31911
    63  0000                     _TRISC6	set	31910
    64  0000                     _SPEN	set	32095
    65  0000                     _SYNC	set	32100
    66  0000                     _BRG16	set	32195
    67  0000                     _BRGH	set	32098
    68                           
    69                           ; #config settings
    70                           
    71                           	psect	cinit
    72  007FCA                     __pcinit:
    73                           	callstack 0
    74  007FCA                     start_initialization:
    75                           	callstack 0
    76  007FCA                     __initialization:
    77                           	callstack 0
    78  007FCA                     end_of_initialization:
    79                           	callstack 0
    80  007FCA                     __end_of__initialization:
    81                           	callstack 0
    82  007FCA  0100               	movlb	0
    83  007FCC  EFE8  F03F         	goto	_main	;jump to C main() function
    84                           
    85                           	psect	cstackCOMRAM
    86  000001                     __pcstackCOMRAM:
    87                           	callstack 0
    88  000001                     ??_blink:
    89  000001                     
    90                           ; 1 bytes @ 0x0
    91  000001                     	ds	1
    92  000002                     
    93                           ; 1 bytes @ 0x1
    94 ;;
    95 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    96 ;;
    97 ;; *************** function _main *****************
    98 ;; Defined at:
    99 ;;		line 16 in file "main.c"
   100 ;; Parameters:    Size  Location     Type
   101 ;;		None
   102 ;; Auto vars:     Size  Location     Type
   103 ;;  send_message    1    0        unsigned char 
   104 ;; Return value:  Size  Location     Type
   105 ;;                  1    wreg      void 
   106 ;; Registers used:
   107 ;;		wreg, cstack
   108 ;; Tracked objects:
   109 ;;		On entry : 0/0
   110 ;;		On exit  : 0/0
   111 ;;		Unchanged: 0/0
   112 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   113 ;;      Params:         0       0       0       0       0       0       0       0       0
   114 ;;      Locals:         0       0       0       0       0       0       0       0       0
   115 ;;      Temps:          0       0       0       0       0       0       0       0       0
   116 ;;      Totals:         0       0       0       0       0       0       0       0       0
   117 ;;Total ram usage:        0 bytes
   118 ;; Hardware stack levels required when called: 1
   119 ;; This function calls:
   120 ;;		_blink
   121 ;; This function is called by:
   122 ;;		Startup code after reset
   123 ;; This function uses a non-reentrant model
   124 ;;
   125                           
   126                           	psect	text0
   127  007FD0                     __ptext0:
   128                           	callstack 0
   129  007FD0                     _main:
   130                           	callstack 30
   131  007FD0                     
   132                           ;main.c: 19:     TRISB4 = 0;
   133  007FD0  9893               	bcf	3987,4,c	;volatile
   134  007FD2                     l836:
   135                           
   136                           ;main.c: 22:     {;main.c: 23:         blink();
   137  007FD2  ECEF  F03F         	call	_blink	;wreg free
   138  007FD6  EFE9  F03F         	goto	l836
   139  007FDA  EF00  F000         	goto	start
   140  007FDE                     __end_of_main:
   141                           	callstack 0
   142                           
   143 ;; *************** function _blink *****************
   144 ;; Defined at:
   145 ;;		line 30 in file "main.c"
   146 ;; Parameters:    Size  Location     Type
   147 ;;		None
   148 ;; Auto vars:     Size  Location     Type
   149 ;;		None
   150 ;; Return value:  Size  Location     Type
   151 ;;                  1    wreg      void 
   152 ;; Registers used:
   153 ;;		wreg
   154 ;; Tracked objects:
   155 ;;		On entry : 0/0
   156 ;;		On exit  : 0/0
   157 ;;		Unchanged: 0/0
   158 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   159 ;;      Params:         0       0       0       0       0       0       0       0       0
   160 ;;      Locals:         0       0       0       0       0       0       0       0       0
   161 ;;      Temps:          1       0       0       0       0       0       0       0       0
   162 ;;      Totals:         1       0       0       0       0       0       0       0       0
   163 ;;Total ram usage:        1 bytes
   164 ;; Hardware stack levels used: 1
   165 ;; This function calls:
   166 ;;		Nothing
   167 ;; This function is called by:
   168 ;;		_main
   169 ;; This function uses a non-reentrant model
   170 ;;
   171                           
   172                           	psect	text1
   173  007FDE                     __ptext1:
   174                           	callstack 0
   175  007FDE                     _blink:
   176                           	callstack 30
   177  007FDE                     
   178                           ;main.c: 33:         LATB4 = 1;
   179  007FDE  888A               	bsf	3978,4,c	;volatile
   180  007FE0                     
   181                           ;main.c: 34:         _delay((unsigned long)((500)*(500000/4000.0)));
   182  007FE0  0E52               	movlw	82
   183  007FE2  6E01               	movwf	??_blink^0,c
   184  007FE4  0E2A               	movlw	42
   185  007FE6                     u57:
   186  007FE6  2EE8               	decfsz	wreg,f,c
   187  007FE8  D7FE               	bra	u57
   188  007FEA  2E01               	decfsz	??_blink^0,f,c
   189  007FEC  D7FC               	bra	u57
   190  007FEE                     
   191                           ;main.c: 35:         LATB4 = 0;
   192  007FEE  988A               	bcf	3978,4,c	;volatile
   193                           
   194                           ;main.c: 36:         _delay((unsigned long)((500)*(500000/4000.0)));
   195  007FF0  0E52               	movlw	82
   196  007FF2  6E01               	movwf	??_blink^0,c
   197  007FF4  0E2A               	movlw	42
   198  007FF6                     u67:
   199  007FF6  2EE8               	decfsz	wreg,f,c
   200  007FF8  D7FE               	bra	u67
   201  007FFA  2E01               	decfsz	??_blink^0,f,c
   202  007FFC  D7FC               	bra	u67
   203  007FFE  0012               	return		;funcret
   204  008000                     __end_of_blink:
   205                           	callstack 0
   206  0000                     
   207                           	psect	rparam
   208  0000                     
   209                           	psect	idloc
   210                           
   211                           ;Config register IDLOC0 @ 0x200000
   212                           ;	unspecified, using default values
   213  200000                     	org	2097152
   214  200000  FF                 	db	255
   215                           
   216                           ;Config register IDLOC1 @ 0x200001
   217                           ;	unspecified, using default values
   218  200001                     	org	2097153
   219  200001  FF                 	db	255
   220                           
   221                           ;Config register IDLOC2 @ 0x200002
   222                           ;	unspecified, using default values
   223  200002                     	org	2097154
   224  200002  FF                 	db	255
   225                           
   226                           ;Config register IDLOC3 @ 0x200003
   227                           ;	unspecified, using default values
   228  200003                     	org	2097155
   229  200003  FF                 	db	255
   230                           
   231                           ;Config register IDLOC4 @ 0x200004
   232                           ;	unspecified, using default values
   233  200004                     	org	2097156
   234  200004  FF                 	db	255
   235                           
   236                           ;Config register IDLOC5 @ 0x200005
   237                           ;	unspecified, using default values
   238  200005                     	org	2097157
   239  200005  FF                 	db	255
   240                           
   241                           ;Config register IDLOC6 @ 0x200006
   242                           ;	unspecified, using default values
   243  200006                     	org	2097158
   244  200006  FF                 	db	255
   245                           
   246                           ;Config register IDLOC7 @ 0x200007
   247                           ;	unspecified, using default values
   248  200007                     	org	2097159
   249  200007  FF                 	db	255
   250                           
   251                           	psect	config
   252                           
   253                           ;Config register CONFIG1L @ 0x300000
   254                           ;	PLL Prescaler Selection bits
   255                           ;	PLLDIV = 2, Divide by 2 (8 MHz oscillator input)
   256                           ;	System Clock Postscaler Selection bits
   257                           ;	CPUDIV = OSC2_PLL3, [Primary Oscillator Src: /2][96 MHz PLL Src: /3]
   258                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   259                           ;	USBDIV = 2, USB clock source comes from the 96 MHz PLL divided by 2
   260  300000                     	org	3145728
   261  300000  29                 	db	41
   262                           
   263                           ;Config register CONFIG1H @ 0x300001
   264                           ;	Oscillator Selection bits
   265                           ;	FOSC = INTOSC_HS, Internal oscillator, HS oscillator used by USB (INTHS)
   266                           ;	Fail-Safe Clock Monitor Enable bit
   267                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   268                           ;	Internal/External Oscillator Switchover bit
   269                           ;	IESO = OFF, Oscillator Switchover mode disabled
   270  300001                     	org	3145729
   271  300001  0B                 	db	11
   272                           
   273                           ;Config register CONFIG2L @ 0x300002
   274                           ;	Power-up Timer Enable bit
   275                           ;	PWRT = ON, PWRT enabled
   276                           ;	Brown-out Reset Enable bits
   277                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   278                           ;	Brown-out Reset Voltage bits
   279                           ;	BORV = 3, Minimum setting 2.05V
   280                           ;	USB Voltage Regulator Enable bit
   281                           ;	VREGEN = OFF, USB voltage regulator disabled
   282  300002                     	org	3145730
   283  300002  18                 	db	24
   284                           
   285                           ;Config register CONFIG2H @ 0x300003
   286                           ;	Watchdog Timer Enable bit
   287                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   288                           ;	Watchdog Timer Postscale Select bits
   289                           ;	WDTPS = 32768, 1:32768
   290  300003                     	org	3145731
   291  300003  1E                 	db	30
   292                           
   293                           ; Padding undefined space
   294  300004                     	org	3145732
   295  300004  FF                 	db	255
   296                           
   297                           ;Config register CONFIG3H @ 0x300005
   298                           ;	CCP2 MUX bit
   299                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   300                           ;	PORTB A/D Enable bit
   301                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   302                           ;	Low-Power Timer 1 Oscillator Enable bit
   303                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   304                           ;	MCLR Pin Enable bit
   305                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR pin disabled
   306  300005                     	org	3145733
   307  300005  01                 	db	1
   308                           
   309                           ;Config register CONFIG4L @ 0x300006
   310                           ;	Stack Full/Underflow Reset Enable bit
   311                           ;	STVREN = ON, Stack full/underflow will cause Reset
   312                           ;	Single-Supply ICSP Enable bit
   313                           ;	LVP = OFF, Single-Supply ICSP disabled
   314                           ;	Extended Instruction Set Enable bit
   315                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   316                           ;	Background Debugger Enable bit
   317                           ;	DEBUG = 0x1, unprogrammed default
   318  300006                     	org	3145734
   319  300006  81                 	db	129
   320                           
   321                           ; Padding undefined space
   322  300007                     	org	3145735
   323  300007  FF                 	db	255
   324                           
   325                           ;Config register CONFIG5L @ 0x300008
   326                           ;	Code Protection bit
   327                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   328                           ;	Code Protection bit
   329                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   330                           ;	Code Protection bit
   331                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   332                           ;	Code Protection bit
   333                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   334  300008                     	org	3145736
   335  300008  0F                 	db	15
   336                           
   337                           ;Config register CONFIG5H @ 0x300009
   338                           ;	Boot Block Code Protection bit
   339                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   340                           ;	Data EEPROM Code Protection bit
   341                           ;	CPD = OFF, Data EEPROM is not code-protected
   342  300009                     	org	3145737
   343  300009  C0                 	db	192
   344                           
   345                           ;Config register CONFIG6L @ 0x30000A
   346                           ;	Write Protection bit
   347                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   348                           ;	Write Protection bit
   349                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   350                           ;	Write Protection bit
   351                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   352                           ;	Write Protection bit
   353                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   354  30000A                     	org	3145738
   355  30000A  0F                 	db	15
   356                           
   357                           ;Config register CONFIG6H @ 0x30000B
   358                           ;	Configuration Register Write Protection bit
   359                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   360                           ;	Boot Block Write Protection bit
   361                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   362                           ;	Data EEPROM Write Protection bit
   363                           ;	WRTD = OFF, Data EEPROM is not write-protected
   364  30000B                     	org	3145739
   365  30000B  E0                 	db	224
   366                           
   367                           ;Config register CONFIG7L @ 0x30000C
   368                           ;	Table Read Protection bit
   369                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   370                           ;	Table Read Protection bit
   371                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   372                           ;	Table Read Protection bit
   373                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   374                           ;	Table Read Protection bit
   375                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   376  30000C                     	org	3145740
   377  30000C  0F                 	db	15
   378                           
   379                           ;Config register CONFIG7H @ 0x30000D
   380                           ;	Boot Block Table Read Protection bit
   381                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   382  30000D                     	org	3145741
   383  30000D  40                 	db	64
   384                           tosu	equ	0xFFF
   385                           tosh	equ	0xFFE
   386                           tosl	equ	0xFFD
   387                           stkptr	equ	0xFFC
   388                           pclatu	equ	0xFFB
   389                           pclath	equ	0xFFA
   390                           pcl	equ	0xFF9
   391                           tblptru	equ	0xFF8
   392                           tblptrh	equ	0xFF7
   393                           tblptrl	equ	0xFF6
   394                           tablat	equ	0xFF5
   395                           prodh	equ	0xFF4
   396                           prodl	equ	0xFF3
   397                           indf0	equ	0xFEF
   398                           postinc0	equ	0xFEE
   399                           postdec0	equ	0xFED
   400                           preinc0	equ	0xFEC
   401                           plusw0	equ	0xFEB
   402                           fsr0h	equ	0xFEA
   403                           fsr0l	equ	0xFE9
   404                           wreg	equ	0xFE8
   405                           indf1	equ	0xFE7
   406                           postinc1	equ	0xFE6
   407                           postdec1	equ	0xFE5
   408                           preinc1	equ	0xFE4
   409                           plusw1	equ	0xFE3
   410                           fsr1h	equ	0xFE2
   411                           fsr1l	equ	0xFE1
   412                           bsr	equ	0xFE0
   413                           indf2	equ	0xFDF
   414                           postinc2	equ	0xFDE
   415                           postdec2	equ	0xFDD
   416                           preinc2	equ	0xFDC
   417                           plusw2	equ	0xFDB
   418                           fsr2h	equ	0xFDA
   419                           fsr2l	equ	0xFD9
   420                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      1       1
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    _main->_blink

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
                              _blink
 ---------------------------------------------------------------------------------
 (1) _blink                                                1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _blink

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      1       1       1        1.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Thu Dec 30 23:49:21 2021

                     l88 7FFE                       u57 7FE6                       u67 7FF6  
                    l834 7FD0                      l836 7FD2                      l774 7FDE  
                    l776 7FE0                      l778 7FEE                      _GIE 007F97  
                    _RX9 007D5E                      _TX9 007D66                      wreg 000FE8  
                   _BRGH 007D62                     _CREN 007D5C                     _PEIE 007F96  
                   _RCIE 007CED                     _RCIF 007CF5                     _SPEN 007D5F  
                   _TRMT 007D61                     _TXEN 007D65                     _SYNC 007D64  
                   _main 7FD0                     start 0000             ___param_bank 000000  
                  ?_main 0001                    _BRG16 007DC3                    _LATB4 007C54  
                  _RCREG 000FAE                    _SPBRG 000FAF                    _TXREG 000FAD  
                  _blink 7FDE          __initialization 7FCA             __end_of_main 7FDE  
                 ??_main 0002            __activetblptr 000000                   ?_blink 0001  
                 _TRISB4 007C9C                   _TRISC6 007CA6                   _TRISC7 007CA7  
                 isa$std 000001               __accesstop 0060  __end_of__initialization 7FCA  
          ___rparam_used 000001           __pcstackCOMRAM 0001            __end_of_blink 8000  
                ??_blink 0001                  __Hparam 0000                  __Lparam 0000  
                __pcinit 7FCA                  __ramtop 0800                  __ptext0 7FD0  
                __ptext1 7FDE     end_of_initialization 7FCA      start_initialization 7FCA  
         __size_of_blink 0022                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 000E                 isa$xinst 000000  
