$date
	Fri Dec  4 15:13:19 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module Stump_FSM_tb $end
$var wire 2 ! state [1:0] $end
$var reg 1 " clk $end
$var reg 3 # opcode [2:0] $end
$var reg 1 $ rst $end
$scope module U0 $end
$var wire 1 " clk $end
$var wire 3 % opcode [2:0] $end
$var wire 1 $ rst $end
$var reg 2 & current_state [1:0] $end
$var reg 2 ' next_state [1:0] $end
$var reg 2 ( state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b1 '
b0 &
b0 %
1$
b0 #
0"
b0 !
$end
#50
0$
#500
b1 !
b1 (
b0 '
b1 &
1"
#1000
0"
#1500
b0 !
b0 (
b1 '
b0 &
1"
#2000
0"
1$
#2050
b1 #
b1 %
0$
#2500
b1 !
b1 (
b0 '
b1 &
1"
#3000
0"
#3500
b0 !
b0 (
b1 '
b0 &
1"
#4000
0"
1$
#4050
b10 #
b10 %
0$
#4500
b1 !
b1 (
b0 '
b1 &
1"
#5000
0"
#5500
b0 !
b0 (
b1 '
b0 &
1"
#6000
0"
1$
#6050
b11 #
b11 %
0$
#6500
b1 !
b1 (
b0 '
b1 &
1"
#7000
0"
#7500
b0 !
b0 (
b1 '
b0 &
1"
#8000
0"
1$
#8050
b100 #
b100 %
0$
#8500
b1 !
b1 (
b0 '
b1 &
1"
#9000
0"
#9500
b0 !
b0 (
b1 '
b0 &
1"
#10000
0"
1$
#10050
b101 #
b101 %
0$
#10500
b1 !
b1 (
b0 '
b1 &
1"
#11000
0"
#11500
b0 !
b0 (
b1 '
b0 &
1"
#12000
0"
1$
#12050
b111 #
b111 %
0$
#12500
b1 !
b1 (
b0 '
b1 &
1"
#13000
0"
#13500
b0 !
b0 (
b1 '
b0 &
1"
#14000
0"
#14500
1"
b110 #
b110 %
1$
#14550
0$
#15000
0"
#15500
1"
1$
#15550
0$
#16000
0"
#16500
b1 !
b1 (
b10 '
b1 &
1"
#17000
b0 !
b0 (
b1 '
b0 &
0"
1$
#17050
0$
#17500
b1 !
b1 (
b10 '
b1 &
1"
#18000
0"
#18500
b10 !
b10 (
b0 '
b10 &
1"
#19000
b0 !
b0 (
b1 '
b0 &
0"
1$
#19050
0$
#19500
b1 !
b1 (
b10 '
b1 &
1"
#20000
0"
#20500
b10 !
b10 (
b0 '
b10 &
1"
#21000
0"
#21500
b0 !
b0 (
b1 '
b0 &
1"
#22000
0"
#22500
b1 !
b1 (
b10 '
b1 &
1"
#23000
0"
#23500
b10 !
b10 (
b0 '
b10 &
1"
#24000
0"
#24500
b0 !
b0 (
b1 '
b0 &
1"
#24550
