{"cveId": "CVE-2019-0152", "cwe": ["CWE-119", "CWE-119"], "cvss": [{"baseScore": "6.7", "version": "3.1", "Attack Vector": "Low", "Attack Complexity": "Low", "Privileges Required": "High", "User Interaction": "None", "Scope": "Unchaged", "Confidentiality Impact": "High", "Integrity Impact": "High", "Availability Impact": "High"}], "references": ["https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00240.html", "https://support.hpe.com/hpsc/doc/public/display?docLocale=en_US&docId=emr_na-hpesbhf03971en_us", "https://support.f5.com/csp/article/K34425791?utm_source=f5support&amp;utm_medium=RSS", "https://cert-portal.siemens.com/productcert/pdf/ssa-398519.pdf"], "description": ["Insufficient memory protection in System Management Mode (SMM) and Intel(R) TXT for certain Intel(R) Xeon(R) Processors may allow a privileged user to potentially enable escalation of privilege via local access."], "published": "2019-11-14T20:15:11.493", "state": "PUBLIC", "vendorName": ["n/a"], "productName": ["2019.2 IPU â€“ Intel(R) Processor Security"], "github": {"advisories": [], "commits": [], "pocAdvisorie": null, "repo": null, "info": {}}, "pocList": []}