// crates/sheaf-storage/src/lsp/ring_wal.rs — HW-CRC lock-free MPSC ring WAL
// SYNTHESIS Stage 3 (Choice 1 micro-kernel over Choice 2 graded logs).
// Depends on FILE-017 (wal frames + software crc32 fallback).
// Fixed 64 B slots (payload ≤ 52 B; cell frames are 33 B). Producers claim
// slots via fetch_add; sequence numbers publish readiness (Disruptor-lite).
// CRC via SSE4.2 `_mm_crc32_u64` when present, software crc32 otherwise —
// gate asserts both agree bit-exactly. Consumers drain dim-prefixed frames
// into a GradedWal and seal in graded order (down-closure preserved).
use std::cell::UnsafeCell;
use std::sync::atomic::{AtomicU32, AtomicU64, Ordering};

pub const SLOT_DATA: usize = 52;

struct Slot {
    seq: AtomicU64,
    len: AtomicU32,
    crc: AtomicU32,
    data: UnsafeCell<[u8; SLOT_DATA]>,
}

unsafe impl Sync for Slot {}

/// Hardware CRC32-C (SSE4.2) with software fallback. NOTE: this is
/// CRC-32/ISCSI (Castagnoli, poly 0x1EDC6F41) — the instruction's fixed
/// function — NOT the WAL's CRC-32/ISO-HDLC. Different layers legitimately
/// carry different checksums (transport vs storage); the gate asserts HW ==
/// software-CRC-32C bit-exactness, never cross-algorithm equality.
pub fn crc_hw(data: &[u8]) -> u32 {
    crc_state_finish(crc_state_update(crc_state_init(), data))
}

/// The running CRC-32C state, before the first byte.
///
/// CRC-32C is a linear function of the byte stream, so a stream can be
/// folded in chunks: update the state with each chunk and finish once at
/// the end. The result equals `crc_hw` over the whole stream.
pub fn crc_state_init() -> u32 {
    0xFFFF_FFFF
}

/// Fold one chunk into the running CRC-32C state.
pub fn crc_state_update(state: u32, data: &[u8]) -> u32 {
    #[cfg(target_arch = "x86_64")]
    {
        if std::is_x86_feature_detected!("sse4.2") {
            return unsafe { crc_update_sse42(state, data) };
        }
    }
    crc32c_soft_update(state, data)
}

/// Close the running CRC-32C state.
pub fn crc_state_finish(state: u32) -> u32 {
    state ^ 0xFFFF_FFFF
}

/// Software CRC-32C (reflected poly 0x82F63B78), bit-exact with the SSE4.2
/// instruction. Used off-x86_64 and as the gate oracle everywhere.
pub fn crc32c_soft(data: &[u8]) -> u32 {
    static T: std::sync::OnceLock<[u32; 256]> = std::sync::OnceLock::new();
    let t = T.get_or_init(|| {
        let mut t = [0u32; 256];
        for (i, s) in t.iter_mut().enumerate() {
            let mut c = i as u32;
            for _ in 0..8 {
                c = if c & 1 == 1 { 0x82F63B78 ^ (c >> 1) } else { c >> 1 };
            }
            *s = c;
        }
        t
    });
    let mut c = 0xFFFF_FFFFu32;
    for &b in data {
        c = t[((c ^ b as u32) & 0xFF) as usize] ^ (c >> 8);
    }
    c ^ 0xFFFF_FFFF
}

/// The running software CRC-32C state. The chunked form of
/// `crc32c_soft`, and the oracle for the chunked hardware form.
pub fn crc32c_soft_update(state: u32, data: &[u8]) -> u32 {
    static T: std::sync::OnceLock<[u32; 256]> = std::sync::OnceLock::new();
    let t = T.get_or_init(|| {
        let mut t = [0u32; 256];
        for (i, s) in t.iter_mut().enumerate() {
            let mut c = i as u32;
            for _ in 0..8 {
                c = if c & 1 == 1 { 0x82F63B78 ^ (c >> 1) } else { c >> 1 };
            }
            *s = c;
        }
        t
    });
    let mut c = state;
    for &b in data {
        c = t[((c ^ b as u32) & 0xFF) as usize] ^ (c >> 8);
    }
    c
}

#[cfg(target_arch = "x86_64")]
unsafe fn crc_update_sse42(state: u32, data: &[u8]) -> u32 {
    use std::arch::x86_64::*;
    let mut crc = state;
    let mut off = 0usize;
    while off + 8 <= data.len() {
        let c = u64::from_le_bytes(data[off..off + 8].try_into().unwrap());
        crc = _mm_crc32_u64(crc as u64, c) as u32;
        off += 8;
    }
    for b in &data[off..] {
        crc = _mm_crc32_u8(crc, *b);
    }
    crc
}

pub struct HwCrcRing {
    slots: Vec<Slot>,
    mask: u64,
    head: AtomicU64, // next claim ticket
    tail: AtomicU64, // next consume ticket
}

impl HwCrcRing {
    pub fn new(pow2: u32) -> Self {
        assert!((1..=20).contains(&pow2), "ring pow2 in 1..=20");
        let cap = 1u64 << pow2;
        let mut slots = Vec::with_capacity(cap as usize);
        for i in 0..cap {
            slots.push(Slot {
                seq: AtomicU64::new(i),
                len: AtomicU32::new(0),
                crc: AtomicU32::new(0),
                data: UnsafeCell::new([0u8; SLOT_DATA]),
            });
        }
        Self { slots, mask: cap - 1, head: AtomicU64::new(0), tail: AtomicU64::new(0) }
    }

    pub fn capacity(&self) -> usize {
        self.slots.len()
    }

    /// Append; returns false (never blocks) if the ring is full.
    pub fn try_append(&self, payload: &[u8]) -> bool {
        if payload.len() > SLOT_DATA {
            return false;
        }
        let ticket = self.head.fetch_add(1, Ordering::Relaxed);
        let slot = &self.slots[(ticket & self.mask) as usize];
        // Wait until our slot generation is free (bounded spin; false on timeout).
        for _ in 0..10_000 {
            if slot.seq.load(Ordering::Acquire) == ticket {
                break;
            }
            std::hint::spin_loop();
        }
        if slot.seq.load(Ordering::Acquire) != ticket {
            return false;
        }
        unsafe {
            (&mut (*slot.data.get()))[..payload.len()].copy_from_slice(payload);
        }
        slot.len.store(payload.len() as u32, Ordering::Relaxed);
        slot.crc.store(crc_hw(payload), Ordering::Relaxed);
        slot.seq.store(ticket + 1, Ordering::Release);
        true
    }

    /// Drain ready frames in ticket order into `f`. Returns frames drained.
    /// Each frame is CRC-verified before delivery; a mismatch panics (loud,
    /// never silent — torn ring slots must not pass as data).
    pub fn drain(&self, mut f: impl FnMut(&[u8])) -> usize {
        let mut n = 0usize;
        loop {
            let tail = self.tail.load(Ordering::Relaxed);
            let slot = &self.slots[(tail & self.mask) as usize];
            if slot.seq.load(Ordering::Acquire) != tail + 1 {
                break;
            }
            let len = slot.len.load(Ordering::Relaxed) as usize;
            assert!(len <= SLOT_DATA, "ring slot length corrupt");
            let bytes = unsafe { &(&(*slot.data.get()))[..len] };
            let expect = slot.crc.load(Ordering::Relaxed);
            let got = crc_hw(bytes);
            assert_eq!(expect, got, "ring CRC mismatch (torn slot?)");
            f(bytes);
            slot.seq.store(tail + self.slots.len() as u64, Ordering::Release);
            self.tail.store(tail + 1, Ordering::Relaxed);
            n += 1;
        }
        n
    }
}
