{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 12:04:10 2011 " "Info: Processing started: Wed Jun 15 12:04:10 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off nios -c nios --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off nios -c nios --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "niosGRAF.bdf" "" { Schematic "E:/labArq1/CPU16g/trunk/Nios/niosGRAF.bdf" { { 192 120 288 208 "CLOCK_50" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|irsr_reg\[0\] register sld_hub:auto_hub\|tdo 154.18 MHz 6.486 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 154.18 MHz between source register \"sld_hub:auto_hub\|irsr_reg\[0\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 6.486 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.004 ns + Longest register register " "Info: + Longest register to register delay is 3.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|irsr_reg\[0\] 1 REG LCFF_X27_Y21_N19 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y21_N19; Fanout = 10; REG Node = 'sld_hub:auto_hub\|irsr_reg\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.458 ns) 0.837 ns sld_hub:auto_hub\|Equal3~0 2 COMB LCCOMB_X27_Y21_N14 3 " "Info: 2: + IC(0.379 ns) + CELL(0.458 ns) = 0.837 ns; Loc. = LCCOMB_X27_Y21_N14; Fanout = 3; COMB Node = 'sld_hub:auto_hub\|Equal3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { sld_hub:auto_hub|irsr_reg[0] sld_hub:auto_hub|Equal3~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.322 ns) 1.482 ns sld_hub:auto_hub\|tdo~1 3 COMB LCCOMB_X27_Y21_N22 1 " "Info: 3: + IC(0.323 ns) + CELL(0.322 ns) = 1.482 ns; Loc. = LCCOMB_X27_Y21_N22; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~1 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 1.961 ns sld_hub:auto_hub\|tdo~2 4 COMB LCCOMB_X27_Y21_N2 1 " "Info: 4: + IC(0.301 ns) + CELL(0.178 ns) = 1.961 ns; Loc. = LCCOMB_X27_Y21_N2; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 2.440 ns sld_hub:auto_hub\|tdo~3 5 COMB LCCOMB_X27_Y21_N30 1 " "Info: 5: + IC(0.301 ns) + CELL(0.178 ns) = 2.440 ns; Loc. = LCCOMB_X27_Y21_N30; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 2.908 ns sld_hub:auto_hub\|tdo~4 6 COMB LCCOMB_X27_Y21_N8 1 " "Info: 6: + IC(0.290 ns) + CELL(0.178 ns) = 2.908 ns; Loc. = LCCOMB_X27_Y21_N8; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.004 ns sld_hub:auto_hub\|tdo 7 REG LCFF_X27_Y21_N9 2 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 3.004 ns; Loc. = LCFF_X27_Y21_N9; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.410 ns ( 46.94 % ) " "Info: Total cell delay = 1.410 ns ( 46.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.594 ns ( 53.06 % ) " "Info: Total interconnect delay = 1.594 ns ( 53.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.004 ns" { sld_hub:auto_hub|irsr_reg[0] sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.004 ns" { sld_hub:auto_hub|irsr_reg[0] {} sld_hub:auto_hub|Equal3~0 {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~4 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.379ns 0.323ns 0.301ns 0.301ns 0.290ns 0.000ns } { 0.000ns 0.458ns 0.322ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.887 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.310 ns) + CELL(0.000 ns) 3.310 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 159 " "Info: 2: + IC(3.310 ns) + CELL(0.000 ns) = 3.310 ns; Loc. = CLKCTRL_G0; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.310 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.602 ns) 4.887 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X27_Y21_N9 2 " "Info: 3: + IC(0.975 ns) + CELL(0.602 ns) = 4.887 ns; Loc. = LCFF_X27_Y21_N9; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 12.32 % ) " "Info: Total cell delay = 0.602 ns ( 12.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.285 ns ( 87.68 % ) " "Info: Total interconnect delay = 4.285 ns ( 87.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.887 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.887 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 3.310ns 0.975ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.887 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.310 ns) + CELL(0.000 ns) 3.310 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 159 " "Info: 2: + IC(3.310 ns) + CELL(0.000 ns) = 3.310 ns; Loc. = CLKCTRL_G0; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.310 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.602 ns) 4.887 ns sld_hub:auto_hub\|irsr_reg\[0\] 3 REG LCFF_X27_Y21_N19 10 " "Info: 3: + IC(0.975 ns) + CELL(0.602 ns) = 4.887 ns; Loc. = LCFF_X27_Y21_N19; Fanout = 10; REG Node = 'sld_hub:auto_hub\|irsr_reg\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 12.32 % ) " "Info: Total cell delay = 0.602 ns ( 12.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.285 ns ( 87.68 % ) " "Info: Total interconnect delay = 4.285 ns ( 87.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.887 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.887 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[0] {} } { 0.000ns 3.310ns 0.975ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.887 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.887 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 3.310ns 0.975ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.887 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.887 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[0] {} } { 0.000ns 3.310ns 0.975ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.004 ns" { sld_hub:auto_hub|irsr_reg[0] sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.004 ns" { sld_hub:auto_hub|irsr_reg[0] {} sld_hub:auto_hub|Equal3~0 {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~4 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.379ns 0.323ns 0.301ns 0.301ns 0.290ns 0.000ns } { 0.000ns 0.458ns 0.322ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.887 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.887 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 3.310ns 0.975ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.887 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.887 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[0] {} } { 0.000ns 3.310ns 0.975ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register nios_system:inst\|cpu_0:the_cpu_0\|W_alu_result\[13\] register nios_system:inst\|cpu_0:the_cpu_0\|av_ld_byte1_data\[3\] 119.01 MHz 8.403 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 119.01 MHz between source register \"nios_system:inst\|cpu_0:the_cpu_0\|W_alu_result\[13\]\" and destination register \"nios_system:inst\|cpu_0:the_cpu_0\|av_ld_byte1_data\[3\]\" (period= 8.403 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.166 ns + Longest register register " "Info: + Longest register to register delay is 8.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios_system:inst\|cpu_0:the_cpu_0\|W_alu_result\[13\] 1 REG LCFF_X24_Y16_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y16_N25; Fanout = 4; REG Node = 'nios_system:inst\|cpu_0:the_cpu_0\|W_alu_result\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_system:inst|cpu_0:the_cpu_0|W_alu_result[13] } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/labArq1/CPU16g/trunk/Nios/cpu_0.v" 4496 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.545 ns) 0.973 ns nios_system:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_data_master_requests_cpu_0_jtag_debug_module~0 2 COMB LCCOMB_X24_Y16_N8 3 " "Info: 2: + IC(0.428 ns) + CELL(0.545 ns) = 0.973 ns; Loc. = LCCOMB_X24_Y16_N8; Fanout = 3; COMB Node = 'nios_system:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_data_master_requests_cpu_0_jtag_debug_module~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { nios_system:inst|cpu_0:the_cpu_0|W_alu_result[13] nios_system:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~0 } "NODE_NAME" } } { "nios_system.v" "" { Text "E:/labArq1/CPU16g/trunk/Nios/nios_system.v" 591 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(0.322 ns) 2.086 ns nios_system:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0 3 COMB LCCOMB_X22_Y16_N16 14 " "Info: 3: + IC(0.791 ns) + CELL(0.322 ns) = 2.086 ns; Loc. = LCCOMB_X22_Y16_N16; Fanout = 14; COMB Node = 'nios_system:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { nios_system:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~0 nios_system:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0 } "NODE_NAME" } } { "nios_system.v" "" { Text "E:/labArq1/CPU16g/trunk/Nios/nios_system.v" 589 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.178 ns) 3.106 ns nios_system:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_address\[1\]~7 4 COMB LCCOMB_X20_Y16_N2 3 " "Info: 4: + IC(0.842 ns) + CELL(0.178 ns) = 3.106 ns; Loc. = LCCOMB_X20_Y16_N2; Fanout = 3; COMB Node = 'nios_system:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_address\[1\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { nios_system:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0 nios_system:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[1]~7 } "NODE_NAME" } } { "nios_system.v" "" { Text "E:/labArq1/CPU16g/trunk/Nios/nios_system.v" 596 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.322 ns) 4.245 ns nios_system:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg\|Equal0~1 5 COMB LCCOMB_X22_Y16_N8 4 " "Info: 5: + IC(0.817 ns) + CELL(0.322 ns) = 4.245 ns; Loc. = LCCOMB_X22_Y16_N8; Fanout = 4; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg\|Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { nios_system:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[1]~7 nios_system:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|Equal0~1 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/labArq1/CPU16g/trunk/Nios/cpu_0.v" 516 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.322 ns) 4.881 ns nios_system:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|readdata\[0\]~1 6 COMB LCCOMB_X22_Y16_N26 43 " "Info: 6: + IC(0.314 ns) + CELL(0.322 ns) = 4.881 ns; Loc. = LCCOMB_X22_Y16_N26; Fanout = 43; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|readdata\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { nios_system:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|Equal0~1 nios_system:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[0]~1 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/labArq1/CPU16g/trunk/Nios/cpu_0.v" 2613 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.521 ns) 6.281 ns nios_system:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[11\]~14 7 COMB LCCOMB_X19_Y16_N0 1 " "Info: 7: + IC(0.879 ns) + CELL(0.521 ns) = 6.281 ns; Loc. = LCCOMB_X19_Y16_N0; Fanout = 1; COMB Node = 'nios_system:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[11\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { nios_system:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[0]~1 nios_system:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[11]~14 } "NODE_NAME" } } { "nios_system.v" "" { Text "E:/labArq1/CPU16g/trunk/Nios/nios_system.v" 1031 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.178 ns) 6.768 ns nios_system:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[11\]~16 8 COMB LCCOMB_X19_Y16_N12 1 " "Info: 8: + IC(0.309 ns) + CELL(0.178 ns) = 6.768 ns; Loc. = LCCOMB_X19_Y16_N12; Fanout = 1; COMB Node = 'nios_system:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[11\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.487 ns" { nios_system:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[11]~14 nios_system:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[11]~16 } "NODE_NAME" } } { "nios_system.v" "" { Text "E:/labArq1/CPU16g/trunk/Nios/nios_system.v" 1031 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.178 ns) 8.070 ns nios_system:inst\|cpu_0:the_cpu_0\|av_ld_byte1_data\[3\]~3 9 COMB LCCOMB_X23_Y15_N0 1 " "Info: 9: + IC(1.124 ns) + CELL(0.178 ns) = 8.070 ns; Loc. = LCCOMB_X23_Y15_N0; Fanout = 1; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|av_ld_byte1_data\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { nios_system:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[11]~16 nios_system:inst|cpu_0:the_cpu_0|av_ld_byte1_data[3]~3 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/labArq1/CPU16g/trunk/Nios/cpu_0.v" 4441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.166 ns nios_system:inst\|cpu_0:the_cpu_0\|av_ld_byte1_data\[3\] 10 REG LCFF_X23_Y15_N1 2 " "Info: 10: + IC(0.000 ns) + CELL(0.096 ns) = 8.166 ns; Loc. = LCFF_X23_Y15_N1; Fanout = 2; REG Node = 'nios_system:inst\|cpu_0:the_cpu_0\|av_ld_byte1_data\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { nios_system:inst|cpu_0:the_cpu_0|av_ld_byte1_data[3]~3 nios_system:inst|cpu_0:the_cpu_0|av_ld_byte1_data[3] } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/labArq1/CPU16g/trunk/Nios/cpu_0.v" 4441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.662 ns ( 32.60 % ) " "Info: Total cell delay = 2.662 ns ( 32.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.504 ns ( 67.40 % ) " "Info: Total interconnect delay = 5.504 ns ( 67.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.166 ns" { nios_system:inst|cpu_0:the_cpu_0|W_alu_result[13] nios_system:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~0 nios_system:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0 nios_system:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[1]~7 nios_system:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|Equal0~1 nios_system:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[0]~1 nios_system:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[11]~14 nios_system:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[11]~16 nios_system:inst|cpu_0:the_cpu_0|av_ld_byte1_data[3]~3 nios_system:inst|cpu_0:the_cpu_0|av_ld_byte1_data[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.166 ns" { nios_system:inst|cpu_0:the_cpu_0|W_alu_result[13] {} nios_system:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~0 {} nios_system:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0 {} nios_system:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[1]~7 {} nios_system:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|Equal0~1 {} nios_system:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[0]~1 {} nios_system:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[11]~14 {} nios_system:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[11]~16 {} nios_system:inst|cpu_0:the_cpu_0|av_ld_byte1_data[3]~3 {} nios_system:inst|cpu_0:the_cpu_0|av_ld_byte1_data[3] {} } { 0.000ns 0.428ns 0.791ns 0.842ns 0.817ns 0.314ns 0.879ns 0.309ns 1.124ns 0.000ns } { 0.000ns 0.545ns 0.322ns 0.178ns 0.322ns 0.322ns 0.521ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.860 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "niosGRAF.bdf" "" { Schematic "E:/labArq1/CPU16g/trunk/Nios/niosGRAF.bdf" { { 192 120 288 208 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1095 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 1095; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "niosGRAF.bdf" "" { Schematic "E:/labArq1/CPU16g/trunk/Nios/niosGRAF.bdf" { { 192 120 288 208 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.860 ns nios_system:inst\|cpu_0:the_cpu_0\|av_ld_byte1_data\[3\] 3 REG LCFF_X23_Y15_N1 2 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X23_Y15_N1; Fanout = 2; REG Node = 'nios_system:inst\|cpu_0:the_cpu_0\|av_ld_byte1_data\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { CLOCK_50~clkctrl nios_system:inst|cpu_0:the_cpu_0|av_ld_byte1_data[3] } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/labArq1/CPU16g/trunk/Nios/cpu_0.v" 4441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.92 % ) " "Info: Total cell delay = 1.628 ns ( 56.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 43.08 % ) " "Info: Total interconnect delay = 1.232 ns ( 43.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:inst|cpu_0:the_cpu_0|av_ld_byte1_data[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:inst|cpu_0:the_cpu_0|av_ld_byte1_data[3] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.858 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "niosGRAF.bdf" "" { Schematic "E:/labArq1/CPU16g/trunk/Nios/niosGRAF.bdf" { { 192 120 288 208 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1095 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 1095; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "niosGRAF.bdf" "" { Schematic "E:/labArq1/CPU16g/trunk/Nios/niosGRAF.bdf" { { 192 120 288 208 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.858 ns nios_system:inst\|cpu_0:the_cpu_0\|W_alu_result\[13\] 3 REG LCFF_X24_Y16_N25 4 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X24_Y16_N25; Fanout = 4; REG Node = 'nios_system:inst\|cpu_0:the_cpu_0\|W_alu_result\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { CLOCK_50~clkctrl nios_system:inst|cpu_0:the_cpu_0|W_alu_result[13] } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/labArq1/CPU16g/trunk/Nios/cpu_0.v" 4496 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.96 % ) " "Info: Total cell delay = 1.628 ns ( 56.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 43.04 % ) " "Info: Total interconnect delay = 1.230 ns ( 43.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:inst|cpu_0:the_cpu_0|W_alu_result[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:inst|cpu_0:the_cpu_0|W_alu_result[13] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:inst|cpu_0:the_cpu_0|av_ld_byte1_data[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:inst|cpu_0:the_cpu_0|av_ld_byte1_data[3] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:inst|cpu_0:the_cpu_0|W_alu_result[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:inst|cpu_0:the_cpu_0|W_alu_result[13] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "cpu_0.v" "" { Text "E:/labArq1/CPU16g/trunk/Nios/cpu_0.v" 4496 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "cpu_0.v" "" { Text "E:/labArq1/CPU16g/trunk/Nios/cpu_0.v" 4441 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.166 ns" { nios_system:inst|cpu_0:the_cpu_0|W_alu_result[13] nios_system:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~0 nios_system:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0 nios_system:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[1]~7 nios_system:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|Equal0~1 nios_system:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[0]~1 nios_system:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[11]~14 nios_system:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[11]~16 nios_system:inst|cpu_0:the_cpu_0|av_ld_byte1_data[3]~3 nios_system:inst|cpu_0:the_cpu_0|av_ld_byte1_data[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.166 ns" { nios_system:inst|cpu_0:the_cpu_0|W_alu_result[13] {} nios_system:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~0 {} nios_system:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0 {} nios_system:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[1]~7 {} nios_system:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|Equal0~1 {} nios_system:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[0]~1 {} nios_system:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[11]~14 {} nios_system:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[11]~16 {} nios_system:inst|cpu_0:the_cpu_0|av_ld_byte1_data[3]~3 {} nios_system:inst|cpu_0:the_cpu_0|av_ld_byte1_data[3] {} } { 0.000ns 0.428ns 0.791ns 0.842ns 0.817ns 0.314ns 0.879ns 0.309ns 1.124ns 0.000ns } { 0.000ns 0.545ns 0.322ns 0.178ns 0.322ns 0.322ns 0.521ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:inst|cpu_0:the_cpu_0|av_ld_byte1_data[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:inst|cpu_0:the_cpu_0|av_ld_byte1_data[3] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:inst|cpu_0:the_cpu_0|W_alu_result[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:inst|cpu_0:the_cpu_0|W_alu_result[13] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sld_hub:auto_hub\|shadow_irf_reg\[2\]\[0\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 2.327 ns register " "Info: tsu for register \"sld_hub:auto_hub\|shadow_irf_reg\[2\]\[0\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.327 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.256 ns + Longest pin register " "Info: + Longest pin to register delay is 7.256 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y14_N0 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 25; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.171 ns) + CELL(0.521 ns) 3.692 ns sld_hub:auto_hub\|irf_proc~0 2 COMB LCCOMB_X25_Y22_N4 4 " "Info: 2: + IC(3.171 ns) + CELL(0.521 ns) = 3.692 ns; Loc. = LCCOMB_X25_Y22_N4; Fanout = 4; COMB Node = 'sld_hub:auto_hub\|irf_proc~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.692 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.521 ns) 4.530 ns sld_hub:auto_hub\|shadow_irf_reg\[2\]\[3\]~8 3 COMB LCCOMB_X25_Y22_N2 1 " "Info: 3: + IC(0.317 ns) + CELL(0.521 ns) = 4.530 ns; Loc. = LCCOMB_X25_Y22_N2; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|shadow_irf_reg\[2\]\[3\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|shadow_irf_reg[2][3]~8 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.521 ns) 5.357 ns sld_hub:auto_hub\|shadow_irf_reg\[2\]\[0\]~9 4 COMB LCCOMB_X25_Y22_N28 5 " "Info: 4: + IC(0.306 ns) + CELL(0.521 ns) = 5.357 ns; Loc. = LCCOMB_X25_Y22_N28; Fanout = 5; COMB Node = 'sld_hub:auto_hub\|shadow_irf_reg\[2\]\[0\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { sld_hub:auto_hub|shadow_irf_reg[2][3]~8 sld_hub:auto_hub|shadow_irf_reg[2][0]~9 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.758 ns) 7.256 ns sld_hub:auto_hub\|shadow_irf_reg\[2\]\[0\] 5 REG LCFF_X25_Y21_N1 1 " "Info: 5: + IC(1.141 ns) + CELL(0.758 ns) = 7.256 ns; Loc. = LCFF_X25_Y21_N1; Fanout = 1; REG Node = 'sld_hub:auto_hub\|shadow_irf_reg\[2\]\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.899 ns" { sld_hub:auto_hub|shadow_irf_reg[2][0]~9 sld_hub:auto_hub|shadow_irf_reg[2][0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.321 ns ( 31.99 % ) " "Info: Total cell delay = 2.321 ns ( 31.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.935 ns ( 68.01 % ) " "Info: Total interconnect delay = 4.935 ns ( 68.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.256 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|shadow_irf_reg[2][3]~8 sld_hub:auto_hub|shadow_irf_reg[2][0]~9 sld_hub:auto_hub|shadow_irf_reg[2][0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.256 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|irf_proc~0 {} sld_hub:auto_hub|shadow_irf_reg[2][3]~8 {} sld_hub:auto_hub|shadow_irf_reg[2][0]~9 {} sld_hub:auto_hub|shadow_irf_reg[2][0] {} } { 0.000ns 3.171ns 0.317ns 0.306ns 1.141ns } { 0.000ns 0.521ns 0.521ns 0.521ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.891 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.310 ns) + CELL(0.000 ns) 3.310 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 159 " "Info: 2: + IC(3.310 ns) + CELL(0.000 ns) = 3.310 ns; Loc. = CLKCTRL_G0; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.310 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 4.891 ns sld_hub:auto_hub\|shadow_irf_reg\[2\]\[0\] 3 REG LCFF_X25_Y21_N1 1 " "Info: 3: + IC(0.979 ns) + CELL(0.602 ns) = 4.891 ns; Loc. = LCFF_X25_Y21_N1; Fanout = 1; REG Node = 'sld_hub:auto_hub\|shadow_irf_reg\[2\]\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|shadow_irf_reg[2][0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 12.31 % ) " "Info: Total cell delay = 0.602 ns ( 12.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.289 ns ( 87.69 % ) " "Info: Total interconnect delay = 4.289 ns ( 87.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.891 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|shadow_irf_reg[2][0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.891 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|shadow_irf_reg[2][0] {} } { 0.000ns 3.310ns 0.979ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.256 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|shadow_irf_reg[2][3]~8 sld_hub:auto_hub|shadow_irf_reg[2][0]~9 sld_hub:auto_hub|shadow_irf_reg[2][0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.256 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|irf_proc~0 {} sld_hub:auto_hub|shadow_irf_reg[2][3]~8 {} sld_hub:auto_hub|shadow_irf_reg[2][0]~9 {} sld_hub:auto_hub|shadow_irf_reg[2][0] {} } { 0.000ns 3.171ns 0.317ns 0.306ns 1.141ns } { 0.000ns 0.521ns 0.521ns 0.521ns 0.758ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.891 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|shadow_irf_reg[2][0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.891 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|shadow_irf_reg[2][0] {} } { 0.000ns 3.310ns 0.979ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDR\[7\] nios_system:inst\|LEDs:the_LEDs\|data_out\[7\] 9.681 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDR\[7\]\" through register \"nios_system:inst\|LEDs:the_LEDs\|data_out\[7\]\" is 9.681 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.862 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "niosGRAF.bdf" "" { Schematic "E:/labArq1/CPU16g/trunk/Nios/niosGRAF.bdf" { { 192 120 288 208 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1095 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 1095; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "niosGRAF.bdf" "" { Schematic "E:/labArq1/CPU16g/trunk/Nios/niosGRAF.bdf" { { 192 120 288 208 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.862 ns nios_system:inst\|LEDs:the_LEDs\|data_out\[7\] 3 REG LCFF_X24_Y14_N25 2 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X24_Y14_N25; Fanout = 2; REG Node = 'nios_system:inst\|LEDs:the_LEDs\|data_out\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { CLOCK_50~clkctrl nios_system:inst|LEDs:the_LEDs|data_out[7] } "NODE_NAME" } } { "leds.v" "" { Text "E:/labArq1/CPU16g/trunk/Nios/leds.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.88 % ) " "Info: Total cell delay = 1.628 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.12 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:inst|LEDs:the_LEDs|data_out[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:inst|LEDs:the_LEDs|data_out[7] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "leds.v" "" { Text "E:/labArq1/CPU16g/trunk/Nios/leds.v" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.542 ns + Longest register pin " "Info: + Longest register to pin delay is 6.542 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios_system:inst\|LEDs:the_LEDs\|data_out\[7\] 1 REG LCFF_X24_Y14_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y14_N25; Fanout = 2; REG Node = 'nios_system:inst\|LEDs:the_LEDs\|data_out\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_system:inst|LEDs:the_LEDs|data_out[7] } "NODE_NAME" } } { "leds.v" "" { Text "E:/labArq1/CPU16g/trunk/Nios/leds.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.547 ns) + CELL(2.995 ns) 6.542 ns LEDR\[7\] 2 PIN PIN_U18 0 " "Info: 2: + IC(3.547 ns) + CELL(2.995 ns) = 6.542 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'LEDR\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.542 ns" { nios_system:inst|LEDs:the_LEDs|data_out[7] LEDR[7] } "NODE_NAME" } } { "niosGRAF.bdf" "" { Schematic "E:/labArq1/CPU16g/trunk/Nios/niosGRAF.bdf" { { 240 768 944 256 "LEDR\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.995 ns ( 45.78 % ) " "Info: Total cell delay = 2.995 ns ( 45.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.547 ns ( 54.22 % ) " "Info: Total interconnect delay = 3.547 ns ( 54.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.542 ns" { nios_system:inst|LEDs:the_LEDs|data_out[7] LEDR[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.542 ns" { nios_system:inst|LEDs:the_LEDs|data_out[7] {} LEDR[7] {} } { 0.000ns 3.547ns } { 0.000ns 2.995ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:inst|LEDs:the_LEDs|data_out[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:inst|LEDs:the_LEDs|data_out[7] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.542 ns" { nios_system:inst|LEDs:the_LEDs|data_out[7] LEDR[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.542 ns" { nios_system:inst|LEDs:the_LEDs|data_out[7] {} LEDR[7] {} } { 0.000ns 3.547ns } { 0.000ns 2.995ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.810 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.810 ns) 2.810 ns altera_reserved_tdo 2 PIN PIN_L5 0 " "Info: 2: + IC(0.000 ns) + CELL(2.810 ns) = 2.810 ns; Loc. = PIN_L5; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.810 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.810 ns ( 100.00 % ) " "Info: Total cell delay = 2.810 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.810 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.810 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.810ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "nios_system:inst\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\|wdata\[0\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 1.888 ns register " "Info: th for register \"nios_system:inst\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\|wdata\[0\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.888 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.897 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.310 ns) + CELL(0.000 ns) 3.310 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 159 " "Info: 2: + IC(3.310 ns) + CELL(0.000 ns) = 3.310 ns; Loc. = CLKCTRL_G0; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.310 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 4.897 ns nios_system:inst\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\|wdata\[0\] 3 REG LCFF_X22_Y22_N23 1 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 4.897 ns; Loc. = LCFF_X22_Y22_N23; Fanout = 1; REG Node = 'nios_system:inst\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\|wdata\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { altera_internal_jtag~TCKUTAPclkctrl nios_system:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0] } "NODE_NAME" } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 284 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 12.29 % ) " "Info: Total cell delay = 0.602 ns ( 12.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.295 ns ( 87.71 % ) " "Info: Total interconnect delay = 4.295 ns ( 87.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.897 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl nios_system:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.897 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} nios_system:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0] {} } { 0.000ns 3.310ns 0.985ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 284 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.295 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.295 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y14_N0 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 16; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.021 ns) + CELL(0.178 ns) 3.199 ns nios_system:inst\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\|wdata\[0\]~feeder 2 COMB LCCOMB_X22_Y22_N22 1 " "Info: 2: + IC(3.021 ns) + CELL(0.178 ns) = 3.199 ns; Loc. = LCCOMB_X22_Y22_N22; Fanout = 1; COMB Node = 'nios_system:inst\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\|wdata\[0\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { altera_internal_jtag~TDIUTAP nios_system:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder } "NODE_NAME" } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 284 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.295 ns nios_system:inst\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\|wdata\[0\] 3 REG LCFF_X22_Y22_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.295 ns; Loc. = LCFF_X22_Y22_N23; Fanout = 1; REG Node = 'nios_system:inst\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\|wdata\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { nios_system:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder nios_system:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0] } "NODE_NAME" } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 284 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.274 ns ( 8.32 % ) " "Info: Total cell delay = 0.274 ns ( 8.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.021 ns ( 91.68 % ) " "Info: Total interconnect delay = 3.021 ns ( 91.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.295 ns" { altera_internal_jtag~TDIUTAP nios_system:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder nios_system:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.295 ns" { altera_internal_jtag~TDIUTAP {} nios_system:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder {} nios_system:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0] {} } { 0.000ns 3.021ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.897 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl nios_system:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.897 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} nios_system:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0] {} } { 0.000ns 3.310ns 0.985ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.295 ns" { altera_internal_jtag~TDIUTAP nios_system:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder nios_system:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.295 ns" { altera_internal_jtag~TDIUTAP {} nios_system:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder {} nios_system:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0] {} } { 0.000ns 3.021ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 12:04:20 2011 " "Info: Processing ended: Wed Jun 15 12:04:20 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
