// DICECompiler PPTX for: examples/rodinia/hotspot/hotspot.ptx
//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31294372
// Cuda compilation tools, release 11.7, V11.7.64
// Based on NVVM 7.0.1
//
.version 7.7
.target sm_52
.address_size 64
// .globl	_Z14calculate_tempiPfS_S_iiiiffffff
// _ZZ14calculate_tempiPfS_S_iiiiffffffE12temp_on_cuda has been demoted
// _ZZ14calculate_tempiPfS_S_iiiiffffffE13power_on_cuda has been demoted
// _ZZ14calculate_tempiPfS_S_iiiiffffffE6temp_t has been demoted
.visible .entry _Z14calculate_tempiPfS_S_iiiiffffff(
.param .u32 _Z14calculate_tempiPfS_S_iiiiffffff_param_0,
.param .u64 _Z14calculate_tempiPfS_S_iiiiffffff_param_1,
.param .u64 _Z14calculate_tempiPfS_S_iiiiffffff_param_2,
.param .u64 _Z14calculate_tempiPfS_S_iiiiffffff_param_3,
.param .u32 _Z14calculate_tempiPfS_S_iiiiffffff_param_4,
.param .u32 _Z14calculate_tempiPfS_S_iiiiffffff_param_5,
.param .u32 _Z14calculate_tempiPfS_S_iiiiffffff_param_6,
.param .u32 _Z14calculate_tempiPfS_S_iiiiffffff_param_7,
.param .f32 _Z14calculate_tempiPfS_S_iiiiffffff_param_8,
.param .f32 _Z14calculate_tempiPfS_S_iiiiffffff_param_9,
.param .f32 _Z14calculate_tempiPfS_S_iiiiffffff_param_10,
.param .f32 _Z14calculate_tempiPfS_S_iiiiffffff_param_11,
.param .f32 _Z14calculate_tempiPfS_S_iiiiffffff_param_12,
.param .f32 _Z14calculate_tempiPfS_S_iiiiffffff_param_13
)
{
.reg .b32 %c<32>;
.reg .b32 %r<32>;
.reg .pred %p<32>;
.reg .b32 %w<25>;

.shared .align 4 .b8 _ZZ14calculate_tempiPfS_S_iiiiffffffE12temp_on_cuda[1024];
.shared .align 4 .b8 _ZZ14calculate_tempiPfS_S_iiiiffffffE13power_on_cuda[1024];
.shared .align 4 .b8 _ZZ14calculate_tempiPfS_S_iiiiffffffE6temp_t[1024];

$DICE_BB0_0:
ld.param.u32 %c0, [_Z14calculate_tempiPfS_S_iiiiffffff_param_0];
ld.param.u64 %c1, [_Z14calculate_tempiPfS_S_iiiiffffff_param_1];
ld.param.u64 %c2, [_Z14calculate_tempiPfS_S_iiiiffffff_param_2];
ld.param.u64 %c3, [_Z14calculate_tempiPfS_S_iiiiffffff_param_3];
ld.param.u32 %c4, [_Z14calculate_tempiPfS_S_iiiiffffff_param_4];
ld.param.u32 %c5, [_Z14calculate_tempiPfS_S_iiiiffffff_param_5];
ld.param.u32 %c6, [_Z14calculate_tempiPfS_S_iiiiffffff_param_6];
ld.param.u32 %c7, [_Z14calculate_tempiPfS_S_iiiiffffff_param_7];
ld.param.f32 %c8, [_Z14calculate_tempiPfS_S_iiiiffffff_param_8];
ld.param.f32 %c9, [_Z14calculate_tempiPfS_S_iiiiffffff_param_9];
ld.param.f32 %c10, [_Z14calculate_tempiPfS_S_iiiiffffff_param_10];
ld.param.f32 %c11, [_Z14calculate_tempiPfS_S_iiiiffffff_param_11];
ld.param.f32 %c12, [_Z14calculate_tempiPfS_S_iiiiffffff_param_12];

$DICE_BB0_1:
shl.b32 %w0, %c0, 1;
mov.u32 %w1, 16;
sub.s32 %w2, %w1, %w0;
mov.u32 %w3, %ctaid.y;
mul.lo.s32 %w4, %w2, %w3;
sub.s32 %r0, %w4, %c7;
mov.u32 %w5, %ctaid.x;
mul.lo.s32 %w6, %w2, %w5;
sub.s32 %r1, %w6, %c6;
mov.u32 %r2, %tid.y;
add.s32 %w7, %r0, %r2;
mov.u32 %r3, %tid.x;
add.s32 %w8, %r1, %r3;
mad.lo.s32 %r4, %w7, %c4, %w8;
setp.gt.s32 %p0, %w7, -1;
setp.lt.s32 %p1, %w7, %c5;
and.pred %p2, %p0, %p1;
setp.gt.s32 %p3, %w8, -1;
setp.lt.s32 %p4, %w8, %c4;
and.pred %p5, %p3, %p4;
and.pred %p6, %p5, %p2;
shl.b32 %r5, %r2, 6;
mov.u32 %r6, _ZZ14calculate_tempiPfS_S_iiiiffffffE12temp_on_cuda;
add.s32 %r7, %r6, %r5;
shl.b32 %r8, %r3, 2;
add.s32 %r9, %r7, %r8;
mov.u32 %w9, _ZZ14calculate_tempiPfS_S_iiiiffffffE13power_on_cuda;
add.s32 %w10, %w9, %r5;
add.s32 %r10, %w10, %r8;
not.pred %p7, %p6, %p6;
@%p7 bra $DICE_BB0_4; 

$DICE_BB0_2:
cvta.to.global.u64 %w0, %c2;
mul.wide.s32 %w1, %r4, 4;
add.s64 %w2, %w0, %w1;
ld.global.f32 %r11, [%w2];
cvta.to.global.u64 %w3, %c1;
add.s64 %w4, %w3, %w1;
ld.global.f32 %r12, [%w4];

$DICE_BB0_3:
st.shared.f32 [%r9], %r11;
st.shared.f32 [%r10], %r12;

$DICE_BB0_4:
mov.u32 %w0, _ZZ14calculate_tempiPfS_S_iiiiffffffE6temp_t;
add.s32 %w1, %w0, %r5;
add.s32 %r11, %w1, %r8;
setp.lt.s32 %p8, %c0, 1;
@%p8 bra $DICE_BB0_16;

$DICE_BB0_5:
mov.u32 %r5, 0;
neg.s32 %w0, %r0;
shr.s32 %w1, %r0, 31;
and.b32 %w2, %w1, %w0;
mov.u32 %w3, -15;
sub.s32 %w4, %w3, %r0;
add.s32 %w5, %c5, %w4;
add.s32 %w6, %w5, 14;
selp.b32 %w7, 15, %w6;
neg.s32 %w8, %r1;
shr.s32 %w9, %r1, 31;
and.b32 %w10, %w9, %w8;
sub.s32 %w11, %w3, %r1;
add.s32 %w12, %c4, %w11;
add.s32 %w13, %w12, 14;
selp.b32 %w14, 15, %w13;
add.s32 %w15, %r2, -1;
add.s32 %w16, %r2, 1;
add.s32 %w17, %r3, -1;
add.s32 %w18, %r3, 1;
setp.lt.s32 %p9, %r3, %w10;
div.rn.f32 %r12, %c12, %c8;
min.s32 %w19, %w16, %w7;
shl.b32 %w20, %w19, 6;
add.s32 %r13, %r6, %w20;
max.s32 %w21, %w15, %w2;
shl.b32 %w22, %w21, 6;
add.s32 %r14, %r6, %w22;
rcp.rn.f32 %r15, %c10;
min.s32 %r16, %w18, %w14;
max.s32 %w23, %w17, %w10;
shl.b32 %w24, %w23, 2;
add.s32 %r17, %r7, %w24;
rcp.rn.f32 %r18, %c9;
setp.gt.s32 %p10, %r3, %w14;
or.pred %p11, %p10, %p9;
setp.gt.s32 %p12, %r2, %w7;
setp.lt.s32 %p13, %r2, %w2;
or.pred %p14, %p12, %p13;
rcp.rn.f32 %r19, %c11;
mov.u16 %r20, 0;
mov.f32 %r21, 0f42A00000;
mov.u16 %r22, 1;

$DICE_BB0_6:
add.s32 %w0, %r0, 15;
add.s32 %w1, %r1, 15;
cvt.f64.f32 %r6, %r12;
add.s32 %r23, %r13, %r8;
add.s32 %r24, %r14, %r8;
cvt.f64.f32 %r25, %r15;
shl.b32 %w2, %r16, 2;
add.s32 %r26, %r7, %w2;
cvt.f64.f32 %r27, %r18;
neg.s32 %r28, %c0;

$DICE_BB0_7:
mov.u32 %w0, 14;
sub.s32 %r0, %w0, %r5;
setp.gt.s32 %p15, %r3, %r0;
setp.le.s32 %p16, %r3, %r5;
or.pred %p17, %p16, %p15;
mov.u16 %r1, %r20;
@%p17 bra $DICE_BB0_11;

$DICE_BB0_8:
setp.le.s32 %p18, %r2, %r5;
setp.gt.s32 %p19, %r2, %r0;
or.pred %p20, %p19, %p18;
or.pred %p21, %p20, %p11, %p20, %p11;
or.pred %p22, %p21, %p14, %p21, %p14;
mov.u16 %r1, %r20;
@%p22 bra $DICE_BB0_11;

$DICE_BB0_9:
ld.shared.f32 %r0, [%r9];
ld.shared.f32 %r2, [%r10];
ld.shared.f32 %r7, [%r24];
ld.shared.f32 %r8, [%r23];
ld.shared.f32 %r12, [%r17];
ld.shared.f32 %r13, [%r26];

$DICE_BB0_10:
cvt.f64.f32 %w0, %r0;
cvt.f64.f32 %w1, %r2;
add.f32 %w2, %r8, %r7;
cvt.f64.f32 %w3, %w2;
add.f64 %w4, %w0, %w0;
sub.f64 %w5, %w3, %w4;
fma.rn.f64 %w6, %w5, %r25, %w1;
add.f32 %w7, %r13, %r12;
cvt.f64.f32 %w8, %w7;
sub.f64 %w9, %w8, %w4;
fma.rn.f64 %w10, %w9, %r27, %w6;
sub.f32 %w11, %r21, %r0;
mul.f32 %w12, %r19, %w11;
cvt.f64.f32 %w13, %w12;
add.f64 %w14, %w10, %w13;
fma.rn.f64 %w15, %w14, %r6, %w0;
cvt.rn.f32.f64 %w16, %w15;
st.shared.f32 [%r11], %w16;
mov.u16 %r3, %r22;

$DICE_BB0_11:
bar.sync 	0;
setp.eq.s32 %p23, %r28, -1;
@%p23 bra $DICE_BB0_16;

$DICE_BB0_12:
setp.eq.s16 %p24, %r1, 0;
@%p24 bra $DICE_BB0_15;

$DICE_BB0_13:
ld.shared.f32 %r0, [%r11];

$DICE_BB0_14:
st.shared.f32 [%r9], %r0;

$DICE_BB0_15:
bar.sync 	0;
add.s32 %r28, %r28, 1;
add.s32 %r5, %r5, 1;
setp.lt.s32 %p25, %r5, %c0;
@%p25 bra $DICE_BB0_7;

$DICE_BB0_16:
and.b16 %w0, %r1, 255;
setp.eq.s16 %p26, %w0, 0;
@%p26 bra $DICE_BB0_19;

$DICE_BB0_17:
ld.shared.f32 %r0, [%r11];
cvta.to.global.u64 %w0, %c3;
mul.wide.s32 %w1, %r4, 4;
add.s64 %r2, %w0, %w1;

$DICE_BB0_18:
st.global.f32 [%r2], %r0;

$DICE_BB0_19:
ret ;

}

