--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Programs\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 2 -n 3 -fastpaths -xml fsm.twx fsm.ncd -o fsm.twr fsm.pcf -ucf fsm.ucf

Design file:              fsm.ncd
Physical constraint file: fsm.pcf
Device,package,speed:     xc6slx4,cpg196,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_ext_pin = PERIOD TIMEGRP "clk_ext_pin" 16.666 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_ext_pin = PERIOD TIMEGRP "clk_ext_pin" 16.666 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.167ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: my_dcm/dcm_sp_inst/CLKFX
  Logical resource: my_dcm/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: my_dcm/clkfx
--------------------------------------------------------------------------------
Slack: 8.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 16.666ns
  Low pulse: 8.333ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: my_dcm/dcm_sp_inst/CLKIN
  Logical resource: my_dcm/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 16.666ns
  High pulse: 8.333ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: my_dcm/dcm_sp_inst/CLKIN
  Logical resource: my_dcm/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_my_dcm_clkfx = PERIOD TIMEGRP "my_dcm_clkfx" 
TS_clk_ext_pin / 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 369 paths analyzed, 103 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.872ns.
--------------------------------------------------------------------------------

Paths for end point D_int_0 (ILOGIC_X12Y50.CE0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd6 (FF)
  Destination:          D_int_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.219ns (Levels of Logic = 0)
  Clock Path Skew:      0.524ns (1.154 - 0.630)
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_60 rising at 4.166ns
  Clock Uncertainty:    0.177ns

  Clock Uncertainty:          0.177ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd6 to D_int_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.CQ       Tcko                  0.430   state_FSM_FFd8
                                                       state_FSM_FFd6
    ILOGIC_X12Y50.CE0    net (fanout=11)       2.007   state_FSM_FFd6
    ILOGIC_X12Y50.CLK0   Tice0ck               0.782   D_int<0>
                                                       D_int_0
    -------------------------------------------------  ---------------------------
    Total                                      3.219ns (1.212ns logic, 2.007ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point D_int_1 (ILOGIC_X12Y49.CE0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd6 (FF)
  Destination:          D_int_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.042ns (Levels of Logic = 0)
  Clock Path Skew:      0.526ns (1.156 - 0.630)
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_60 rising at 4.166ns
  Clock Uncertainty:    0.177ns

  Clock Uncertainty:          0.177ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd6 to D_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.CQ       Tcko                  0.430   state_FSM_FFd8
                                                       state_FSM_FFd6
    ILOGIC_X12Y49.CE0    net (fanout=11)       1.830   state_FSM_FFd6
    ILOGIC_X12Y49.CLK0   Tice0ck               0.782   D_int<1>
                                                       D_int_1
    -------------------------------------------------  ---------------------------
    Total                                      3.042ns (1.212ns logic, 1.830ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point D_int_2 (ILOGIC_X12Y48.CE0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd6 (FF)
  Destination:          D_int_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.042ns (Levels of Logic = 0)
  Clock Path Skew:      0.526ns (1.156 - 0.630)
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_60 rising at 4.166ns
  Clock Uncertainty:    0.177ns

  Clock Uncertainty:          0.177ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd6 to D_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.CQ       Tcko                  0.430   state_FSM_FFd8
                                                       state_FSM_FFd6
    ILOGIC_X12Y48.CE0    net (fanout=11)       1.830   state_FSM_FFd6
    ILOGIC_X12Y48.CLK0   Tice0ck               0.782   D_int<2>
                                                       D_int_2
    -------------------------------------------------  ---------------------------
    Total                                      3.042ns (1.212ns logic, 1.830ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_my_dcm_clkfx = PERIOD TIMEGRP "my_dcm_clkfx" TS_clk_ext_pin / 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd8 (SLICE_X9Y31.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd8 (FF)
  Destination:          state_FSM_FFd8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_60 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_FSM_FFd8 to state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.DQ       Tcko                  0.198   state_FSM_FFd8
                                                       state_FSM_FFd8
    SLICE_X9Y31.D6       net (fanout=2)        0.026   state_FSM_FFd8
    SLICE_X9Y31.CLK      Tah         (-Th)    -0.215   state_FSM_FFd8
                                                       state_FSM_FFd8-In1
                                                       state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd6 (SLICE_X9Y31.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd7 (FF)
  Destination:          state_FSM_FFd6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.498ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.335 - 0.326)
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_60 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_FSM_FFd7 to state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.CQ       Tcko                  0.198   state_FSM_FFd6-In
                                                       state_FSM_FFd7
    SLICE_X9Y31.CX       net (fanout=2)        0.241   state_FSM_FFd6-In
    SLICE_X9Y31.CLK      Tckdi       (-Th)    -0.059   state_FSM_FFd8
                                                       state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      0.498ns (0.257ns logic, 0.241ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point led_counter_1 (SLICE_X0Y3.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led_counter_1 (FF)
  Destination:          led_counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_60 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: led_counter_1 to led_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y3.BQ        Tcko                  0.234   led_counter<3>
                                                       led_counter_1
    SLICE_X0Y3.B5        net (fanout=1)        0.059   led_counter<1>
    SLICE_X0Y3.CLK       Tah         (-Th)    -0.237   led_counter<3>
                                                       led_counter<1>_rt
                                                       Mcount_led_counter_cy<3>
                                                       led_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.471ns logic, 0.059ns route)
                                                       (88.9% logic, 11.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_my_dcm_clkfx = PERIOD TIMEGRP "my_dcm_clkfx" TS_clk_ext_pin / 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.500ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: my_dcm/clkout2_buf/I0
  Logical resource: my_dcm/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: my_dcm/clkfx
--------------------------------------------------------------------------------
Slack: 2.300ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: D_int<3>/CLK0
  Logical resource: D_int_3/CLK0
  Location pin: ILOGIC_X12Y35.CLK0
  Clock network: clk_60
--------------------------------------------------------------------------------
Slack: 2.300ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: D_int<4>/CLK0
  Logical resource: D_int_4/CLK0
  Location pin: ILOGIC_X12Y34.CLK0
  Clock network: clk_60
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_my_dcm_clk0 = PERIOD TIMEGRP "my_dcm_clk0" TS_clk_ext_pin 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_my_dcm_clk0 = PERIOD TIMEGRP "my_dcm_clk0" TS_clk_ext_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: my_dcm/clkout1_buf/I0
  Logical resource: my_dcm/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: my_dcm/clk0
--------------------------------------------------------------------------------
Slack: 14.800ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: sigout_0/CLK0
  Logical resource: sigout_0/CLK0
  Location pin: ILOGIC_X0Y5.CLK0
  Clock network: clk_30
--------------------------------------------------------------------------------
Slack: 14.800ns (period - (min high pulse limit / (high pulse / period)))
  Period: 16.666ns
  High pulse: 8.333ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: sigout_0/SR
  Logical resource: sigout_0/SR
  Location pin: ILOGIC_X0Y5.SR
  Clock network: reset_ext_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<7>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.903ns.
--------------------------------------------------------------------------------

Paths for end point D_int_7 (ILOGIC_X12Y31.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.097ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Data<7> (PAD)
  Destination:          D_int_7 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      3.621ns (Levels of Logic = 2)
  Clock Path Delay:     2.035ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: Data<7> to D_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H13.I                Tiopi                 1.557   Data<7>
                                                       Data<7>
                                                       Data_7_IOBUF/IBUF
                                                       ProtoComp0.IMUX.4
    ILOGIC_X12Y31.D      net (fanout=1)        0.341   N3
    ILOGIC_X12Y31.CLK0   Tidock                1.723   D_int<7>
                                                       ProtoComp3.D2OFFBYP_SRC.4
                                                       D_int_7
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (3.280ns logic, 0.341ns route)
                                                       (90.6% logic, 9.4% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to D_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.671   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    ILOGIC_X12Y31.CLK0   net (fanout=19)       1.323   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.035ns (-3.410ns logic, 5.445ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "Data<7>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point D_int_7 (ILOGIC_X12Y31.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               Data<7> (PAD)
  Destination:          D_int_7 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.516ns (Levels of Logic = 2)
  Clock Path Delay:     1.267ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: Data<7> to D_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H13.I                Tiopi                 0.763   Data<7>
                                                       Data<7>
                                                       Data_7_IOBUF/IBUF
                                                       ProtoComp0.IMUX.4
    ILOGIC_X12Y31.D      net (fanout=1)        0.123   N3
    ILOGIC_X12Y31.CLK0   Tiockd      (-Th)    -0.630   D_int<7>
                                                       ProtoComp3.D2OFFBYP_SRC.4
                                                       D_int_7
    -------------------------------------------------  ---------------------------
    Total                                      1.516ns (1.393ns logic, 0.123ns route)
                                                       (91.9% logic, 8.1% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to D_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.678   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.262   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    ILOGIC_X12Y31.CLK0   net (fanout=19)       0.953   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.267ns (-1.598ns logic, 2.865ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<7>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is   9.109ns.
--------------------------------------------------------------------------------

Paths for end point Data<7> (H13.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.443ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_int_7 (FF)
  Destination:          Data<7> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.106ns (Levels of Logic = 1)
  Clock Path Delay:     2.686ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.773   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    ILOGIC_X12Y31.CLK0   net (fanout=19)       1.986   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.686ns (-4.078ns logic, 6.764ns route)

  Maximum Data Path at Slow Process Corner: D_int_7 to Data<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y31.Q4     Tickq                 1.778   D_int<7>
                                                       D_int_7
    H13.O                net (fanout=1)        2.346   D_int<7>
    H13.PAD              Tioop                 1.982   Data<7>
                                                       Data_7_IOBUF/OBUFT
                                                       Data<7>
    -------------------------------------------------  ---------------------------
    Total                                      6.106ns (3.760ns logic, 2.346ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.198ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               state_FSM_FFd3 (FF)
  Destination:          Data<7> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.043ns (Levels of Logic = 2)
  Clock Path Delay:     2.108ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.773   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y29.CLK      net (fanout=19)       1.408   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.108ns (-4.078ns logic, 6.186ns route)

  Maximum Data Path at Slow Process Corner: state_FSM_FFd3 to Data<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.CMUX     Tshcko                0.518   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y29.B6       net (fanout=2)        0.151   state_FSM_FFd3
    SLICE_X9Y29.B        Tilo                  0.259   state_FSM_FFd6-In
                                                       WR_L1_INV_0
    H13.T                net (fanout=9)        2.133   WR_L_OBUF
    H13.PAD              Tiotp                 1.982   Data<7>
                                                       Data_7_IOBUF/OBUFT
                                                       Data<7>
    -------------------------------------------------  ---------------------------
    Total                                      5.043ns (2.759ns logic, 2.284ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<7>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<7> (H13.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.739ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_int_7 (FF)
  Destination:          Data<7> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.368ns (Levels of Logic = 1)
  Clock Path Delay:     0.688ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    ILOGIC_X12Y31.CLK0   net (fanout=19)       0.629   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.688ns (-1.711ns logic, 2.399ns route)

  Minimum Data Path at Fast Process Corner: D_int_7 to Data<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y31.Q4     Tickq                 0.656   D_int<7>
                                                       D_int_7
    H13.O                net (fanout=1)        1.013   D_int<7>
    H13.PAD              Tioop                 0.699   Data<7>
                                                       Data_7_IOBUF/OBUFT
                                                       Data<7>
    -------------------------------------------------  ---------------------------
    Total                                      2.368ns (1.355ns logic, 1.013ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.349ns (clock arrival + clock path + data path - uncertainty)
  Source:               state_FSM_FFd3 (FF)
  Destination:          Data<7> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.142ns (Levels of Logic = 2)
  Clock Path Delay:     0.524ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y29.CLK      net (fanout=19)       0.465   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (-1.711ns logic, 2.235ns route)

  Minimum Data Path at Fast Process Corner: state_FSM_FFd3 to Data<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.CMUX     Tshcko                0.244   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y29.B6       net (fanout=2)        0.023   state_FSM_FFd3
    SLICE_X9Y29.B        Tilo                  0.156   state_FSM_FFd6-In
                                                       WR_L1_INV_0
    H13.T                net (fanout=9)        1.020   WR_L_OBUF
    H13.PAD              Tiotp                 0.699   Data<7>
                                                       Data_7_IOBUF/OBUFT
                                                       Data<7>
    -------------------------------------------------  ---------------------------
    Total                                      2.142ns (1.099ns logic, 1.043ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<6>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.734ns.
--------------------------------------------------------------------------------

Paths for end point D_int_6 (ILOGIC_X12Y32.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.266ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Data<6> (PAD)
  Destination:          D_int_6 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      3.451ns (Levels of Logic = 2)
  Clock Path Delay:     2.034ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: Data<6> to D_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F14.I                Tiopi                 1.557   Data<6>
                                                       Data<6>
                                                       Data_6_IOBUF/IBUF
                                                       ProtoComp0.IMUX.3
    ILOGIC_X12Y32.D      net (fanout=1)        0.171   N4
    ILOGIC_X12Y32.CLK0   Tidock                1.723   D_int<6>
                                                       ProtoComp3.D2OFFBYP_SRC.3
                                                       D_int_6
    -------------------------------------------------  ---------------------------
    Total                                      3.451ns (3.280ns logic, 0.171ns route)
                                                       (95.0% logic, 5.0% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to D_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.671   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    ILOGIC_X12Y32.CLK0   net (fanout=19)       1.322   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.034ns (-3.410ns logic, 5.444ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "Data<6>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point D_int_6 (ILOGIC_X12Y32.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.384ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               Data<6> (PAD)
  Destination:          D_int_6 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.886ns (Levels of Logic = 2)
  Clock Path Delay:     2.685ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: Data<6> to D_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F14.I                Tiopi                 1.344   Data<6>
                                                       Data<6>
                                                       Data_6_IOBUF/IBUF
                                                       ProtoComp0.IMUX.3
    ILOGIC_X12Y32.D      net (fanout=1)        0.163   N4
    ILOGIC_X12Y32.CLK0   Tiockd      (-Th)    -1.379   D_int<6>
                                                       ProtoComp3.D2OFFBYP_SRC.3
                                                       D_int_6
    -------------------------------------------------  ---------------------------
    Total                                      2.886ns (2.723ns logic, 0.163ns route)
                                                       (94.4% logic, 5.6% route)

  Maximum Clock Path at Slow Process Corner: clk_ext to D_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.773   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    ILOGIC_X12Y32.CLK0   net (fanout=19)       1.985   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.685ns (-4.078ns logic, 6.763ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<6>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is   9.026ns.
--------------------------------------------------------------------------------

Paths for end point Data<6> (F14.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.360ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_int_6 (FF)
  Destination:          Data<6> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.024ns (Levels of Logic = 1)
  Clock Path Delay:     2.685ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.773   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    ILOGIC_X12Y32.CLK0   net (fanout=19)       1.985   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.685ns (-4.078ns logic, 6.763ns route)

  Maximum Data Path at Slow Process Corner: D_int_6 to Data<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y32.Q4     Tickq                 1.778   D_int<6>
                                                       D_int_6
    F14.O                net (fanout=1)        2.264   D_int<6>
    F14.PAD              Tioop                 1.982   Data<6>
                                                       Data_6_IOBUF/OBUFT
                                                       Data<6>
    -------------------------------------------------  ---------------------------
    Total                                      6.024ns (3.760ns logic, 2.264ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.270ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               state_FSM_FFd3 (FF)
  Destination:          Data<6> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      4.971ns (Levels of Logic = 2)
  Clock Path Delay:     2.108ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.773   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y29.CLK      net (fanout=19)       1.408   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.108ns (-4.078ns logic, 6.186ns route)

  Maximum Data Path at Slow Process Corner: state_FSM_FFd3 to Data<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.CMUX     Tshcko                0.518   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y29.B6       net (fanout=2)        0.151   state_FSM_FFd3
    SLICE_X9Y29.B        Tilo                  0.259   state_FSM_FFd6-In
                                                       WR_L1_INV_0
    F14.T                net (fanout=9)        2.061   WR_L_OBUF
    F14.PAD              Tiotp                 1.982   Data<6>
                                                       Data_6_IOBUF/OBUFT
                                                       Data<6>
    -------------------------------------------------  ---------------------------
    Total                                      4.971ns (2.759ns logic, 2.212ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<6>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<6> (F14.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.768ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_int_6 (FF)
  Destination:          Data<6> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.398ns (Levels of Logic = 1)
  Clock Path Delay:     0.687ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    ILOGIC_X12Y32.CLK0   net (fanout=19)       0.628   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.687ns (-1.711ns logic, 2.398ns route)

  Minimum Data Path at Fast Process Corner: D_int_6 to Data<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y32.Q4     Tickq                 0.656   D_int<6>
                                                       D_int_6
    F14.O                net (fanout=1)        1.043   D_int<6>
    F14.PAD              Tioop                 0.699   Data<6>
                                                       Data_6_IOBUF/OBUFT
                                                       Data<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.398ns (1.355ns logic, 1.043ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.300ns (clock arrival + clock path + data path - uncertainty)
  Source:               state_FSM_FFd3 (FF)
  Destination:          Data<6> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.093ns (Levels of Logic = 2)
  Clock Path Delay:     0.524ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y29.CLK      net (fanout=19)       0.465   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (-1.711ns logic, 2.235ns route)

  Minimum Data Path at Fast Process Corner: state_FSM_FFd3 to Data<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.CMUX     Tshcko                0.244   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y29.B6       net (fanout=2)        0.023   state_FSM_FFd3
    SLICE_X9Y29.B        Tilo                  0.156   state_FSM_FFd6-In
                                                       WR_L1_INV_0
    F14.T                net (fanout=9)        0.971   WR_L_OBUF
    F14.PAD              Tiotp                 0.699   Data<6>
                                                       Data_6_IOBUF/OBUFT
                                                       Data<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.093ns (1.099ns logic, 0.994ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<5>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.904ns.
--------------------------------------------------------------------------------

Paths for end point D_int_5 (ILOGIC_X12Y33.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.096ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Data<5> (PAD)
  Destination:          D_int_5 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      3.621ns (Levels of Logic = 2)
  Clock Path Delay:     2.034ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: Data<5> to D_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F13.I                Tiopi                 1.557   Data<5>
                                                       Data<5>
                                                       Data_5_IOBUF/IBUF
                                                       ProtoComp0.IMUX.2
    ILOGIC_X12Y33.D      net (fanout=1)        0.341   N5
    ILOGIC_X12Y33.CLK0   Tidock                1.723   D_int<5>
                                                       ProtoComp3.D2OFFBYP_SRC.2
                                                       D_int_5
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (3.280ns logic, 0.341ns route)
                                                       (90.6% logic, 9.4% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to D_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.671   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    ILOGIC_X12Y33.CLK0   net (fanout=19)       1.322   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.034ns (-3.410ns logic, 5.444ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "Data<5>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point D_int_5 (ILOGIC_X12Y33.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               Data<5> (PAD)
  Destination:          D_int_5 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.516ns (Levels of Logic = 2)
  Clock Path Delay:     1.266ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: Data<5> to D_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F13.I                Tiopi                 0.763   Data<5>
                                                       Data<5>
                                                       Data_5_IOBUF/IBUF
                                                       ProtoComp0.IMUX.2
    ILOGIC_X12Y33.D      net (fanout=1)        0.123   N5
    ILOGIC_X12Y33.CLK0   Tiockd      (-Th)    -0.630   D_int<5>
                                                       ProtoComp3.D2OFFBYP_SRC.2
                                                       D_int_5
    -------------------------------------------------  ---------------------------
    Total                                      1.516ns (1.393ns logic, 0.123ns route)
                                                       (91.9% logic, 8.1% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to D_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.678   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.262   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    ILOGIC_X12Y33.CLK0   net (fanout=19)       0.952   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.266ns (-1.598ns logic, 2.864ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<5>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is   9.068ns.
--------------------------------------------------------------------------------

Paths for end point Data<5> (F13.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.402ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_int_5 (FF)
  Destination:          Data<5> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.066ns (Levels of Logic = 1)
  Clock Path Delay:     2.685ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.773   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    ILOGIC_X12Y33.CLK0   net (fanout=19)       1.985   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.685ns (-4.078ns logic, 6.763ns route)

  Maximum Data Path at Slow Process Corner: D_int_5 to Data<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y33.Q4     Tickq                 1.778   D_int<5>
                                                       D_int_5
    F13.O                net (fanout=1)        2.306   D_int<5>
    F13.PAD              Tioop                 1.982   Data<5>
                                                       Data_5_IOBUF/OBUFT
                                                       Data<5>
    -------------------------------------------------  ---------------------------
    Total                                      6.066ns (3.760ns logic, 2.306ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.241ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               state_FSM_FFd3 (FF)
  Destination:          Data<5> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.000ns (Levels of Logic = 2)
  Clock Path Delay:     2.108ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.773   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y29.CLK      net (fanout=19)       1.408   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.108ns (-4.078ns logic, 6.186ns route)

  Maximum Data Path at Slow Process Corner: state_FSM_FFd3 to Data<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.CMUX     Tshcko                0.518   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y29.B6       net (fanout=2)        0.151   state_FSM_FFd3
    SLICE_X9Y29.B        Tilo                  0.259   state_FSM_FFd6-In
                                                       WR_L1_INV_0
    F13.T                net (fanout=9)        2.090   WR_L_OBUF
    F13.PAD              Tiotp                 1.982   Data<5>
                                                       Data_5_IOBUF/OBUFT
                                                       Data<5>
    -------------------------------------------------  ---------------------------
    Total                                      5.000ns (2.759ns logic, 2.241ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<5>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<5> (F13.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.753ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_int_5 (FF)
  Destination:          Data<5> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.383ns (Levels of Logic = 1)
  Clock Path Delay:     0.687ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    ILOGIC_X12Y33.CLK0   net (fanout=19)       0.628   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.687ns (-1.711ns logic, 2.398ns route)

  Minimum Data Path at Fast Process Corner: D_int_5 to Data<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y33.Q4     Tickq                 0.656   D_int<5>
                                                       D_int_5
    F13.O                net (fanout=1)        1.028   D_int<5>
    F13.PAD              Tioop                 0.699   Data<5>
                                                       Data_5_IOBUF/OBUFT
                                                       Data<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.383ns (1.355ns logic, 1.028ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.329ns (clock arrival + clock path + data path - uncertainty)
  Source:               state_FSM_FFd3 (FF)
  Destination:          Data<5> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.122ns (Levels of Logic = 2)
  Clock Path Delay:     0.524ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y29.CLK      net (fanout=19)       0.465   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (-1.711ns logic, 2.235ns route)

  Minimum Data Path at Fast Process Corner: state_FSM_FFd3 to Data<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.CMUX     Tshcko                0.244   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y29.B6       net (fanout=2)        0.023   state_FSM_FFd3
    SLICE_X9Y29.B        Tilo                  0.156   state_FSM_FFd6-In
                                                       WR_L1_INV_0
    F13.T                net (fanout=9)        1.000   WR_L_OBUF
    F13.PAD              Tiotp                 0.699   Data<5>
                                                       Data_5_IOBUF/OBUFT
                                                       Data<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.122ns (1.099ns logic, 1.023ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<4>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.735ns.
--------------------------------------------------------------------------------

Paths for end point D_int_4 (ILOGIC_X12Y34.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.265ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Data<4> (PAD)
  Destination:          D_int_4 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      3.451ns (Levels of Logic = 2)
  Clock Path Delay:     2.033ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: Data<4> to D_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G14.I                Tiopi                 1.557   Data<4>
                                                       Data<4>
                                                       Data_4_IOBUF/IBUF
                                                       ProtoComp0.IMUX.1
    ILOGIC_X12Y34.D      net (fanout=1)        0.171   N6
    ILOGIC_X12Y34.CLK0   Tidock                1.723   D_int<4>
                                                       ProtoComp3.D2OFFBYP_SRC.1
                                                       D_int_4
    -------------------------------------------------  ---------------------------
    Total                                      3.451ns (3.280ns logic, 0.171ns route)
                                                       (95.0% logic, 5.0% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to D_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.671   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    ILOGIC_X12Y34.CLK0   net (fanout=19)       1.321   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.033ns (-3.410ns logic, 5.443ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "Data<4>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point D_int_4 (ILOGIC_X12Y34.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               Data<4> (PAD)
  Destination:          D_int_4 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.886ns (Levels of Logic = 2)
  Clock Path Delay:     2.684ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: Data<4> to D_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G14.I                Tiopi                 1.344   Data<4>
                                                       Data<4>
                                                       Data_4_IOBUF/IBUF
                                                       ProtoComp0.IMUX.1
    ILOGIC_X12Y34.D      net (fanout=1)        0.163   N6
    ILOGIC_X12Y34.CLK0   Tiockd      (-Th)    -1.379   D_int<4>
                                                       ProtoComp3.D2OFFBYP_SRC.1
                                                       D_int_4
    -------------------------------------------------  ---------------------------
    Total                                      2.886ns (2.723ns logic, 0.163ns route)
                                                       (94.4% logic, 5.6% route)

  Maximum Clock Path at Slow Process Corner: clk_ext to D_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.773   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    ILOGIC_X12Y34.CLK0   net (fanout=19)       1.984   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (-4.078ns logic, 6.762ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<4>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is   9.025ns.
--------------------------------------------------------------------------------

Paths for end point Data<4> (G14.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.359ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_int_4 (FF)
  Destination:          Data<4> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.024ns (Levels of Logic = 1)
  Clock Path Delay:     2.684ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.773   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    ILOGIC_X12Y34.CLK0   net (fanout=19)       1.984   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (-4.078ns logic, 6.762ns route)

  Maximum Data Path at Slow Process Corner: D_int_4 to Data<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y34.Q4     Tickq                 1.778   D_int<4>
                                                       D_int_4
    G14.O                net (fanout=1)        2.264   D_int<4>
    G14.PAD              Tioop                 1.982   Data<4>
                                                       Data_4_IOBUF/OBUFT
                                                       Data<4>
    -------------------------------------------------  ---------------------------
    Total                                      6.024ns (3.760ns logic, 2.264ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.976ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               state_FSM_FFd3 (FF)
  Destination:          Data<4> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.265ns (Levels of Logic = 2)
  Clock Path Delay:     2.108ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.773   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y29.CLK      net (fanout=19)       1.408   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.108ns (-4.078ns logic, 6.186ns route)

  Maximum Data Path at Slow Process Corner: state_FSM_FFd3 to Data<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.CMUX     Tshcko                0.518   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y29.B6       net (fanout=2)        0.151   state_FSM_FFd3
    SLICE_X9Y29.B        Tilo                  0.259   state_FSM_FFd6-In
                                                       WR_L1_INV_0
    G14.T                net (fanout=9)        2.355   WR_L_OBUF
    G14.PAD              Tiotp                 1.982   Data<4>
                                                       Data_4_IOBUF/OBUFT
                                                       Data<4>
    -------------------------------------------------  ---------------------------
    Total                                      5.265ns (2.759ns logic, 2.506ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<4>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<4> (G14.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.767ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_int_4 (FF)
  Destination:          Data<4> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.398ns (Levels of Logic = 1)
  Clock Path Delay:     0.686ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    ILOGIC_X12Y34.CLK0   net (fanout=19)       0.627   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.686ns (-1.711ns logic, 2.397ns route)

  Minimum Data Path at Fast Process Corner: D_int_4 to Data<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y34.Q4     Tickq                 0.656   D_int<4>
                                                       D_int_4
    G14.O                net (fanout=1)        1.043   D_int<4>
    G14.PAD              Tioop                 0.699   Data<4>
                                                       Data_4_IOBUF/OBUFT
                                                       Data<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.398ns (1.355ns logic, 1.043ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.498ns (clock arrival + clock path + data path - uncertainty)
  Source:               state_FSM_FFd3 (FF)
  Destination:          Data<4> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.291ns (Levels of Logic = 2)
  Clock Path Delay:     0.524ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y29.CLK      net (fanout=19)       0.465   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (-1.711ns logic, 2.235ns route)

  Minimum Data Path at Fast Process Corner: state_FSM_FFd3 to Data<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.CMUX     Tshcko                0.244   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y29.B6       net (fanout=2)        0.023   state_FSM_FFd3
    SLICE_X9Y29.B        Tilo                  0.156   state_FSM_FFd6-In
                                                       WR_L1_INV_0
    G14.T                net (fanout=9)        1.169   WR_L_OBUF
    G14.PAD              Tiotp                 0.699   Data<4>
                                                       Data_4_IOBUF/OBUFT
                                                       Data<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.291ns (1.099ns logic, 1.192ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<3>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.905ns.
--------------------------------------------------------------------------------

Paths for end point D_int_3 (ILOGIC_X12Y35.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.095ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Data<3> (PAD)
  Destination:          D_int_3 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      3.621ns (Levels of Logic = 2)
  Clock Path Delay:     2.033ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: Data<3> to D_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G13.I                Tiopi                 1.557   Data<3>
                                                       Data<3>
                                                       Data_3_IOBUF/IBUF
                                                       ProtoComp0.IMUX
    ILOGIC_X12Y35.D      net (fanout=1)        0.341   N7
    ILOGIC_X12Y35.CLK0   Tidock                1.723   D_int<3>
                                                       ProtoComp3.D2OFFBYP_SRC
                                                       D_int_3
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (3.280ns logic, 0.341ns route)
                                                       (90.6% logic, 9.4% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to D_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.671   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    ILOGIC_X12Y35.CLK0   net (fanout=19)       1.321   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.033ns (-3.410ns logic, 5.443ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "Data<3>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point D_int_3 (ILOGIC_X12Y35.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               Data<3> (PAD)
  Destination:          D_int_3 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.516ns (Levels of Logic = 2)
  Clock Path Delay:     1.265ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: Data<3> to D_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G13.I                Tiopi                 0.763   Data<3>
                                                       Data<3>
                                                       Data_3_IOBUF/IBUF
                                                       ProtoComp0.IMUX
    ILOGIC_X12Y35.D      net (fanout=1)        0.123   N7
    ILOGIC_X12Y35.CLK0   Tiockd      (-Th)    -0.630   D_int<3>
                                                       ProtoComp3.D2OFFBYP_SRC
                                                       D_int_3
    -------------------------------------------------  ---------------------------
    Total                                      1.516ns (1.393ns logic, 0.123ns route)
                                                       (91.9% logic, 8.1% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to D_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.678   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.262   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    ILOGIC_X12Y35.CLK0   net (fanout=19)       0.951   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.265ns (-1.598ns logic, 2.863ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<3>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is   9.067ns.
--------------------------------------------------------------------------------

Paths for end point Data<3> (G13.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.401ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_int_3 (FF)
  Destination:          Data<3> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.066ns (Levels of Logic = 1)
  Clock Path Delay:     2.684ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.773   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    ILOGIC_X12Y35.CLK0   net (fanout=19)       1.984   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (-4.078ns logic, 6.762ns route)

  Maximum Data Path at Slow Process Corner: D_int_3 to Data<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y35.Q4     Tickq                 1.778   D_int<3>
                                                       D_int_3
    G13.O                net (fanout=1)        2.306   D_int<3>
    G13.PAD              Tioop                 1.982   Data<3>
                                                       Data_3_IOBUF/OBUFT
                                                       Data<3>
    -------------------------------------------------  ---------------------------
    Total                                      6.066ns (3.760ns logic, 2.306ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.976ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               state_FSM_FFd3 (FF)
  Destination:          Data<3> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.265ns (Levels of Logic = 2)
  Clock Path Delay:     2.108ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.773   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y29.CLK      net (fanout=19)       1.408   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.108ns (-4.078ns logic, 6.186ns route)

  Maximum Data Path at Slow Process Corner: state_FSM_FFd3 to Data<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.CMUX     Tshcko                0.518   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y29.B6       net (fanout=2)        0.151   state_FSM_FFd3
    SLICE_X9Y29.B        Tilo                  0.259   state_FSM_FFd6-In
                                                       WR_L1_INV_0
    G13.T                net (fanout=9)        2.355   WR_L_OBUF
    G13.PAD              Tiotp                 1.982   Data<3>
                                                       Data_3_IOBUF/OBUFT
                                                       Data<3>
    -------------------------------------------------  ---------------------------
    Total                                      5.265ns (2.759ns logic, 2.506ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<3>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<3> (G13.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.752ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_int_3 (FF)
  Destination:          Data<3> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.383ns (Levels of Logic = 1)
  Clock Path Delay:     0.686ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    ILOGIC_X12Y35.CLK0   net (fanout=19)       0.627   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.686ns (-1.711ns logic, 2.397ns route)

  Minimum Data Path at Fast Process Corner: D_int_3 to Data<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y35.Q4     Tickq                 0.656   D_int<3>
                                                       D_int_3
    G13.O                net (fanout=1)        1.028   D_int<3>
    G13.PAD              Tioop                 0.699   Data<3>
                                                       Data_3_IOBUF/OBUFT
                                                       Data<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.383ns (1.355ns logic, 1.028ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.498ns (clock arrival + clock path + data path - uncertainty)
  Source:               state_FSM_FFd3 (FF)
  Destination:          Data<3> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.291ns (Levels of Logic = 2)
  Clock Path Delay:     0.524ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y29.CLK      net (fanout=19)       0.465   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (-1.711ns logic, 2.235ns route)

  Minimum Data Path at Fast Process Corner: state_FSM_FFd3 to Data<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.CMUX     Tshcko                0.244   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y29.B6       net (fanout=2)        0.023   state_FSM_FFd3
    SLICE_X9Y29.B        Tilo                  0.156   state_FSM_FFd6-In
                                                       WR_L1_INV_0
    G13.T                net (fanout=9)        1.169   WR_L_OBUF
    G13.PAD              Tiotp                 0.699   Data<3>
                                                       Data_3_IOBUF/OBUFT
                                                       Data<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.291ns (1.099ns logic, 1.192ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<2>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.681ns.
--------------------------------------------------------------------------------

Paths for end point D_int_2 (ILOGIC_X12Y48.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.319ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Data<2> (PAD)
  Destination:          D_int_2 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      3.451ns (Levels of Logic = 2)
  Clock Path Delay:     2.087ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: Data<2> to D_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E14.I                Tiopi                 1.557   Data<2>
                                                       Data<2>
                                                       Data_2_IOBUF/IBUF
                                                       ProtoComp0.IMUX.7
    ILOGIC_X12Y48.D      net (fanout=1)        0.171   N8
    ILOGIC_X12Y48.CLK0   Tidock                1.723   D_int<2>
                                                       ProtoComp3.D2OFFBYP_SRC.7
                                                       D_int_2
    -------------------------------------------------  ---------------------------
    Total                                      3.451ns (3.280ns logic, 0.171ns route)
                                                       (95.0% logic, 5.0% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to D_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.671   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    ILOGIC_X12Y48.CLK0   net (fanout=19)       1.375   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.087ns (-3.410ns logic, 5.497ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "Data<2>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point D_int_2 (ILOGIC_X12Y48.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               Data<2> (PAD)
  Destination:          D_int_2 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.886ns (Levels of Logic = 2)
  Clock Path Delay:     2.738ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: Data<2> to D_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E14.I                Tiopi                 1.344   Data<2>
                                                       Data<2>
                                                       Data_2_IOBUF/IBUF
                                                       ProtoComp0.IMUX.7
    ILOGIC_X12Y48.D      net (fanout=1)        0.163   N8
    ILOGIC_X12Y48.CLK0   Tiockd      (-Th)    -1.379   D_int<2>
                                                       ProtoComp3.D2OFFBYP_SRC.7
                                                       D_int_2
    -------------------------------------------------  ---------------------------
    Total                                      2.886ns (2.723ns logic, 0.163ns route)
                                                       (94.4% logic, 5.6% route)

  Maximum Clock Path at Slow Process Corner: clk_ext to D_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.773   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    ILOGIC_X12Y48.CLK0   net (fanout=19)       2.038   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.738ns (-4.078ns logic, 6.816ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<2>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is   9.079ns.
--------------------------------------------------------------------------------

Paths for end point Data<2> (E14.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.413ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_int_2 (FF)
  Destination:          Data<2> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.024ns (Levels of Logic = 1)
  Clock Path Delay:     2.738ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.773   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    ILOGIC_X12Y48.CLK0   net (fanout=19)       2.038   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.738ns (-4.078ns logic, 6.816ns route)

  Maximum Data Path at Slow Process Corner: D_int_2 to Data<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y48.Q4     Tickq                 1.778   D_int<2>
                                                       D_int_2
    E14.O                net (fanout=1)        2.264   D_int<2>
    E14.PAD              Tioop                 1.982   Data<2>
                                                       Data_2_IOBUF/OBUFT
                                                       Data<2>
    -------------------------------------------------  ---------------------------
    Total                                      6.024ns (3.760ns logic, 2.264ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.072ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               state_FSM_FFd3 (FF)
  Destination:          Data<2> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.169ns (Levels of Logic = 2)
  Clock Path Delay:     2.108ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.773   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y29.CLK      net (fanout=19)       1.408   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.108ns (-4.078ns logic, 6.186ns route)

  Maximum Data Path at Slow Process Corner: state_FSM_FFd3 to Data<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.CMUX     Tshcko                0.518   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y29.B6       net (fanout=2)        0.151   state_FSM_FFd3
    SLICE_X9Y29.B        Tilo                  0.259   state_FSM_FFd6-In
                                                       WR_L1_INV_0
    E14.T                net (fanout=9)        3.259   WR_L_OBUF
    E14.PAD              Tiotp                 1.982   Data<2>
                                                       Data_2_IOBUF/OBUFT
                                                       Data<2>
    -------------------------------------------------  ---------------------------
    Total                                      6.169ns (2.759ns logic, 3.410ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<2>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<2> (E14.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.958ns (clock arrival + clock path + data path - uncertainty)
  Source:               state_FSM_FFd3 (FF)
  Destination:          Data<2> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.751ns (Levels of Logic = 2)
  Clock Path Delay:     0.524ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y29.CLK      net (fanout=19)       0.465   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (-1.711ns logic, 2.235ns route)

  Minimum Data Path at Fast Process Corner: state_FSM_FFd3 to Data<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.CMUX     Tshcko                0.244   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y29.B6       net (fanout=2)        0.023   state_FSM_FFd3
    SLICE_X9Y29.B        Tilo                  0.156   state_FSM_FFd6-In
                                                       WR_L1_INV_0
    E14.T                net (fanout=9)        1.629   WR_L_OBUF
    E14.PAD              Tiotp                 0.699   Data<2>
                                                       Data_2_IOBUF/OBUFT
                                                       Data<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.751ns (1.099ns logic, 1.652ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.821ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_int_2 (FF)
  Destination:          Data<2> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.398ns (Levels of Logic = 1)
  Clock Path Delay:     0.740ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    ILOGIC_X12Y48.CLK0   net (fanout=19)       0.681   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.740ns (-1.711ns logic, 2.451ns route)

  Minimum Data Path at Fast Process Corner: D_int_2 to Data<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y48.Q4     Tickq                 0.656   D_int<2>
                                                       D_int_2
    E14.O                net (fanout=1)        1.043   D_int<2>
    E14.PAD              Tioop                 0.699   Data<2>
                                                       Data_2_IOBUF/OBUFT
                                                       Data<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.398ns (1.355ns logic, 1.043ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<1>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.851ns.
--------------------------------------------------------------------------------

Paths for end point D_int_1 (ILOGIC_X12Y49.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.149ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Data<1> (PAD)
  Destination:          D_int_1 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      3.621ns (Levels of Logic = 2)
  Clock Path Delay:     2.087ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: Data<1> to D_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E13.I                Tiopi                 1.557   Data<1>
                                                       Data<1>
                                                       Data_1_IOBUF/IBUF
                                                       ProtoComp0.IMUX.6
    ILOGIC_X12Y49.D      net (fanout=1)        0.341   N9
    ILOGIC_X12Y49.CLK0   Tidock                1.723   D_int<1>
                                                       ProtoComp3.D2OFFBYP_SRC.6
                                                       D_int_1
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (3.280ns logic, 0.341ns route)
                                                       (90.6% logic, 9.4% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to D_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.671   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    ILOGIC_X12Y49.CLK0   net (fanout=19)       1.375   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.087ns (-3.410ns logic, 5.497ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "Data<1>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point D_int_1 (ILOGIC_X12Y49.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.380ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               Data<1> (PAD)
  Destination:          D_int_1 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.516ns (Levels of Logic = 2)
  Clock Path Delay:     1.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: Data<1> to D_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E13.I                Tiopi                 0.763   Data<1>
                                                       Data<1>
                                                       Data_1_IOBUF/IBUF
                                                       ProtoComp0.IMUX.6
    ILOGIC_X12Y49.D      net (fanout=1)        0.123   N9
    ILOGIC_X12Y49.CLK0   Tiockd      (-Th)    -0.630   D_int<1>
                                                       ProtoComp3.D2OFFBYP_SRC.6
                                                       D_int_1
    -------------------------------------------------  ---------------------------
    Total                                      1.516ns (1.393ns logic, 0.123ns route)
                                                       (91.9% logic, 8.1% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to D_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.678   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.262   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    ILOGIC_X12Y49.CLK0   net (fanout=19)       1.005   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.319ns (-1.598ns logic, 2.917ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<1>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is   9.121ns.
--------------------------------------------------------------------------------

Paths for end point Data<1> (E13.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.455ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_int_1 (FF)
  Destination:          Data<1> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.066ns (Levels of Logic = 1)
  Clock Path Delay:     2.738ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.773   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    ILOGIC_X12Y49.CLK0   net (fanout=19)       2.038   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.738ns (-4.078ns logic, 6.816ns route)

  Maximum Data Path at Slow Process Corner: D_int_1 to Data<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y49.Q4     Tickq                 1.778   D_int<1>
                                                       D_int_1
    E13.O                net (fanout=1)        2.306   D_int<1>
    E13.PAD              Tioop                 1.982   Data<1>
                                                       Data_1_IOBUF/OBUFT
                                                       Data<1>
    -------------------------------------------------  ---------------------------
    Total                                      6.066ns (3.760ns logic, 2.306ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.043ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               state_FSM_FFd3 (FF)
  Destination:          Data<1> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.198ns (Levels of Logic = 2)
  Clock Path Delay:     2.108ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.773   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y29.CLK      net (fanout=19)       1.408   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.108ns (-4.078ns logic, 6.186ns route)

  Maximum Data Path at Slow Process Corner: state_FSM_FFd3 to Data<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.CMUX     Tshcko                0.518   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y29.B6       net (fanout=2)        0.151   state_FSM_FFd3
    SLICE_X9Y29.B        Tilo                  0.259   state_FSM_FFd6-In
                                                       WR_L1_INV_0
    E13.T                net (fanout=9)        3.288   WR_L_OBUF
    E13.PAD              Tiotp                 1.982   Data<1>
                                                       Data_1_IOBUF/OBUFT
                                                       Data<1>
    -------------------------------------------------  ---------------------------
    Total                                      6.198ns (2.759ns logic, 3.439ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<1>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<1> (E13.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.987ns (clock arrival + clock path + data path - uncertainty)
  Source:               state_FSM_FFd3 (FF)
  Destination:          Data<1> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.780ns (Levels of Logic = 2)
  Clock Path Delay:     0.524ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y29.CLK      net (fanout=19)       0.465   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (-1.711ns logic, 2.235ns route)

  Minimum Data Path at Fast Process Corner: state_FSM_FFd3 to Data<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.CMUX     Tshcko                0.244   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y29.B6       net (fanout=2)        0.023   state_FSM_FFd3
    SLICE_X9Y29.B        Tilo                  0.156   state_FSM_FFd6-In
                                                       WR_L1_INV_0
    E13.T                net (fanout=9)        1.658   WR_L_OBUF
    E13.PAD              Tiotp                 0.699   Data<1>
                                                       Data_1_IOBUF/OBUFT
                                                       Data<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.780ns (1.099ns logic, 1.681ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.806ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_int_1 (FF)
  Destination:          Data<1> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.383ns (Levels of Logic = 1)
  Clock Path Delay:     0.740ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    ILOGIC_X12Y49.CLK0   net (fanout=19)       0.681   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.740ns (-1.711ns logic, 2.451ns route)

  Minimum Data Path at Fast Process Corner: D_int_1 to Data<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y49.Q4     Tickq                 0.656   D_int<1>
                                                       D_int_1
    E13.O                net (fanout=1)        1.028   D_int<1>
    E13.PAD              Tioop                 0.699   Data<1>
                                                       Data_1_IOBUF/OBUFT
                                                       Data<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.383ns (1.355ns logic, 1.028ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<0>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.683ns.
--------------------------------------------------------------------------------

Paths for end point D_int_0 (ILOGIC_X12Y50.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.317ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Data<0> (PAD)
  Destination:          D_int_0 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      3.451ns (Levels of Logic = 2)
  Clock Path Delay:     2.085ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: Data<0> to D_int_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D14.I                Tiopi                 1.557   Data<0>
                                                       Data<0>
                                                       Data_0_IOBUF/IBUF
                                                       ProtoComp0.IMUX.5
    ILOGIC_X12Y50.D      net (fanout=1)        0.171   N10
    ILOGIC_X12Y50.CLK0   Tidock                1.723   D_int<0>
                                                       ProtoComp3.D2OFFBYP_SRC.5
                                                       D_int_0
    -------------------------------------------------  ---------------------------
    Total                                      3.451ns (3.280ns logic, 0.171ns route)
                                                       (95.0% logic, 5.0% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to D_int_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.671   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    ILOGIC_X12Y50.CLK0   net (fanout=19)       1.373   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.085ns (-3.410ns logic, 5.495ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "Data<0>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point D_int_0 (ILOGIC_X12Y50.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.333ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               Data<0> (PAD)
  Destination:          D_int_0 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.886ns (Levels of Logic = 2)
  Clock Path Delay:     2.736ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: Data<0> to D_int_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D14.I                Tiopi                 1.344   Data<0>
                                                       Data<0>
                                                       Data_0_IOBUF/IBUF
                                                       ProtoComp0.IMUX.5
    ILOGIC_X12Y50.D      net (fanout=1)        0.163   N10
    ILOGIC_X12Y50.CLK0   Tiockd      (-Th)    -1.379   D_int<0>
                                                       ProtoComp3.D2OFFBYP_SRC.5
                                                       D_int_0
    -------------------------------------------------  ---------------------------
    Total                                      2.886ns (2.723ns logic, 0.163ns route)
                                                       (94.4% logic, 5.6% route)

  Maximum Clock Path at Slow Process Corner: clk_ext to D_int_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.773   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    ILOGIC_X12Y50.CLK0   net (fanout=19)       2.036   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.736ns (-4.078ns logic, 6.814ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<0>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is   9.077ns.
--------------------------------------------------------------------------------

Paths for end point Data<0> (D14.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.411ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_int_0 (FF)
  Destination:          Data<0> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.024ns (Levels of Logic = 1)
  Clock Path Delay:     2.736ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_int_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.773   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    ILOGIC_X12Y50.CLK0   net (fanout=19)       2.036   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.736ns (-4.078ns logic, 6.814ns route)

  Maximum Data Path at Slow Process Corner: D_int_0 to Data<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   D_int<0>
                                                       D_int_0
    D14.O                net (fanout=1)        2.264   D_int<0>
    D14.PAD              Tioop                 1.982   Data<0>
                                                       Data_0_IOBUF/OBUFT
                                                       Data<0>
    -------------------------------------------------  ---------------------------
    Total                                      6.024ns (3.760ns logic, 2.264ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  -0.112ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               state_FSM_FFd3 (FF)
  Destination:          Data<0> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.353ns (Levels of Logic = 2)
  Clock Path Delay:     2.108ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.773   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y29.CLK      net (fanout=19)       1.408   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.108ns (-4.078ns logic, 6.186ns route)

  Maximum Data Path at Slow Process Corner: state_FSM_FFd3 to Data<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.CMUX     Tshcko                0.518   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y29.B6       net (fanout=2)        0.151   state_FSM_FFd3
    SLICE_X9Y29.B        Tilo                  0.259   state_FSM_FFd6-In
                                                       WR_L1_INV_0
    D14.T                net (fanout=9)        3.443   WR_L_OBUF
    D14.PAD              Tiotp                 1.982   Data<0>
                                                       Data_0_IOBUF/OBUFT
                                                       Data<0>
    -------------------------------------------------  ---------------------------
    Total                                      6.353ns (2.759ns logic, 3.594ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<0>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<0> (D14.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.056ns (clock arrival + clock path + data path - uncertainty)
  Source:               state_FSM_FFd3 (FF)
  Destination:          Data<0> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.849ns (Levels of Logic = 2)
  Clock Path Delay:     0.524ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y29.CLK      net (fanout=19)       0.465   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (-1.711ns logic, 2.235ns route)

  Minimum Data Path at Fast Process Corner: state_FSM_FFd3 to Data<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.CMUX     Tshcko                0.244   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y29.B6       net (fanout=2)        0.023   state_FSM_FFd3
    SLICE_X9Y29.B        Tilo                  0.156   state_FSM_FFd6-In
                                                       WR_L1_INV_0
    D14.T                net (fanout=9)        1.727   WR_L_OBUF
    D14.PAD              Tiotp                 0.699   Data<0>
                                                       Data_0_IOBUF/OBUFT
                                                       Data<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.849ns (1.099ns logic, 1.750ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.819ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_int_0 (FF)
  Destination:          Data<0> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.398ns (Levels of Logic = 1)
  Clock Path Delay:     0.738ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_int_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    ILOGIC_X12Y50.CLK0   net (fanout=19)       0.679   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.738ns (-1.711ns logic, 2.449ns route)

  Minimum Data Path at Fast Process Corner: D_int_0 to Data<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 0.656   D_int<0>
                                                       D_int_0
    D14.O                net (fanout=1)        1.043   D_int<0>
    D14.PAD              Tioop                 0.699   Data<0>
                                                       Data_0_IOBUF/OBUFT
                                                       Data<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.398ns (1.355ns logic, 1.043ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "TXE_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   4.888ns.
--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd3 (SLICE_X9Y29.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.112ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               TXE_L (PAD)
  Destination:          state_FSM_FFd3 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      6.107ns (Levels of Logic = 2)
  Clock Path Delay:     1.536ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: TXE_L to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 1.557   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp2.IMUX.3
    SLICE_X9Y29.C4       net (fanout=2)        4.286   TXE_L_IBUF
    SLICE_X9Y29.CLK      Tas                   0.264   state_FSM_FFd6-In
                                                       state_FSM_FFd3_rstpot
                                                       state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.107ns (1.821ns logic, 4.286ns route)
                                                       (29.8% logic, 70.2% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.671   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y29.CLK      net (fanout=19)       0.824   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.536ns (-3.410ns logic, 4.946ns route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd4 (SLICE_X9Y30.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.130ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               TXE_L (PAD)
  Destination:          state_FSM_FFd4 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      6.090ns (Levels of Logic = 2)
  Clock Path Delay:     1.537ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: TXE_L to state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 1.557   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp2.IMUX.3
    SLICE_X9Y30.A5       net (fanout=2)        4.269   TXE_L_IBUF
    SLICE_X9Y30.CLK      Tas                   0.264   OE_L_OBUF
                                                       state_FSM_FFd4-In1
                                                       state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.090ns (1.821ns logic, 4.269ns route)
                                                       (29.9% logic, 70.1% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.671   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y30.CLK      net (fanout=19)       0.825   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.537ns (-3.410ns logic, 4.947ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "TXE_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd3 (SLICE_X9Y29.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.030ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               TXE_L (PAD)
  Destination:          state_FSM_FFd3 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.927ns (Levels of Logic = 2)
  Clock Path Delay:     1.080ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: TXE_L to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 0.763   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp2.IMUX.3
    SLICE_X9Y29.C4       net (fanout=2)        2.009   TXE_L_IBUF
    SLICE_X9Y29.CLK      Tah         (-Th)    -0.155   state_FSM_FFd6-In
                                                       state_FSM_FFd3_rstpot
                                                       state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.927ns (0.918ns logic, 2.009ns route)
                                                       (31.4% logic, 68.6% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.678   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.262   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y29.CLK      net (fanout=19)       0.766   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (-1.598ns logic, 2.678ns route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd4 (SLICE_X9Y30.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.051ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               TXE_L (PAD)
  Destination:          state_FSM_FFd4 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.949ns (Levels of Logic = 2)
  Clock Path Delay:     1.081ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: TXE_L to state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 0.763   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp2.IMUX.3
    SLICE_X9Y30.A5       net (fanout=2)        2.031   TXE_L_IBUF
    SLICE_X9Y30.CLK      Tah         (-Th)    -0.155   OE_L_OBUF
                                                       state_FSM_FFd4-In1
                                                       state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.949ns (0.918ns logic, 2.031ns route)
                                                       (31.1% logic, 68.9% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.678   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.262   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y30.CLK      net (fanout=19)       0.767   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.081ns (-1.598ns logic, 2.679ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "RXF_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   4.928ns.
--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd8 (SLICE_X9Y31.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.072ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXF_L (PAD)
  Destination:          state_FSM_FFd8 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      6.148ns (Levels of Logic = 2)
  Clock Path Delay:     1.537ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RXF_L to state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L14.I                Tiopi                 1.557   RXF_L
                                                       RXF_L
                                                       RXF_L_IBUF
                                                       ProtoComp2.IMUX.2
    SLICE_X9Y31.D3       net (fanout=2)        4.218   RXF_L_IBUF
    SLICE_X9Y31.CLK      Tas                   0.373   state_FSM_FFd8
                                                       state_FSM_FFd8-In1
                                                       state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      6.148ns (1.930ns logic, 4.218ns route)
                                                       (31.4% logic, 68.6% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.671   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y31.CLK      net (fanout=19)       0.825   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.537ns (-3.410ns logic, 4.947ns route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd7 (SLICE_X9Y29.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.341ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXF_L (PAD)
  Destination:          state_FSM_FFd7 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      5.878ns (Levels of Logic = 2)
  Clock Path Delay:     1.536ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RXF_L to state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L14.I                Tiopi                 1.557   RXF_L
                                                       RXF_L
                                                       RXF_L_IBUF
                                                       ProtoComp2.IMUX.2
    SLICE_X9Y29.C3       net (fanout=2)        3.948   RXF_L_IBUF
    SLICE_X9Y29.CLK      Tas                   0.373   state_FSM_FFd6-In
                                                       state_FSM_FFd7_rstpot
                                                       state_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      5.878ns (1.930ns logic, 3.948ns route)
                                                       (32.8% logic, 67.2% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.671   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y29.CLK      net (fanout=19)       0.824   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.536ns (-3.410ns logic, 4.946ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "RXF_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd7 (SLICE_X9Y29.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.984ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXF_L (PAD)
  Destination:          state_FSM_FFd7 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.881ns (Levels of Logic = 2)
  Clock Path Delay:     1.080ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RXF_L to state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L14.I                Tiopi                 0.763   RXF_L
                                                       RXF_L
                                                       RXF_L_IBUF
                                                       ProtoComp2.IMUX.2
    SLICE_X9Y29.C3       net (fanout=2)        1.903   RXF_L_IBUF
    SLICE_X9Y29.CLK      Tah         (-Th)    -0.215   state_FSM_FFd6-In
                                                       state_FSM_FFd7_rstpot
                                                       state_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      2.881ns (0.978ns logic, 1.903ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.678   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.262   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y29.CLK      net (fanout=19)       0.766   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (-1.598ns logic, 2.678ns route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd8 (SLICE_X9Y31.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.147ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXF_L (PAD)
  Destination:          state_FSM_FFd8 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      3.045ns (Levels of Logic = 2)
  Clock Path Delay:     1.081ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RXF_L to state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L14.I                Tiopi                 0.763   RXF_L
                                                       RXF_L
                                                       RXF_L_IBUF
                                                       ProtoComp2.IMUX.2
    SLICE_X9Y31.D3       net (fanout=2)        2.067   RXF_L_IBUF
    SLICE_X9Y31.CLK      Tah         (-Th)    -0.215   state_FSM_FFd8
                                                       state_FSM_FFd8-In1
                                                       state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      3.045ns (0.978ns logic, 2.067ns route)
                                                       (32.1% logic, 67.9% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.678   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.262   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y31.CLK      net (fanout=19)       0.767   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.081ns (-1.598ns logic, 2.679ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "OE_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.479ns.
--------------------------------------------------------------------------------

Paths for end point OE_L (J13.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.187ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               state_FSM_FFd6 (FF)
  Destination:          OE_L (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.053ns (Levels of Logic = 2)
  Clock Path Delay:     2.109ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.773   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y31.CLK      net (fanout=19)       1.409   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (-4.078ns logic, 6.187ns route)

  Maximum Data Path at Slow Process Corner: state_FSM_FFd6 to OE_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.CQ       Tcko                  0.430   state_FSM_FFd8
                                                       state_FSM_FFd6
    SLICE_X9Y30.A2       net (fanout=11)       0.759   state_FSM_FFd6
    SLICE_X9Y30.A        Tilo                  0.259   OE_L_OBUF
                                                       state__n0057<0>1
    J13.O                net (fanout=1)        2.623   OE_L_OBUF
    J13.PAD              Tioop                 1.982   OE_L
                                                       OE_L_OBUF
                                                       OE_L
    -------------------------------------------------  ---------------------------
    Total                                      6.053ns (2.671ns logic, 3.382ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.415ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               state_FSM_FFd7 (FF)
  Destination:          OE_L (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.826ns (Levels of Logic = 2)
  Clock Path Delay:     2.108ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.773   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y29.CLK      net (fanout=19)       1.408   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.108ns (-4.078ns logic, 6.186ns route)

  Maximum Data Path at Slow Process Corner: state_FSM_FFd7 to OE_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.CQ       Tcko                  0.430   state_FSM_FFd6-In
                                                       state_FSM_FFd7
    SLICE_X9Y30.A4       net (fanout=2)        0.532   state_FSM_FFd6-In
    SLICE_X9Y30.A        Tilo                  0.259   OE_L_OBUF
                                                       state__n0057<0>1
    J13.O                net (fanout=1)        2.623   OE_L_OBUF
    J13.PAD              Tioop                 1.982   OE_L
                                                       OE_L_OBUF
                                                       OE_L
    -------------------------------------------------  ---------------------------
    Total                                      5.826ns (2.671ns logic, 3.155ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "OE_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point OE_L (J13.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.883ns (clock arrival + clock path + data path - uncertainty)
  Source:               state_FSM_FFd6 (FF)
  Destination:          OE_L (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.675ns (Levels of Logic = 2)
  Clock Path Delay:     0.525ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y31.CLK      net (fanout=19)       0.466   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (-1.711ns logic, 2.236ns route)

  Minimum Data Path at Fast Process Corner: state_FSM_FFd6 to OE_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.CQ       Tcko                  0.198   state_FSM_FFd8
                                                       state_FSM_FFd6
    SLICE_X9Y30.A2       net (fanout=11)       0.390   state_FSM_FFd6
    SLICE_X9Y30.A        Tilo                  0.156   OE_L_OBUF
                                                       state__n0057<0>1
    J13.O                net (fanout=1)        1.232   OE_L_OBUF
    J13.PAD              Tioop                 0.699   OE_L
                                                       OE_L_OBUF
                                                       OE_L
    -------------------------------------------------  ---------------------------
    Total                                      2.675ns (1.053ns logic, 1.622ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.743ns (clock arrival + clock path + data path - uncertainty)
  Source:               state_FSM_FFd7 (FF)
  Destination:          OE_L (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.536ns (Levels of Logic = 2)
  Clock Path Delay:     0.524ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y29.CLK      net (fanout=19)       0.465   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (-1.711ns logic, 2.235ns route)

  Minimum Data Path at Fast Process Corner: state_FSM_FFd7 to OE_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.CQ       Tcko                  0.198   state_FSM_FFd6-In
                                                       state_FSM_FFd7
    SLICE_X9Y30.A4       net (fanout=2)        0.251   state_FSM_FFd6-In
    SLICE_X9Y30.A        Tilo                  0.156   OE_L_OBUF
                                                       state__n0057<0>1
    J13.O                net (fanout=1)        1.232   OE_L_OBUF
    J13.PAD              Tioop                 0.699   OE_L
                                                       OE_L_OBUF
                                                       OE_L
    -------------------------------------------------  ---------------------------
    Total                                      2.536ns (1.053ns logic, 1.483ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "WR_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.357ns.
--------------------------------------------------------------------------------

Paths for end point WR_L (K13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.309ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               state_FSM_FFd3 (FF)
  Destination:          WR_L (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.932ns (Levels of Logic = 2)
  Clock Path Delay:     2.108ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.773   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y29.CLK      net (fanout=19)       1.408   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.108ns (-4.078ns logic, 6.186ns route)

  Maximum Data Path at Slow Process Corner: state_FSM_FFd3 to WR_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.CMUX     Tshcko                0.518   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y29.B6       net (fanout=2)        0.151   state_FSM_FFd3
    SLICE_X9Y29.B        Tilo                  0.259   state_FSM_FFd6-In
                                                       WR_L1_INV_0
    K13.O                net (fanout=9)        3.022   WR_L_OBUF
    K13.PAD              Tioop                 1.982   WR_L
                                                       WR_L_OBUF
                                                       WR_L
    -------------------------------------------------  ---------------------------
    Total                                      5.932ns (2.759ns logic, 3.173ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "WR_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point WR_L (K13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.776ns (clock arrival + clock path + data path - uncertainty)
  Source:               state_FSM_FFd3 (FF)
  Destination:          WR_L (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.569ns (Levels of Logic = 2)
  Clock Path Delay:     0.524ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y29.CLK      net (fanout=19)       0.465   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (-1.711ns logic, 2.235ns route)

  Minimum Data Path at Fast Process Corner: state_FSM_FFd3 to WR_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.CMUX     Tshcko                0.244   state_FSM_FFd6-In
                                                       state_FSM_FFd3
    SLICE_X9Y29.B6       net (fanout=2)        0.023   state_FSM_FFd3
    SLICE_X9Y29.B        Tilo                  0.156   state_FSM_FFd6-In
                                                       WR_L1_INV_0
    K13.O                net (fanout=9)        1.447   WR_L_OBUF
    K13.PAD              Tioop                 0.699   WR_L
                                                       WR_L_OBUF
                                                       WR_L
    -------------------------------------------------  ---------------------------
    Total                                      2.569ns (1.099ns logic, 1.470ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "RD_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.455ns.
--------------------------------------------------------------------------------

Paths for end point RD_L (K14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.211ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               state_FSM_FFd6 (FF)
  Destination:          RD_L (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.029ns (Levels of Logic = 2)
  Clock Path Delay:     2.109ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.773   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y31.CLK      net (fanout=19)       1.409   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (-4.078ns logic, 6.187ns route)

  Maximum Data Path at Slow Process Corner: state_FSM_FFd6 to RD_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.CQ       Tcko                  0.430   state_FSM_FFd8
                                                       state_FSM_FFd6
    SLICE_X9Y31.A4       net (fanout=11)       0.332   state_FSM_FFd6
    SLICE_X9Y31.A        Tilo                  0.259   state_FSM_FFd8
                                                       state__n0057<1>1_INV_0
    K14.O                net (fanout=1)        3.026   RD_L_OBUF
    K14.PAD              Tioop                 1.982   RD_L
                                                       RD_L_OBUF
                                                       RD_L
    -------------------------------------------------  ---------------------------
    Total                                      6.029ns (2.671ns logic, 3.358ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "RD_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point RD_L (K14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.839ns (clock arrival + clock path + data path - uncertainty)
  Source:               state_FSM_FFd6 (FF)
  Destination:          RD_L (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.631ns (Levels of Logic = 2)
  Clock Path Delay:     0.525ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y31.CLK      net (fanout=19)       0.466   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (-1.711ns logic, 2.236ns route)

  Minimum Data Path at Fast Process Corner: state_FSM_FFd6 to RD_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.CQ       Tcko                  0.198   state_FSM_FFd8
                                                       state_FSM_FFd6
    SLICE_X9Y31.A4       net (fanout=11)       0.137   state_FSM_FFd6
    SLICE_X9Y31.A        Tilo                  0.156   state_FSM_FFd8
                                                       state__n0057<1>1_INV_0
    K14.O                net (fanout=1)        1.441   RD_L_OBUF
    K14.PAD              Tioop                 0.699   RD_L
                                                       RD_L_OBUF
                                                       RD_L
    -------------------------------------------------  ---------------------------
    Total                                      2.631ns (1.053ns logic, 1.578ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "SIWU_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.428ns.
--------------------------------------------------------------------------------

Paths for end point SIWU_L (J14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.238ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               state_FSM_FFd1 (FF)
  Destination:          SIWU_L (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.002ns (Levels of Logic = 2)
  Clock Path Delay:     2.109ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.773   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y31.CLK      net (fanout=19)       1.409   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (-4.078ns logic, 6.187ns route)

  Maximum Data Path at Slow Process Corner: state_FSM_FFd1 to SIWU_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   state_FSM_FFd8
                                                       state_FSM_FFd1
    SLICE_X9Y31.B1       net (fanout=2)        0.533   state_FSM_FFd1
    SLICE_X9Y31.B        Tilo                  0.259   state_FSM_FFd8
                                                       state__n0057<5>1_INV_0
    J14.O                net (fanout=1)        2.798   SIWU_L_OBUF
    J14.PAD              Tioop                 1.982   SIWU_L
                                                       SIWU_L_OBUF
                                                       SIWU_L
    -------------------------------------------------  ---------------------------
    Total                                      6.002ns (2.671ns logic, 3.331ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "SIWU_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point SIWU_L (J14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.858ns (clock arrival + clock path + data path - uncertainty)
  Source:               state_FSM_FFd1 (FF)
  Destination:          SIWU_L (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.650ns (Levels of Logic = 2)
  Clock Path Delay:     0.525ns (Levels of Logic = 4)
  Clock Uncertainty:    0.317ns

  Clock Uncertainty:          0.317ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp2.IMUX
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   my_dcm/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X9Y31.CLK      net (fanout=19)       0.466   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (-1.711ns logic, 2.236ns route)

  Minimum Data Path at Fast Process Corner: state_FSM_FFd1 to SIWU_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.198   state_FSM_FFd8
                                                       state_FSM_FFd1
    SLICE_X9Y31.B1       net (fanout=2)        0.266   state_FSM_FFd1
    SLICE_X9Y31.B        Tilo                  0.156   state_FSM_FFd8
                                                       state__n0057<5>1_INV_0
    J14.O                net (fanout=1)        1.331   SIWU_L_OBUF
    J14.PAD              Tioop                 0.699   SIWU_L
                                                       SIWU_L_OBUF
                                                       SIWU_L
    -------------------------------------------------  ---------------------------
    Total                                      2.650ns (1.053ns logic, 1.597ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_ext_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_ext_pin                 |     16.666ns|      8.000ns|     11.488ns|            0|            0|            0|          369|
| TS_my_dcm_clkfx               |      4.167ns|      2.872ns|          N/A|            0|            0|          369|            0|
| TS_my_dcm_clk0                |     16.666ns|      2.666ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

8 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_ext
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Data<0>     |    1.683(R)|      SLOW  |    0.167(R)|      SLOW  |clk_60            |   0.000|
Data<1>     |    1.851(R)|      SLOW  |    0.120(R)|      FAST  |clk_60            |   0.000|
Data<2>     |    1.681(R)|      SLOW  |    0.169(R)|      SLOW  |clk_60            |   0.000|
Data<3>     |    1.905(R)|      SLOW  |    0.066(R)|      FAST  |clk_60            |   0.000|
Data<4>     |    1.735(R)|      SLOW  |    0.115(R)|      SLOW  |clk_60            |   0.000|
Data<5>     |    1.904(R)|      SLOW  |    0.067(R)|      FAST  |clk_60            |   0.000|
Data<6>     |    1.734(R)|      SLOW  |    0.116(R)|      SLOW  |clk_60            |   0.000|
Data<7>     |    1.903(R)|      SLOW  |    0.068(R)|      FAST  |clk_60            |   0.000|
RXF_L       |    4.928(R)|      SLOW  |   -1.484(R)|      FAST  |clk_60            |   0.000|
TXE_L       |    4.888(R)|      SLOW  |   -1.530(R)|      FAST  |clk_60            |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_ext to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Data<0>     |         9.077(R)|      SLOW  |         2.819(R)|      FAST  |clk_60            |   0.000|
Data<1>     |         9.121(R)|      SLOW  |         2.806(R)|      FAST  |clk_60            |   0.000|
Data<2>     |         9.079(R)|      SLOW  |         2.821(R)|      FAST  |clk_60            |   0.000|
Data<3>     |         9.067(R)|      SLOW  |         2.498(R)|      FAST  |clk_60            |   0.000|
Data<4>     |         9.025(R)|      SLOW  |         2.498(R)|      FAST  |clk_60            |   0.000|
Data<5>     |         9.068(R)|      SLOW  |         2.329(R)|      FAST  |clk_60            |   0.000|
Data<6>     |         9.026(R)|      SLOW  |         2.300(R)|      FAST  |clk_60            |   0.000|
Data<7>     |         9.109(R)|      SLOW  |         2.349(R)|      FAST  |clk_60            |   0.000|
OE_L        |         8.479(R)|      SLOW  |         2.743(R)|      FAST  |clk_60            |   0.000|
RD_L        |         8.455(R)|      SLOW  |         2.839(R)|      FAST  |clk_60            |   0.000|
SIWU_L      |         8.428(R)|      SLOW  |         2.858(R)|      FAST  |clk_60            |   0.000|
WR_L        |         8.357(R)|      SLOW  |         2.776(R)|      FAST  |clk_60            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_ext
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_ext        |    2.872|         |         |         |
---------------+---------+---------+---------+---------+

COMP "Data<7>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
Worst Case Data Window 1.971; Ideal Clock Offset To Actual Clock -3.333; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
Data<7>           |    1.903(R)|      SLOW  |    0.068(R)|      FAST  |    7.097|    0.432|        3.333|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.903|         -  |       0.068|         -  |    7.097|    0.432|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "Data<6>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
Worst Case Data Window 1.850; Ideal Clock Offset To Actual Clock -3.441; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
Data<6>           |    1.734(R)|      SLOW  |    0.116(R)|      SLOW  |    7.266|    0.384|        3.441|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.734|         -  |       0.116|         -  |    7.266|    0.384|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "Data<5>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
Worst Case Data Window 1.971; Ideal Clock Offset To Actual Clock -3.332; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
Data<5>           |    1.904(R)|      SLOW  |    0.067(R)|      FAST  |    7.096|    0.433|        3.332|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.904|         -  |       0.067|         -  |    7.096|    0.433|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "Data<4>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
Worst Case Data Window 1.850; Ideal Clock Offset To Actual Clock -3.440; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
Data<4>           |    1.735(R)|      SLOW  |    0.115(R)|      SLOW  |    7.265|    0.385|        3.440|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.735|         -  |       0.115|         -  |    7.265|    0.385|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "Data<3>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
Worst Case Data Window 1.971; Ideal Clock Offset To Actual Clock -3.331; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
Data<3>           |    1.905(R)|      SLOW  |    0.066(R)|      FAST  |    7.095|    0.434|        3.331|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.905|         -  |       0.066|         -  |    7.095|    0.434|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "Data<2>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
Worst Case Data Window 1.850; Ideal Clock Offset To Actual Clock -3.494; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
Data<2>           |    1.681(R)|      SLOW  |    0.169(R)|      SLOW  |    7.319|    0.331|        3.494|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.681|         -  |       0.169|         -  |    7.319|    0.331|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "Data<1>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
Worst Case Data Window 1.971; Ideal Clock Offset To Actual Clock -3.385; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
Data<1>           |    1.851(R)|      SLOW  |    0.120(R)|      FAST  |    7.149|    0.380|        3.385|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.851|         -  |       0.120|         -  |    7.149|    0.380|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "Data<0>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
Worst Case Data Window 1.850; Ideal Clock Offset To Actual Clock -3.492; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
Data<0>           |    1.683(R)|      SLOW  |    0.167(R)|      SLOW  |    7.317|    0.333|        3.492|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.683|         -  |       0.167|         -  |    7.317|    0.333|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "TXE_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
Worst Case Data Window 3.358; Ideal Clock Offset To Actual Clock -1.041; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
TXE_L             |    4.888(R)|      SLOW  |   -1.530(R)|      FAST  |    4.112|    2.030|        1.041|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       4.888|         -  |      -1.530|         -  |    4.112|    2.030|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "RXF_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
Worst Case Data Window 3.444; Ideal Clock Offset To Actual Clock -1.044; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXF_L             |    4.928(R)|      SLOW  |   -1.484(R)|      FAST  |    4.072|    1.984|        1.044|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       4.928|         -  |      -1.484|         -  |    4.072|    1.984|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "Data<7>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<7>                                        |        9.109|      SLOW  |        2.349|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<6>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<6>                                        |        9.026|      SLOW  |        2.300|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<5>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<5>                                        |        9.068|      SLOW  |        2.329|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<4>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<4>                                        |        9.025|      SLOW  |        2.498|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<3>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<3>                                        |        9.067|      SLOW  |        2.498|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<2>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<2>                                        |        9.079|      SLOW  |        2.821|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<1>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<1>                                        |        9.121|      SLOW  |        2.806|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<0>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<0>                                        |        9.077|      SLOW  |        2.819|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "OE_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
OE_L                                           |        8.479|      SLOW  |        2.743|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "WR_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
WR_L                                           |        8.357|      SLOW  |        2.776|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "RD_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
RD_L                                           |        8.455|      SLOW  |        2.839|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "SIWU_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SIWU_L                                         |        8.428|      SLOW  |        2.858|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 8  Score: 3244  (Setup/Max: 3244, Hold: 0)

Constraints cover 402 paths, 0 nets, and 112 connections

Design statistics:
   Minimum period:   8.000ns{1}   (Maximum frequency: 125.000MHz)
   Minimum input required time before clock:   4.928ns
   Minimum output required time after clock:   9.121ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 03 17:18:22 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 212 MB



