Fitter report for rom
Mon Jun 27 22:40:49 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. |rom|rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_i7d1:auto_generated|ALTSYNCRAM
 25. Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Mon Jun 27 22:40:49 2022       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; rom                                         ;
; Top-level Entity Name              ; rom                                         ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 334 / 10,320 ( 3 % )                        ;
;     Total combinational functions  ; 307 / 10,320 ( 3 % )                        ;
;     Dedicated logic registers      ; 222 / 10,320 ( 2 % )                        ;
; Total registers                    ; 222                                         ;
; Total pins                         ; 8 / 180 ( 4 % )                             ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048 / 423,936 ( < 1 % )                   ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.80        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  26.7%      ;
+----------------------------+-------------+


+-------------------------------------------+
; I/O Assignment Warnings                   ;
+-----------+-------------------------------+
; Pin Name  ; Reason                        ;
+-----------+-------------------------------+
; ds        ; Incomplete set of assignments ;
; oe        ; Incomplete set of assignments ;
; shcp      ; Incomplete set of assignments ;
; stcp      ; Incomplete set of assignments ;
; sys_rst_n ; Incomplete set of assignments ;
; sys_clk   ; Incomplete set of assignments ;
; key1      ; Incomplete set of assignments ;
; key2      ; Incomplete set of assignments ;
+-----------+-------------------------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 566 ) ; 0.00 % ( 0 / 566 )         ; 0.00 % ( 0 / 566 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 566 ) ; 0.00 % ( 0 / 566 )         ; 0.00 % ( 0 / 566 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 556 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/code/workspace_FPGA/ROM/prj/output_files/rom.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 334 / 10,320 ( 3 % )      ;
;     -- Combinational with no register       ; 112                       ;
;     -- Register only                        ; 27                        ;
;     -- Combinational with a register        ; 195                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 142                       ;
;     -- 3 input functions                    ; 47                        ;
;     -- <=2 input functions                  ; 118                       ;
;     -- Register only                        ; 27                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 221                       ;
;     -- arithmetic mode                      ; 86                        ;
;                                             ;                           ;
; Total registers*                            ; 222 / 11,172 ( 2 % )      ;
;     -- Dedicated logic registers            ; 222 / 10,320 ( 2 % )      ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 27 / 645 ( 4 % )          ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 8 / 180 ( 4 % )           ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )             ;
;                                             ;                           ;
; Global signals                              ; 2                         ;
; M9Ks                                        ; 1 / 46 ( 2 % )            ;
; Total block memory bits                     ; 2,048 / 423,936 ( < 1 % ) ;
; Total block memory implementation bits      ; 9,216 / 423,936 ( 2 % )   ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )            ;
; PLLs                                        ; 0 / 2 ( 0 % )             ;
; Global clocks                               ; 2 / 10 ( 20 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%              ;
; Peak interconnect usage (total/H/V)         ; 1% / 1% / 0%              ;
; Maximum fan-out                             ; 223                       ;
; Highest non-global fan-out                  ; 51                        ;
; Total fan-out                               ; 1837                      ;
; Average fan-out                             ; 3.15                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 334 / 10320 ( 3 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 112                 ; 0                              ;
;     -- Register only                        ; 27                  ; 0                              ;
;     -- Combinational with a register        ; 195                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 142                 ; 0                              ;
;     -- 3 input functions                    ; 47                  ; 0                              ;
;     -- <=2 input functions                  ; 118                 ; 0                              ;
;     -- Register only                        ; 27                  ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 221                 ; 0                              ;
;     -- arithmetic mode                      ; 86                  ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 222                 ; 0                              ;
;     -- Dedicated logic registers            ; 222 / 10320 ( 2 % ) ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 27 / 645 ( 4 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 8                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )      ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 2048                ; 0                              ;
; Total RAM block bits                        ; 9216                ; 0                              ;
; M9K                                         ; 1 / 46 ( 2 % )      ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 2 / 12 ( 16 % )     ; 0 / 12 ( 0 % )                 ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 0                   ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 0                              ;
;     -- Output Connections                   ; 0                   ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 1832                ; 5                              ;
;     -- Registered Connections               ; 636                 ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 0                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 4                   ; 0                              ;
;     -- Output Ports                         ; 4                   ; 0                              ;
;     -- Bidir Ports                          ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                     ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; key1      ; B12   ; 7        ; 25           ; 24           ; 7            ; 21                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; key2      ; C14   ; 7        ; 32           ; 24           ; 7            ; 21                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; sys_clk   ; E1    ; 1        ; 0            ; 11           ; 7            ; 223                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; sys_rst_n ; M2    ; 2        ; 0            ; 11           ; 14           ; 223                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ds   ; E7    ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; oe   ; J1    ; 2        ; 0            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; shcp ; E8    ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; stcp ; E6    ; 8        ; 7            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; shcp                    ; Dual Purpose Pin          ;
; E7       ; DATA5                       ; Use as regular IO        ; ds                      ; Dual Purpose Pin          ;
; E6       ; DATA6                       ; Use as regular IO        ; stcp                    ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 5 / 17 ( 29 % ) ; 2.5V          ; --           ;
; 2        ; 2 / 19 ( 11 % ) ; 2.5V          ; --           ;
; 3        ; 0 / 26 ( 0 % )  ; 2.5V          ; --           ;
; 4        ; 0 / 27 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 0 / 25 ( 0 % )  ; 2.5V          ; --           ;
; 6        ; 1 / 14 ( 7 % )  ; 2.5V          ; --           ;
; 7        ; 2 / 26 ( 8 % )  ; 2.5V          ; --           ;
; 8        ; 3 / 26 ( 12 % ) ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; key1                                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; key2                                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; sys_clk                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; stcp                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E7       ; 190        ; 8        ; ds                                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E8       ; 181        ; 8        ; shcp                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; oe                                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; sys_rst_n                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                           ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------+--------------+
; |rom                                      ; 334 (0)     ; 222 (0)                   ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 8    ; 0            ; 112 (0)      ; 27 (0)            ; 195 (0)          ; |rom                                                                                          ; work         ;
;    |key_filter:key1_filter_inst|          ; 29 (29)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 1 (1)             ; 20 (20)          ; |rom|key_filter:key1_filter_inst                                                              ; work         ;
;    |key_filter:key2_filter_inst|          ; 28 (28)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 21 (21)          ; |rom|key_filter:key2_filter_inst                                                              ; work         ;
;    |rom_8x256:rom_8x256_inst|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |rom|rom_8x256:rom_8x256_inst                                                                 ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |rom|rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component                                 ; work         ;
;          |altsyncram_i7d1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |rom|rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_i7d1:auto_generated  ; work         ;
;    |rom_ctrl:rom_ctrl_inst|               ; 59 (59)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 34 (34)          ; |rom|rom_ctrl:rom_ctrl_inst                                                                   ; work         ;
;    |seg_595_dynamic:seg_595_dynamic_inst| ; 218 (0)     ; 146 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (0)       ; 26 (0)            ; 120 (0)          ; |rom|seg_595_dynamic:seg_595_dynamic_inst                                                     ; work         ;
;       |hc595_ctrl:hc595_ctrl_inst|        ; 23 (23)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 13 (13)          ; |rom|seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst                          ; work         ;
;       |seg_dynamic:seg_dynamic_inst|      ; 200 (88)    ; 137 (65)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (21)      ; 26 (7)            ; 112 (63)         ; |rom|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst                        ; work         ;
;          |bcd_8421:bcd_8421_inst|         ; 114 (114)   ; 72 (72)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 19 (19)           ; 54 (54)          ; |rom|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst ; work         ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                       ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; Name      ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; ds        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oe        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; shcp      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; stcp      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sys_rst_n ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; sys_clk   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; key1      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; key2      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                ;
+-------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                             ; Pad To Core Index ; Setting ;
+-------------------------------------------------+-------------------+---------+
; sys_rst_n                                       ;                   ;         ;
; sys_clk                                         ;                   ;         ;
; key1                                            ;                   ;         ;
;      - key_filter:key1_filter_inst|cnt_20ms[0]  ; 0                 ; 6       ;
;      - key_filter:key1_filter_inst|cnt_20ms[1]  ; 0                 ; 6       ;
;      - key_filter:key1_filter_inst|cnt_20ms[2]  ; 0                 ; 6       ;
;      - key_filter:key1_filter_inst|cnt_20ms[3]  ; 0                 ; 6       ;
;      - key_filter:key1_filter_inst|cnt_20ms[4]  ; 0                 ; 6       ;
;      - key_filter:key1_filter_inst|cnt_20ms[5]  ; 0                 ; 6       ;
;      - key_filter:key1_filter_inst|cnt_20ms[6]  ; 0                 ; 6       ;
;      - key_filter:key1_filter_inst|cnt_20ms[7]  ; 0                 ; 6       ;
;      - key_filter:key1_filter_inst|cnt_20ms[8]  ; 0                 ; 6       ;
;      - key_filter:key1_filter_inst|cnt_20ms[9]  ; 0                 ; 6       ;
;      - key_filter:key1_filter_inst|cnt_20ms[10] ; 0                 ; 6       ;
;      - key_filter:key1_filter_inst|cnt_20ms[11] ; 0                 ; 6       ;
;      - key_filter:key1_filter_inst|cnt_20ms[12] ; 0                 ; 6       ;
;      - key_filter:key1_filter_inst|cnt_20ms[13] ; 0                 ; 6       ;
;      - key_filter:key1_filter_inst|cnt_20ms[14] ; 0                 ; 6       ;
;      - key_filter:key1_filter_inst|cnt_20ms[15] ; 0                 ; 6       ;
;      - key_filter:key1_filter_inst|cnt_20ms[16] ; 0                 ; 6       ;
;      - key_filter:key1_filter_inst|cnt_20ms[17] ; 0                 ; 6       ;
;      - key_filter:key1_filter_inst|cnt_20ms[18] ; 0                 ; 6       ;
;      - key_filter:key1_filter_inst|cnt_20ms[19] ; 0                 ; 6       ;
;      - key_filter:key1_filter_inst|always0~0    ; 0                 ; 6       ;
; key2                                            ;                   ;         ;
;      - key_filter:key2_filter_inst|cnt_20ms[0]  ; 0                 ; 6       ;
;      - key_filter:key2_filter_inst|cnt_20ms[1]  ; 0                 ; 6       ;
;      - key_filter:key2_filter_inst|cnt_20ms[2]  ; 0                 ; 6       ;
;      - key_filter:key2_filter_inst|cnt_20ms[3]  ; 0                 ; 6       ;
;      - key_filter:key2_filter_inst|cnt_20ms[4]  ; 0                 ; 6       ;
;      - key_filter:key2_filter_inst|cnt_20ms[5]  ; 0                 ; 6       ;
;      - key_filter:key2_filter_inst|cnt_20ms[6]  ; 0                 ; 6       ;
;      - key_filter:key2_filter_inst|cnt_20ms[7]  ; 0                 ; 6       ;
;      - key_filter:key2_filter_inst|cnt_20ms[8]  ; 0                 ; 6       ;
;      - key_filter:key2_filter_inst|cnt_20ms[9]  ; 0                 ; 6       ;
;      - key_filter:key2_filter_inst|cnt_20ms[10] ; 0                 ; 6       ;
;      - key_filter:key2_filter_inst|cnt_20ms[11] ; 0                 ; 6       ;
;      - key_filter:key2_filter_inst|cnt_20ms[12] ; 0                 ; 6       ;
;      - key_filter:key2_filter_inst|cnt_20ms[13] ; 0                 ; 6       ;
;      - key_filter:key2_filter_inst|cnt_20ms[14] ; 0                 ; 6       ;
;      - key_filter:key2_filter_inst|cnt_20ms[15] ; 0                 ; 6       ;
;      - key_filter:key2_filter_inst|cnt_20ms[16] ; 0                 ; 6       ;
;      - key_filter:key2_filter_inst|cnt_20ms[17] ; 0                 ; 6       ;
;      - key_filter:key2_filter_inst|cnt_20ms[18] ; 0                 ; 6       ;
;      - key_filter:key2_filter_inst|cnt_20ms[19] ; 0                 ; 6       ;
;      - key_filter:key2_filter_inst|always0~0    ; 0                 ; 6       ;
+-------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                       ; Location           ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; key1                                                                                                       ; PIN_B12            ; 21      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; key2                                                                                                       ; PIN_C14            ; 21      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; key_filter:key1_filter_inst|always0~0                                                                      ; LCCOMB_X25_Y22_N26 ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; key_filter:key2_filter_inst|always0~0                                                                      ; LCCOMB_X32_Y21_N26 ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rom_ctrl:rom_ctrl_inst|addr[4]~5                                                                           ; LCCOMB_X25_Y21_N2  ; 27      ; Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|Equal1~0          ; LCCOMB_X19_Y20_N6  ; 27      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[12]~72 ; LCCOMB_X19_Y20_N26 ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21]~45 ; LCCOMB_X19_Y21_N30 ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[24]~37 ; LCCOMB_X18_Y21_N28 ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28]~21 ; LCCOMB_X19_Y21_N12 ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35]~23 ; LCCOMB_X19_Y21_N14 ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[37]~5  ; LCCOMB_X19_Y19_N16 ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[42]~13 ; LCCOMB_X19_Y19_N12 ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[2]                               ; FF_X12_Y20_N19     ; 8       ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_disp[0]~4                           ; LCCOMB_X12_Y20_N24 ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|flag_1ms                                 ; FF_X13_Y20_N23     ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                    ; PIN_E1             ; 223     ; Clock                     ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; sys_rst_n                                                                                                  ; PIN_M2             ; 222     ; Async. clear              ; yes    ; Global Clock         ; GCLK4            ; --                        ;
+------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                 ;
+-----------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name      ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; sys_clk   ; PIN_E1   ; 223     ; 13                                   ; Global Clock         ; GCLK2            ; --                        ;
; sys_rst_n ; PIN_M2   ; 222     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
+-----------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                      ;
+------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                       ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------+---------+
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|Equal0~1          ; 51      ;
; rom_ctrl:rom_ctrl_inst|addr[4]~5                                                                           ; 27      ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|Equal1~0          ; 27      ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|freq_cnt[0]                                ; 27      ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|always2~0         ; 24      ;
; key2~input                                                                                                 ; 21      ;
; key1~input                                                                                                 ; 21      ;
; key_filter:key2_filter_inst|always0~0                                                                      ; 20      ;
; key_filter:key1_filter_inst|always0~0                                                                      ; 20      ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[12]~72 ; 19      ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[4]      ; 13      ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[0]                               ; 12      ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[1]                               ; 12      ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|flag_1ms                                 ; 11      ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|freq_cnt[1]                                ; 11      ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[0]                                 ; 11      ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|LessThan6~0       ; 10      ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[3]                                 ; 10      ;
; rom_ctrl:rom_ctrl_inst|addr_flag2                                                                          ; 9       ;
; rom_ctrl:rom_ctrl_inst|addr_flag1                                                                          ; 9       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[2]                               ; 8       ;
; rom_ctrl:rom_ctrl_inst|always3~2                                                                           ; 7       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Equal0~4                                 ; 7       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[2]                                 ; 7       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_disp[3]                             ; 7       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_disp[2]                             ; 7       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_disp[1]                             ; 7       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_disp[0]                             ; 7       ;
; rom_ctrl:rom_ctrl_inst|Equal1~4                                                                            ; 6       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[37]~3  ; 6       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|always4~0                                ; 6       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[1]                                 ; 6       ;
; rom_ctrl:rom_ctrl_inst|Equal1~7                                                                            ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[23]    ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22]    ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20]    ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[27]    ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[26]    ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[24]    ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[31]    ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[32]    ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35]    ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[30]    ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[34]    ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28]    ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[42]    ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[40]    ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[38]    ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[39]    ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[36]    ; 5       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_tho[2]          ; 5       ;
; rom_ctrl:rom_ctrl_inst|addr[6]                                                                             ; 4       ;
; rom_ctrl:rom_ctrl_inst|addr[4]                                                                             ; 4       ;
; rom_ctrl:rom_ctrl_inst|addr[3]                                                                             ; 4       ;
; rom_ctrl:rom_ctrl_inst|addr[1]                                                                             ; 4       ;
; rom_ctrl:rom_ctrl_inst|addr[0]                                                                             ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21]~45 ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[24]~37 ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35]~23 ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28]~21 ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[42]~13 ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[37]~5  ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21]    ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[25]    ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[29]    ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[33]    ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[43]    ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[41]    ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[37]    ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[2]      ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[1]            ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[3]            ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|WideOr3~1                                ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|tho[0]            ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|tho[3]            ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|tho[1]            ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg~2                               ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[0]            ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_tho[3]          ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_tho[0]          ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_tho[1]          ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_disp[0]~4                           ; 4       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|always1~0                                  ; 4       ;
; rom_ctrl:rom_ctrl_inst|addr[7]                                                                             ; 3       ;
; rom_ctrl:rom_ctrl_inst|addr[5]                                                                             ; 3       ;
; rom_ctrl:rom_ctrl_inst|addr[2]                                                                             ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1]      ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[3]      ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|ten[1]            ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|ten[3]            ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|WideOr3~3                                ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|ten[0]            ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|WideOr0                                  ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[1]          ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[2]          ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[3]          ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[0]          ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[0]                               ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|Equal3~0                                   ; 3       ;
; key_filter:key2_filter_inst|cnt_20ms[0]                                                                    ; 3       ;
; key_filter:key1_filter_inst|cnt_20ms[0]                                                                    ; 3       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0]     ; 2       ;
; key_filter:key2_filter_inst|Equal1~5                                                                       ; 2       ;
; key_filter:key1_filter_inst|Equal1~5                                                                       ; 2       ;
; key_filter:key2_filter_inst|key_flag                                                                       ; 2       ;
; key_filter:key1_filter_inst|key_flag                                                                       ; 2       ;
; rom_ctrl:rom_ctrl_inst|Equal1~8                                                                            ; 2       ;
; rom_ctrl:rom_ctrl_inst|addr~6                                                                              ; 2       ;
; rom_ctrl:rom_ctrl_inst|Equal1~6                                                                            ; 2       ;
; rom_ctrl:rom_ctrl_inst|Equal1~5                                                                            ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|LessThan0~0       ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|LessThan1~0       ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|Add4~0            ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|LessThan2~0       ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|LessThan5~0       ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|LessThan4~0       ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|Equal0~0          ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg~6                               ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|ten[2]            ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[2]            ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|tho[2]            ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|WideOr1~0                                ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[2]                               ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[3]                               ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[4]                               ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[5]                               ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[7]                               ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[6]                               ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[10]                              ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[11]                              ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[8]                               ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[9]                               ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[12]                              ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[13]                              ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[14]                              ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[15]                              ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[1]                               ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[2]                               ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[3]                               ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[4]                               ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|stcp                                       ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|shcp                                       ; 2       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|ds                                         ; 2       ;
; key_filter:key2_filter_inst|cnt_20ms[19]                                                                   ; 2       ;
; key_filter:key2_filter_inst|cnt_20ms[18]                                                                   ; 2       ;
; key_filter:key2_filter_inst|cnt_20ms[17]                                                                   ; 2       ;
; key_filter:key2_filter_inst|cnt_20ms[16]                                                                   ; 2       ;
; key_filter:key2_filter_inst|cnt_20ms[15]                                                                   ; 2       ;
; key_filter:key2_filter_inst|cnt_20ms[14]                                                                   ; 2       ;
; key_filter:key2_filter_inst|cnt_20ms[13]                                                                   ; 2       ;
; key_filter:key2_filter_inst|cnt_20ms[12]                                                                   ; 2       ;
; key_filter:key2_filter_inst|cnt_20ms[11]                                                                   ; 2       ;
; key_filter:key2_filter_inst|cnt_20ms[10]                                                                   ; 2       ;
; key_filter:key2_filter_inst|cnt_20ms[9]                                                                    ; 2       ;
; key_filter:key2_filter_inst|cnt_20ms[8]                                                                    ; 2       ;
; key_filter:key2_filter_inst|cnt_20ms[7]                                                                    ; 2       ;
; key_filter:key2_filter_inst|cnt_20ms[6]                                                                    ; 2       ;
; key_filter:key2_filter_inst|cnt_20ms[5]                                                                    ; 2       ;
; key_filter:key2_filter_inst|cnt_20ms[4]                                                                    ; 2       ;
; key_filter:key2_filter_inst|cnt_20ms[2]                                                                    ; 2       ;
; key_filter:key2_filter_inst|cnt_20ms[1]                                                                    ; 2       ;
; key_filter:key2_filter_inst|cnt_20ms[3]                                                                    ; 2       ;
; key_filter:key1_filter_inst|cnt_20ms[19]                                                                   ; 2       ;
; key_filter:key1_filter_inst|cnt_20ms[18]                                                                   ; 2       ;
; key_filter:key1_filter_inst|cnt_20ms[17]                                                                   ; 2       ;
; key_filter:key1_filter_inst|cnt_20ms[16]                                                                   ; 2       ;
; key_filter:key1_filter_inst|cnt_20ms[15]                                                                   ; 2       ;
; key_filter:key1_filter_inst|cnt_20ms[14]                                                                   ; 2       ;
; key_filter:key1_filter_inst|cnt_20ms[13]                                                                   ; 2       ;
; key_filter:key1_filter_inst|cnt_20ms[12]                                                                   ; 2       ;
; key_filter:key1_filter_inst|cnt_20ms[11]                                                                   ; 2       ;
; key_filter:key1_filter_inst|cnt_20ms[10]                                                                   ; 2       ;
; key_filter:key1_filter_inst|cnt_20ms[9]                                                                    ; 2       ;
; key_filter:key1_filter_inst|cnt_20ms[8]                                                                    ; 2       ;
; key_filter:key1_filter_inst|cnt_20ms[7]                                                                    ; 2       ;
; key_filter:key1_filter_inst|cnt_20ms[6]                                                                    ; 2       ;
; key_filter:key1_filter_inst|cnt_20ms[5]                                                                    ; 2       ;
; key_filter:key1_filter_inst|cnt_20ms[4]                                                                    ; 2       ;
; key_filter:key1_filter_inst|cnt_20ms[2]                                                                    ; 2       ;
; key_filter:key1_filter_inst|cnt_20ms[1]                                                                    ; 2       ;
; key_filter:key1_filter_inst|cnt_20ms[3]                                                                    ; 2       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[23]                                                                       ; 2       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[22]                                                                       ; 2       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[21]                                                                       ; 2       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[20]                                                                       ; 2       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[19]                                                                       ; 2       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[18]                                                                       ; 2       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[17]                                                                       ; 2       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[16]                                                                       ; 2       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[15]                                                                       ; 2       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[14]                                                                       ; 2       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[13]                                                                       ; 2       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[12]                                                                       ; 2       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[11]                                                                       ; 2       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[10]                                                                       ; 2       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[9]                                                                        ; 2       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[8]                                                                        ; 2       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[6]                                                                        ; 2       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[5]                                                                        ; 2       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[7]                                                                        ; 2       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[4]                                                                        ; 2       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[1]                                                                        ; 2       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[0]                                                                        ; 2       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[3]                                                                        ; 2       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[2]                                                                        ; 2       ;
; sys_rst_n~input                                                                                            ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[0]~2                             ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|freq_cnt[0]~0                              ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[0]~5                               ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift~71     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift~70     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift~69     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1]     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift~68     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2]     ; 1       ;
; key_filter:key2_filter_inst|Equal1~6                                                                       ; 1       ;
; key_filter:key2_filter_inst|Equal1~4                                                                       ; 1       ;
; key_filter:key2_filter_inst|Equal1~3                                                                       ; 1       ;
; key_filter:key2_filter_inst|Equal1~2                                                                       ; 1       ;
; key_filter:key2_filter_inst|Equal1~1                                                                       ; 1       ;
; key_filter:key2_filter_inst|Equal1~0                                                                       ; 1       ;
; key_filter:key1_filter_inst|Equal1~6                                                                       ; 1       ;
; key_filter:key1_filter_inst|Equal1~4                                                                       ; 1       ;
; key_filter:key1_filter_inst|Equal1~3                                                                       ; 1       ;
; key_filter:key1_filter_inst|Equal1~2                                                                       ; 1       ;
; key_filter:key1_filter_inst|Equal1~1                                                                       ; 1       ;
; key_filter:key1_filter_inst|Equal1~0                                                                       ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift~67     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[3]     ; 1       ;
; rom_ctrl:rom_ctrl_inst|addr_flag2~0                                                                        ; 1       ;
; rom_ctrl:rom_ctrl_inst|addr_flag1~0                                                                        ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift~66     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[4]     ; 1       ;
; rom_ctrl:rom_ctrl_inst|addr~12                                                                             ; 1       ;
; rom_ctrl:rom_ctrl_inst|addr[6]~11                                                                          ; 1       ;
; rom_ctrl:rom_ctrl_inst|addr[6]~10                                                                          ; 1       ;
; rom_ctrl:rom_ctrl_inst|addr~9                                                                              ; 1       ;
; rom_ctrl:rom_ctrl_inst|addr[4]~8                                                                           ; 1       ;
; rom_ctrl:rom_ctrl_inst|addr[3]~7                                                                           ; 1       ;
; rom_ctrl:rom_ctrl_inst|addr~4                                                                              ; 1       ;
; rom_ctrl:rom_ctrl_inst|addr[1]~3                                                                           ; 1       ;
; rom_ctrl:rom_ctrl_inst|addr[1]~2                                                                           ; 1       ;
; rom_ctrl:rom_ctrl_inst|addr[0]~1                                                                           ; 1       ;
; rom_ctrl:rom_ctrl_inst|always3~1                                                                           ; 1       ;
; rom_ctrl:rom_ctrl_inst|always3~0                                                                           ; 1       ;
; rom_ctrl:rom_ctrl_inst|addr[0]~0                                                                           ; 1       ;
; rom_ctrl:rom_ctrl_inst|Equal1~3                                                                            ; 1       ;
; rom_ctrl:rom_ctrl_inst|Equal1~2                                                                            ; 1       ;
; rom_ctrl:rom_ctrl_inst|Equal1~1                                                                            ; 1       ;
; rom_ctrl:rom_ctrl_inst|Equal1~0                                                                            ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift~65     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[5]     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift~64     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[6]     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift~63     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[7]     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift~62     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[8]     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift~61     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[9]     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift~60     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[10]    ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift~59     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[11]    ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift~58     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[12]    ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift~57     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[13]    ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift~56     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[14]    ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift~55     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[15]    ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift~54     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[16]    ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift~53     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[17]    ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[12]~52 ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift~51     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[18]    ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[23]~50 ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[23]~49 ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22]~48 ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22]~47 ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift~46     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21]~44 ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift~43     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[19]    ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift~42     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[27]~41 ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[27]~40 ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[26]~39 ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[26]~38 ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[24]~36 ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift~35     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift~34     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[31]~33 ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[31]~32 ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift~31     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35]~30 ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35]~29 ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift~28     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[30]~27 ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[30]~26 ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[34]~25 ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[34]~24 ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35]~22 ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28]~20 ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift~19     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[42]~18 ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[42]~17 ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[43]~16 ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[43]~15 ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift~14     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[42]~12 ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift~11     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift~10     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[38]~9  ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[38]~8  ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[39]~7  ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[39]~6  ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift~2       ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift~1       ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift~0       ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[37]~4  ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift~2      ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms~5                                ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms~4                                ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms~3                                ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms~2                                ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms~1                                ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms~0                                ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg~16                              ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|unit[3]           ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg~15                              ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg~14                              ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg~13                              ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg~12                              ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|unit[2]           ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg~11                              ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|unit[1]           ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg~10                              ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg~9                               ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg~8                               ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg~7                               ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg~5                               ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|unit[0]           ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg~4                               ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|WideOr3~2                                ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg~3                               ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|WideOr3~0                                ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg~1                               ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg~0                               ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel~1                                ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel~0                                ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Equal1~0                                 ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Equal0~3                                 ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Equal0~2                                 ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Equal0~1                                 ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Equal0~0                                 ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg~5                                ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg~4                                ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg~3                                ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg~2                                ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg~1                                ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Mux0~1                                   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[15]                             ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Mux0~0                                   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[3]                              ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[7]                              ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[11]                             ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[23]                             ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[19]                             ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Mux1~1                                   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[14]                             ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Mux1~0                                   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[2]                              ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[6]                              ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[10]                             ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[22]                             ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[18]                             ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Mux2~1                                   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[13]                             ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Mux2~0                                   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[1]                              ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[5]                              ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[9]                              ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[21]                             ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[17]                             ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Mux3~1                                   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[12]                             ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Mux3~0                                   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[0]                              ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[4]                              ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[8]                              ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[20]                             ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[16]                             ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg~0                                ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|WideOr7~0                                ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|WideOr9~0                                ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|WideOr8~0                                ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[1]~4                               ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|WideOr11~0                               ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|WideOr10~0                               ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[2]~3                               ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|Add1~1                                     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|WideOr13~0                               ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[3]~2                               ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|Add1~0                                     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|WideOr12~0                               ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[5]                               ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|stcp~0                                     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|always4~0                                  ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|shcp~0                                     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|ds~0                                       ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|Mux0~8                                     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|Mux0~7                                     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[6]                                   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|Mux0~6                                     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|Mux0~5                                     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[4]                                   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|Mux0~4                                     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel[0]                                   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel[1]                                   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[5]                                   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|Mux0~3                                     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[2]                                   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|Mux0~2                                     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel[2]                                   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel[3]                                   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[3]                                   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|Mux0~1                                     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[0]                                   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|Mux0~0                                     ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel[4]                                   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[1]                                   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel[5]                                   ; 1       ;
; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_i7d1:auto_generated|q_a[1]             ; 1       ;
; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_i7d1:auto_generated|q_a[2]             ; 1       ;
; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_i7d1:auto_generated|q_a[3]             ; 1       ;
; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_i7d1:auto_generated|q_a[4]             ; 1       ;
; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_i7d1:auto_generated|q_a[5]             ; 1       ;
; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_i7d1:auto_generated|q_a[6]             ; 1       ;
; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_i7d1:auto_generated|q_a[7]             ; 1       ;
; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_i7d1:auto_generated|q_a[0]             ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[19]~58                                                                ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[18]~57                                                                ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[18]~56                                                                ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[17]~55                                                                ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[17]~54                                                                ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[16]~53                                                                ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[16]~52                                                                ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[15]~51                                                                ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[15]~50                                                                ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[14]~49                                                                ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[14]~48                                                                ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[13]~47                                                                ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[13]~46                                                                ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[12]~45                                                                ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[12]~44                                                                ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[11]~43                                                                ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[11]~42                                                                ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[10]~41                                                                ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[10]~40                                                                ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[9]~39                                                                 ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[9]~38                                                                 ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[8]~37                                                                 ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[8]~36                                                                 ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[7]~35                                                                 ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[7]~34                                                                 ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[6]~33                                                                 ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[6]~32                                                                 ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[5]~31                                                                 ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[5]~30                                                                 ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[4]~29                                                                 ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[4]~28                                                                 ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[3]~27                                                                 ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[3]~26                                                                 ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[2]~25                                                                 ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[2]~24                                                                 ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[1]~23                                                                 ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[1]~22                                                                 ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[0]~21                                                                 ; 1       ;
; key_filter:key2_filter_inst|cnt_20ms[0]~20                                                                 ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[19]~58                                                                ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[18]~57                                                                ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[18]~56                                                                ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[17]~55                                                                ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[17]~54                                                                ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[16]~53                                                                ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[16]~52                                                                ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[15]~51                                                                ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[15]~50                                                                ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[14]~49                                                                ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[14]~48                                                                ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[13]~47                                                                ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[13]~46                                                                ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[12]~45                                                                ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[12]~44                                                                ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[11]~43                                                                ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[11]~42                                                                ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[10]~41                                                                ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[10]~40                                                                ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[9]~39                                                                 ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[9]~38                                                                 ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[8]~37                                                                 ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[8]~36                                                                 ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[7]~35                                                                 ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[7]~34                                                                 ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[6]~33                                                                 ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[6]~32                                                                 ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[5]~31                                                                 ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[5]~30                                                                 ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[4]~29                                                                 ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[4]~28                                                                 ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[3]~27                                                                 ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[3]~26                                                                 ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[2]~25                                                                 ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[2]~24                                                                 ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[1]~23                                                                 ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[1]~22                                                                 ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[0]~21                                                                 ; 1       ;
; key_filter:key1_filter_inst|cnt_20ms[0]~20                                                                 ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[23]~70                                                                    ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[22]~69                                                                    ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[22]~68                                                                    ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[21]~67                                                                    ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[21]~66                                                                    ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[20]~65                                                                    ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[20]~64                                                                    ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[19]~63                                                                    ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[19]~62                                                                    ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[18]~61                                                                    ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[18]~60                                                                    ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[17]~59                                                                    ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[17]~58                                                                    ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[16]~57                                                                    ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[16]~56                                                                    ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[15]~55                                                                    ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[15]~54                                                                    ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[14]~53                                                                    ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[14]~52                                                                    ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[13]~51                                                                    ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[13]~50                                                                    ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[12]~49                                                                    ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[12]~48                                                                    ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[11]~47                                                                    ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[11]~46                                                                    ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[10]~45                                                                    ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[10]~44                                                                    ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[9]~43                                                                     ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[9]~42                                                                     ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[8]~41                                                                     ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[8]~40                                                                     ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[7]~39                                                                     ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[7]~38                                                                     ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[6]~37                                                                     ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[6]~36                                                                     ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[5]~35                                                                     ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[5]~34                                                                     ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[4]~33                                                                     ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[4]~32                                                                     ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[3]~31                                                                     ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[3]~30                                                                     ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[2]~29                                                                     ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[2]~28                                                                     ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[1]~27                                                                     ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[1]~26                                                                     ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[0]~25                                                                     ; 1       ;
; rom_ctrl:rom_ctrl_inst|cnt_200ms[0]~24                                                                     ; 1       ;
; rom_ctrl:rom_ctrl_inst|Add1~14                                                                             ; 1       ;
; rom_ctrl:rom_ctrl_inst|Add1~13                                                                             ; 1       ;
; rom_ctrl:rom_ctrl_inst|Add1~12                                                                             ; 1       ;
; rom_ctrl:rom_ctrl_inst|Add1~11                                                                             ; 1       ;
; rom_ctrl:rom_ctrl_inst|Add1~10                                                                             ; 1       ;
; rom_ctrl:rom_ctrl_inst|Add1~9                                                                              ; 1       ;
; rom_ctrl:rom_ctrl_inst|Add1~8                                                                              ; 1       ;
; rom_ctrl:rom_ctrl_inst|Add1~7                                                                              ; 1       ;
; rom_ctrl:rom_ctrl_inst|Add1~6                                                                              ; 1       ;
; rom_ctrl:rom_ctrl_inst|Add1~5                                                                              ; 1       ;
; rom_ctrl:rom_ctrl_inst|Add1~4                                                                              ; 1       ;
; rom_ctrl:rom_ctrl_inst|Add1~3                                                                              ; 1       ;
; rom_ctrl:rom_ctrl_inst|Add1~2                                                                              ; 1       ;
; rom_ctrl:rom_ctrl_inst|Add1~1                                                                              ; 1       ;
; rom_ctrl:rom_ctrl_inst|Add1~0                                                                              ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|Add0~8            ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|Add0~7            ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|Add0~6            ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|Add0~5            ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|Add0~4            ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|Add0~3            ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|Add0~2            ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Add0~28                                  ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Add0~27                                  ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Add0~26                                  ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Add0~25                                  ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Add0~24                                  ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Add0~23                                  ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Add0~22                                  ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Add0~21                                  ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Add0~20                                  ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Add0~19                                  ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Add0~18                                  ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Add0~17                                  ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Add0~16                                  ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Add0~15                                  ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Add0~14                                  ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Add0~13                                  ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Add0~12                                  ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Add0~11                                  ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Add0~10                                  ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Add0~9                                   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Add0~8                                   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Add0~7                                   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Add0~6                                   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Add0~5                                   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Add0~4                                   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Add0~3                                   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Add0~2                                   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|Add0~1                                   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_disp[3]~3                           ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_disp[2]~2                           ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_disp[1]~1                           ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_disp[0]~0                           ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|Add0~1            ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|Add0~0            ; 1       ;
+------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------+----------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                               ; Type ; Mode ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                              ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------+----------------+----------------------+-----------------+-----------------+---------------+
; rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_i7d1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 256          ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 2048 ; 256                         ; 8                           ; --                          ; --                          ; 2048                ; 1    ; ./ipcore/rom_8x256/rom_8x256.mif ; M9K_X27_Y21_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------+----------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |rom|rom_8x256:rom_8x256_inst|altsyncram:altsyncram_component|altsyncram_i7d1:auto_generated|ALTSYNCRAM                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11111111) (377) (255) (FF)    ;(11111110) (376) (254) (FE)   ;(11111101) (375) (253) (FD)   ;(11111100) (374) (252) (FC)   ;(11111011) (373) (251) (FB)   ;(11111010) (372) (250) (FA)   ;(11111001) (371) (249) (F9)   ;(11111000) (370) (248) (F8)   ;
;8;(11110111) (367) (247) (F7)    ;(11110110) (366) (246) (F6)   ;(11110101) (365) (245) (F5)   ;(11110100) (364) (244) (F4)   ;(11110011) (363) (243) (F3)   ;(11110010) (362) (242) (F2)   ;(11110001) (361) (241) (F1)   ;(11110000) (360) (240) (F0)   ;
;16;(11101111) (357) (239) (EF)    ;(11101110) (356) (238) (EE)   ;(11101101) (355) (237) (ED)   ;(11101100) (354) (236) (EC)   ;(11101011) (353) (235) (EB)   ;(11101010) (352) (234) (EA)   ;(11101001) (351) (233) (E9)   ;(11101000) (350) (232) (E8)   ;
;24;(11100111) (347) (231) (E7)    ;(11100110) (346) (230) (E6)   ;(11100101) (345) (229) (E5)   ;(11100100) (344) (228) (E4)   ;(11100011) (343) (227) (E3)   ;(11100010) (342) (226) (E2)   ;(11100001) (341) (225) (E1)   ;(11100000) (340) (224) (E0)   ;
;32;(11011111) (337) (223) (DF)    ;(11011110) (336) (222) (DE)   ;(11011101) (335) (221) (DD)   ;(11011100) (334) (220) (DC)   ;(11011011) (333) (219) (DB)   ;(11011010) (332) (218) (DA)   ;(11011001) (331) (217) (D9)   ;(11011000) (330) (216) (D8)   ;
;40;(11010111) (327) (215) (D7)    ;(11010110) (326) (214) (D6)   ;(11010101) (325) (213) (D5)   ;(11010100) (324) (212) (D4)   ;(11010011) (323) (211) (D3)   ;(11010010) (322) (210) (D2)   ;(11010001) (321) (209) (D1)   ;(11010000) (320) (208) (D0)   ;
;48;(11001111) (317) (207) (CF)    ;(11001110) (316) (206) (CE)   ;(11001101) (315) (205) (CD)   ;(11001100) (314) (204) (CC)   ;(11001011) (313) (203) (CB)   ;(11001010) (312) (202) (CA)   ;(11001001) (311) (201) (C9)   ;(11001000) (310) (200) (C8)   ;
;56;(11000111) (307) (199) (C7)    ;(11000110) (306) (198) (C6)   ;(11000101) (305) (197) (C5)   ;(11000100) (304) (196) (C4)   ;(11000011) (303) (195) (C3)   ;(11000010) (302) (194) (C2)   ;(11000001) (301) (193) (C1)   ;(11000000) (300) (192) (C0)   ;
;64;(10111111) (277) (191) (BF)    ;(10111110) (276) (190) (BE)   ;(10111101) (275) (189) (BD)   ;(10111100) (274) (188) (BC)   ;(10111011) (273) (187) (BB)   ;(10111010) (272) (186) (BA)   ;(10111001) (271) (185) (B9)   ;(10111000) (270) (184) (B8)   ;
;72;(10110111) (267) (183) (B7)    ;(10110110) (266) (182) (B6)   ;(10110101) (265) (181) (B5)   ;(10110100) (264) (180) (B4)   ;(10110011) (263) (179) (B3)   ;(10110010) (262) (178) (B2)   ;(10110001) (261) (177) (B1)   ;(10110000) (260) (176) (B0)   ;
;80;(10101111) (257) (175) (AF)    ;(10101110) (256) (174) (AE)   ;(10101101) (255) (173) (AD)   ;(10101100) (254) (172) (AC)   ;(10101011) (253) (171) (AB)   ;(10101010) (252) (170) (AA)   ;(10101001) (251) (169) (A9)   ;(10101000) (250) (168) (A8)   ;
;88;(10100111) (247) (167) (A7)    ;(10100110) (246) (166) (A6)   ;(10100101) (245) (165) (A5)   ;(10100100) (244) (164) (A4)   ;(10100011) (243) (163) (A3)   ;(10100010) (242) (162) (A2)   ;(10100001) (241) (161) (A1)   ;(10100000) (240) (160) (A0)   ;
;96;(10011111) (237) (159) (9F)    ;(10011110) (236) (158) (9E)   ;(10011101) (235) (157) (9D)   ;(10011100) (234) (156) (9C)   ;(10011011) (233) (155) (9B)   ;(10011010) (232) (154) (9A)   ;(10011001) (231) (153) (99)   ;(10011000) (230) (152) (98)   ;
;104;(10010111) (227) (151) (97)    ;(10010110) (226) (150) (96)   ;(10010101) (225) (149) (95)   ;(10010100) (224) (148) (94)   ;(10010011) (223) (147) (93)   ;(10010010) (222) (146) (92)   ;(10010001) (221) (145) (91)   ;(10010000) (220) (144) (90)   ;
;112;(10001111) (217) (143) (8F)    ;(10001110) (216) (142) (8E)   ;(10001101) (215) (141) (8D)   ;(10001100) (214) (140) (8C)   ;(10001011) (213) (139) (8B)   ;(10001010) (212) (138) (8A)   ;(10001001) (211) (137) (89)   ;(10001000) (210) (136) (88)   ;
;120;(10000111) (207) (135) (87)    ;(10000110) (206) (134) (86)   ;(10000101) (205) (133) (85)   ;(10000100) (204) (132) (84)   ;(10000011) (203) (131) (83)   ;(10000010) (202) (130) (82)   ;(10000001) (201) (129) (81)   ;(10000000) (200) (128) (80)   ;
;128;(01111111) (177) (127) (7F)    ;(01111110) (176) (126) (7E)   ;(01111101) (175) (125) (7D)   ;(01111100) (174) (124) (7C)   ;(01111011) (173) (123) (7B)   ;(01111010) (172) (122) (7A)   ;(01111001) (171) (121) (79)   ;(01111000) (170) (120) (78)   ;
;136;(01110111) (167) (119) (77)    ;(01110110) (166) (118) (76)   ;(01110101) (165) (117) (75)   ;(01110100) (164) (116) (74)   ;(01110011) (163) (115) (73)   ;(01110010) (162) (114) (72)   ;(01110001) (161) (113) (71)   ;(01110000) (160) (112) (70)   ;
;144;(01101111) (157) (111) (6F)    ;(01101110) (156) (110) (6E)   ;(01101101) (155) (109) (6D)   ;(01101100) (154) (108) (6C)   ;(01101011) (153) (107) (6B)   ;(01101010) (152) (106) (6A)   ;(01101001) (151) (105) (69)   ;(01101000) (150) (104) (68)   ;
;152;(01100111) (147) (103) (67)    ;(01100110) (146) (102) (66)   ;(01100101) (145) (101) (65)   ;(01100100) (144) (100) (64)   ;(01100011) (143) (99) (63)   ;(01100010) (142) (98) (62)   ;(01100001) (141) (97) (61)   ;(01100000) (140) (96) (60)   ;
;160;(01011111) (137) (95) (5F)    ;(01011110) (136) (94) (5E)   ;(01011101) (135) (93) (5D)   ;(01011100) (134) (92) (5C)   ;(01011011) (133) (91) (5B)   ;(01011010) (132) (90) (5A)   ;(01011001) (131) (89) (59)   ;(01011000) (130) (88) (58)   ;
;168;(01010111) (127) (87) (57)    ;(01010110) (126) (86) (56)   ;(01010101) (125) (85) (55)   ;(01010100) (124) (84) (54)   ;(01010011) (123) (83) (53)   ;(01010010) (122) (82) (52)   ;(01010001) (121) (81) (51)   ;(01010000) (120) (80) (50)   ;
;176;(01001111) (117) (79) (4F)    ;(01001110) (116) (78) (4E)   ;(01001101) (115) (77) (4D)   ;(01001100) (114) (76) (4C)   ;(01001011) (113) (75) (4B)   ;(01001010) (112) (74) (4A)   ;(01001001) (111) (73) (49)   ;(01001000) (110) (72) (48)   ;
;184;(01000111) (107) (71) (47)    ;(01000110) (106) (70) (46)   ;(01000101) (105) (69) (45)   ;(01000100) (104) (68) (44)   ;(01000011) (103) (67) (43)   ;(01000010) (102) (66) (42)   ;(01000001) (101) (65) (41)   ;(01000000) (100) (64) (40)   ;
;192;(00111111) (77) (63) (3F)    ;(00111110) (76) (62) (3E)   ;(00111101) (75) (61) (3D)   ;(00111100) (74) (60) (3C)   ;(00111011) (73) (59) (3B)   ;(00111010) (72) (58) (3A)   ;(00111001) (71) (57) (39)   ;(00111000) (70) (56) (38)   ;
;200;(00110111) (67) (55) (37)    ;(00110110) (66) (54) (36)   ;(00110101) (65) (53) (35)   ;(00110100) (64) (52) (34)   ;(00110011) (63) (51) (33)   ;(00110010) (62) (50) (32)   ;(00110001) (61) (49) (31)   ;(00110000) (60) (48) (30)   ;
;208;(00101111) (57) (47) (2F)    ;(00101110) (56) (46) (2E)   ;(00101101) (55) (45) (2D)   ;(00101100) (54) (44) (2C)   ;(00101011) (53) (43) (2B)   ;(00101010) (52) (42) (2A)   ;(00101001) (51) (41) (29)   ;(00101000) (50) (40) (28)   ;
;216;(00100111) (47) (39) (27)    ;(00100110) (46) (38) (26)   ;(00100101) (45) (37) (25)   ;(00100100) (44) (36) (24)   ;(00100011) (43) (35) (23)   ;(00100010) (42) (34) (22)   ;(00100001) (41) (33) (21)   ;(00100000) (40) (32) (20)   ;
;224;(00011111) (37) (31) (1F)    ;(00011110) (36) (30) (1E)   ;(00011101) (35) (29) (1D)   ;(00011100) (34) (28) (1C)   ;(00011011) (33) (27) (1B)   ;(00011010) (32) (26) (1A)   ;(00011001) (31) (25) (19)   ;(00011000) (30) (24) (18)   ;
;232;(00010111) (27) (23) (17)    ;(00010110) (26) (22) (16)   ;(00010101) (25) (21) (15)   ;(00010100) (24) (20) (14)   ;(00010011) (23) (19) (13)   ;(00010010) (22) (18) (12)   ;(00010001) (21) (17) (11)   ;(00010000) (20) (16) (10)   ;
;240;(00001111) (17) (15) (0F)    ;(00001110) (16) (14) (0E)   ;(00001101) (15) (13) (0D)   ;(00001100) (14) (12) (0C)   ;(00001011) (13) (11) (0B)   ;(00001010) (12) (10) (0A)   ;(00001001) (11) (9) (09)   ;(00001000) (10) (8) (08)   ;
;248;(00000111) (7) (7) (07)    ;(00000110) (6) (6) (06)   ;(00000101) (5) (5) (05)   ;(00000100) (4) (4) (04)   ;(00000011) (3) (3) (03)   ;(00000010) (2) (2) (02)   ;(00000001) (1) (1) (01)   ;(00000000) (0) (0) (00)   ;


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 275 / 32,401 ( < 1 % ) ;
; C16 interconnects     ; 0 / 1,326 ( 0 % )      ;
; C4 interconnects      ; 66 / 21,816 ( < 1 % )  ;
; Direct links          ; 117 / 32,401 ( < 1 % ) ;
; Global clocks         ; 2 / 10 ( 20 % )        ;
; Local interconnects   ; 244 / 10,320 ( 2 % )   ;
; R24 interconnects     ; 1 / 1,289 ( < 1 % )    ;
; R4 interconnects      ; 94 / 28,186 ( < 1 % )  ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.37) ; Number of LABs  (Total = 27) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 1                            ;
; 2                                           ; 2                            ;
; 3                                           ; 0                            ;
; 4                                           ; 2                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 1                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 0                            ;
; 11                                          ; 1                            ;
; 12                                          ; 2                            ;
; 13                                          ; 1                            ;
; 14                                          ; 2                            ;
; 15                                          ; 2                            ;
; 16                                          ; 13                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.70) ; Number of LABs  (Total = 27) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 27                           ;
; 1 Clock                            ; 27                           ;
; 1 Clock enable                     ; 13                           ;
; 1 Sync. clear                      ; 5                            ;
; 2 Clock enables                    ; 1                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 20.52) ; Number of LABs  (Total = 27) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 2                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 1                            ;
; 8                                            ; 1                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 1                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 0                            ;
; 18                                           ; 0                            ;
; 19                                           ; 0                            ;
; 20                                           ; 2                            ;
; 21                                           ; 2                            ;
; 22                                           ; 4                            ;
; 23                                           ; 2                            ;
; 24                                           ; 2                            ;
; 25                                           ; 0                            ;
; 26                                           ; 1                            ;
; 27                                           ; 3                            ;
; 28                                           ; 3                            ;
; 29                                           ; 0                            ;
; 30                                           ; 1                            ;
; 31                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 6.00) ; Number of LABs  (Total = 27) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 3                            ;
; 2                                               ; 4                            ;
; 3                                               ; 2                            ;
; 4                                               ; 5                            ;
; 5                                               ; 1                            ;
; 6                                               ; 1                            ;
; 7                                               ; 1                            ;
; 8                                               ; 1                            ;
; 9                                               ; 3                            ;
; 10                                              ; 3                            ;
; 11                                              ; 1                            ;
; 12                                              ; 0                            ;
; 13                                              ; 0                            ;
; 14                                              ; 1                            ;
; 15                                              ; 0                            ;
; 16                                              ; 0                            ;
; 17                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 10.37) ; Number of LABs  (Total = 27) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 1                            ;
; 4                                            ; 4                            ;
; 5                                            ; 3                            ;
; 6                                            ; 2                            ;
; 7                                            ; 0                            ;
; 8                                            ; 3                            ;
; 9                                            ; 1                            ;
; 10                                           ; 2                            ;
; 11                                           ; 0                            ;
; 12                                           ; 2                            ;
; 13                                           ; 0                            ;
; 14                                           ; 2                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 1                            ;
; 18                                           ; 2                            ;
; 19                                           ; 4                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 8         ; 0            ; 0            ; 8         ; 8         ; 0            ; 4            ; 0            ; 0            ; 4            ; 0            ; 4            ; 4            ; 0            ; 0            ; 0            ; 4            ; 0            ; 0            ; 0            ; 0            ; 0            ; 8         ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 8            ; 8            ; 8            ; 8            ; 8            ; 0         ; 8            ; 8            ; 0         ; 0         ; 8            ; 4            ; 8            ; 8            ; 4            ; 8            ; 4            ; 4            ; 8            ; 8            ; 8            ; 4            ; 8            ; 8            ; 8            ; 8            ; 8            ; 0         ; 8            ; 8            ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; ds                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oe                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; shcp               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; stcp               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_rst_n          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_clk            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key1               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key2               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                         ; Destination Register                                                                                    ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|ten[0]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[4]                           ; 0.100             ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|tho[0]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[1]                                ; 0.100             ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|tho[3]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[15]                          ; 0.100             ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|tho[1]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[13]                          ; 0.100             ;
; rom_ctrl:rom_ctrl_inst|addr[4]                                                                          ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0]  ; 0.063             ;
; rom_ctrl:rom_ctrl_inst|addr[3]                                                                          ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0]  ; 0.061             ;
; rom_ctrl:rom_ctrl_inst|addr[5]                                                                          ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0]  ; 0.052             ;
; rom_ctrl:rom_ctrl_inst|addr[7]                                                                          ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0]  ; 0.052             ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1]  ; 0.049             ;
; rom_ctrl:rom_ctrl_inst|addr[2]                                                                          ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0]  ; 0.047             ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[19] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ; 0.043             ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[27] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28] ; 0.043             ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[0]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[1]                            ; 0.042             ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 13 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE10F17C8 for design "rom"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 8 pins of 8 total pins
    Info (169086): Pin ds not assigned to an exact location on the device
    Info (169086): Pin oe not assigned to an exact location on the device
    Info (169086): Pin shcp not assigned to an exact location on the device
    Info (169086): Pin stcp not assigned to an exact location on the device
    Info (169086): Pin sys_rst_n not assigned to an exact location on the device
    Info (169086): Pin sys_clk not assigned to an exact location on the device
    Info (169086): Pin key1 not assigned to an exact location on the device
    Info (169086): Pin key2 not assigned to an exact location on the device
Critical Warning (332012): Synopsys Design Constraints File file not found: 'rom.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node sys_rst_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node oe~output
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 6 (unused VREF, 2.5V VCCIO, 2 input, 4 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.09 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Info (144001): Generated suppressed messages file E:/code/workspace_FPGA/ROM/prj/output_files/rom.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 5367 megabytes
    Info: Processing ended: Mon Jun 27 22:40:52 2022
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:12


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/code/workspace_FPGA/ROM/prj/output_files/rom.fit.smsg.


