{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481834949251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Full Version " "Version 15.0.2 Build 153 07/15/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481834949252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 15 15:49:08 2016 " "Processing started: Thu Dec 15 15:49:08 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481834949252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481834949252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta eecs301_lab6 -c eecs301_lab6 " "Command: quartus_sta eecs301_lab6 -c eecs301_lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481834949252 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1481834949372 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir " "Ignored assignments for entity \"fir\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity fir -qip fir.qip -library fir " "Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity fir -qip fir.qip -library fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481834949958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity fir -qip fir.qip -library fir " "Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity fir -qip fir.qip -library fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481834949958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity fir -qip fir.qip -library fir " "Assignment for entity set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity fir -qip fir.qip -library fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481834949958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -qip fir.qip -library fir " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -qip fir.qip -library fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481834949958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481834949958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity fir -qip fir.qip -library fir " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity fir -qip fir.qip -library fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481834949958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481834949958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -qip fir.qip -library fir " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -qip fir.qip -library fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481834949958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481834949958 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1481834949958 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_0002 " "Ignored assignments for entity \"fir_0002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_0002 -qip fir.qip -library fir " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_0002 -qip fir.qip -library fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481834949968 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity fir_0002 -qip fir.qip -library fir " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity fir_0002 -qip fir.qip -library fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481834949968 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_0002 -qip fir.qip -library fir " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_0002 -qip fir.qip -library fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481834949968 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1481834949968 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1481834950154 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1481834950209 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1481834950209 ""}
{ "Info" "ISTA_SDC_FOUND" "eecs301_lab6.sdc " "Reading SDC File: 'eecs301_lab6.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1481834952037 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "eecs301_lab6.sdc 24 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at eecs301_lab6.sdc(24): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" "" { Text "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1481834952049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock eecs301_lab6.sdc 24 Argument <targets> is not an object ID " "Ignored create_clock at eecs301_lab6.sdc(24): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" "" { Text "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481834952049 ""}  } { { "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" "" { Text "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1481834952049 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "eecs301_lab6.sdc 25 altera_reserved_tdi port " "Ignored filter at eecs301_lab6.sdc(25): altera_reserved_tdi could not be matched with a port" {  } { { "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" "" { Text "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1481834952052 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "eecs301_lab6.sdc 25 altera_reserved_tck clock " "Ignored filter at eecs301_lab6.sdc(25): altera_reserved_tck could not be matched with a clock" {  } { { "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" "" { Text "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1481834952052 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay eecs301_lab6.sdc 25 Argument <targets> is an empty collection " "Ignored set_input_delay at eecs301_lab6.sdc(25): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" "" { Text "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481834952052 ""}  } { { "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" "" { Text "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1481834952052 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay eecs301_lab6.sdc 25 Argument -clock is not an object ID " "Ignored set_input_delay at eecs301_lab6.sdc(25): Argument -clock is not an object ID" {  } { { "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" "" { Text "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1481834952052 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "eecs301_lab6.sdc 26 altera_reserved_tms port " "Ignored filter at eecs301_lab6.sdc(26): altera_reserved_tms could not be matched with a port" {  } { { "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" "" { Text "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1481834952052 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay eecs301_lab6.sdc 26 Argument <targets> is an empty collection " "Ignored set_input_delay at eecs301_lab6.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" "" { Text "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481834952052 ""}  } { { "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" "" { Text "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1481834952052 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay eecs301_lab6.sdc 26 Argument -clock is not an object ID " "Ignored set_input_delay at eecs301_lab6.sdc(26): Argument -clock is not an object ID" {  } { { "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" "" { Text "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1481834952052 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "eecs301_lab6.sdc 27 altera_reserved_tdo port " "Ignored filter at eecs301_lab6.sdc(27): altera_reserved_tdo could not be matched with a port" {  } { { "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" "" { Text "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1481834952052 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay eecs301_lab6.sdc 27 Argument <targets> is an empty collection " "Ignored set_output_delay at eecs301_lab6.sdc(27): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" "" { Text "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481834952052 ""}  } { { "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" "" { Text "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1481834952052 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay eecs301_lab6.sdc 27 Argument -clock is not an object ID " "Ignored set_output_delay at eecs301_lab6.sdc(27): Argument -clock is not an object ID" {  } { { "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" "" { Text "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1481834952052 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 36 -duty_cycle 50.00 -name \{clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 36 -duty_cycle 50.00 -name \{clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1481834952052 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1481834952052 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1481834952052 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1481834952052 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "eecs301_lab6.sdc 66 VGA_BLANK port " "Ignored filter at eecs301_lab6.sdc(66): VGA_BLANK could not be matched with a port" {  } { { "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" "" { Text "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1481834952054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay eecs301_lab6.sdc 66 Argument <targets> is an empty collection " "Ignored set_output_delay at eecs301_lab6.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" "" { Text "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481834952054 ""}  } { { "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" "" { Text "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1481834952054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay eecs301_lab6.sdc 67 Argument <targets> is an empty collection " "Ignored set_output_delay at eecs301_lab6.sdc(67): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" "" { Text "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481834952057 ""}  } { { "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" "" { Text "C:/rxr353snt21/eecs301_lab6/eecs301_lab6.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1481834952057 ""}
{ "Info" "ISTA_SDC_FOUND" "fir/fir_0002.sdc " "Reading SDC File: 'fir/fir_0002.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1481834952064 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fir_0002.sdc 3 clk port " "Ignored filter at fir_0002.sdc(3): clk could not be matched with a port" {  } { { "C:/rxr353snt21/eecs301_lab6/fir/fir_0002.sdc" "" { Text "C:/rxr353snt21/eecs301_lab6/fir/fir_0002.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1481834952067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock fir_0002.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at fir_0002.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period \"50 MHz\" \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period \"50 MHz\" \[get_ports \{clk\}\]" {  } { { "C:/rxr353snt21/eecs301_lab6/fir/fir_0002.sdc" "" { Text "C:/rxr353snt21/eecs301_lab6/fir/fir_0002.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481834952067 ""}  } { { "C:/rxr353snt21/eecs301_lab6/fir/fir_0002.sdc" "" { Text "C:/rxr353snt21/eecs301_lab6/fir/fir_0002.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1481834952067 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hsync:hgen\|htmp " "Node: hsync:hgen\|htmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vsync:vgen\|tmp hsync:hgen\|htmp " "Register vsync:vgen\|tmp is being clocked by hsync:hgen\|htmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1481834952087 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1481834952087 "|eecs301_lab6|hsync:hgen|htmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "slclk:comb_45\|slclk " "Node: slclk:comb_45\|slclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register digital:adcin\|cnt\[4\] slclk:comb_45\|slclk " "Register digital:adcin\|cnt\[4\] is being clocked by slclk:comb_45\|slclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1481834952087 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1481834952087 "|eecs301_lab6|slclk:comb_45|slclk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481834952087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481834952087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481834952087 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1481834952087 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1481834952097 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1481834952097 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1481834952127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.038 " "Worst-case setup slack is 15.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834952147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834952147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.038               0.000 CLOCK_50  " "   15.038               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834952147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  107.489               0.000 clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  107.489               0.000 clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834952147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481834952147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.285 " "Worst-case hold slack is 0.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834952167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834952167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.285               0.000 clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834952167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.105               0.000 CLOCK_50  " "    1.105               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834952167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481834952167 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481834952167 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481834952177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.388 " "Worst-case minimum pulse width slack is 1.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834952187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834952187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.388               0.000 clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.388               0.000 clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834952187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.658               0.000 CLOCK_50  " "    8.658               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834952187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   54.853               0.000 clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   54.853               0.000 clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834952187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481834952187 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1481834952212 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1481834952264 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1481834954101 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hsync:hgen\|htmp " "Node: hsync:hgen\|htmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vsync:vgen\|tmp hsync:hgen\|htmp " "Register vsync:vgen\|tmp is being clocked by hsync:hgen\|htmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1481834954224 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1481834954224 "|eecs301_lab6|hsync:hgen|htmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "slclk:comb_45\|slclk " "Node: slclk:comb_45\|slclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register digital:adcin\|cnt\[4\] slclk:comb_45\|slclk " "Register digital:adcin\|cnt\[4\] is being clocked by slclk:comb_45\|slclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1481834954224 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1481834954224 "|eecs301_lab6|slclk:comb_45|slclk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481834954224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481834954224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481834954224 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1481834954224 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1481834954224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.215 " "Worst-case setup slack is 15.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834954246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834954246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.215               0.000 CLOCK_50  " "   15.215               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834954246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  107.559               0.000 clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  107.559               0.000 clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834954246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481834954246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.260 " "Worst-case hold slack is 0.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834954251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834954251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.260               0.000 clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834954251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.054               0.000 CLOCK_50  " "    1.054               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834954251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481834954251 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481834954279 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481834954371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.388 " "Worst-case minimum pulse width slack is 1.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834954379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834954379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.388               0.000 clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.388               0.000 clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834954379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.666               0.000 CLOCK_50  " "    8.666               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834954379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   54.807               0.000 clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   54.807               0.000 clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834954379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481834954379 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1481834954426 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1481834954603 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1481834956287 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hsync:hgen\|htmp " "Node: hsync:hgen\|htmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vsync:vgen\|tmp hsync:hgen\|htmp " "Register vsync:vgen\|tmp is being clocked by hsync:hgen\|htmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1481834956407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1481834956407 "|eecs301_lab6|hsync:hgen|htmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "slclk:comb_45\|slclk " "Node: slclk:comb_45\|slclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register digital:adcin\|cnt\[4\] slclk:comb_45\|slclk " "Register digital:adcin\|cnt\[4\] is being clocked by slclk:comb_45\|slclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1481834956407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1481834956407 "|eecs301_lab6|slclk:comb_45|slclk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481834956407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481834956407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481834956407 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1481834956407 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1481834956407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.458 " "Worst-case setup slack is 16.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834956427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834956427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.458               0.000 CLOCK_50  " "   16.458               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834956427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  108.996               0.000 clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  108.996               0.000 clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834956427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481834956427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834956429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834956429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.170               0.000 clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834956429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.639               0.000 CLOCK_50  " "    0.639               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834956429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481834956429 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481834956437 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481834956450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.388 " "Worst-case minimum pulse width slack is 1.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834956461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834956461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.388               0.000 clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.388               0.000 clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834956461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.607               0.000 CLOCK_50  " "    8.607               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834956461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   55.106               0.000 clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   55.106               0.000 clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834956461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481834956461 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1481834956509 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hsync:hgen\|htmp " "Node: hsync:hgen\|htmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vsync:vgen\|tmp hsync:hgen\|htmp " "Register vsync:vgen\|tmp is being clocked by hsync:hgen\|htmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1481834957709 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1481834957709 "|eecs301_lab6|hsync:hgen|htmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "slclk:comb_45\|slclk " "Node: slclk:comb_45\|slclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register digital:adcin\|cnt\[4\] slclk:comb_45\|slclk " "Register digital:adcin\|cnt\[4\] is being clocked by slclk:comb_45\|slclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1481834957709 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1481834957709 "|eecs301_lab6|slclk:comb_45|slclk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481834957709 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481834957709 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1481834957709 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1481834957709 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1481834957709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.831 " "Worst-case setup slack is 16.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834957719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834957719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.831               0.000 CLOCK_50  " "   16.831               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834957719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  109.183               0.000 clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  109.183               0.000 clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834957719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481834957719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.154 " "Worst-case hold slack is 0.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834957729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834957729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.154               0.000 clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834957729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.572               0.000 CLOCK_50  " "    0.572               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834957729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481834957729 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481834957740 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1481834957794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.388 " "Worst-case minimum pulse width slack is 1.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834957814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834957814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.388               0.000 clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.388               0.000 clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834957814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.619               0.000 CLOCK_50  " "    8.619               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834957814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   55.095               0.000 clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   55.095               0.000 clk9\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1481834957814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1481834957814 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1481834961679 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1481834961679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1095 " "Peak virtual memory: 1095 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481834961848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 15 15:49:21 2016 " "Processing ended: Thu Dec 15 15:49:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481834961848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481834961848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481834961848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481834961848 ""}
