# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"P_bit_AND_tb_func_impl.v" \

sv xil_defaultlib  \
"../../../../../AND_gate.srcs/sources_1/new/3_P_bit_AND_tb.sv" \

# Do not sort compile order
nosort
