#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x556f7cb43770 .scope module, "testbench" "testbench" 2 15;
 .timescale 0 0;
L_0x7f7bb05b5018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x556f7cb8c1c0_0 .net *"_ivl_13", 0 0, L_0x7f7bb05b5018;  1 drivers
v0x556f7cb8c2c0_0 .net *"_ivl_15", 30 0, L_0x556f7cb8d150;  1 drivers
v0x556f7cb8c3a0_0 .net "bench_address", 1 0, L_0x556f7cb8cb90;  1 drivers
v0x556f7cb8c440_0 .net "bench_chipselect", 0 0, L_0x556f7cb8cc30;  1 drivers
v0x556f7cb8c4e0_0 .net "bench_clk", 0 0, L_0x556f7cb8cd70;  1 drivers
v0x556f7cb8c5d0_0 .net "bench_in_port", 3 0, L_0x556f7cb8ce60;  1 drivers
v0x556f7cb8c670_0 .net "bench_irq", 0 0, L_0x556f7cb9e340;  1 drivers
v0x556f7cb8c710_0 .net "bench_readdata", 31 0, v0x556f7cb8bd60_0;  1 drivers
v0x556f7cb8c7e0_0 .var "bench_reset", 0 0;
v0x556f7cb8c880_0 .net "bench_reset_n", 0 0, L_0x556f7cb8cf80;  1 drivers
v0x556f7cb8c950_0 .net "bench_write_n", 0 0, L_0x556f7cb8d020;  1 drivers
v0x556f7cb8ca20_0 .net "bench_writedata", 31 0, L_0x556f7cb8d1f0;  1 drivers
v0x556f7cb8caf0_0 .var "indata_array", 0 40;
L_0x556f7cb8cb90 .part v0x556f7cb8caf0_0, 39, 2;
L_0x556f7cb8cc30 .part v0x556f7cb8caf0_0, 38, 1;
L_0x556f7cb8cd70 .part v0x556f7cb8caf0_0, 37, 1;
L_0x556f7cb8ce60 .part v0x556f7cb8caf0_0, 33, 4;
L_0x556f7cb8cf80 .part v0x556f7cb8caf0_0, 32, 1;
L_0x556f7cb8d020 .part v0x556f7cb8caf0_0, 31, 1;
L_0x556f7cb8d150 .part v0x556f7cb8caf0_0, 0, 31;
L_0x556f7cb8d1f0 .concat [ 1 31 0 0], L_0x7f7bb05b5018, L_0x556f7cb8d150;
S_0x556f7cb43bc0 .scope module, "inst" "soc_system_button_pio" 2 50, 3 1 0, S_0x556f7cb43770;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "address";
    .port_info 1 /INPUT 1 "chipselect";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 4 "in_port";
    .port_info 4 /INPUT 1 "reset_n";
    .port_info 5 /INPUT 1 "write_n";
    .port_info 6 /INPUT 32 "writedata";
    .port_info 7 /OUTPUT 1 "irq";
    .port_info 8 /OUTPUT 32 "readdata";
L_0x556f7cb4eac0 .functor AND 4, L_0x556f7cb9d610, L_0x556f7cb69770, C4<1111>, C4<1111>;
L_0x556f7cb4fb10 .functor AND 4, L_0x556f7cb9da80, v0x556f7cb8bba0_0, C4<1111>, C4<1111>;
L_0x556f7cb50ca0 .functor OR 4, L_0x556f7cb4eac0, L_0x556f7cb4fb10, C4<0000>, C4<0000>;
L_0x556f7cb51e30 .functor AND 4, L_0x556f7cb9df90, v0x556f7cb8b780_0, C4<1111>, C4<1111>;
L_0x556f7cb675b0 .functor OR 4, L_0x556f7cb50ca0, L_0x556f7cb51e30, C4<0000>, C4<0000>;
L_0x556f7cb69770 .functor BUFZ 4, L_0x556f7cb8ce60, C4<0000>, C4<0000>, C4<0000>;
L_0x556f7cb69ac0 .functor AND 4, v0x556f7cb8b780_0, v0x556f7cb8bba0_0, C4<1111>, C4<1111>;
L_0x556f7cb9e4e0 .functor NOT 1, L_0x556f7cb8d020, C4<0>, C4<0>, C4<0>;
L_0x556f7cb9e5a0 .functor AND 1, L_0x556f7cb8cc30, L_0x556f7cb9e4e0, C4<1>, C4<1>;
L_0x556f7cb9e8f0 .functor AND 1, L_0x556f7cb9e5a0, L_0x556f7cb9e790, C4<1>, C4<1>;
L_0x556f7cb9ea60 .functor NOT 4, v0x556f7cb8b2d0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x556f7cb9ead0 .functor AND 4, L_0x556f7cb9ea60, v0x556f7cb8b3b0_0, C4<1111>, C4<1111>;
v0x556f7cb51fd0_0 .net *"_ivl_10", 3 0, L_0x556f7cb9d610;  1 drivers
v0x556f7cb52070_0 .net *"_ivl_12", 3 0, L_0x556f7cb4eac0;  1 drivers
v0x556f7cb67750_0 .net *"_ivl_14", 31 0, L_0x556f7cb9d790;  1 drivers
L_0x7f7bb05b5138 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556f7cb677f0_0 .net *"_ivl_17", 29 0, L_0x7f7bb05b5138;  1 drivers
L_0x7f7bb05b5180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x556f7cb69850_0 .net/2u *"_ivl_18", 31 0, L_0x7f7bb05b5180;  1 drivers
v0x556f7cb69bb0_0 .net *"_ivl_2", 31 0, L_0x556f7cb8d3d0;  1 drivers
v0x556f7cb69c50_0 .net *"_ivl_20", 0 0, L_0x556f7cb9d940;  1 drivers
v0x556f7cb89eb0_0 .net *"_ivl_22", 3 0, L_0x556f7cb9da80;  1 drivers
v0x556f7cb89f90_0 .net *"_ivl_24", 3 0, L_0x556f7cb4fb10;  1 drivers
v0x556f7cb8a070_0 .net *"_ivl_26", 3 0, L_0x556f7cb50ca0;  1 drivers
v0x556f7cb8a150_0 .net *"_ivl_28", 31 0, L_0x556f7cb9dce0;  1 drivers
L_0x7f7bb05b51c8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556f7cb8a230_0 .net *"_ivl_31", 29 0, L_0x7f7bb05b51c8;  1 drivers
L_0x7f7bb05b5210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x556f7cb8a310_0 .net/2u *"_ivl_32", 31 0, L_0x7f7bb05b5210;  1 drivers
v0x556f7cb8a3f0_0 .net *"_ivl_34", 0 0, L_0x556f7cb9ddd0;  1 drivers
v0x556f7cb8a4b0_0 .net *"_ivl_36", 3 0, L_0x556f7cb9df90;  1 drivers
v0x556f7cb8a590_0 .net *"_ivl_38", 3 0, L_0x556f7cb51e30;  1 drivers
v0x556f7cb8a670_0 .net *"_ivl_44", 3 0, L_0x556f7cb69ac0;  1 drivers
v0x556f7cb8a750_0 .net *"_ivl_48", 0 0, L_0x556f7cb9e4e0;  1 drivers
L_0x7f7bb05b50a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556f7cb8a830_0 .net *"_ivl_5", 29 0, L_0x7f7bb05b50a8;  1 drivers
v0x556f7cb8a910_0 .net *"_ivl_51", 0 0, L_0x556f7cb9e5a0;  1 drivers
v0x556f7cb8a9d0_0 .net *"_ivl_52", 31 0, L_0x556f7cb9e610;  1 drivers
L_0x7f7bb05b5258 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556f7cb8aab0_0 .net *"_ivl_55", 29 0, L_0x7f7bb05b5258;  1 drivers
L_0x7f7bb05b52a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x556f7cb8ab90_0 .net/2u *"_ivl_56", 31 0, L_0x7f7bb05b52a0;  1 drivers
v0x556f7cb8ac70_0 .net *"_ivl_58", 0 0, L_0x556f7cb9e790;  1 drivers
L_0x7f7bb05b50f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556f7cb8ad30_0 .net/2u *"_ivl_6", 31 0, L_0x7f7bb05b50f0;  1 drivers
v0x556f7cb8ae10_0 .net *"_ivl_62", 3 0, L_0x556f7cb9ea60;  1 drivers
v0x556f7cb8aef0_0 .net *"_ivl_8", 0 0, L_0x556f7cb9d4d0;  1 drivers
v0x556f7cb8afb0_0 .net "address", 1 0, L_0x556f7cb8cb90;  alias, 1 drivers
v0x556f7cb8b090_0 .net "chipselect", 0 0, L_0x556f7cb8cc30;  alias, 1 drivers
v0x556f7cb8b150_0 .net "clk", 0 0, L_0x556f7cb8cd70;  alias, 1 drivers
L_0x7f7bb05b5060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x556f7cb8b210_0 .net "clk_en", 0 0, L_0x7f7bb05b5060;  1 drivers
v0x556f7cb8b2d0_0 .var "d1_data_in", 3 0;
v0x556f7cb8b3b0_0 .var "d2_data_in", 3 0;
v0x556f7cb8b6a0_0 .net "data_in", 3 0, L_0x556f7cb69770;  1 drivers
v0x556f7cb8b780_0 .var "edge_capture", 3 0;
v0x556f7cb8b860_0 .net "edge_capture_wr_strobe", 0 0, L_0x556f7cb9e8f0;  1 drivers
v0x556f7cb8b920_0 .net "edge_detect", 3 0, L_0x556f7cb9ead0;  1 drivers
v0x556f7cb8ba00_0 .net "in_port", 3 0, L_0x556f7cb8ce60;  alias, 1 drivers
v0x556f7cb8bae0_0 .net "irq", 0 0, L_0x556f7cb9e340;  alias, 1 drivers
v0x556f7cb8bba0_0 .var "irq_mask", 3 0;
v0x556f7cb8bc80_0 .net "read_mux_out", 3 0, L_0x556f7cb675b0;  1 drivers
v0x556f7cb8bd60_0 .var "readdata", 31 0;
v0x556f7cb8be40_0 .net "reset_n", 0 0, L_0x556f7cb8cf80;  alias, 1 drivers
v0x556f7cb8bf00_0 .net "write_n", 0 0, L_0x556f7cb8d020;  alias, 1 drivers
v0x556f7cb8bfc0_0 .net "writedata", 31 0, L_0x556f7cb8d1f0;  alias, 1 drivers
E_0x556f7cb548e0/0 .event negedge, v0x556f7cb8be40_0;
E_0x556f7cb548e0/1 .event posedge, v0x556f7cb8b150_0;
E_0x556f7cb548e0 .event/or E_0x556f7cb548e0/0, E_0x556f7cb548e0/1;
L_0x556f7cb8d3d0 .concat [ 2 30 0 0], L_0x556f7cb8cb90, L_0x7f7bb05b50a8;
L_0x556f7cb9d4d0 .cmp/eq 32, L_0x556f7cb8d3d0, L_0x7f7bb05b50f0;
L_0x556f7cb9d610 .concat [ 1 1 1 1], L_0x556f7cb9d4d0, L_0x556f7cb9d4d0, L_0x556f7cb9d4d0, L_0x556f7cb9d4d0;
L_0x556f7cb9d790 .concat [ 2 30 0 0], L_0x556f7cb8cb90, L_0x7f7bb05b5138;
L_0x556f7cb9d940 .cmp/eq 32, L_0x556f7cb9d790, L_0x7f7bb05b5180;
L_0x556f7cb9da80 .concat [ 1 1 1 1], L_0x556f7cb9d940, L_0x556f7cb9d940, L_0x556f7cb9d940, L_0x556f7cb9d940;
L_0x556f7cb9dce0 .concat [ 2 30 0 0], L_0x556f7cb8cb90, L_0x7f7bb05b51c8;
L_0x556f7cb9ddd0 .cmp/eq 32, L_0x556f7cb9dce0, L_0x7f7bb05b5210;
L_0x556f7cb9df90 .concat [ 1 1 1 1], L_0x556f7cb9ddd0, L_0x556f7cb9ddd0, L_0x556f7cb9ddd0, L_0x556f7cb9ddd0;
L_0x556f7cb9e340 .reduce/or L_0x556f7cb69ac0;
L_0x556f7cb9e610 .concat [ 2 30 0 0], L_0x556f7cb8cb90, L_0x7f7bb05b5258;
L_0x556f7cb9e790 .cmp/eq 32, L_0x556f7cb9e610, L_0x7f7bb05b52a0;
    .scope S_0x556f7cb43bc0;
T_0 ;
    %wait E_0x556f7cb548e0;
    %load/vec4 v0x556f7cb8be40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556f7cb8bd60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x556f7cb8b210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x556f7cb8bc80_0;
    %pad/u 32;
    %or;
    %assign/vec4 v0x556f7cb8bd60_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x556f7cb43bc0;
T_1 ;
    %wait E_0x556f7cb548e0;
    %load/vec4 v0x556f7cb8be40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556f7cb8bba0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x556f7cb8b090_0;
    %load/vec4 v0x556f7cb8bf00_0;
    %inv;
    %and;
    %load/vec4 v0x556f7cb8afb0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x556f7cb8bfc0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x556f7cb8bba0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x556f7cb43bc0;
T_2 ;
    %wait E_0x556f7cb548e0;
    %load/vec4 v0x556f7cb8be40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556f7cb8b780_0, 4, 5;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x556f7cb8b210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x556f7cb8b860_0;
    %load/vec4 v0x556f7cb8bfc0_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556f7cb8b780_0, 4, 5;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x556f7cb8b920_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556f7cb8b780_0, 4, 5;
T_2.6 ;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x556f7cb43bc0;
T_3 ;
    %wait E_0x556f7cb548e0;
    %load/vec4 v0x556f7cb8be40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556f7cb8b780_0, 4, 5;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x556f7cb8b210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x556f7cb8b860_0;
    %load/vec4 v0x556f7cb8bfc0_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556f7cb8b780_0, 4, 5;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x556f7cb8b920_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556f7cb8b780_0, 4, 5;
T_3.6 ;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x556f7cb43bc0;
T_4 ;
    %wait E_0x556f7cb548e0;
    %load/vec4 v0x556f7cb8be40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556f7cb8b780_0, 4, 5;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x556f7cb8b210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x556f7cb8b860_0;
    %load/vec4 v0x556f7cb8bfc0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556f7cb8b780_0, 4, 5;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x556f7cb8b920_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556f7cb8b780_0, 4, 5;
T_4.6 ;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x556f7cb43bc0;
T_5 ;
    %wait E_0x556f7cb548e0;
    %load/vec4 v0x556f7cb8be40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556f7cb8b780_0, 4, 5;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x556f7cb8b210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x556f7cb8b860_0;
    %load/vec4 v0x556f7cb8bfc0_0;
    %parti/s 1, 3, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556f7cb8b780_0, 4, 5;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x556f7cb8b920_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556f7cb8b780_0, 4, 5;
T_5.6 ;
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x556f7cb43bc0;
T_6 ;
    %wait E_0x556f7cb548e0;
    %load/vec4 v0x556f7cb8be40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556f7cb8b2d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556f7cb8b3b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x556f7cb8b210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x556f7cb8b6a0_0;
    %assign/vec4 v0x556f7cb8b2d0_0, 0;
    %load/vec4 v0x556f7cb8b2d0_0;
    %assign/vec4 v0x556f7cb8b3b0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x556f7cb43770;
T_7 ;
    %vpi_call 2 40 "$dumpfile", "54.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x556f7cb43770 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f7cb8c7e0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x556f7cb43770;
T_8 ;
    %delay 5, 0;
    %vpi_func 2 47 "$random" 32 {0 0 0};
    %pad/s 41;
    %store/vec4 v0x556f7cb8caf0_0, 0, 41;
    %jmp T_8;
    .thread T_8;
    .scope S_0x556f7cb43770;
T_9 ;
    %vpi_call 2 64 "$monitor", $time, " bench_reset = %b, address = %b , chipselect = %b , clk = %b , in_port = %b , reset_n = %b , write_n = %b , writedata = %b , irq = %b , readdata = %b  ", v0x556f7cb8c7e0_0, v0x556f7cb8c3a0_0, v0x556f7cb8c440_0, v0x556f7cb8c4e0_0, v0x556f7cb8c5d0_0, v0x556f7cb8c880_0, v0x556f7cb8c950_0, v0x556f7cb8ca20_0, v0x556f7cb8c670_0, v0x556f7cb8c710_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x556f7cb43770;
T_10 ;
    %delay 199, 0;
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "wavedrom_dataset/testbenches/54_tb.v";
    "wavedrom_dataset/verilog_modules/42.v";
