{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717128685653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717128685653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 00:11:25 2024 " "Processing started: Fri May 31 00:11:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717128685653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128685653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MTran_Lab4_VHDL_7SegmentLed -c MTran_Lab4_VHDL_7SegmentLed " "Command: quartus_map --read_settings_files=on --write_settings_files=off MTran_Lab4_VHDL_7SegmentLed -c MTran_Lab4_VHDL_7SegmentLed" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128685653 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717128685845 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717128685845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtran_lab4_vhdl_7segmentled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtran_lab4_vhdl_7segmentled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MTran_Lab4_VHDL_7SegmentLed-behavioral " "Found design unit 1: MTran_Lab4_VHDL_7SegmentLed-behavioral" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717128692265 ""} { "Info" "ISGN_ENTITY_NAME" "1 MTran_Lab4_VHDL_7SegmentLed " "Found entity 1: MTran_Lab4_VHDL_7SegmentLed" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717128692265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692265 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MTran_Lab4_VHDL_7SegmentLed " "Elaborating entity \"MTran_Lab4_VHDL_7SegmentLed\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717128692284 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "err MTran_Lab4_VHDL_7SegmentLed.vhd(23) " "Verilog HDL or VHDL warning at MTran_Lab4_VHDL_7SegmentLed.vhd(23): object \"err\" assigned a value but never read" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717128692285 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX3 MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "VHDL Process Statement warning at MTran_Lab4_VHDL_7SegmentLed.vhd(77): inferring latch(es) for signal or variable \"HEX3\", which holds its previous value in one or more paths through the process" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717128692291 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX2 MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "VHDL Process Statement warning at MTran_Lab4_VHDL_7SegmentLed.vhd(77): inferring latch(es) for signal or variable \"HEX2\", which holds its previous value in one or more paths through the process" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717128692291 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX1 MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "VHDL Process Statement warning at MTran_Lab4_VHDL_7SegmentLed.vhd(77): inferring latch(es) for signal or variable \"HEX1\", which holds its previous value in one or more paths through the process" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717128692291 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX0 MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "VHDL Process Statement warning at MTran_Lab4_VHDL_7SegmentLed.vhd(77): inferring latch(es) for signal or variable \"HEX0\", which holds its previous value in one or more paths through the process" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717128692291 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "err_num1 MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "VHDL Process Statement warning at MTran_Lab4_VHDL_7SegmentLed.vhd(77): inferring latch(es) for signal or variable \"err_num1\", which holds its previous value in one or more paths through the process" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717128692291 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "err_num2 MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "VHDL Process Statement warning at MTran_Lab4_VHDL_7SegmentLed.vhd(77): inferring latch(es) for signal or variable \"err_num2\", which holds its previous value in one or more paths through the process" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717128692291 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "BT MTran_Lab4_VHDL_7SegmentLed.vhd(163) " "VHDL warning at MTran_Lab4_VHDL_7SegmentLed.vhd(163): sensitivity list already contains BT" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 163 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692292 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LED MTran_Lab4_VHDL_7SegmentLed.vhd(163) " "VHDL Process Statement warning at MTran_Lab4_VHDL_7SegmentLed.vhd(163): inferring latch(es) for signal or variable \"LED\", which holds its previous value in one or more paths through the process" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 163 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717128692292 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num1_flag MTran_Lab4_VHDL_7SegmentLed.vhd(163) " "VHDL Process Statement warning at MTran_Lab4_VHDL_7SegmentLed.vhd(163): inferring latch(es) for signal or variable \"num1_flag\", which holds its previous value in one or more paths through the process" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 163 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717128692292 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num1 MTran_Lab4_VHDL_7SegmentLed.vhd(163) " "VHDL Process Statement warning at MTran_Lab4_VHDL_7SegmentLed.vhd(163): inferring latch(es) for signal or variable \"num1\", which holds its previous value in one or more paths through the process" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 163 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717128692292 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "BT MTran_Lab4_VHDL_7SegmentLed.vhd(183) " "VHDL warning at MTran_Lab4_VHDL_7SegmentLed.vhd(183): sensitivity list already contains BT" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 183 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692292 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LED MTran_Lab4_VHDL_7SegmentLed.vhd(183) " "VHDL Process Statement warning at MTran_Lab4_VHDL_7SegmentLed.vhd(183): inferring latch(es) for signal or variable \"LED\", which holds its previous value in one or more paths through the process" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 183 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717128692292 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num2_flag MTran_Lab4_VHDL_7SegmentLed.vhd(183) " "VHDL Process Statement warning at MTran_Lab4_VHDL_7SegmentLed.vhd(183): inferring latch(es) for signal or variable \"num2_flag\", which holds its previous value in one or more paths through the process" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 183 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717128692292 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num2 MTran_Lab4_VHDL_7SegmentLed.vhd(183) " "VHDL Process Statement warning at MTran_Lab4_VHDL_7SegmentLed.vhd(183): inferring latch(es) for signal or variable \"num2\", which holds its previous value in one or more paths through the process" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 183 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717128692292 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "BT MTran_Lab4_VHDL_7SegmentLed.vhd(203) " "VHDL warning at MTran_Lab4_VHDL_7SegmentLed.vhd(203): sensitivity list already contains BT" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 203 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692292 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "add_flag MTran_Lab4_VHDL_7SegmentLed.vhd(203) " "VHDL Process Statement warning at MTran_Lab4_VHDL_7SegmentLed.vhd(203): inferring latch(es) for signal or variable \"add_flag\", which holds its previous value in one or more paths through the process" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717128692292 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_flag MTran_Lab4_VHDL_7SegmentLed.vhd(208) " "Inferred latch for \"add_flag\" at MTran_Lab4_VHDL_7SegmentLed.vhd(208)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692296 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[4\] MTran_Lab4_VHDL_7SegmentLed.vhd(183) " "Inferred latch for \"LED\[4\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(183)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692296 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[5\] MTran_Lab4_VHDL_7SegmentLed.vhd(183) " "Inferred latch for \"LED\[5\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(183)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692296 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[6\] MTran_Lab4_VHDL_7SegmentLed.vhd(183) " "Inferred latch for \"LED\[6\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(183)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692296 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[7\] MTran_Lab4_VHDL_7SegmentLed.vhd(183) " "Inferred latch for \"LED\[7\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(183)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692296 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[0\] MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2\[0\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692296 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[1\] MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2\[1\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692296 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[2\] MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2\[2\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692296 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[3\] MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2\[3\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692296 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[4\] MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2\[4\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692296 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[5\] MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2\[5\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692296 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[6\] MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2\[6\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692296 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[7\] MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2\[7\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692296 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[8\] MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2\[8\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692296 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[9\] MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2\[9\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692296 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[10\] MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2\[10\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692296 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[11\] MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2\[11\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692296 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[12\] MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2\[12\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692296 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[13\] MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2\[13\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692296 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[14\] MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2\[14\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692296 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[15\] MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2\[15\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692296 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[16\] MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2\[16\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692296 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[17\] MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2\[17\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692296 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[18\] MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2\[18\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692296 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[19\] MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2\[19\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692296 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[20\] MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2\[20\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692297 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[21\] MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2\[21\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692297 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[22\] MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2\[22\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692297 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[23\] MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2\[23\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692297 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[24\] MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2\[24\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692297 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[25\] MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2\[25\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692297 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[26\] MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2\[26\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692297 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[27\] MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2\[27\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692297 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[28\] MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2\[28\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692297 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[29\] MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2\[29\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692297 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[30\] MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2\[30\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692297 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[31\] MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2\[31\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692297 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2_flag MTran_Lab4_VHDL_7SegmentLed.vhd(190) " "Inferred latch for \"num2_flag\" at MTran_Lab4_VHDL_7SegmentLed.vhd(190)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692297 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[0\] MTran_Lab4_VHDL_7SegmentLed.vhd(163) " "Inferred latch for \"LED\[0\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(163)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692297 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[1\] MTran_Lab4_VHDL_7SegmentLed.vhd(163) " "Inferred latch for \"LED\[1\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(163)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692297 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[2\] MTran_Lab4_VHDL_7SegmentLed.vhd(163) " "Inferred latch for \"LED\[2\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(163)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692297 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[3\] MTran_Lab4_VHDL_7SegmentLed.vhd(163) " "Inferred latch for \"LED\[3\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(163)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692297 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[0\] MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1\[0\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692297 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[1\] MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1\[1\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692297 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[2\] MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1\[2\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692297 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[3\] MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1\[3\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692297 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[4\] MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1\[4\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692297 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[5\] MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1\[5\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692297 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[6\] MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1\[6\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692297 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[7\] MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1\[7\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692297 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[8\] MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1\[8\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692297 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[9\] MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1\[9\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692297 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[10\] MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1\[10\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692297 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[11\] MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1\[11\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692298 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[12\] MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1\[12\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692298 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[13\] MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1\[13\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692298 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[14\] MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1\[14\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692298 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[15\] MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1\[15\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692298 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[16\] MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1\[16\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692298 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[17\] MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1\[17\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692298 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[18\] MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1\[18\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692298 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[19\] MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1\[19\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692298 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[20\] MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1\[20\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692298 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[21\] MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1\[21\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692298 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[22\] MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1\[22\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692298 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[23\] MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1\[23\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692298 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[24\] MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1\[24\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692298 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[25\] MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1\[25\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692298 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[26\] MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1\[26\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692298 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[27\] MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1\[27\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692298 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[28\] MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1\[28\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692298 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[29\] MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1\[29\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692298 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[30\] MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1\[30\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692298 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[31\] MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1\[31\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692298 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1_flag MTran_Lab4_VHDL_7SegmentLed.vhd(170) " "Inferred latch for \"num1_flag\" at MTran_Lab4_VHDL_7SegmentLed.vhd(170)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692298 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "Inferred latch for \"HEX0\[0\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(77)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692298 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "Inferred latch for \"HEX0\[1\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(77)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692298 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "Inferred latch for \"HEX0\[2\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(77)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692298 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "Inferred latch for \"HEX0\[3\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(77)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692298 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "Inferred latch for \"HEX0\[4\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(77)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692299 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "Inferred latch for \"HEX0\[5\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(77)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692299 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "Inferred latch for \"HEX0\[6\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(77)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692299 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "Inferred latch for \"HEX1\[0\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(77)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692299 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "Inferred latch for \"HEX1\[1\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(77)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692299 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "Inferred latch for \"HEX1\[2\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(77)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692299 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "Inferred latch for \"HEX1\[3\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(77)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692299 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "Inferred latch for \"HEX1\[4\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(77)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692299 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "Inferred latch for \"HEX1\[5\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(77)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692299 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "Inferred latch for \"HEX1\[6\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(77)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692299 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "Inferred latch for \"HEX2\[0\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(77)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692299 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "Inferred latch for \"HEX2\[1\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(77)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692299 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "Inferred latch for \"HEX2\[2\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(77)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692299 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "Inferred latch for \"HEX2\[3\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(77)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692299 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "Inferred latch for \"HEX2\[4\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(77)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692299 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "Inferred latch for \"HEX2\[5\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(77)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692299 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "Inferred latch for \"HEX2\[6\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(77)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692299 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "Inferred latch for \"HEX3\[0\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(77)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692299 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "Inferred latch for \"HEX3\[1\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(77)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692299 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "Inferred latch for \"HEX3\[2\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(77)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692299 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "Inferred latch for \"HEX3\[3\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(77)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692299 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "Inferred latch for \"HEX3\[4\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(77)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692299 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "Inferred latch for \"HEX3\[5\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(77)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692300 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] MTran_Lab4_VHDL_7SegmentLed.vhd(77) " "Inferred latch for \"HEX3\[6\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(77)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692300 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2 MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"err_num2\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692300 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[0\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit3\[0\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692300 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[1\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit3\[1\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692300 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[2\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit3\[2\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692300 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[3\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit3\[3\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692300 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[4\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit3\[4\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692300 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[5\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit3\[5\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692300 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[6\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit3\[6\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692300 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[7\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit3\[7\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692300 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[8\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit3\[8\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692300 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[9\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit3\[9\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692300 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[10\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit3\[10\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692300 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[11\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit3\[11\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692300 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[12\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit3\[12\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692300 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[13\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit3\[13\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692300 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[14\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit3\[14\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692300 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[15\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit3\[15\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692300 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[16\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit3\[16\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692300 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[17\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit3\[17\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692300 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[18\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit3\[18\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692300 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[19\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit3\[19\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692300 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[20\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit3\[20\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692300 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[21\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit3\[21\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692300 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[22\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit3\[22\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692300 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[23\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit3\[23\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692301 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[24\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit3\[24\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692301 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[25\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit3\[25\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692301 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[26\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit3\[26\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692301 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[27\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit3\[27\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692301 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[28\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit3\[28\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692301 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[29\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit3\[29\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692301 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[30\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit3\[30\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692301 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[31\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit3\[31\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692301 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[0\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit2\[0\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692301 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[1\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit2\[1\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692301 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[2\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit2\[2\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692301 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[3\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit2\[3\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692301 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[4\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit2\[4\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692301 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[5\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit2\[5\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692301 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[6\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit2\[6\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692301 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[7\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit2\[7\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692301 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[8\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit2\[8\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692301 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[9\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit2\[9\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692301 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[10\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit2\[10\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692301 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[11\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit2\[11\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692301 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[12\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit2\[12\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692301 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[13\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit2\[13\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692301 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[14\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit2\[14\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692301 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[15\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit2\[15\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692301 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[16\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit2\[16\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692301 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[17\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit2\[17\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692302 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[18\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit2\[18\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692302 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[19\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit2\[19\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692302 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[20\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit2\[20\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692302 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[21\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit2\[21\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692302 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[22\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit2\[22\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692302 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[23\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit2\[23\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692302 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[24\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit2\[24\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692302 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[25\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit2\[25\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692302 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[26\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit2\[26\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692302 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[27\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit2\[27\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692302 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[28\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit2\[28\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692302 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[29\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit2\[29\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692302 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[30\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit2\[30\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692302 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[31\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit2\[31\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692302 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1 MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"err_num1\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692302 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[0\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit1\[0\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692302 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[1\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit1\[1\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692302 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[2\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit1\[2\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692302 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[3\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit1\[3\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692302 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[4\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit1\[4\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692302 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[5\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit1\[5\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692302 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[6\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit1\[6\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692302 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[7\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit1\[7\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692302 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[8\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit1\[8\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692302 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[9\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit1\[9\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692302 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[10\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit1\[10\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692303 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[11\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit1\[11\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692303 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[12\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit1\[12\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692303 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[13\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit1\[13\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692303 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[14\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit1\[14\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692303 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[15\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit1\[15\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692303 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[16\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit1\[16\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692303 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[17\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit1\[17\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692303 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[18\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit1\[18\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692303 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[19\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit1\[19\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692303 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[20\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit1\[20\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692303 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[21\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit1\[21\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692303 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[22\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit1\[22\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692303 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[23\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit1\[23\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692303 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[24\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit1\[24\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692303 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[25\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit1\[25\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692303 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[26\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit1\[26\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692303 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[27\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit1\[27\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692303 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[28\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit1\[28\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692303 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[29\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit1\[29\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692303 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[30\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit1\[30\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692303 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[31\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit1\[31\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692303 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[0\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit0\[0\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692303 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[1\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit0\[1\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692303 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[2\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit0\[2\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692304 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[3\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit0\[3\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692304 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[4\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit0\[4\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692304 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[5\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit0\[5\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692304 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[6\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit0\[6\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692304 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[7\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit0\[7\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692304 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[8\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit0\[8\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692304 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[9\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit0\[9\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692304 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[10\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit0\[10\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692304 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[11\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit0\[11\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692304 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[12\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit0\[12\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692304 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[13\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit0\[13\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692304 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[14\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit0\[14\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692304 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[15\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit0\[15\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692304 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[16\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit0\[16\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692304 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[17\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit0\[17\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692304 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[18\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit0\[18\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692304 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[19\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit0\[19\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692304 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[20\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit0\[20\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692304 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[21\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit0\[21\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692304 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[22\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit0\[22\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692304 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[23\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit0\[23\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692305 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[24\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit0\[24\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692305 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[25\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit0\[25\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692305 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[26\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit0\[26\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692305 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[27\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit0\[27\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692305 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[28\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit0\[28\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692305 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[29\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit0\[29\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692305 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[30\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit0\[30\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692305 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[31\] MTran_Lab4_VHDL_7SegmentLed.vhd(92) " "Inferred latch for \"digit0\[31\]\" at MTran_Lab4_VHDL_7SegmentLed.vhd(92)" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692305 "|MTran_Lab4_VHDL_7SegmentLed"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "Mod1" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717128692612 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "Div1" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 133 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717128692612 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "Mod0" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 133 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717128692612 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "Div0" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 132 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717128692612 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1717128692612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 134 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717128692635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717128692635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717128692635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717128692635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717128692635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717128692635 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 134 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717128692635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uio " "Found entity 1: lpm_divide_uio" {  } { { "db/lpm_divide_uio.tdf" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/db/lpm_divide_uio.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717128692662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717128692668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717128692709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717128692727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 133 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717128692731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717128692732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717128692732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717128692732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717128692732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717128692732 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 133 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717128692732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bpo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bpo " "Found entity 1: lpm_divide_bpo" {  } { { "db/lpm_divide_bpo.tdf" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/db/lpm_divide_bpo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717128692754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717128692759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/db/alt_u_div_ove.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717128692780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kn9 " "Found entity 1: lpm_abs_kn9" {  } { { "db/lpm_abs_kn9.tdf" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/db/lpm_abs_kn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717128692789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 133 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717128692793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717128692793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717128692793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717128692793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717128692793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717128692793 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 133 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717128692793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717128692800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717128692800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717128692800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717128692800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717128692800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717128692800 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717128692800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_epo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_epo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_epo " "Found entity 1: lpm_divide_epo" {  } { { "db/lpm_divide_epo.tdf" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/db/lpm_divide_epo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717128692821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/db/abs_divider_nbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717128692826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/db/alt_u_div_uve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717128692848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_nn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_nn9 " "Found entity 1: lpm_abs_nn9" {  } { { "db/lpm_abs_nn9.tdf" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/db/lpm_abs_nn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717128692860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128692860 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LED\[3\]\$latch LED\[0\]\$latch " "Duplicate LATCH primitive \"LED\[3\]\$latch\" merged with LATCH primitive \"LED\[0\]\$latch\"" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 163 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1717128693172 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LED\[2\]\$latch LED\[0\]\$latch " "Duplicate LATCH primitive \"LED\[2\]\$latch\" merged with LATCH primitive \"LED\[0\]\$latch\"" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 163 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1717128693172 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LED\[1\]\$latch LED\[0\]\$latch " "Duplicate LATCH primitive \"LED\[1\]\$latch\" merged with LATCH primitive \"LED\[0\]\$latch\"" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 163 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1717128693172 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LED\[7\]\$latch LED\[4\]\$latch " "Duplicate LATCH primitive \"LED\[7\]\$latch\" merged with LATCH primitive \"LED\[4\]\$latch\"" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 183 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1717128693172 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LED\[6\]\$latch LED\[4\]\$latch " "Duplicate LATCH primitive \"LED\[6\]\$latch\" merged with LATCH primitive \"LED\[4\]\$latch\"" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 183 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1717128693172 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LED\[5\]\$latch LED\[4\]\$latch " "Duplicate LATCH primitive \"LED\[5\]\$latch\" merged with LATCH primitive \"LED\[4\]\$latch\"" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 183 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1717128693172 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1717128693172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED\[0\]\$latch " "Latch LED\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA err_num1 " "Ports D and ENA on the latch are fed by the same signal err_num1" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693172 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 163 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED\[4\]\$latch " "Latch LED\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA err_num2 " "Ports D and ENA on the latch are fed by the same signal err_num2" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693172 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 183 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[0\]\$latch " "Latch HEX0\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693172 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[1\]\$latch " "Latch HEX0\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[2\]\$latch " "Latch HEX0\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[3\]\$latch " "Latch HEX0\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[4\]\$latch " "Latch HEX0\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[5\]\$latch " "Latch HEX0\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[6\]\$latch " "Latch HEX0\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[0\]\$latch " "Latch HEX1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_flag " "Ports D and ENA on the latch are fed by the same signal add_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE num1_flag " "Ports ENA and PRE on the latch are fed by the same signal num1_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[1\]\$latch " "Latch HEX1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA num1_flag " "Ports D and ENA on the latch are fed by the same signal num1_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE num1_flag " "Ports ENA and PRE on the latch are fed by the same signal num1_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[2\]\$latch " "Latch HEX1\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA num1_flag " "Ports D and ENA on the latch are fed by the same signal num1_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE num1_flag " "Ports ENA and PRE on the latch are fed by the same signal num1_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[3\]\$latch " "Latch HEX1\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA num1_flag " "Ports D and ENA on the latch are fed by the same signal num1_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE num1_flag " "Ports ENA and PRE on the latch are fed by the same signal num1_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[4\]\$latch " "Latch HEX1\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA num1_flag " "Ports D and ENA on the latch are fed by the same signal num1_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR num1_flag " "Ports ENA and CLR on the latch are fed by the same signal num1_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[5\]\$latch " "Latch HEX1\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA num1_flag " "Ports D and ENA on the latch are fed by the same signal num1_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE num1_flag " "Ports ENA and PRE on the latch are fed by the same signal num1_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[6\]\$latch " "Latch HEX1\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA num1_flag " "Ports D and ENA on the latch are fed by the same signal num1_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR num1_flag " "Ports ENA and CLR on the latch are fed by the same signal num1_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[0\]\$latch " "Latch HEX2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_flag " "Ports D and ENA on the latch are fed by the same signal add_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR num1_flag " "Ports ENA and CLR on the latch are fed by the same signal num1_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[1\]\$latch " "Latch HEX2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_flag " "Ports D and ENA on the latch are fed by the same signal add_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE num1_flag " "Ports ENA and PRE on the latch are fed by the same signal num1_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[2\]\$latch " "Latch HEX2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_flag " "Ports D and ENA on the latch are fed by the same signal add_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE num1_flag " "Ports ENA and PRE on the latch are fed by the same signal num1_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[3\]\$latch " "Latch HEX2\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_flag " "Ports D and ENA on the latch are fed by the same signal add_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR num1_flag " "Ports ENA and CLR on the latch are fed by the same signal num1_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[4\]\$latch " "Latch HEX2\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_flag " "Ports D and ENA on the latch are fed by the same signal add_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR num1_flag " "Ports ENA and CLR on the latch are fed by the same signal num1_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[5\]\$latch " "Latch HEX2\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_flag " "Ports D and ENA on the latch are fed by the same signal add_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR num1_flag " "Ports ENA and CLR on the latch are fed by the same signal num1_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[6\]\$latch " "Latch HEX2\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_flag " "Ports D and ENA on the latch are fed by the same signal add_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR num1_flag " "Ports ENA and CLR on the latch are fed by the same signal num1_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[0\]\$latch " "Latch HEX3\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA num2_flag " "Ports D and ENA on the latch are fed by the same signal num2_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE num2_flag " "Ports ENA and PRE on the latch are fed by the same signal num2_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693173 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[1\]\$latch " "Latch HEX3\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA num2_flag " "Ports D and ENA on the latch are fed by the same signal num2_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693174 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE num2_flag " "Ports ENA and PRE on the latch are fed by the same signal num2_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693174 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[2\]\$latch " "Latch HEX3\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA num2_flag " "Ports D and ENA on the latch are fed by the same signal num2_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693174 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE num2_flag " "Ports ENA and PRE on the latch are fed by the same signal num2_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693174 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[3\]\$latch " "Latch HEX3\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA num2_flag " "Ports D and ENA on the latch are fed by the same signal num2_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693174 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE num2_flag " "Ports ENA and PRE on the latch are fed by the same signal num2_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693174 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[4\]\$latch " "Latch HEX3\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA num2_flag " "Ports D and ENA on the latch are fed by the same signal num2_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693174 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE num2_flag " "Ports ENA and PRE on the latch are fed by the same signal num2_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693174 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[5\]\$latch " "Latch HEX3\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA num2_flag " "Ports D and ENA on the latch are fed by the same signal num2_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693174 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE num2_flag " "Ports ENA and PRE on the latch are fed by the same signal num2_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693174 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[6\]\$latch " "Latch HEX3\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA num2_flag " "Ports D and ENA on the latch are fed by the same signal num2_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693174 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE num2_flag " "Ports ENA and PRE on the latch are fed by the same signal num2_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693174 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "err_num1 " "Latch err_num1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA num1_flag " "Ports D and ENA on the latch are fed by the same signal num1_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693174 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num1_flag " "Latch num1_flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BT\[0\] " "Ports D and ENA on the latch are fed by the same signal BT\[0\]" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693174 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "err_num2 " "Latch err_num2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA num1_flag " "Ports D and ENA on the latch are fed by the same signal num1_flag" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693174 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num2_flag " "Latch num2_flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BT\[1\] " "Ports D and ENA on the latch are fed by the same signal BT\[1\]" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717128693174 ""}  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717128693174 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717128693378 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717128693692 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717128693692 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "MTran_Lab4_VHDL_7SegmentLed.vhd" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/MTran_Lab4_VHDL_7SegmentLed.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717128693733 "|MTran_Lab4_VHDL_7SegmentLed|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1717128693733 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1066 " "Implemented 1066 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717128693737 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717128693737 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1016 " "Implemented 1016 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717128693737 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717128693737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4963 " "Peak virtual memory: 4963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717128693766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 00:11:33 2024 " "Processing ended: Fri May 31 00:11:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717128693766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717128693766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717128693766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717128693766 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1717128694772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717128694772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 00:11:34 2024 " "Processing started: Fri May 31 00:11:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717128694772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1717128694772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MTran_Lab4_VHDL_7SegmentLed -c MTran_Lab4_VHDL_7SegmentLed " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MTran_Lab4_VHDL_7SegmentLed -c MTran_Lab4_VHDL_7SegmentLed" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1717128694772 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1717128694821 ""}
{ "Info" "0" "" "Project  = MTran_Lab4_VHDL_7SegmentLed" {  } {  } 0 0 "Project  = MTran_Lab4_VHDL_7SegmentLed" 0 0 "Fitter" 0 0 1717128694821 ""}
{ "Info" "0" "" "Revision = MTran_Lab4_VHDL_7SegmentLed" {  } {  } 0 0 "Revision = MTran_Lab4_VHDL_7SegmentLed" 0 0 "Fitter" 0 0 1717128694821 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1717128694908 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1717128694909 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MTran_Lab4_VHDL_7SegmentLed 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"MTran_Lab4_VHDL_7SegmentLed\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1717128694917 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717128694953 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717128694953 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1717128695249 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1717128695261 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1717128695319 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1717128701840 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717128701870 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1717128701877 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717128701877 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717128701877 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1717128701877 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1717128701877 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1717128701877 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1717128701878 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1717128701878 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1717128701878 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717128701910 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[8\] " "Node \"LED\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717128701910 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1717128701910 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717128701910 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "67 " "The Timing Analyzer is analyzing 67 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1717128706183 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MTran_Lab4_VHDL_7SegmentLed.sdc " "Synopsys Design Constraints File file not found: 'MTran_Lab4_VHDL_7SegmentLed.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1717128706183 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1717128706183 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1717128706188 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1717128706189 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1717128706189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1717128706202 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1717128706326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:38 " "Fitter placement preparation operations ending: elapsed time is 00:00:38" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717128744334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1717128784910 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1717128787008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717128787008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1717128787819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1717128791043 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1717128791043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1717128795307 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1717128795307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717128795311 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.86 " "Total time spent on timing analysis during the Fitter is 2.86 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1717128796709 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717128796734 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717128797111 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717128797112 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717128797500 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717128800386 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1717128800558 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/output_files/MTran_Lab4_VHDL_7SegmentLed.fit.smsg " "Generated suppressed messages file D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/output_files/MTran_Lab4_VHDL_7SegmentLed.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1717128800624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6997 " "Peak virtual memory: 6997 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717128800981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 00:13:20 2024 " "Processing ended: Fri May 31 00:13:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717128800981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:46 " "Elapsed time: 00:01:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717128800981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717128800981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1717128800981 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1717128801840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717128801840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 00:13:21 2024 " "Processing started: Fri May 31 00:13:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717128801840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1717128801840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MTran_Lab4_VHDL_7SegmentLed -c MTran_Lab4_VHDL_7SegmentLed " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MTran_Lab4_VHDL_7SegmentLed -c MTran_Lab4_VHDL_7SegmentLed" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1717128801840 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1717128802280 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1717128805331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717128805582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 00:13:25 2024 " "Processing ended: Fri May 31 00:13:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717128805582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717128805582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717128805582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1717128805582 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1717128806171 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1717128806478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717128806478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 00:13:26 2024 " "Processing started: Fri May 31 00:13:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717128806478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1717128806478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MTran_Lab4_VHDL_7SegmentLed -c MTran_Lab4_VHDL_7SegmentLed " "Command: quartus_sta MTran_Lab4_VHDL_7SegmentLed -c MTran_Lab4_VHDL_7SegmentLed" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1717128806478 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1717128806526 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1717128806863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1717128806863 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717128806895 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717128806896 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "67 " "The Timing Analyzer is analyzing 67 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1717128807267 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MTran_Lab4_VHDL_7SegmentLed.sdc " "Synopsys Design Constraints File file not found: 'MTran_Lab4_VHDL_7SegmentLed.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1717128807295 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1717128807295 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BT\[0\] BT\[0\] " "create_clock -period 1.000 -name BT\[0\] BT\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717128807297 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BT\[1\] BT\[1\] " "create_clock -period 1.000 -name BT\[1\] BT\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717128807297 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BT\[3\] BT\[3\] " "create_clock -period 1.000 -name BT\[3\] BT\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717128807297 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[9\] SW\[9\] " "create_clock -period 1.000 -name SW\[9\] SW\[9\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717128807297 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717128807297 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1717128807300 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717128807300 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1717128807301 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1717128807306 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1717128807364 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1717128807364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.677 " "Worst-case setup slack is -24.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128807366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128807366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.677            -584.521 BT\[3\]  " "  -24.677            -584.521 BT\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128807366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.201            -172.874 SW\[9\]  " "  -24.201            -172.874 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128807366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.363             -39.183 BT\[1\]  " "   -4.363             -39.183 BT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128807366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.614             -29.902 BT\[0\]  " "   -3.614             -29.902 BT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128807366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717128807366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.159 " "Worst-case hold slack is 0.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128807375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128807375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 BT\[3\]  " "    0.159               0.000 BT\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128807375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 BT\[0\]  " "    0.284               0.000 BT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128807375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.944               0.000 BT\[1\]  " "    0.944               0.000 BT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128807375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.180               0.000 SW\[9\]  " "    1.180               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128807375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717128807375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.491 " "Worst-case recovery slack is -6.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128807377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128807377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.491            -113.476 BT\[3\]  " "   -6.491            -113.476 BT\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128807377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717128807377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.974 " "Worst-case removal slack is 0.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128807380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128807380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.974               0.000 BT\[3\]  " "    0.974               0.000 BT\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128807380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717128807380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.207 " "Worst-case minimum pulse width slack is -0.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128807381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128807381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.207              -2.280 BT\[0\]  " "   -0.207              -2.280 BT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128807381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.204              -2.282 BT\[3\]  " "   -0.204              -2.282 BT\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128807381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.027              -0.027 SW\[9\]  " "   -0.027              -0.027 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128807381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.002              -0.004 BT\[1\]  " "   -0.002              -0.004 BT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128807381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717128807381 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1717128807398 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1717128807421 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1717128808107 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717128808169 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1717128808187 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1717128808187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -25.373 " "Worst-case setup slack is -25.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.373            -597.622 BT\[3\]  " "  -25.373            -597.622 BT\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.723            -176.647 SW\[9\]  " "  -24.723            -176.647 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.384             -39.451 BT\[1\]  " "   -4.384             -39.451 BT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.583             -29.455 BT\[0\]  " "   -3.583             -29.455 BT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717128808188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.217 " "Worst-case hold slack is 0.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 BT\[3\]  " "    0.217               0.000 BT\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 BT\[0\]  " "    0.294               0.000 BT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.893               0.000 BT\[1\]  " "    0.893               0.000 BT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.140               0.000 SW\[9\]  " "    1.140               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717128808196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.491 " "Worst-case recovery slack is -6.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.491            -113.641 BT\[3\]  " "   -6.491            -113.641 BT\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717128808199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.970 " "Worst-case removal slack is 0.970" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.970               0.000 BT\[3\]  " "    0.970               0.000 BT\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717128808201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.201 " "Worst-case minimum pulse width slack is -0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.201              -2.464 BT\[3\]  " "   -0.201              -2.464 BT\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.162              -1.519 BT\[0\]  " "   -0.162              -1.519 BT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.033              -0.033 SW\[9\]  " "   -0.033              -0.033 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.021              -0.057 BT\[1\]  " "   -0.021              -0.057 BT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717128808203 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1717128808217 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1717128808315 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1717128808874 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717128808940 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1717128808947 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1717128808947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.246 " "Worst-case setup slack is -13.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.246            -314.881 BT\[3\]  " "  -13.246            -314.881 BT\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.164             -92.631 SW\[9\]  " "  -13.164             -92.631 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.640             -23.770 BT\[1\]  " "   -2.640             -23.770 BT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.093             -17.976 BT\[0\]  " "   -2.093             -17.976 BT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717128808948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.052 " "Worst-case hold slack is 0.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.052               0.000 BT\[3\]  " "    0.052               0.000 BT\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 BT\[0\]  " "    0.212               0.000 BT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 SW\[9\]  " "    0.444               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.576               0.000 BT\[1\]  " "    0.576               0.000 BT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717128808957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.862 " "Worst-case recovery slack is -3.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.862             -68.265 BT\[3\]  " "   -3.862             -68.265 BT\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717128808959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.544 " "Worst-case removal slack is 0.544" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.544               0.000 BT\[3\]  " "    0.544               0.000 BT\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717128808962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.424 " "Worst-case minimum pulse width slack is -0.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.424              -7.089 BT\[0\]  " "   -0.424              -7.089 BT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.399             -18.093 BT\[3\]  " "   -0.399             -18.093 BT\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.238              -3.558 SW\[9\]  " "   -0.238              -3.558 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.209              -3.675 BT\[1\]  " "   -0.209              -3.675 BT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128808963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717128808963 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1717128808978 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717128809088 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1717128809095 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1717128809095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.564 " "Worst-case setup slack is -12.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128809096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128809096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.564            -295.601 BT\[3\]  " "  -12.564            -295.601 BT\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128809096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.402             -87.114 SW\[9\]  " "  -12.402             -87.114 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128809096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.460             -22.220 BT\[1\]  " "   -2.460             -22.220 BT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128809096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.926             -16.511 BT\[0\]  " "   -1.926             -16.511 BT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128809096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717128809096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.049 " "Worst-case hold slack is 0.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128809105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128809105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049               0.000 BT\[3\]  " "    0.049               0.000 BT\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128809105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 BT\[0\]  " "    0.184               0.000 BT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128809105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 SW\[9\]  " "    0.372               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128809105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 BT\[1\]  " "    0.497               0.000 BT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128809105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717128809105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.556 " "Worst-case recovery slack is -3.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128809107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128809107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.556             -63.157 BT\[3\]  " "   -3.556             -63.157 BT\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128809107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717128809107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.488 " "Worst-case removal slack is 0.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128809110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128809110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488               0.000 BT\[3\]  " "    0.488               0.000 BT\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128809110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717128809110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.343 " "Worst-case minimum pulse width slack is -0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128809111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128809111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.343             -16.443 BT\[3\]  " "   -0.343             -16.443 BT\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128809111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.342              -5.701 BT\[0\]  " "   -0.342              -5.701 BT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128809111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.211              -3.410 SW\[9\]  " "   -0.211              -3.410 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128809111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.197              -3.422 BT\[1\]  " "   -0.197              -3.422 BT\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717128809111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717128809111 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1717128810069 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1717128810070 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5231 " "Peak virtual memory: 5231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717128810117 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 00:13:30 2024 " "Processing ended: Fri May 31 00:13:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717128810117 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717128810117 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717128810117 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1717128810117 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1717128811011 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717128811011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 00:13:30 2024 " "Processing started: Fri May 31 00:13:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717128811011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1717128811011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MTran_Lab4_VHDL_7SegmentLed -c MTran_Lab4_VHDL_7SegmentLed " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MTran_Lab4_VHDL_7SegmentLed -c MTran_Lab4_VHDL_7SegmentLed" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1717128811011 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1717128811514 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MTran_Lab4_VHDL_7SegmentLed.vo D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/simulation/questa/ simulation " "Generated file MTran_Lab4_VHDL_7SegmentLed.vo in folder \"D:/ESD/SEM1/Digital/Lab4/Week4/VHDL/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1717128811604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717128811630 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 00:13:31 2024 " "Processing ended: Fri May 31 00:13:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717128811630 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717128811630 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717128811630 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1717128811630 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 127 s " "Quartus Prime Full Compilation was successful. 0 errors, 127 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1717128812274 ""}
