{
  "DESIGN_NAME": "pwm_controller",
  "VERILOG_FILES": "../../rtl/pwm_controller.sv ../../rtl/pwm_apb_slave.sv ../../rtl/pwm_pll_controller.sv ../../rtl/pwm_channel_array.sv ../../rtl/pwm_channel.sv ../../rtl/pwm_sync_controller.sv ../../rtl/pwm_fault_protection.sv ../../rtl/pwm_irq_controller.sv",
  "CLOCK_PORT": "pclk_i",
  "CLOCK_PERIOD": 10.0,
  "FP_CORE_UTIL": 40,
  "PL_TARGET_DENSITY": 0.6,
  "GLB_RESIZER_TIMING_OPTIMIZATIONS": true,
  "PL_RESIZER_DESIGN_OPTIMIZATIONS": true,
  "SYNTH_STRATEGY": "area",
  "PDK": "sky130B",
  "DIE_AREA": "0 0 2000 2000",
  "CORE_AREA": "100 100 1900 1900",
  "IO_PINS": "apb,pwm,control,status"
} 