GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Workspace\tang-nano-9k-HDMI\src\dvi_tx\dvi_tx.v'
Analyzing Verilog file 'C:\Workspace\tang-nano-9k-HDMI\src\gowin_rpll\TMDS_rPLL.v'
Analyzing Verilog file 'C:\Workspace\tang-nano-9k-HDMI\src\video_controller.v'
Undeclared symbol 'tp0_de_in', assumed default net type 'wire'("C:\Workspace\tang-nano-9k-HDMI\src\video_controller.v":109)
Undeclared symbol 'I_mode', assumed default net type 'wire'("C:\Workspace\tang-nano-9k-HDMI\src\video_controller.v":153)
Analyzing Verilog file 'C:\Workspace\tang-nano-9k-HDMI\src\video_top.v'
Compiling module 'video_top'("C:\Workspace\tang-nano-9k-HDMI\src\video_top.v":1)
Compiling module 'video_controller'("C:\Workspace\tang-nano-9k-HDMI\src\video_controller.v":1)
WARN  (EX3791) : Expression size 2 truncated to fit in target size 1("C:\Workspace\tang-nano-9k-HDMI\src\video_controller.v":153)
Compiling module 'TMDS_rPLL'("C:\Workspace\tang-nano-9k-HDMI\src\gowin_rpll\TMDS_rPLL.v":9)
Compiling module 'DVI_TX_Top'("C:\Workspace\tang-nano-9k-HDMI\src\dvi_tx\dvi_tx.v":1034)
Compiling module '**'("C:\Workspace\tang-nano-9k-HDMI\src\dvi_tx\dvi_tx.v":0)
Compiling module '**'("C:\Workspace\tang-nano-9k-HDMI\src\dvi_tx\dvi_tx.v":0)
Compiling module '**'("C:\Workspace\tang-nano-9k-HDMI\src\dvi_tx\dvi_tx.v":0)
Compiling module '**'("C:\Workspace\tang-nano-9k-HDMI\src\dvi_tx\dvi_tx.v":0)
NOTE  (EX0101) : Current top module is "video_top"
WARN  (EX0206) : Instance "rpll_inst" 's parameter "DEVICE" value invalid("C:\Workspace\tang-nano-9k-HDMI\src\gowin_rpll\TMDS_rPLL.v":38)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Workspace\tang-nano-9k-HDMI\impl\gwsynthesis\hdmi.vg" completed
[100%] Generate report file "C:\Workspace\tang-nano-9k-HDMI\impl\gwsynthesis\hdmi_syn.rpt.html" completed
GowinSynthesis finish
