- ğŸ‘‹ Hi, Iâ€™m Sean Perry
- ğŸ‘€ Iâ€™m interested in compilers (c++, COBOL, llvm)
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ’ï¸ Iâ€™m looking to collaborate on ...
- ğŸ“« How to reach me ...

<!---
s66perry/s66perry is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
### ğŸ“• Latest LLVM Discourse Posts

<!-- DISCOURSE-LLVM:START -->
- [[RFC] [C++20] [Modules] Introduce Thin BMI and Decls hash](https://discourse.llvm.org/t/rfc-c-20-modules-introduce-thin-bmi-and-decls-hash/74755?page=3#post_56)
- [Llvm_i32_ty in IntrinsicsXXX.td can only represent i32 type in buildin func, what about u32?](https://discourse.llvm.org/t/llvm-i32-ty-in-intrinsicsxxx-td-can-only-represent-i32-type-in-buildin-func-what-about-u32/79760#post_1)
- [[RFC] Vector Distribution for CPU &lpar;convert vector to physical register size vector&rpar;](https://discourse.llvm.org/t/rfc-vector-distribution-for-cpu-convert-vector-to-physical-register-size-vector/79260?page=2#post_22)
- [[RFC] Vector Distribution for CPU &lpar;convert vector to physical register size vector&rpar;](https://discourse.llvm.org/t/rfc-vector-distribution-for-cpu-convert-vector-to-physical-register-size-vector/79260?page=2#post_21)
- [[RFC] Vector Distribution for CPU &lpar;convert vector to physical register size vector&rpar;](https://discourse.llvm.org/t/rfc-vector-distribution-for-cpu-convert-vector-to-physical-register-size-vector/79260#post_20)
<!-- DISCOURSE-LLVM:END -->
