//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Tue Oct 02 13:32:23 2012 (1349202743)
// Driver 
//

.version 3.0
.target sm_21, texmode_independent
.address_size 32

.visible .const .align 4 .b8 K[256] = {152, 47, 138, 66, 145, 68, 55, 113, 207, 251, 192, 181, 165, 219, 181, 233, 91, 194, 86, 57, 241, 17, 241, 89, 164, 130, 63, 146, 213, 94, 28, 171, 152, 170, 7, 216, 1, 91, 131, 18, 190, 133, 49, 36, 195, 125, 12, 85, 116, 93, 190, 114, 254, 177, 222, 128, 167, 6, 220, 155, 116, 241, 155, 193, 193, 105, 155, 228, 134, 71, 190, 239, 198, 157, 193, 15, 204, 161, 12, 36, 111, 44, 233, 45, 170, 132, 116, 74, 220, 169, 176, 92, 218, 136, 249, 118, 82, 81, 62, 152, 109, 198, 49, 168, 200, 39, 3, 176, 199, 127, 89, 191, 243, 11, 224, 198, 71, 145, 167, 213, 81, 99, 202, 6, 103, 41, 41, 20, 133, 10, 183, 39, 56, 33, 27, 46, 252, 109, 44, 77, 19, 13, 56, 83, 84, 115, 10, 101, 187, 10, 106, 118, 46, 201, 194, 129, 133, 44, 114, 146, 161, 232, 191, 162, 75, 102, 26, 168, 112, 139, 75, 194, 163, 81, 108, 199, 25, 232, 146, 209, 36, 6, 153, 214, 133, 53, 14, 244, 112, 160, 106, 16, 22, 193, 164, 25, 8, 108, 55, 30, 76, 119, 72, 39, 181, 188, 176, 52, 179, 12, 28, 57, 74, 170, 216, 78, 79, 202, 156, 91, 243, 111, 46, 104, 238, 130, 143, 116, 111, 99, 165, 120, 20, 120, 200, 132, 8, 2, 199, 140, 250, 255, 190, 144, 235, 108, 80, 164, 247, 163, 249, 190, 242, 120, 113, 198};
.visible .const .align 4 .b8 H[32] = {103, 230, 9, 106, 133, 174, 103, 187, 114, 243, 110, 60, 127, 82, 14, 81, 140, 104, 5, 155, 171, 217, 131, 31, 77, 136, 8, 252, 19, 205, 159, 236};
.visible .const .align 8 .u64 L = 6858203810;
.visible .const .align 4 .u32 pyopencl_defeat_cache_374d20c861424974ad318dae3f8d1262;

.entry search(
	.param .u32 search_param_0,
	.param .u32 search_param_1,
	.param .u32 search_param_2,
	.param .u32 search_param_3,
	.param .u32 search_param_4,
	.param .u32 search_param_5,
	.param .u32 search_param_6,
	.param .u32 search_param_7,
	.param .u32 search_param_8,
	.param .u32 search_param_9,
	.param .u32 search_param_10,
	.param .u32 search_param_11,
	.param .u32 search_param_12,
	.param .u32 search_param_13,
	.param .u32 search_param_14,
	.param .u32 search_param_15,
	.param .u32 search_param_16,
	.param .u32 search_param_17,
	.param .u32 search_param_18,
	.param .u32 search_param_19,
	.param .u32 .ptr .global .align 4 search_param_20
)
{
	.reg .pred 	%p<2>;
	.reg .s32 	%r<4447>;


	ld.param.u32 	%r7, [search_param_0];
	ld.param.u32 	%r8, [search_param_1];
	ld.param.u32 	%r9, [search_param_2];
	ld.param.u32 	%r10, [search_param_3];
	ld.param.u32 	%r11, [search_param_4];
	ld.param.u32 	%r12, [search_param_5];
	ld.param.u32 	%r13, [search_param_6];
	ld.param.u32 	%r14, [search_param_7];
	ld.param.u32 	%r15, [search_param_8];
	ld.param.u32 	%r16, [search_param_9];
	ld.param.u32 	%r17, [search_param_10];
	ld.param.u32 	%r18, [search_param_11];
	ld.param.u32 	%r19, [search_param_12];
	ld.param.u32 	%r20, [search_param_13];
	ld.param.u32 	%r21, [search_param_14];
	ld.param.u32 	%r22, [search_param_15];
	ld.param.u32 	%r23, [search_param_16];
	ld.param.u32 	%r24, [search_param_17];
	ld.param.u32 	%r25, [search_param_18];
	ld.param.u32 	%r26, [search_param_19];
	// inline asm
	mov.u32 	%r3, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r4, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r5, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r6, %tid.x;
	// inline asm
	add.s32 	%r27, %r3, %r21;
	mad.lo.s32 	%r28, %r5, %r4, %r27;
	add.s32 	%r2, %r28, %r6;
	add.s32 	%r29, %r2, %r25;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r23, 15;
	shr.b32 	%rhs, %r23, 17;
	add.u32 	%r30, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r23, 13;
	shr.b32 	%rhs, %r23, 19;
	add.u32 	%r31, %lhs, %rhs;
	}
	shr.u32 	%r32, %r23, 10;
	xor.b32  	%r33, %r31, %r32;
	xor.b32  	%r34, %r33, %r30;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2, 25;
	shr.b32 	%rhs, %r2, 7;
	add.u32 	%r35, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2, 14;
	shr.b32 	%rhs, %r2, 18;
	add.u32 	%r36, %lhs, %rhs;
	}
	shr.u32 	%r37, %r2, 3;
	xor.b32  	%r38, %r36, %r37;
	xor.b32  	%r39, %r38, %r35;
	add.s32 	%r40, %r34, %r22;
	add.s32 	%r41, %r40, %r39;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r24, 15;
	shr.b32 	%rhs, %r24, 17;
	add.u32 	%r42, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r24, 13;
	shr.b32 	%rhs, %r24, 19;
	add.u32 	%r43, %lhs, %rhs;
	}
	shr.u32 	%r44, %r24, 10;
	xor.b32  	%r45, %r43, %r44;
	xor.b32  	%r46, %r45, %r42;
	add.s32 	%r47, %r46, %r2;
	add.s32 	%r48, %r47, 285220864;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r41, 15;
	shr.b32 	%rhs, %r41, 17;
	add.u32 	%r49, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r41, 13;
	shr.b32 	%rhs, %r41, 19;
	add.u32 	%r50, %lhs, %rhs;
	}
	shr.u32 	%r51, %r41, 10;
	or.b32  	%r52, %r51, -2147483648;
	xor.b32  	%r53, %r52, %r49;
	xor.b32  	%r54, %r53, %r50;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r48, 15;
	shr.b32 	%rhs, %r48, 17;
	add.u32 	%r55, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r48, 13;
	shr.b32 	%rhs, %r48, 19;
	add.u32 	%r56, %lhs, %rhs;
	}
	shr.u32 	%r57, %r48, 10;
	xor.b32  	%r58, %r56, %r57;
	xor.b32  	%r59, %r58, %r55;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r54, 15;
	shr.b32 	%rhs, %r54, 17;
	add.u32 	%r60, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r54, 13;
	shr.b32 	%rhs, %r54, 19;
	add.u32 	%r61, %lhs, %rhs;
	}
	shr.u32 	%r62, %r54, 10;
	xor.b32  	%r63, %r61, %r62;
	xor.b32  	%r64, %r63, %r60;
	add.s32 	%r65, %r64, 640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r59, 15;
	shr.b32 	%rhs, %r59, 17;
	add.u32 	%r66, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r59, 13;
	shr.b32 	%rhs, %r59, 19;
	add.u32 	%r67, %lhs, %rhs;
	}
	shr.u32 	%r68, %r59, 10;
	xor.b32  	%r69, %r67, %r68;
	xor.b32  	%r70, %r69, %r66;
	add.s32 	%r71, %r70, %r23;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r65, 15;
	shr.b32 	%rhs, %r65, 17;
	add.u32 	%r72, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r65, 13;
	shr.b32 	%rhs, %r65, 19;
	add.u32 	%r73, %lhs, %rhs;
	}
	shr.u32 	%r74, %r65, 10;
	xor.b32  	%r75, %r73, %r74;
	xor.b32  	%r76, %r75, %r72;
	add.s32 	%r77, %r76, %r24;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r71, 15;
	shr.b32 	%rhs, %r71, 17;
	add.u32 	%r78, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r71, 13;
	shr.b32 	%rhs, %r71, 19;
	add.u32 	%r79, %lhs, %rhs;
	}
	shr.u32 	%r80, %r71, 10;
	xor.b32  	%r81, %r79, %r80;
	xor.b32  	%r82, %r81, %r78;
	add.s32 	%r83, %r82, %r41;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r77, 15;
	shr.b32 	%rhs, %r77, 17;
	add.u32 	%r84, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r77, 13;
	shr.b32 	%rhs, %r77, 19;
	add.u32 	%r85, %lhs, %rhs;
	}
	shr.u32 	%r86, %r77, 10;
	xor.b32  	%r87, %r85, %r86;
	xor.b32  	%r88, %r87, %r84;
	add.s32 	%r89, %r88, %r48;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r83, 15;
	shr.b32 	%rhs, %r83, 17;
	add.u32 	%r90, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r83, 13;
	shr.b32 	%rhs, %r83, 19;
	add.u32 	%r91, %lhs, %rhs;
	}
	shr.u32 	%r92, %r83, 10;
	xor.b32  	%r93, %r91, %r92;
	xor.b32  	%r94, %r93, %r90;
	add.s32 	%r95, %r94, %r54;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r89, 15;
	shr.b32 	%rhs, %r89, 17;
	add.u32 	%r96, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r89, 13;
	shr.b32 	%rhs, %r89, 19;
	add.u32 	%r97, %lhs, %rhs;
	}
	shr.u32 	%r98, %r89, 10;
	xor.b32  	%r99, %r97, %r98;
	xor.b32  	%r100, %r99, %r96;
	add.s32 	%r101, %r100, %r59;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r95, 15;
	shr.b32 	%rhs, %r95, 17;
	add.u32 	%r102, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r95, 13;
	shr.b32 	%rhs, %r95, 19;
	add.u32 	%r103, %lhs, %rhs;
	}
	shr.u32 	%r104, %r95, 10;
	xor.b32  	%r105, %r103, %r104;
	xor.b32  	%r106, %r105, %r102;
	add.s32 	%r107, %r106, %r65;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r101, 15;
	shr.b32 	%rhs, %r101, 17;
	add.u32 	%r108, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r101, 13;
	shr.b32 	%rhs, %r101, 19;
	add.u32 	%r109, %lhs, %rhs;
	}
	shr.u32 	%r110, %r101, 10;
	xor.b32  	%r111, %r109, %r110;
	xor.b32  	%r112, %r111, %r108;
	add.s32 	%r113, %r71, %r112;
	add.s32 	%r114, %r113, 10485845;
	add.s32 	%r115, %r29, %r7;
	add.s32 	%r116, %r29, %r26;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r115, 26;
	shr.b32 	%rhs, %r115, 6;
	add.u32 	%r117, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r115, 21;
	shr.b32 	%rhs, %r115, 11;
	add.u32 	%r118, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r115, 7;
	shr.b32 	%rhs, %r115, 25;
	add.u32 	%r119, %lhs, %rhs;
	}
	xor.b32  	%r120, %r118, %r119;
	xor.b32  	%r121, %r120, %r117;
	and.b32  	%r122, %r115, %r15;
	not.b32 	%r123, %r115;
	and.b32  	%r124, %r123, %r16;
	or.b32  	%r125, %r124, %r122;
	add.s32 	%r126, %r17, %r125;
	add.s32 	%r127, %r126, %r121;
	add.s32 	%r128, %r127, -1185496485;
	add.s32 	%r129, %r128, %r20;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r116, 30;
	shr.b32 	%rhs, %r116, 2;
	add.u32 	%r130, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r116, 19;
	shr.b32 	%rhs, %r116, 13;
	add.u32 	%r131, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r116, 10;
	shr.b32 	%rhs, %r116, 22;
	add.u32 	%r132, %lhs, %rhs;
	}
	xor.b32  	%r133, %r131, %r132;
	xor.b32  	%r134, %r133, %r130;
	xor.b32  	%r135, %r116, %r18;
	and.b32  	%r136, %r135, %r19;
	not.b32 	%r137, %r135;
	and.b32  	%r138, %r137, %r18;
	or.b32  	%r139, %r138, %r136;
	add.s32 	%r140, %r134, %r139;
	add.s32 	%r141, %r140, %r128;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r129, 26;
	shr.b32 	%rhs, %r129, 6;
	add.u32 	%r142, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r129, 21;
	shr.b32 	%rhs, %r129, 11;
	add.u32 	%r143, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r129, 7;
	shr.b32 	%rhs, %r129, 25;
	add.u32 	%r144, %lhs, %rhs;
	}
	xor.b32  	%r145, %r143, %r144;
	xor.b32  	%r146, %r145, %r142;
	and.b32  	%r147, %r129, %r115;
	not.b32 	%r148, %r129;
	and.b32  	%r149, %r148, %r15;
	or.b32  	%r150, %r149, %r147;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r141, 30;
	shr.b32 	%rhs, %r141, 2;
	add.u32 	%r151, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r141, 19;
	shr.b32 	%rhs, %r141, 13;
	add.u32 	%r152, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r141, 10;
	shr.b32 	%rhs, %r141, 22;
	add.u32 	%r153, %lhs, %rhs;
	}
	xor.b32  	%r154, %r152, %r153;
	xor.b32  	%r155, %r154, %r151;
	xor.b32  	%r156, %r141, %r116;
	and.b32  	%r157, %r156, %r18;
	not.b32 	%r158, %r156;
	and.b32  	%r159, %r116, %r158;
	or.b32  	%r160, %r159, %r157;
	ld.const.u32 	%r161, [K+20];
	add.s32 	%r162, %r161, %r16;
	add.s32 	%r163, %r162, %r150;
	add.s32 	%r164, %r163, %r160;
	add.s32 	%r165, %r164, %r146;
	add.s32 	%r166, %r165, %r155;
	add.s32 	%r167, %r19, %r16;
	add.s32 	%r168, %r167, %r161;
	add.s32 	%r169, %r168, %r150;
	add.s32 	%r170, %r169, %r146;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r170, 26;
	shr.b32 	%rhs, %r170, 6;
	add.u32 	%r171, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r170, 21;
	shr.b32 	%rhs, %r170, 11;
	add.u32 	%r172, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r170, 7;
	shr.b32 	%rhs, %r170, 25;
	add.u32 	%r173, %lhs, %rhs;
	}
	xor.b32  	%r174, %r172, %r173;
	xor.b32  	%r175, %r174, %r171;
	and.b32  	%r176, %r170, %r129;
	not.b32 	%r177, %r170;
	and.b32  	%r178, %r115, %r177;
	or.b32  	%r179, %r178, %r176;
	add.s32 	%r180, %r18, %r15;
	ld.const.u32 	%r181, [K+24];
	add.s32 	%r182, %r180, %r181;
	add.s32 	%r183, %r182, %r179;
	add.s32 	%r184, %r183, %r175;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r166, 30;
	shr.b32 	%rhs, %r166, 2;
	add.u32 	%r185, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r166, 19;
	shr.b32 	%rhs, %r166, 13;
	add.u32 	%r186, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r166, 10;
	shr.b32 	%rhs, %r166, 22;
	add.u32 	%r187, %lhs, %rhs;
	}
	xor.b32  	%r188, %r186, %r187;
	xor.b32  	%r189, %r188, %r185;
	xor.b32  	%r190, %r166, %r141;
	and.b32  	%r191, %r190, %r116;
	not.b32 	%r192, %r190;
	and.b32  	%r193, %r141, %r192;
	or.b32  	%r194, %r193, %r191;
	add.s32 	%r195, %r181, %r15;
	add.s32 	%r196, %r195, %r179;
	add.s32 	%r197, %r196, %r194;
	add.s32 	%r198, %r197, %r175;
	add.s32 	%r199, %r198, %r189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r184, 26;
	shr.b32 	%rhs, %r184, 6;
	add.u32 	%r200, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r184, 21;
	shr.b32 	%rhs, %r184, 11;
	add.u32 	%r201, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r184, 7;
	shr.b32 	%rhs, %r184, 25;
	add.u32 	%r202, %lhs, %rhs;
	}
	xor.b32  	%r203, %r201, %r202;
	xor.b32  	%r204, %r203, %r200;
	and.b32  	%r205, %r184, %r170;
	not.b32 	%r206, %r184;
	and.b32  	%r207, %r129, %r206;
	or.b32  	%r208, %r207, %r205;
	ld.const.u32 	%r209, [K+28];
	add.s32 	%r210, %r116, %r209;
	add.s32 	%r211, %r210, %r115;
	add.s32 	%r212, %r211, %r208;
	add.s32 	%r213, %r212, %r204;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r199, 30;
	shr.b32 	%rhs, %r199, 2;
	add.u32 	%r214, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r199, 19;
	shr.b32 	%rhs, %r199, 13;
	add.u32 	%r215, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r199, 10;
	shr.b32 	%rhs, %r199, 22;
	add.u32 	%r216, %lhs, %rhs;
	}
	xor.b32  	%r217, %r215, %r216;
	xor.b32  	%r218, %r217, %r214;
	xor.b32  	%r219, %r199, %r166;
	and.b32  	%r220, %r219, %r141;
	not.b32 	%r221, %r219;
	and.b32  	%r222, %r166, %r221;
	or.b32  	%r223, %r222, %r220;
	add.s32 	%r224, %r115, %r209;
	add.s32 	%r225, %r224, %r208;
	add.s32 	%r226, %r225, %r204;
	add.s32 	%r227, %r226, %r223;
	add.s32 	%r228, %r227, %r218;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r213, 26;
	shr.b32 	%rhs, %r213, 6;
	add.u32 	%r229, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r213, 21;
	shr.b32 	%rhs, %r213, 11;
	add.u32 	%r230, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r213, 7;
	shr.b32 	%rhs, %r213, 25;
	add.u32 	%r231, %lhs, %rhs;
	}
	xor.b32  	%r232, %r230, %r231;
	xor.b32  	%r233, %r232, %r229;
	and.b32  	%r234, %r213, %r184;
	not.b32 	%r235, %r213;
	and.b32  	%r236, %r170, %r235;
	or.b32  	%r237, %r236, %r234;
	ld.const.u32 	%r238, [K+32];
	add.s32 	%r239, %r141, %r238;
	add.s32 	%r240, %r239, %r129;
	add.s32 	%r241, %r240, %r237;
	add.s32 	%r242, %r241, %r233;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r228, 30;
	shr.b32 	%rhs, %r228, 2;
	add.u32 	%r243, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r228, 19;
	shr.b32 	%rhs, %r228, 13;
	add.u32 	%r244, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r228, 10;
	shr.b32 	%rhs, %r228, 22;
	add.u32 	%r245, %lhs, %rhs;
	}
	xor.b32  	%r246, %r244, %r245;
	xor.b32  	%r247, %r246, %r243;
	xor.b32  	%r248, %r228, %r199;
	and.b32  	%r249, %r248, %r166;
	not.b32 	%r250, %r248;
	and.b32  	%r251, %r199, %r250;
	or.b32  	%r252, %r251, %r249;
	add.s32 	%r253, %r129, %r238;
	add.s32 	%r254, %r253, %r237;
	add.s32 	%r255, %r254, %r233;
	add.s32 	%r256, %r255, %r252;
	add.s32 	%r257, %r256, %r247;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r242, 26;
	shr.b32 	%rhs, %r242, 6;
	add.u32 	%r258, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r242, 21;
	shr.b32 	%rhs, %r242, 11;
	add.u32 	%r259, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r242, 7;
	shr.b32 	%rhs, %r242, 25;
	add.u32 	%r260, %lhs, %rhs;
	}
	xor.b32  	%r261, %r259, %r260;
	xor.b32  	%r262, %r261, %r258;
	and.b32  	%r263, %r242, %r213;
	not.b32 	%r264, %r242;
	and.b32  	%r265, %r184, %r264;
	or.b32  	%r266, %r265, %r263;
	ld.const.u32 	%r267, [K+36];
	add.s32 	%r268, %r170, %r267;
	add.s32 	%r269, %r268, %r166;
	add.s32 	%r270, %r269, %r266;
	add.s32 	%r271, %r270, %r262;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r257, 30;
	shr.b32 	%rhs, %r257, 2;
	add.u32 	%r272, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r257, 19;
	shr.b32 	%rhs, %r257, 13;
	add.u32 	%r273, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r257, 10;
	shr.b32 	%rhs, %r257, 22;
	add.u32 	%r274, %lhs, %rhs;
	}
	xor.b32  	%r275, %r273, %r274;
	xor.b32  	%r276, %r275, %r272;
	xor.b32  	%r277, %r257, %r228;
	and.b32  	%r278, %r277, %r199;
	not.b32 	%r279, %r277;
	and.b32  	%r280, %r228, %r279;
	or.b32  	%r281, %r280, %r278;
	add.s32 	%r282, %r268, %r266;
	add.s32 	%r283, %r282, %r262;
	add.s32 	%r284, %r283, %r281;
	add.s32 	%r285, %r284, %r276;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r271, 26;
	shr.b32 	%rhs, %r271, 6;
	add.u32 	%r286, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r271, 21;
	shr.b32 	%rhs, %r271, 11;
	add.u32 	%r287, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r271, 7;
	shr.b32 	%rhs, %r271, 25;
	add.u32 	%r288, %lhs, %rhs;
	}
	xor.b32  	%r289, %r287, %r288;
	xor.b32  	%r290, %r289, %r286;
	and.b32  	%r291, %r271, %r242;
	not.b32 	%r292, %r271;
	and.b32  	%r293, %r213, %r292;
	or.b32  	%r294, %r293, %r291;
	ld.const.u32 	%r295, [K+40];
	add.s32 	%r296, %r184, %r295;
	add.s32 	%r297, %r296, %r199;
	add.s32 	%r298, %r297, %r294;
	add.s32 	%r299, %r298, %r290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r285, 30;
	shr.b32 	%rhs, %r285, 2;
	add.u32 	%r300, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r285, 19;
	shr.b32 	%rhs, %r285, 13;
	add.u32 	%r301, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r285, 10;
	shr.b32 	%rhs, %r285, 22;
	add.u32 	%r302, %lhs, %rhs;
	}
	xor.b32  	%r303, %r301, %r302;
	xor.b32  	%r304, %r303, %r300;
	xor.b32  	%r305, %r285, %r257;
	and.b32  	%r306, %r305, %r228;
	not.b32 	%r307, %r305;
	and.b32  	%r308, %r257, %r307;
	or.b32  	%r309, %r308, %r306;
	add.s32 	%r310, %r296, %r294;
	add.s32 	%r311, %r310, %r290;
	add.s32 	%r312, %r311, %r309;
	add.s32 	%r313, %r312, %r304;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r299, 26;
	shr.b32 	%rhs, %r299, 6;
	add.u32 	%r314, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r299, 21;
	shr.b32 	%rhs, %r299, 11;
	add.u32 	%r315, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r299, 7;
	shr.b32 	%rhs, %r299, 25;
	add.u32 	%r316, %lhs, %rhs;
	}
	xor.b32  	%r317, %r315, %r316;
	xor.b32  	%r318, %r317, %r314;
	and.b32  	%r319, %r299, %r271;
	not.b32 	%r320, %r299;
	and.b32  	%r321, %r242, %r320;
	or.b32  	%r322, %r321, %r319;
	ld.const.u32 	%r323, [K+44];
	add.s32 	%r324, %r213, %r323;
	add.s32 	%r325, %r324, %r228;
	add.s32 	%r326, %r325, %r322;
	add.s32 	%r327, %r326, %r318;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r313, 30;
	shr.b32 	%rhs, %r313, 2;
	add.u32 	%r328, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r313, 19;
	shr.b32 	%rhs, %r313, 13;
	add.u32 	%r329, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r313, 10;
	shr.b32 	%rhs, %r313, 22;
	add.u32 	%r330, %lhs, %rhs;
	}
	xor.b32  	%r331, %r329, %r330;
	xor.b32  	%r332, %r331, %r328;
	xor.b32  	%r333, %r313, %r285;
	and.b32  	%r334, %r333, %r257;
	not.b32 	%r335, %r333;
	and.b32  	%r336, %r285, %r335;
	or.b32  	%r337, %r336, %r334;
	add.s32 	%r338, %r324, %r322;
	add.s32 	%r339, %r338, %r318;
	add.s32 	%r340, %r339, %r337;
	add.s32 	%r341, %r340, %r332;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r327, 26;
	shr.b32 	%rhs, %r327, 6;
	add.u32 	%r342, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r327, 21;
	shr.b32 	%rhs, %r327, 11;
	add.u32 	%r343, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r327, 7;
	shr.b32 	%rhs, %r327, 25;
	add.u32 	%r344, %lhs, %rhs;
	}
	xor.b32  	%r345, %r343, %r344;
	xor.b32  	%r346, %r345, %r342;
	and.b32  	%r347, %r327, %r299;
	not.b32 	%r348, %r327;
	and.b32  	%r349, %r271, %r348;
	or.b32  	%r350, %r349, %r347;
	ld.const.u32 	%r351, [K+48];
	add.s32 	%r352, %r242, %r351;
	add.s32 	%r353, %r352, %r257;
	add.s32 	%r354, %r353, %r350;
	add.s32 	%r355, %r354, %r346;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r341, 30;
	shr.b32 	%rhs, %r341, 2;
	add.u32 	%r356, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r341, 19;
	shr.b32 	%rhs, %r341, 13;
	add.u32 	%r357, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r341, 10;
	shr.b32 	%rhs, %r341, 22;
	add.u32 	%r358, %lhs, %rhs;
	}
	xor.b32  	%r359, %r357, %r358;
	xor.b32  	%r360, %r359, %r356;
	xor.b32  	%r361, %r341, %r313;
	and.b32  	%r362, %r361, %r285;
	not.b32 	%r363, %r361;
	and.b32  	%r364, %r313, %r363;
	or.b32  	%r365, %r364, %r362;
	add.s32 	%r366, %r352, %r350;
	add.s32 	%r367, %r366, %r346;
	add.s32 	%r368, %r367, %r365;
	add.s32 	%r369, %r368, %r360;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r355, 26;
	shr.b32 	%rhs, %r355, 6;
	add.u32 	%r370, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r355, 21;
	shr.b32 	%rhs, %r355, 11;
	add.u32 	%r371, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r355, 7;
	shr.b32 	%rhs, %r355, 25;
	add.u32 	%r372, %lhs, %rhs;
	}
	xor.b32  	%r373, %r371, %r372;
	xor.b32  	%r374, %r373, %r370;
	and.b32  	%r375, %r355, %r327;
	not.b32 	%r376, %r355;
	and.b32  	%r377, %r299, %r376;
	or.b32  	%r378, %r377, %r375;
	ld.const.u32 	%r379, [K+52];
	add.s32 	%r380, %r271, %r379;
	add.s32 	%r381, %r380, %r285;
	add.s32 	%r382, %r381, %r378;
	add.s32 	%r383, %r382, %r374;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r369, 30;
	shr.b32 	%rhs, %r369, 2;
	add.u32 	%r384, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r369, 19;
	shr.b32 	%rhs, %r369, 13;
	add.u32 	%r385, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r369, 10;
	shr.b32 	%rhs, %r369, 22;
	add.u32 	%r386, %lhs, %rhs;
	}
	xor.b32  	%r387, %r385, %r386;
	xor.b32  	%r388, %r387, %r384;
	xor.b32  	%r389, %r369, %r341;
	and.b32  	%r390, %r389, %r313;
	not.b32 	%r391, %r389;
	and.b32  	%r392, %r341, %r391;
	or.b32  	%r393, %r392, %r390;
	add.s32 	%r394, %r380, %r378;
	add.s32 	%r395, %r394, %r374;
	add.s32 	%r396, %r395, %r393;
	add.s32 	%r397, %r396, %r388;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r383, 26;
	shr.b32 	%rhs, %r383, 6;
	add.u32 	%r398, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r383, 21;
	shr.b32 	%rhs, %r383, 11;
	add.u32 	%r399, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r383, 7;
	shr.b32 	%rhs, %r383, 25;
	add.u32 	%r400, %lhs, %rhs;
	}
	xor.b32  	%r401, %r399, %r400;
	xor.b32  	%r402, %r401, %r398;
	and.b32  	%r403, %r383, %r355;
	not.b32 	%r404, %r383;
	and.b32  	%r405, %r327, %r404;
	or.b32  	%r406, %r405, %r403;
	ld.const.u32 	%r407, [K+56];
	add.s32 	%r408, %r299, %r407;
	add.s32 	%r409, %r408, %r313;
	add.s32 	%r410, %r409, %r406;
	add.s32 	%r411, %r410, %r402;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r397, 30;
	shr.b32 	%rhs, %r397, 2;
	add.u32 	%r412, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r397, 19;
	shr.b32 	%rhs, %r397, 13;
	add.u32 	%r413, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r397, 10;
	shr.b32 	%rhs, %r397, 22;
	add.u32 	%r414, %lhs, %rhs;
	}
	xor.b32  	%r415, %r413, %r414;
	xor.b32  	%r416, %r415, %r412;
	xor.b32  	%r417, %r397, %r369;
	and.b32  	%r418, %r417, %r341;
	not.b32 	%r419, %r417;
	and.b32  	%r420, %r369, %r419;
	or.b32  	%r421, %r420, %r418;
	add.s32 	%r422, %r408, %r406;
	add.s32 	%r423, %r422, %r402;
	add.s32 	%r424, %r423, %r421;
	add.s32 	%r425, %r424, %r416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r411, 26;
	shr.b32 	%rhs, %r411, 6;
	add.u32 	%r426, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r411, 21;
	shr.b32 	%rhs, %r411, 11;
	add.u32 	%r427, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r411, 7;
	shr.b32 	%rhs, %r411, 25;
	add.u32 	%r428, %lhs, %rhs;
	}
	xor.b32  	%r429, %r427, %r428;
	xor.b32  	%r430, %r429, %r426;
	and.b32  	%r431, %r411, %r383;
	not.b32 	%r432, %r411;
	and.b32  	%r433, %r355, %r432;
	or.b32  	%r434, %r433, %r431;
	ld.const.u32 	%r435, [K+60];
	add.s32 	%r436, %r435, %r327;
	add.s32 	%r437, %r436, 640;
	add.s32 	%r438, %r437, %r341;
	add.s32 	%r439, %r438, %r434;
	add.s32 	%r440, %r439, %r430;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r425, 30;
	shr.b32 	%rhs, %r425, 2;
	add.u32 	%r441, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r425, 19;
	shr.b32 	%rhs, %r425, 13;
	add.u32 	%r442, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r425, 10;
	shr.b32 	%rhs, %r425, 22;
	add.u32 	%r443, %lhs, %rhs;
	}
	xor.b32  	%r444, %r442, %r443;
	xor.b32  	%r445, %r444, %r441;
	xor.b32  	%r446, %r425, %r397;
	and.b32  	%r447, %r446, %r369;
	not.b32 	%r448, %r446;
	and.b32  	%r449, %r397, %r448;
	or.b32  	%r450, %r449, %r447;
	add.s32 	%r451, %r437, %r434;
	add.s32 	%r452, %r451, %r430;
	add.s32 	%r453, %r452, %r450;
	add.s32 	%r454, %r453, %r445;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r440, 26;
	shr.b32 	%rhs, %r440, 6;
	add.u32 	%r455, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r440, 21;
	shr.b32 	%rhs, %r440, 11;
	add.u32 	%r456, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r440, 7;
	shr.b32 	%rhs, %r440, 25;
	add.u32 	%r457, %lhs, %rhs;
	}
	xor.b32  	%r458, %r456, %r457;
	xor.b32  	%r459, %r458, %r455;
	and.b32  	%r460, %r440, %r411;
	not.b32 	%r461, %r440;
	and.b32  	%r462, %r383, %r461;
	or.b32  	%r463, %r462, %r460;
	ld.const.u32 	%r464, [K+64];
	add.s32 	%r465, %r464, %r23;
	add.s32 	%r466, %r465, %r355;
	add.s32 	%r467, %r466, %r369;
	add.s32 	%r468, %r467, %r463;
	add.s32 	%r469, %r468, %r459;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r454, 30;
	shr.b32 	%rhs, %r454, 2;
	add.u32 	%r470, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r454, 19;
	shr.b32 	%rhs, %r454, 13;
	add.u32 	%r471, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r454, 10;
	shr.b32 	%rhs, %r454, 22;
	add.u32 	%r472, %lhs, %rhs;
	}
	xor.b32  	%r473, %r471, %r472;
	xor.b32  	%r474, %r473, %r470;
	xor.b32  	%r475, %r454, %r425;
	and.b32  	%r476, %r475, %r397;
	not.b32 	%r477, %r475;
	and.b32  	%r478, %r425, %r477;
	or.b32  	%r479, %r478, %r476;
	add.s32 	%r480, %r466, %r463;
	add.s32 	%r481, %r480, %r459;
	add.s32 	%r482, %r481, %r479;
	add.s32 	%r483, %r482, %r474;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r469, 26;
	shr.b32 	%rhs, %r469, 6;
	add.u32 	%r484, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r469, 21;
	shr.b32 	%rhs, %r469, 11;
	add.u32 	%r485, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r469, 7;
	shr.b32 	%rhs, %r469, 25;
	add.u32 	%r486, %lhs, %rhs;
	}
	xor.b32  	%r487, %r485, %r486;
	xor.b32  	%r488, %r487, %r484;
	and.b32  	%r489, %r469, %r440;
	not.b32 	%r490, %r469;
	and.b32  	%r491, %r411, %r490;
	or.b32  	%r492, %r491, %r489;
	ld.const.u32 	%r493, [K+68];
	add.s32 	%r494, %r493, %r24;
	add.s32 	%r495, %r494, %r383;
	add.s32 	%r496, %r495, %r397;
	add.s32 	%r497, %r496, %r492;
	add.s32 	%r498, %r497, %r488;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r483, 30;
	shr.b32 	%rhs, %r483, 2;
	add.u32 	%r499, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r483, 19;
	shr.b32 	%rhs, %r483, 13;
	add.u32 	%r500, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r483, 10;
	shr.b32 	%rhs, %r483, 22;
	add.u32 	%r501, %lhs, %rhs;
	}
	xor.b32  	%r502, %r500, %r501;
	xor.b32  	%r503, %r502, %r499;
	xor.b32  	%r504, %r483, %r454;
	and.b32  	%r505, %r504, %r425;
	not.b32 	%r506, %r504;
	and.b32  	%r507, %r454, %r506;
	or.b32  	%r508, %r507, %r505;
	add.s32 	%r509, %r495, %r492;
	add.s32 	%r510, %r509, %r488;
	add.s32 	%r511, %r510, %r508;
	add.s32 	%r512, %r511, %r503;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r498, 26;
	shr.b32 	%rhs, %r498, 6;
	add.u32 	%r513, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r498, 21;
	shr.b32 	%rhs, %r498, 11;
	add.u32 	%r514, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r498, 7;
	shr.b32 	%rhs, %r498, 25;
	add.u32 	%r515, %lhs, %rhs;
	}
	xor.b32  	%r516, %r514, %r515;
	xor.b32  	%r517, %r516, %r513;
	and.b32  	%r518, %r498, %r469;
	not.b32 	%r519, %r498;
	and.b32  	%r520, %r440, %r519;
	or.b32  	%r521, %r520, %r518;
	ld.const.u32 	%r522, [K+72];
	add.s32 	%r523, %r522, %r41;
	add.s32 	%r524, %r523, %r411;
	add.s32 	%r525, %r524, %r425;
	add.s32 	%r526, %r525, %r521;
	add.s32 	%r527, %r526, %r517;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r512, 30;
	shr.b32 	%rhs, %r512, 2;
	add.u32 	%r528, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r512, 19;
	shr.b32 	%rhs, %r512, 13;
	add.u32 	%r529, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r512, 10;
	shr.b32 	%rhs, %r512, 22;
	add.u32 	%r530, %lhs, %rhs;
	}
	xor.b32  	%r531, %r529, %r530;
	xor.b32  	%r532, %r531, %r528;
	xor.b32  	%r533, %r512, %r483;
	and.b32  	%r534, %r533, %r454;
	not.b32 	%r535, %r533;
	and.b32  	%r536, %r483, %r535;
	or.b32  	%r537, %r536, %r534;
	add.s32 	%r538, %r524, %r521;
	add.s32 	%r539, %r538, %r517;
	add.s32 	%r540, %r539, %r537;
	add.s32 	%r541, %r540, %r532;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r527, 26;
	shr.b32 	%rhs, %r527, 6;
	add.u32 	%r542, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r527, 21;
	shr.b32 	%rhs, %r527, 11;
	add.u32 	%r543, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r527, 7;
	shr.b32 	%rhs, %r527, 25;
	add.u32 	%r544, %lhs, %rhs;
	}
	xor.b32  	%r545, %r543, %r544;
	xor.b32  	%r546, %r545, %r542;
	and.b32  	%r547, %r527, %r498;
	not.b32 	%r548, %r527;
	and.b32  	%r549, %r469, %r548;
	or.b32  	%r550, %r549, %r547;
	ld.const.u32 	%r551, [K+76];
	add.s32 	%r552, %r551, %r48;
	add.s32 	%r553, %r552, %r440;
	add.s32 	%r554, %r553, %r454;
	add.s32 	%r555, %r554, %r550;
	add.s32 	%r556, %r555, %r546;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r541, 30;
	shr.b32 	%rhs, %r541, 2;
	add.u32 	%r557, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r541, 19;
	shr.b32 	%rhs, %r541, 13;
	add.u32 	%r558, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r541, 10;
	shr.b32 	%rhs, %r541, 22;
	add.u32 	%r559, %lhs, %rhs;
	}
	xor.b32  	%r560, %r558, %r559;
	xor.b32  	%r561, %r560, %r557;
	xor.b32  	%r562, %r541, %r512;
	and.b32  	%r563, %r562, %r483;
	not.b32 	%r564, %r562;
	and.b32  	%r565, %r512, %r564;
	or.b32  	%r566, %r565, %r563;
	add.s32 	%r567, %r553, %r550;
	add.s32 	%r568, %r567, %r546;
	add.s32 	%r569, %r568, %r566;
	add.s32 	%r570, %r569, %r561;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r556, 26;
	shr.b32 	%rhs, %r556, 6;
	add.u32 	%r571, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r556, 21;
	shr.b32 	%rhs, %r556, 11;
	add.u32 	%r572, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r556, 7;
	shr.b32 	%rhs, %r556, 25;
	add.u32 	%r573, %lhs, %rhs;
	}
	xor.b32  	%r574, %r572, %r573;
	xor.b32  	%r575, %r574, %r571;
	and.b32  	%r576, %r556, %r527;
	not.b32 	%r577, %r556;
	and.b32  	%r578, %r498, %r577;
	or.b32  	%r579, %r578, %r576;
	ld.const.u32 	%r580, [K+80];
	add.s32 	%r581, %r580, %r54;
	add.s32 	%r582, %r581, %r469;
	add.s32 	%r583, %r582, %r483;
	add.s32 	%r584, %r583, %r579;
	add.s32 	%r585, %r584, %r575;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r570, 30;
	shr.b32 	%rhs, %r570, 2;
	add.u32 	%r586, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r570, 19;
	shr.b32 	%rhs, %r570, 13;
	add.u32 	%r587, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r570, 10;
	shr.b32 	%rhs, %r570, 22;
	add.u32 	%r588, %lhs, %rhs;
	}
	xor.b32  	%r589, %r587, %r588;
	xor.b32  	%r590, %r589, %r586;
	xor.b32  	%r591, %r570, %r541;
	and.b32  	%r592, %r591, %r512;
	not.b32 	%r593, %r591;
	and.b32  	%r594, %r541, %r593;
	or.b32  	%r595, %r594, %r592;
	add.s32 	%r596, %r582, %r579;
	add.s32 	%r597, %r596, %r575;
	add.s32 	%r598, %r597, %r595;
	add.s32 	%r599, %r598, %r590;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r585, 26;
	shr.b32 	%rhs, %r585, 6;
	add.u32 	%r600, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r585, 21;
	shr.b32 	%rhs, %r585, 11;
	add.u32 	%r601, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r585, 7;
	shr.b32 	%rhs, %r585, 25;
	add.u32 	%r602, %lhs, %rhs;
	}
	xor.b32  	%r603, %r601, %r602;
	xor.b32  	%r604, %r603, %r600;
	and.b32  	%r605, %r585, %r556;
	not.b32 	%r606, %r585;
	and.b32  	%r607, %r527, %r606;
	or.b32  	%r608, %r607, %r605;
	ld.const.u32 	%r609, [K+84];
	add.s32 	%r610, %r609, %r59;
	add.s32 	%r611, %r610, %r498;
	add.s32 	%r612, %r611, %r512;
	add.s32 	%r613, %r612, %r608;
	add.s32 	%r614, %r613, %r604;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r599, 30;
	shr.b32 	%rhs, %r599, 2;
	add.u32 	%r615, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r599, 19;
	shr.b32 	%rhs, %r599, 13;
	add.u32 	%r616, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r599, 10;
	shr.b32 	%rhs, %r599, 22;
	add.u32 	%r617, %lhs, %rhs;
	}
	xor.b32  	%r618, %r616, %r617;
	xor.b32  	%r619, %r618, %r615;
	xor.b32  	%r620, %r599, %r570;
	and.b32  	%r621, %r620, %r541;
	not.b32 	%r622, %r620;
	and.b32  	%r623, %r570, %r622;
	or.b32  	%r624, %r623, %r621;
	add.s32 	%r625, %r611, %r608;
	add.s32 	%r626, %r625, %r604;
	add.s32 	%r627, %r626, %r624;
	add.s32 	%r628, %r627, %r619;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r614, 26;
	shr.b32 	%rhs, %r614, 6;
	add.u32 	%r629, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r614, 21;
	shr.b32 	%rhs, %r614, 11;
	add.u32 	%r630, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r614, 7;
	shr.b32 	%rhs, %r614, 25;
	add.u32 	%r631, %lhs, %rhs;
	}
	xor.b32  	%r632, %r630, %r631;
	xor.b32  	%r633, %r632, %r629;
	and.b32  	%r634, %r614, %r585;
	not.b32 	%r635, %r614;
	and.b32  	%r636, %r556, %r635;
	or.b32  	%r637, %r636, %r634;
	ld.const.u32 	%r638, [K+88];
	add.s32 	%r639, %r638, %r65;
	add.s32 	%r640, %r639, %r527;
	add.s32 	%r641, %r640, %r541;
	add.s32 	%r642, %r641, %r637;
	add.s32 	%r643, %r642, %r633;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r628, 30;
	shr.b32 	%rhs, %r628, 2;
	add.u32 	%r644, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r628, 19;
	shr.b32 	%rhs, %r628, 13;
	add.u32 	%r645, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r628, 10;
	shr.b32 	%rhs, %r628, 22;
	add.u32 	%r646, %lhs, %rhs;
	}
	xor.b32  	%r647, %r645, %r646;
	xor.b32  	%r648, %r647, %r644;
	xor.b32  	%r649, %r628, %r599;
	and.b32  	%r650, %r649, %r570;
	not.b32 	%r651, %r649;
	and.b32  	%r652, %r599, %r651;
	or.b32  	%r653, %r652, %r650;
	add.s32 	%r654, %r640, %r637;
	add.s32 	%r655, %r654, %r633;
	add.s32 	%r656, %r655, %r653;
	add.s32 	%r657, %r656, %r648;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r643, 26;
	shr.b32 	%rhs, %r643, 6;
	add.u32 	%r658, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r643, 21;
	shr.b32 	%rhs, %r643, 11;
	add.u32 	%r659, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r643, 7;
	shr.b32 	%rhs, %r643, 25;
	add.u32 	%r660, %lhs, %rhs;
	}
	xor.b32  	%r661, %r659, %r660;
	xor.b32  	%r662, %r661, %r658;
	and.b32  	%r663, %r643, %r614;
	not.b32 	%r664, %r643;
	and.b32  	%r665, %r585, %r664;
	or.b32  	%r666, %r665, %r663;
	ld.const.u32 	%r667, [K+92];
	add.s32 	%r668, %r667, %r71;
	add.s32 	%r669, %r668, %r556;
	add.s32 	%r670, %r669, %r570;
	add.s32 	%r671, %r670, %r666;
	add.s32 	%r672, %r671, %r662;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r657, 30;
	shr.b32 	%rhs, %r657, 2;
	add.u32 	%r673, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r657, 19;
	shr.b32 	%rhs, %r657, 13;
	add.u32 	%r674, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r657, 10;
	shr.b32 	%rhs, %r657, 22;
	add.u32 	%r675, %lhs, %rhs;
	}
	xor.b32  	%r676, %r674, %r675;
	xor.b32  	%r677, %r676, %r673;
	xor.b32  	%r678, %r657, %r628;
	and.b32  	%r679, %r678, %r599;
	not.b32 	%r680, %r678;
	and.b32  	%r681, %r628, %r680;
	or.b32  	%r682, %r681, %r679;
	add.s32 	%r683, %r669, %r666;
	add.s32 	%r684, %r683, %r662;
	add.s32 	%r685, %r684, %r682;
	add.s32 	%r686, %r685, %r677;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r672, 26;
	shr.b32 	%rhs, %r672, 6;
	add.u32 	%r687, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r672, 21;
	shr.b32 	%rhs, %r672, 11;
	add.u32 	%r688, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r672, 7;
	shr.b32 	%rhs, %r672, 25;
	add.u32 	%r689, %lhs, %rhs;
	}
	xor.b32  	%r690, %r688, %r689;
	xor.b32  	%r691, %r690, %r687;
	and.b32  	%r692, %r672, %r643;
	not.b32 	%r693, %r672;
	and.b32  	%r694, %r614, %r693;
	or.b32  	%r695, %r694, %r692;
	ld.const.u32 	%r696, [K+96];
	add.s32 	%r697, %r77, %r696;
	add.s32 	%r698, %r697, %r585;
	add.s32 	%r699, %r698, %r599;
	add.s32 	%r700, %r699, %r695;
	add.s32 	%r701, %r700, %r691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r686, 30;
	shr.b32 	%rhs, %r686, 2;
	add.u32 	%r702, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r686, 19;
	shr.b32 	%rhs, %r686, 13;
	add.u32 	%r703, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r686, 10;
	shr.b32 	%rhs, %r686, 22;
	add.u32 	%r704, %lhs, %rhs;
	}
	xor.b32  	%r705, %r703, %r704;
	xor.b32  	%r706, %r705, %r702;
	xor.b32  	%r707, %r686, %r657;
	and.b32  	%r708, %r707, %r628;
	not.b32 	%r709, %r707;
	and.b32  	%r710, %r657, %r709;
	or.b32  	%r711, %r710, %r708;
	add.s32 	%r712, %r698, %r695;
	add.s32 	%r713, %r712, %r691;
	add.s32 	%r714, %r713, %r711;
	add.s32 	%r715, %r714, %r706;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r701, 26;
	shr.b32 	%rhs, %r701, 6;
	add.u32 	%r716, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r701, 21;
	shr.b32 	%rhs, %r701, 11;
	add.u32 	%r717, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r701, 7;
	shr.b32 	%rhs, %r701, 25;
	add.u32 	%r718, %lhs, %rhs;
	}
	xor.b32  	%r719, %r717, %r718;
	xor.b32  	%r720, %r719, %r716;
	and.b32  	%r721, %r701, %r672;
	not.b32 	%r722, %r701;
	and.b32  	%r723, %r643, %r722;
	or.b32  	%r724, %r723, %r721;
	ld.const.u32 	%r725, [K+100];
	add.s32 	%r726, %r725, %r83;
	add.s32 	%r727, %r726, %r614;
	add.s32 	%r728, %r727, %r628;
	add.s32 	%r729, %r728, %r724;
	add.s32 	%r730, %r729, %r720;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r715, 30;
	shr.b32 	%rhs, %r715, 2;
	add.u32 	%r731, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r715, 19;
	shr.b32 	%rhs, %r715, 13;
	add.u32 	%r732, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r715, 10;
	shr.b32 	%rhs, %r715, 22;
	add.u32 	%r733, %lhs, %rhs;
	}
	xor.b32  	%r734, %r732, %r733;
	xor.b32  	%r735, %r734, %r731;
	xor.b32  	%r736, %r715, %r686;
	and.b32  	%r737, %r736, %r657;
	not.b32 	%r738, %r736;
	and.b32  	%r739, %r686, %r738;
	or.b32  	%r740, %r739, %r737;
	add.s32 	%r741, %r727, %r724;
	add.s32 	%r742, %r741, %r720;
	add.s32 	%r743, %r742, %r740;
	add.s32 	%r744, %r743, %r735;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r730, 26;
	shr.b32 	%rhs, %r730, 6;
	add.u32 	%r745, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r730, 21;
	shr.b32 	%rhs, %r730, 11;
	add.u32 	%r746, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r730, 7;
	shr.b32 	%rhs, %r730, 25;
	add.u32 	%r747, %lhs, %rhs;
	}
	xor.b32  	%r748, %r746, %r747;
	xor.b32  	%r749, %r748, %r745;
	and.b32  	%r750, %r730, %r701;
	not.b32 	%r751, %r730;
	and.b32  	%r752, %r672, %r751;
	or.b32  	%r753, %r752, %r750;
	ld.const.u32 	%r754, [K+104];
	add.s32 	%r755, %r89, %r754;
	add.s32 	%r756, %r755, %r643;
	add.s32 	%r757, %r756, %r657;
	add.s32 	%r758, %r757, %r753;
	add.s32 	%r759, %r758, %r749;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r744, 30;
	shr.b32 	%rhs, %r744, 2;
	add.u32 	%r760, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r744, 19;
	shr.b32 	%rhs, %r744, 13;
	add.u32 	%r761, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r744, 10;
	shr.b32 	%rhs, %r744, 22;
	add.u32 	%r762, %lhs, %rhs;
	}
	xor.b32  	%r763, %r761, %r762;
	xor.b32  	%r764, %r763, %r760;
	xor.b32  	%r765, %r744, %r715;
	and.b32  	%r766, %r765, %r686;
	not.b32 	%r767, %r765;
	and.b32  	%r768, %r715, %r767;
	or.b32  	%r769, %r768, %r766;
	add.s32 	%r770, %r756, %r753;
	add.s32 	%r771, %r770, %r749;
	add.s32 	%r772, %r771, %r769;
	add.s32 	%r773, %r772, %r764;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r759, 26;
	shr.b32 	%rhs, %r759, 6;
	add.u32 	%r774, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r759, 21;
	shr.b32 	%rhs, %r759, 11;
	add.u32 	%r775, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r759, 7;
	shr.b32 	%rhs, %r759, 25;
	add.u32 	%r776, %lhs, %rhs;
	}
	xor.b32  	%r777, %r775, %r776;
	xor.b32  	%r778, %r777, %r774;
	and.b32  	%r779, %r759, %r730;
	not.b32 	%r780, %r759;
	and.b32  	%r781, %r701, %r780;
	or.b32  	%r782, %r781, %r779;
	ld.const.u32 	%r783, [K+108];
	add.s32 	%r784, %r783, %r95;
	add.s32 	%r785, %r784, %r672;
	add.s32 	%r786, %r785, %r686;
	add.s32 	%r787, %r786, %r782;
	add.s32 	%r788, %r787, %r778;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r773, 30;
	shr.b32 	%rhs, %r773, 2;
	add.u32 	%r789, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r773, 19;
	shr.b32 	%rhs, %r773, 13;
	add.u32 	%r790, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r773, 10;
	shr.b32 	%rhs, %r773, 22;
	add.u32 	%r791, %lhs, %rhs;
	}
	xor.b32  	%r792, %r790, %r791;
	xor.b32  	%r793, %r792, %r789;
	xor.b32  	%r794, %r773, %r744;
	and.b32  	%r795, %r794, %r715;
	not.b32 	%r796, %r794;
	and.b32  	%r797, %r744, %r796;
	or.b32  	%r798, %r797, %r795;
	add.s32 	%r799, %r785, %r782;
	add.s32 	%r800, %r799, %r778;
	add.s32 	%r801, %r800, %r798;
	add.s32 	%r802, %r801, %r793;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r788, 26;
	shr.b32 	%rhs, %r788, 6;
	add.u32 	%r803, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r788, 21;
	shr.b32 	%rhs, %r788, 11;
	add.u32 	%r804, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r788, 7;
	shr.b32 	%rhs, %r788, 25;
	add.u32 	%r805, %lhs, %rhs;
	}
	xor.b32  	%r806, %r804, %r805;
	xor.b32  	%r807, %r806, %r803;
	and.b32  	%r808, %r788, %r759;
	not.b32 	%r809, %r788;
	and.b32  	%r810, %r730, %r809;
	or.b32  	%r811, %r810, %r808;
	ld.const.u32 	%r812, [K+112];
	add.s32 	%r813, %r101, %r812;
	add.s32 	%r814, %r813, %r701;
	add.s32 	%r815, %r814, %r715;
	add.s32 	%r816, %r815, %r811;
	add.s32 	%r817, %r816, %r807;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r802, 30;
	shr.b32 	%rhs, %r802, 2;
	add.u32 	%r818, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r802, 19;
	shr.b32 	%rhs, %r802, 13;
	add.u32 	%r819, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r802, 10;
	shr.b32 	%rhs, %r802, 22;
	add.u32 	%r820, %lhs, %rhs;
	}
	xor.b32  	%r821, %r819, %r820;
	xor.b32  	%r822, %r821, %r818;
	xor.b32  	%r823, %r802, %r773;
	and.b32  	%r824, %r823, %r744;
	not.b32 	%r825, %r823;
	and.b32  	%r826, %r773, %r825;
	or.b32  	%r827, %r826, %r824;
	add.s32 	%r828, %r814, %r811;
	add.s32 	%r829, %r828, %r807;
	add.s32 	%r830, %r829, %r827;
	add.s32 	%r831, %r830, %r822;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r817, 26;
	shr.b32 	%rhs, %r817, 6;
	add.u32 	%r832, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r817, 21;
	shr.b32 	%rhs, %r817, 11;
	add.u32 	%r833, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r817, 7;
	shr.b32 	%rhs, %r817, 25;
	add.u32 	%r834, %lhs, %rhs;
	}
	xor.b32  	%r835, %r833, %r834;
	xor.b32  	%r836, %r835, %r832;
	and.b32  	%r837, %r817, %r788;
	not.b32 	%r838, %r817;
	and.b32  	%r839, %r759, %r838;
	or.b32  	%r840, %r839, %r837;
	ld.const.u32 	%r841, [K+116];
	add.s32 	%r842, %r107, %r841;
	add.s32 	%r843, %r842, %r730;
	add.s32 	%r844, %r843, %r744;
	add.s32 	%r845, %r844, %r840;
	add.s32 	%r846, %r845, %r836;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r831, 30;
	shr.b32 	%rhs, %r831, 2;
	add.u32 	%r847, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r831, 19;
	shr.b32 	%rhs, %r831, 13;
	add.u32 	%r848, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r831, 10;
	shr.b32 	%rhs, %r831, 22;
	add.u32 	%r849, %lhs, %rhs;
	}
	xor.b32  	%r850, %r848, %r849;
	xor.b32  	%r851, %r850, %r847;
	xor.b32  	%r852, %r831, %r802;
	and.b32  	%r853, %r852, %r773;
	not.b32 	%r854, %r852;
	and.b32  	%r855, %r802, %r854;
	or.b32  	%r856, %r855, %r853;
	add.s32 	%r857, %r843, %r840;
	add.s32 	%r858, %r857, %r836;
	add.s32 	%r859, %r858, %r856;
	add.s32 	%r860, %r859, %r851;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r846, 26;
	shr.b32 	%rhs, %r846, 6;
	add.u32 	%r861, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r846, 21;
	shr.b32 	%rhs, %r846, 11;
	add.u32 	%r862, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r846, 7;
	shr.b32 	%rhs, %r846, 25;
	add.u32 	%r863, %lhs, %rhs;
	}
	xor.b32  	%r864, %r862, %r863;
	xor.b32  	%r865, %r864, %r861;
	and.b32  	%r866, %r846, %r817;
	not.b32 	%r867, %r846;
	and.b32  	%r868, %r788, %r867;
	or.b32  	%r869, %r868, %r866;
	ld.const.u32 	%r870, [K+120];
	add.s32 	%r871, %r114, %r870;
	add.s32 	%r872, %r871, %r759;
	add.s32 	%r873, %r872, %r773;
	add.s32 	%r874, %r873, %r869;
	add.s32 	%r875, %r874, %r865;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r860, 30;
	shr.b32 	%rhs, %r860, 2;
	add.u32 	%r876, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r860, 19;
	shr.b32 	%rhs, %r860, 13;
	add.u32 	%r877, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r860, 10;
	shr.b32 	%rhs, %r860, 22;
	add.u32 	%r878, %lhs, %rhs;
	}
	xor.b32  	%r879, %r877, %r878;
	xor.b32  	%r880, %r879, %r876;
	xor.b32  	%r881, %r860, %r831;
	and.b32  	%r882, %r881, %r802;
	not.b32 	%r883, %r881;
	and.b32  	%r884, %r831, %r883;
	or.b32  	%r885, %r884, %r882;
	add.s32 	%r886, %r872, %r869;
	add.s32 	%r887, %r886, %r865;
	add.s32 	%r888, %r887, %r885;
	add.s32 	%r889, %r888, %r880;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r23, 25;
	shr.b32 	%rhs, %r23, 7;
	add.u32 	%r890, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r23, 14;
	shr.b32 	%rhs, %r23, 18;
	add.u32 	%r891, %lhs, %rhs;
	}
	shr.u32 	%r892, %r23, 3;
	xor.b32  	%r893, %r891, %r892;
	xor.b32  	%r894, %r893, %r890;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r107, 15;
	shr.b32 	%rhs, %r107, 17;
	add.u32 	%r895, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r107, 13;
	shr.b32 	%rhs, %r107, 19;
	add.u32 	%r896, %lhs, %rhs;
	}
	shr.u32 	%r897, %r107, 10;
	xor.b32  	%r898, %r896, %r897;
	xor.b32  	%r899, %r898, %r895;
	add.s32 	%r900, %r894, %r77;
	add.s32 	%r901, %r900, %r899;
	add.s32 	%r902, %r901, 640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r875, 26;
	shr.b32 	%rhs, %r875, 6;
	add.u32 	%r903, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r875, 21;
	shr.b32 	%rhs, %r875, 11;
	add.u32 	%r904, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r875, 7;
	shr.b32 	%rhs, %r875, 25;
	add.u32 	%r905, %lhs, %rhs;
	}
	xor.b32  	%r906, %r904, %r905;
	xor.b32  	%r907, %r906, %r903;
	and.b32  	%r908, %r875, %r846;
	not.b32 	%r909, %r875;
	and.b32  	%r910, %r817, %r909;
	or.b32  	%r911, %r910, %r908;
	ld.const.u32 	%r912, [K+124];
	add.s32 	%r913, %r902, %r912;
	add.s32 	%r914, %r913, %r788;
	add.s32 	%r915, %r914, %r802;
	add.s32 	%r916, %r915, %r911;
	add.s32 	%r917, %r916, %r907;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r889, 30;
	shr.b32 	%rhs, %r889, 2;
	add.u32 	%r918, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r889, 19;
	shr.b32 	%rhs, %r889, 13;
	add.u32 	%r919, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r889, 10;
	shr.b32 	%rhs, %r889, 22;
	add.u32 	%r920, %lhs, %rhs;
	}
	xor.b32  	%r921, %r919, %r920;
	xor.b32  	%r922, %r921, %r918;
	xor.b32  	%r923, %r889, %r860;
	and.b32  	%r924, %r923, %r831;
	not.b32 	%r925, %r923;
	and.b32  	%r926, %r860, %r925;
	or.b32  	%r927, %r926, %r924;
	add.s32 	%r928, %r914, %r911;
	add.s32 	%r929, %r928, %r907;
	add.s32 	%r930, %r929, %r927;
	add.s32 	%r931, %r930, %r922;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r24, 25;
	shr.b32 	%rhs, %r24, 7;
	add.u32 	%r932, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r24, 14;
	shr.b32 	%rhs, %r24, 18;
	add.u32 	%r933, %lhs, %rhs;
	}
	shr.u32 	%r934, %r24, 3;
	xor.b32  	%r935, %r933, %r934;
	xor.b32  	%r936, %r935, %r932;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r114, 15;
	shr.b32 	%rhs, %r114, 17;
	add.u32 	%r937, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r114, 13;
	shr.b32 	%rhs, %r114, 19;
	add.u32 	%r938, %lhs, %rhs;
	}
	shr.u32 	%r939, %r114, 10;
	xor.b32  	%r940, %r938, %r939;
	xor.b32  	%r941, %r940, %r937;
	add.s32 	%r942, %r936, %r23;
	add.s32 	%r943, %r942, %r83;
	add.s32 	%r944, %r943, %r941;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r917, 26;
	shr.b32 	%rhs, %r917, 6;
	add.u32 	%r945, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r917, 21;
	shr.b32 	%rhs, %r917, 11;
	add.u32 	%r946, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r917, 7;
	shr.b32 	%rhs, %r917, 25;
	add.u32 	%r947, %lhs, %rhs;
	}
	xor.b32  	%r948, %r946, %r947;
	xor.b32  	%r949, %r948, %r945;
	and.b32  	%r950, %r917, %r875;
	not.b32 	%r951, %r917;
	and.b32  	%r952, %r846, %r951;
	or.b32  	%r953, %r952, %r950;
	ld.const.u32 	%r954, [K+128];
	add.s32 	%r955, %r944, %r954;
	add.s32 	%r956, %r955, %r817;
	add.s32 	%r957, %r956, %r831;
	add.s32 	%r958, %r957, %r953;
	add.s32 	%r959, %r958, %r949;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r931, 30;
	shr.b32 	%rhs, %r931, 2;
	add.u32 	%r960, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r931, 19;
	shr.b32 	%rhs, %r931, 13;
	add.u32 	%r961, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r931, 10;
	shr.b32 	%rhs, %r931, 22;
	add.u32 	%r962, %lhs, %rhs;
	}
	xor.b32  	%r963, %r961, %r962;
	xor.b32  	%r964, %r963, %r960;
	xor.b32  	%r965, %r931, %r889;
	and.b32  	%r966, %r965, %r860;
	not.b32 	%r967, %r965;
	and.b32  	%r968, %r889, %r967;
	or.b32  	%r969, %r968, %r966;
	add.s32 	%r970, %r956, %r953;
	add.s32 	%r971, %r970, %r949;
	add.s32 	%r972, %r971, %r969;
	add.s32 	%r973, %r972, %r964;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r41, 25;
	shr.b32 	%rhs, %r41, 7;
	add.u32 	%r974, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r41, 14;
	shr.b32 	%rhs, %r41, 18;
	add.u32 	%r975, %lhs, %rhs;
	}
	shr.u32 	%r976, %r41, 3;
	xor.b32  	%r977, %r975, %r976;
	xor.b32  	%r978, %r977, %r974;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r902, 15;
	shr.b32 	%rhs, %r902, 17;
	add.u32 	%r979, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r902, 13;
	shr.b32 	%rhs, %r902, 19;
	add.u32 	%r980, %lhs, %rhs;
	}
	shr.u32 	%r981, %r902, 10;
	xor.b32  	%r982, %r980, %r981;
	xor.b32  	%r983, %r982, %r979;
	add.s32 	%r984, %r978, %r24;
	add.s32 	%r985, %r984, %r89;
	add.s32 	%r986, %r985, %r983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r959, 26;
	shr.b32 	%rhs, %r959, 6;
	add.u32 	%r987, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r959, 21;
	shr.b32 	%rhs, %r959, 11;
	add.u32 	%r988, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r959, 7;
	shr.b32 	%rhs, %r959, 25;
	add.u32 	%r989, %lhs, %rhs;
	}
	xor.b32  	%r990, %r988, %r989;
	xor.b32  	%r991, %r990, %r987;
	and.b32  	%r992, %r959, %r917;
	not.b32 	%r993, %r959;
	and.b32  	%r994, %r875, %r993;
	or.b32  	%r995, %r994, %r992;
	ld.const.u32 	%r996, [K+132];
	add.s32 	%r997, %r986, %r996;
	add.s32 	%r998, %r997, %r846;
	add.s32 	%r999, %r998, %r860;
	add.s32 	%r1000, %r999, %r995;
	add.s32 	%r1001, %r1000, %r991;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r973, 30;
	shr.b32 	%rhs, %r973, 2;
	add.u32 	%r1002, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r973, 19;
	shr.b32 	%rhs, %r973, 13;
	add.u32 	%r1003, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r973, 10;
	shr.b32 	%rhs, %r973, 22;
	add.u32 	%r1004, %lhs, %rhs;
	}
	xor.b32  	%r1005, %r1003, %r1004;
	xor.b32  	%r1006, %r1005, %r1002;
	xor.b32  	%r1007, %r973, %r931;
	and.b32  	%r1008, %r1007, %r889;
	not.b32 	%r1009, %r1007;
	and.b32  	%r1010, %r931, %r1009;
	or.b32  	%r1011, %r1010, %r1008;
	add.s32 	%r1012, %r998, %r995;
	add.s32 	%r1013, %r1012, %r991;
	add.s32 	%r1014, %r1013, %r1011;
	add.s32 	%r1015, %r1014, %r1006;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r48, 25;
	shr.b32 	%rhs, %r48, 7;
	add.u32 	%r1016, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r48, 14;
	shr.b32 	%rhs, %r48, 18;
	add.u32 	%r1017, %lhs, %rhs;
	}
	shr.u32 	%r1018, %r48, 3;
	xor.b32  	%r1019, %r1017, %r1018;
	xor.b32  	%r1020, %r1019, %r1016;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r944, 15;
	shr.b32 	%rhs, %r944, 17;
	add.u32 	%r1021, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r944, 13;
	shr.b32 	%rhs, %r944, 19;
	add.u32 	%r1022, %lhs, %rhs;
	}
	shr.u32 	%r1023, %r944, 10;
	xor.b32  	%r1024, %r1022, %r1023;
	xor.b32  	%r1025, %r1024, %r1021;
	add.s32 	%r1026, %r41, %r1020;
	add.s32 	%r1027, %r1026, %r95;
	add.s32 	%r1028, %r1027, %r1025;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1001, 26;
	shr.b32 	%rhs, %r1001, 6;
	add.u32 	%r1029, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1001, 21;
	shr.b32 	%rhs, %r1001, 11;
	add.u32 	%r1030, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1001, 7;
	shr.b32 	%rhs, %r1001, 25;
	add.u32 	%r1031, %lhs, %rhs;
	}
	xor.b32  	%r1032, %r1030, %r1031;
	xor.b32  	%r1033, %r1032, %r1029;
	and.b32  	%r1034, %r1001, %r959;
	not.b32 	%r1035, %r1001;
	and.b32  	%r1036, %r917, %r1035;
	or.b32  	%r1037, %r1036, %r1034;
	ld.const.u32 	%r1038, [K+136];
	add.s32 	%r1039, %r1028, %r1038;
	add.s32 	%r1040, %r1039, %r875;
	add.s32 	%r1041, %r1040, %r889;
	add.s32 	%r1042, %r1041, %r1037;
	add.s32 	%r1043, %r1042, %r1033;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1015, 30;
	shr.b32 	%rhs, %r1015, 2;
	add.u32 	%r1044, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1015, 19;
	shr.b32 	%rhs, %r1015, 13;
	add.u32 	%r1045, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1015, 10;
	shr.b32 	%rhs, %r1015, 22;
	add.u32 	%r1046, %lhs, %rhs;
	}
	xor.b32  	%r1047, %r1045, %r1046;
	xor.b32  	%r1048, %r1047, %r1044;
	xor.b32  	%r1049, %r1015, %r973;
	and.b32  	%r1050, %r1049, %r931;
	not.b32 	%r1051, %r1049;
	and.b32  	%r1052, %r973, %r1051;
	or.b32  	%r1053, %r1052, %r1050;
	add.s32 	%r1054, %r1040, %r1037;
	add.s32 	%r1055, %r1054, %r1033;
	add.s32 	%r1056, %r1055, %r1053;
	add.s32 	%r1057, %r1056, %r1048;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r54, 25;
	shr.b32 	%rhs, %r54, 7;
	add.u32 	%r1058, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r54, 14;
	shr.b32 	%rhs, %r54, 18;
	add.u32 	%r1059, %lhs, %rhs;
	}
	shr.u32 	%r1060, %r54, 3;
	xor.b32  	%r1061, %r1059, %r1060;
	xor.b32  	%r1062, %r1061, %r1058;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r986, 15;
	shr.b32 	%rhs, %r986, 17;
	add.u32 	%r1063, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r986, 13;
	shr.b32 	%rhs, %r986, 19;
	add.u32 	%r1064, %lhs, %rhs;
	}
	shr.u32 	%r1065, %r986, 10;
	xor.b32  	%r1066, %r1064, %r1065;
	xor.b32  	%r1067, %r1066, %r1063;
	add.s32 	%r1068, %r1062, %r48;
	add.s32 	%r1069, %r1068, %r101;
	add.s32 	%r1070, %r1069, %r1067;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1043, 26;
	shr.b32 	%rhs, %r1043, 6;
	add.u32 	%r1071, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1043, 21;
	shr.b32 	%rhs, %r1043, 11;
	add.u32 	%r1072, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1043, 7;
	shr.b32 	%rhs, %r1043, 25;
	add.u32 	%r1073, %lhs, %rhs;
	}
	xor.b32  	%r1074, %r1072, %r1073;
	xor.b32  	%r1075, %r1074, %r1071;
	and.b32  	%r1076, %r1043, %r1001;
	not.b32 	%r1077, %r1043;
	and.b32  	%r1078, %r959, %r1077;
	or.b32  	%r1079, %r1078, %r1076;
	ld.const.u32 	%r1080, [K+140];
	add.s32 	%r1081, %r1070, %r1080;
	add.s32 	%r1082, %r1081, %r917;
	add.s32 	%r1083, %r1082, %r931;
	add.s32 	%r1084, %r1083, %r1079;
	add.s32 	%r1085, %r1084, %r1075;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1057, 30;
	shr.b32 	%rhs, %r1057, 2;
	add.u32 	%r1086, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1057, 19;
	shr.b32 	%rhs, %r1057, 13;
	add.u32 	%r1087, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1057, 10;
	shr.b32 	%rhs, %r1057, 22;
	add.u32 	%r1088, %lhs, %rhs;
	}
	xor.b32  	%r1089, %r1087, %r1088;
	xor.b32  	%r1090, %r1089, %r1086;
	xor.b32  	%r1091, %r1057, %r1015;
	and.b32  	%r1092, %r1091, %r973;
	not.b32 	%r1093, %r1091;
	and.b32  	%r1094, %r1015, %r1093;
	or.b32  	%r1095, %r1094, %r1092;
	add.s32 	%r1096, %r1082, %r1079;
	add.s32 	%r1097, %r1096, %r1075;
	add.s32 	%r1098, %r1097, %r1095;
	add.s32 	%r1099, %r1098, %r1090;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r59, 25;
	shr.b32 	%rhs, %r59, 7;
	add.u32 	%r1100, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r59, 14;
	shr.b32 	%rhs, %r59, 18;
	add.u32 	%r1101, %lhs, %rhs;
	}
	shr.u32 	%r1102, %r59, 3;
	xor.b32  	%r1103, %r1101, %r1102;
	xor.b32  	%r1104, %r1103, %r1100;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1028, 15;
	shr.b32 	%rhs, %r1028, 17;
	add.u32 	%r1105, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1028, 13;
	shr.b32 	%rhs, %r1028, 19;
	add.u32 	%r1106, %lhs, %rhs;
	}
	shr.u32 	%r1107, %r1028, 10;
	xor.b32  	%r1108, %r1106, %r1107;
	xor.b32  	%r1109, %r1108, %r1105;
	add.s32 	%r1110, %r54, %r1104;
	add.s32 	%r1111, %r1110, %r107;
	add.s32 	%r1112, %r1111, %r1109;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1085, 26;
	shr.b32 	%rhs, %r1085, 6;
	add.u32 	%r1113, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1085, 21;
	shr.b32 	%rhs, %r1085, 11;
	add.u32 	%r1114, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1085, 7;
	shr.b32 	%rhs, %r1085, 25;
	add.u32 	%r1115, %lhs, %rhs;
	}
	xor.b32  	%r1116, %r1114, %r1115;
	xor.b32  	%r1117, %r1116, %r1113;
	and.b32  	%r1118, %r1085, %r1043;
	not.b32 	%r1119, %r1085;
	and.b32  	%r1120, %r1001, %r1119;
	or.b32  	%r1121, %r1120, %r1118;
	ld.const.u32 	%r1122, [K+144];
	add.s32 	%r1123, %r1112, %r1122;
	add.s32 	%r1124, %r1123, %r959;
	add.s32 	%r1125, %r1124, %r973;
	add.s32 	%r1126, %r1125, %r1121;
	add.s32 	%r1127, %r1126, %r1117;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1099, 30;
	shr.b32 	%rhs, %r1099, 2;
	add.u32 	%r1128, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1099, 19;
	shr.b32 	%rhs, %r1099, 13;
	add.u32 	%r1129, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1099, 10;
	shr.b32 	%rhs, %r1099, 22;
	add.u32 	%r1130, %lhs, %rhs;
	}
	xor.b32  	%r1131, %r1129, %r1130;
	xor.b32  	%r1132, %r1131, %r1128;
	xor.b32  	%r1133, %r1099, %r1057;
	and.b32  	%r1134, %r1133, %r1015;
	not.b32 	%r1135, %r1133;
	and.b32  	%r1136, %r1057, %r1135;
	or.b32  	%r1137, %r1136, %r1134;
	add.s32 	%r1138, %r1124, %r1121;
	add.s32 	%r1139, %r1138, %r1117;
	add.s32 	%r1140, %r1139, %r1137;
	add.s32 	%r1141, %r1140, %r1132;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r65, 25;
	shr.b32 	%rhs, %r65, 7;
	add.u32 	%r1142, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r65, 14;
	shr.b32 	%rhs, %r65, 18;
	add.u32 	%r1143, %lhs, %rhs;
	}
	shr.u32 	%r1144, %r65, 3;
	xor.b32  	%r1145, %r1143, %r1144;
	xor.b32  	%r1146, %r1145, %r1142;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1070, 15;
	shr.b32 	%rhs, %r1070, 17;
	add.u32 	%r1147, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1070, 13;
	shr.b32 	%rhs, %r1070, 19;
	add.u32 	%r1148, %lhs, %rhs;
	}
	shr.u32 	%r1149, %r1070, 10;
	xor.b32  	%r1150, %r1148, %r1149;
	xor.b32  	%r1151, %r1150, %r1147;
	add.s32 	%r1152, %r1146, %r59;
	add.s32 	%r1153, %r1152, %r114;
	add.s32 	%r1154, %r1153, %r1151;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1127, 26;
	shr.b32 	%rhs, %r1127, 6;
	add.u32 	%r1155, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1127, 21;
	shr.b32 	%rhs, %r1127, 11;
	add.u32 	%r1156, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1127, 7;
	shr.b32 	%rhs, %r1127, 25;
	add.u32 	%r1157, %lhs, %rhs;
	}
	xor.b32  	%r1158, %r1156, %r1157;
	xor.b32  	%r1159, %r1158, %r1155;
	and.b32  	%r1160, %r1127, %r1085;
	not.b32 	%r1161, %r1127;
	and.b32  	%r1162, %r1043, %r1161;
	or.b32  	%r1163, %r1162, %r1160;
	ld.const.u32 	%r1164, [K+148];
	add.s32 	%r1165, %r1154, %r1164;
	add.s32 	%r1166, %r1165, %r1001;
	add.s32 	%r1167, %r1166, %r1015;
	add.s32 	%r1168, %r1167, %r1163;
	add.s32 	%r1169, %r1168, %r1159;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1141, 30;
	shr.b32 	%rhs, %r1141, 2;
	add.u32 	%r1170, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1141, 19;
	shr.b32 	%rhs, %r1141, 13;
	add.u32 	%r1171, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1141, 10;
	shr.b32 	%rhs, %r1141, 22;
	add.u32 	%r1172, %lhs, %rhs;
	}
	xor.b32  	%r1173, %r1171, %r1172;
	xor.b32  	%r1174, %r1173, %r1170;
	xor.b32  	%r1175, %r1141, %r1099;
	and.b32  	%r1176, %r1175, %r1057;
	not.b32 	%r1177, %r1175;
	and.b32  	%r1178, %r1099, %r1177;
	or.b32  	%r1179, %r1178, %r1176;
	add.s32 	%r1180, %r1166, %r1163;
	add.s32 	%r1181, %r1180, %r1159;
	add.s32 	%r1182, %r1181, %r1179;
	add.s32 	%r1183, %r1182, %r1174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r71, 25;
	shr.b32 	%rhs, %r71, 7;
	add.u32 	%r1184, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r71, 14;
	shr.b32 	%rhs, %r71, 18;
	add.u32 	%r1185, %lhs, %rhs;
	}
	shr.u32 	%r1186, %r71, 3;
	xor.b32  	%r1187, %r1185, %r1186;
	xor.b32  	%r1188, %r1187, %r1184;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1112, 15;
	shr.b32 	%rhs, %r1112, 17;
	add.u32 	%r1189, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1112, 13;
	shr.b32 	%rhs, %r1112, 19;
	add.u32 	%r1190, %lhs, %rhs;
	}
	shr.u32 	%r1191, %r1112, 10;
	xor.b32  	%r1192, %r1190, %r1191;
	xor.b32  	%r1193, %r1192, %r1189;
	add.s32 	%r1194, %r65, %r1188;
	add.s32 	%r1195, %r1194, %r902;
	add.s32 	%r1196, %r1195, %r1193;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1169, 26;
	shr.b32 	%rhs, %r1169, 6;
	add.u32 	%r1197, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1169, 21;
	shr.b32 	%rhs, %r1169, 11;
	add.u32 	%r1198, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1169, 7;
	shr.b32 	%rhs, %r1169, 25;
	add.u32 	%r1199, %lhs, %rhs;
	}
	xor.b32  	%r1200, %r1198, %r1199;
	xor.b32  	%r1201, %r1200, %r1197;
	and.b32  	%r1202, %r1169, %r1127;
	not.b32 	%r1203, %r1169;
	and.b32  	%r1204, %r1085, %r1203;
	or.b32  	%r1205, %r1204, %r1202;
	ld.const.u32 	%r1206, [K+152];
	add.s32 	%r1207, %r1196, %r1206;
	add.s32 	%r1208, %r1207, %r1043;
	add.s32 	%r1209, %r1208, %r1057;
	add.s32 	%r1210, %r1209, %r1205;
	add.s32 	%r1211, %r1210, %r1201;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1183, 30;
	shr.b32 	%rhs, %r1183, 2;
	add.u32 	%r1212, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1183, 19;
	shr.b32 	%rhs, %r1183, 13;
	add.u32 	%r1213, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1183, 10;
	shr.b32 	%rhs, %r1183, 22;
	add.u32 	%r1214, %lhs, %rhs;
	}
	xor.b32  	%r1215, %r1213, %r1214;
	xor.b32  	%r1216, %r1215, %r1212;
	xor.b32  	%r1217, %r1183, %r1141;
	and.b32  	%r1218, %r1217, %r1099;
	not.b32 	%r1219, %r1217;
	and.b32  	%r1220, %r1141, %r1219;
	or.b32  	%r1221, %r1220, %r1218;
	add.s32 	%r1222, %r1208, %r1205;
	add.s32 	%r1223, %r1222, %r1201;
	add.s32 	%r1224, %r1223, %r1221;
	add.s32 	%r1225, %r1224, %r1216;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r77, 25;
	shr.b32 	%rhs, %r77, 7;
	add.u32 	%r1226, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r77, 14;
	shr.b32 	%rhs, %r77, 18;
	add.u32 	%r1227, %lhs, %rhs;
	}
	shr.u32 	%r1228, %r77, 3;
	xor.b32  	%r1229, %r1227, %r1228;
	xor.b32  	%r1230, %r1229, %r1226;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1154, 15;
	shr.b32 	%rhs, %r1154, 17;
	add.u32 	%r1231, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1154, 13;
	shr.b32 	%rhs, %r1154, 19;
	add.u32 	%r1232, %lhs, %rhs;
	}
	shr.u32 	%r1233, %r1154, 10;
	xor.b32  	%r1234, %r1232, %r1233;
	xor.b32  	%r1235, %r1234, %r1231;
	add.s32 	%r1236, %r1230, %r71;
	add.s32 	%r1237, %r1236, %r944;
	add.s32 	%r1238, %r1237, %r1235;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1211, 26;
	shr.b32 	%rhs, %r1211, 6;
	add.u32 	%r1239, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1211, 21;
	shr.b32 	%rhs, %r1211, 11;
	add.u32 	%r1240, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1211, 7;
	shr.b32 	%rhs, %r1211, 25;
	add.u32 	%r1241, %lhs, %rhs;
	}
	xor.b32  	%r1242, %r1240, %r1241;
	xor.b32  	%r1243, %r1242, %r1239;
	and.b32  	%r1244, %r1211, %r1169;
	not.b32 	%r1245, %r1211;
	and.b32  	%r1246, %r1127, %r1245;
	or.b32  	%r1247, %r1246, %r1244;
	ld.const.u32 	%r1248, [K+156];
	add.s32 	%r1249, %r1238, %r1248;
	add.s32 	%r1250, %r1249, %r1085;
	add.s32 	%r1251, %r1250, %r1099;
	add.s32 	%r1252, %r1251, %r1247;
	add.s32 	%r1253, %r1252, %r1243;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1225, 30;
	shr.b32 	%rhs, %r1225, 2;
	add.u32 	%r1254, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1225, 19;
	shr.b32 	%rhs, %r1225, 13;
	add.u32 	%r1255, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1225, 10;
	shr.b32 	%rhs, %r1225, 22;
	add.u32 	%r1256, %lhs, %rhs;
	}
	xor.b32  	%r1257, %r1255, %r1256;
	xor.b32  	%r1258, %r1257, %r1254;
	xor.b32  	%r1259, %r1225, %r1183;
	and.b32  	%r1260, %r1259, %r1141;
	not.b32 	%r1261, %r1259;
	and.b32  	%r1262, %r1183, %r1261;
	or.b32  	%r1263, %r1262, %r1260;
	add.s32 	%r1264, %r1250, %r1247;
	add.s32 	%r1265, %r1264, %r1243;
	add.s32 	%r1266, %r1265, %r1263;
	add.s32 	%r1267, %r1266, %r1258;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r83, 25;
	shr.b32 	%rhs, %r83, 7;
	add.u32 	%r1268, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r83, 14;
	shr.b32 	%rhs, %r83, 18;
	add.u32 	%r1269, %lhs, %rhs;
	}
	shr.u32 	%r1270, %r83, 3;
	xor.b32  	%r1271, %r1269, %r1270;
	xor.b32  	%r1272, %r1271, %r1268;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1196, 15;
	shr.b32 	%rhs, %r1196, 17;
	add.u32 	%r1273, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1196, 13;
	shr.b32 	%rhs, %r1196, 19;
	add.u32 	%r1274, %lhs, %rhs;
	}
	shr.u32 	%r1275, %r1196, 10;
	xor.b32  	%r1276, %r1274, %r1275;
	xor.b32  	%r1277, %r1276, %r1273;
	add.s32 	%r1278, %r77, %r1272;
	add.s32 	%r1279, %r1278, %r986;
	add.s32 	%r1280, %r1279, %r1277;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1253, 26;
	shr.b32 	%rhs, %r1253, 6;
	add.u32 	%r1281, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1253, 21;
	shr.b32 	%rhs, %r1253, 11;
	add.u32 	%r1282, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1253, 7;
	shr.b32 	%rhs, %r1253, 25;
	add.u32 	%r1283, %lhs, %rhs;
	}
	xor.b32  	%r1284, %r1282, %r1283;
	xor.b32  	%r1285, %r1284, %r1281;
	and.b32  	%r1286, %r1253, %r1211;
	not.b32 	%r1287, %r1253;
	and.b32  	%r1288, %r1169, %r1287;
	or.b32  	%r1289, %r1288, %r1286;
	ld.const.u32 	%r1290, [K+160];
	add.s32 	%r1291, %r1280, %r1290;
	add.s32 	%r1292, %r1291, %r1127;
	add.s32 	%r1293, %r1292, %r1141;
	add.s32 	%r1294, %r1293, %r1289;
	add.s32 	%r1295, %r1294, %r1285;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1267, 30;
	shr.b32 	%rhs, %r1267, 2;
	add.u32 	%r1296, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1267, 19;
	shr.b32 	%rhs, %r1267, 13;
	add.u32 	%r1297, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1267, 10;
	shr.b32 	%rhs, %r1267, 22;
	add.u32 	%r1298, %lhs, %rhs;
	}
	xor.b32  	%r1299, %r1297, %r1298;
	xor.b32  	%r1300, %r1299, %r1296;
	xor.b32  	%r1301, %r1267, %r1225;
	and.b32  	%r1302, %r1301, %r1183;
	not.b32 	%r1303, %r1301;
	and.b32  	%r1304, %r1225, %r1303;
	or.b32  	%r1305, %r1304, %r1302;
	add.s32 	%r1306, %r1292, %r1289;
	add.s32 	%r1307, %r1306, %r1285;
	add.s32 	%r1308, %r1307, %r1305;
	add.s32 	%r1309, %r1308, %r1300;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r89, 25;
	shr.b32 	%rhs, %r89, 7;
	add.u32 	%r1310, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r89, 14;
	shr.b32 	%rhs, %r89, 18;
	add.u32 	%r1311, %lhs, %rhs;
	}
	shr.u32 	%r1312, %r89, 3;
	xor.b32  	%r1313, %r1311, %r1312;
	xor.b32  	%r1314, %r1313, %r1310;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1238, 15;
	shr.b32 	%rhs, %r1238, 17;
	add.u32 	%r1315, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1238, 13;
	shr.b32 	%rhs, %r1238, 19;
	add.u32 	%r1316, %lhs, %rhs;
	}
	shr.u32 	%r1317, %r1238, 10;
	xor.b32  	%r1318, %r1316, %r1317;
	xor.b32  	%r1319, %r1318, %r1315;
	add.s32 	%r1320, %r1314, %r83;
	add.s32 	%r1321, %r1320, %r1028;
	add.s32 	%r1322, %r1321, %r1319;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1295, 26;
	shr.b32 	%rhs, %r1295, 6;
	add.u32 	%r1323, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1295, 21;
	shr.b32 	%rhs, %r1295, 11;
	add.u32 	%r1324, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1295, 7;
	shr.b32 	%rhs, %r1295, 25;
	add.u32 	%r1325, %lhs, %rhs;
	}
	xor.b32  	%r1326, %r1324, %r1325;
	xor.b32  	%r1327, %r1326, %r1323;
	and.b32  	%r1328, %r1295, %r1253;
	not.b32 	%r1329, %r1295;
	and.b32  	%r1330, %r1211, %r1329;
	or.b32  	%r1331, %r1330, %r1328;
	ld.const.u32 	%r1332, [K+164];
	add.s32 	%r1333, %r1322, %r1332;
	add.s32 	%r1334, %r1333, %r1169;
	add.s32 	%r1335, %r1334, %r1183;
	add.s32 	%r1336, %r1335, %r1331;
	add.s32 	%r1337, %r1336, %r1327;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1309, 30;
	shr.b32 	%rhs, %r1309, 2;
	add.u32 	%r1338, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1309, 19;
	shr.b32 	%rhs, %r1309, 13;
	add.u32 	%r1339, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1309, 10;
	shr.b32 	%rhs, %r1309, 22;
	add.u32 	%r1340, %lhs, %rhs;
	}
	xor.b32  	%r1341, %r1339, %r1340;
	xor.b32  	%r1342, %r1341, %r1338;
	xor.b32  	%r1343, %r1309, %r1267;
	and.b32  	%r1344, %r1343, %r1225;
	not.b32 	%r1345, %r1343;
	and.b32  	%r1346, %r1267, %r1345;
	or.b32  	%r1347, %r1346, %r1344;
	add.s32 	%r1348, %r1334, %r1331;
	add.s32 	%r1349, %r1348, %r1327;
	add.s32 	%r1350, %r1349, %r1347;
	add.s32 	%r1351, %r1350, %r1342;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r95, 25;
	shr.b32 	%rhs, %r95, 7;
	add.u32 	%r1352, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r95, 14;
	shr.b32 	%rhs, %r95, 18;
	add.u32 	%r1353, %lhs, %rhs;
	}
	shr.u32 	%r1354, %r95, 3;
	xor.b32  	%r1355, %r1353, %r1354;
	xor.b32  	%r1356, %r1355, %r1352;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1280, 15;
	shr.b32 	%rhs, %r1280, 17;
	add.u32 	%r1357, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1280, 13;
	shr.b32 	%rhs, %r1280, 19;
	add.u32 	%r1358, %lhs, %rhs;
	}
	shr.u32 	%r1359, %r1280, 10;
	xor.b32  	%r1360, %r1358, %r1359;
	xor.b32  	%r1361, %r1360, %r1357;
	add.s32 	%r1362, %r89, %r1356;
	add.s32 	%r1363, %r1362, %r1070;
	add.s32 	%r1364, %r1363, %r1361;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1337, 26;
	shr.b32 	%rhs, %r1337, 6;
	add.u32 	%r1365, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1337, 21;
	shr.b32 	%rhs, %r1337, 11;
	add.u32 	%r1366, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1337, 7;
	shr.b32 	%rhs, %r1337, 25;
	add.u32 	%r1367, %lhs, %rhs;
	}
	xor.b32  	%r1368, %r1366, %r1367;
	xor.b32  	%r1369, %r1368, %r1365;
	and.b32  	%r1370, %r1337, %r1295;
	not.b32 	%r1371, %r1337;
	and.b32  	%r1372, %r1253, %r1371;
	or.b32  	%r1373, %r1372, %r1370;
	ld.const.u32 	%r1374, [K+168];
	add.s32 	%r1375, %r1364, %r1374;
	add.s32 	%r1376, %r1375, %r1211;
	add.s32 	%r1377, %r1376, %r1225;
	add.s32 	%r1378, %r1377, %r1373;
	add.s32 	%r1379, %r1378, %r1369;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1351, 30;
	shr.b32 	%rhs, %r1351, 2;
	add.u32 	%r1380, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1351, 19;
	shr.b32 	%rhs, %r1351, 13;
	add.u32 	%r1381, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1351, 10;
	shr.b32 	%rhs, %r1351, 22;
	add.u32 	%r1382, %lhs, %rhs;
	}
	xor.b32  	%r1383, %r1381, %r1382;
	xor.b32  	%r1384, %r1383, %r1380;
	xor.b32  	%r1385, %r1351, %r1309;
	and.b32  	%r1386, %r1385, %r1267;
	not.b32 	%r1387, %r1385;
	and.b32  	%r1388, %r1309, %r1387;
	or.b32  	%r1389, %r1388, %r1386;
	add.s32 	%r1390, %r1376, %r1373;
	add.s32 	%r1391, %r1390, %r1369;
	add.s32 	%r1392, %r1391, %r1389;
	add.s32 	%r1393, %r1392, %r1384;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r101, 25;
	shr.b32 	%rhs, %r101, 7;
	add.u32 	%r1394, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r101, 14;
	shr.b32 	%rhs, %r101, 18;
	add.u32 	%r1395, %lhs, %rhs;
	}
	shr.u32 	%r1396, %r101, 3;
	xor.b32  	%r1397, %r1395, %r1396;
	xor.b32  	%r1398, %r1397, %r1394;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1322, 15;
	shr.b32 	%rhs, %r1322, 17;
	add.u32 	%r1399, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1322, 13;
	shr.b32 	%rhs, %r1322, 19;
	add.u32 	%r1400, %lhs, %rhs;
	}
	shr.u32 	%r1401, %r1322, 10;
	xor.b32  	%r1402, %r1400, %r1401;
	xor.b32  	%r1403, %r1402, %r1399;
	add.s32 	%r1404, %r1398, %r95;
	add.s32 	%r1405, %r1404, %r1112;
	add.s32 	%r1406, %r1405, %r1403;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1379, 26;
	shr.b32 	%rhs, %r1379, 6;
	add.u32 	%r1407, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1379, 21;
	shr.b32 	%rhs, %r1379, 11;
	add.u32 	%r1408, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1379, 7;
	shr.b32 	%rhs, %r1379, 25;
	add.u32 	%r1409, %lhs, %rhs;
	}
	xor.b32  	%r1410, %r1408, %r1409;
	xor.b32  	%r1411, %r1410, %r1407;
	and.b32  	%r1412, %r1379, %r1337;
	not.b32 	%r1413, %r1379;
	and.b32  	%r1414, %r1295, %r1413;
	or.b32  	%r1415, %r1414, %r1412;
	ld.const.u32 	%r1416, [K+172];
	add.s32 	%r1417, %r1406, %r1416;
	add.s32 	%r1418, %r1417, %r1253;
	add.s32 	%r1419, %r1418, %r1267;
	add.s32 	%r1420, %r1419, %r1415;
	add.s32 	%r1421, %r1420, %r1411;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1393, 30;
	shr.b32 	%rhs, %r1393, 2;
	add.u32 	%r1422, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1393, 19;
	shr.b32 	%rhs, %r1393, 13;
	add.u32 	%r1423, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1393, 10;
	shr.b32 	%rhs, %r1393, 22;
	add.u32 	%r1424, %lhs, %rhs;
	}
	xor.b32  	%r1425, %r1423, %r1424;
	xor.b32  	%r1426, %r1425, %r1422;
	xor.b32  	%r1427, %r1393, %r1351;
	and.b32  	%r1428, %r1427, %r1309;
	not.b32 	%r1429, %r1427;
	and.b32  	%r1430, %r1351, %r1429;
	or.b32  	%r1431, %r1430, %r1428;
	add.s32 	%r1432, %r1418, %r1415;
	add.s32 	%r1433, %r1432, %r1411;
	add.s32 	%r1434, %r1433, %r1431;
	add.s32 	%r1435, %r1434, %r1426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r107, 25;
	shr.b32 	%rhs, %r107, 7;
	add.u32 	%r1436, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r107, 14;
	shr.b32 	%rhs, %r107, 18;
	add.u32 	%r1437, %lhs, %rhs;
	}
	shr.u32 	%r1438, %r107, 3;
	xor.b32  	%r1439, %r1437, %r1438;
	xor.b32  	%r1440, %r1439, %r1436;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1364, 15;
	shr.b32 	%rhs, %r1364, 17;
	add.u32 	%r1441, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1364, 13;
	shr.b32 	%rhs, %r1364, 19;
	add.u32 	%r1442, %lhs, %rhs;
	}
	shr.u32 	%r1443, %r1364, 10;
	xor.b32  	%r1444, %r1442, %r1443;
	xor.b32  	%r1445, %r1444, %r1441;
	add.s32 	%r1446, %r101, %r1440;
	add.s32 	%r1447, %r1446, %r1154;
	add.s32 	%r1448, %r1447, %r1445;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1421, 26;
	shr.b32 	%rhs, %r1421, 6;
	add.u32 	%r1449, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1421, 21;
	shr.b32 	%rhs, %r1421, 11;
	add.u32 	%r1450, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1421, 7;
	shr.b32 	%rhs, %r1421, 25;
	add.u32 	%r1451, %lhs, %rhs;
	}
	xor.b32  	%r1452, %r1450, %r1451;
	xor.b32  	%r1453, %r1452, %r1449;
	and.b32  	%r1454, %r1421, %r1379;
	not.b32 	%r1455, %r1421;
	and.b32  	%r1456, %r1337, %r1455;
	or.b32  	%r1457, %r1456, %r1454;
	ld.const.u32 	%r1458, [K+176];
	add.s32 	%r1459, %r1448, %r1458;
	add.s32 	%r1460, %r1459, %r1295;
	add.s32 	%r1461, %r1460, %r1309;
	add.s32 	%r1462, %r1461, %r1457;
	add.s32 	%r1463, %r1462, %r1453;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1435, 30;
	shr.b32 	%rhs, %r1435, 2;
	add.u32 	%r1464, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1435, 19;
	shr.b32 	%rhs, %r1435, 13;
	add.u32 	%r1465, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1435, 10;
	shr.b32 	%rhs, %r1435, 22;
	add.u32 	%r1466, %lhs, %rhs;
	}
	xor.b32  	%r1467, %r1465, %r1466;
	xor.b32  	%r1468, %r1467, %r1464;
	xor.b32  	%r1469, %r1435, %r1393;
	and.b32  	%r1470, %r1469, %r1351;
	not.b32 	%r1471, %r1469;
	and.b32  	%r1472, %r1393, %r1471;
	or.b32  	%r1473, %r1472, %r1470;
	add.s32 	%r1474, %r1460, %r1457;
	add.s32 	%r1475, %r1474, %r1453;
	add.s32 	%r1476, %r1475, %r1473;
	add.s32 	%r1477, %r1476, %r1468;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r114, 25;
	shr.b32 	%rhs, %r114, 7;
	add.u32 	%r1478, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r114, 14;
	shr.b32 	%rhs, %r114, 18;
	add.u32 	%r1479, %lhs, %rhs;
	}
	shr.u32 	%r1480, %r114, 3;
	xor.b32  	%r1481, %r1479, %r1480;
	xor.b32  	%r1482, %r1481, %r1478;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1406, 15;
	shr.b32 	%rhs, %r1406, 17;
	add.u32 	%r1483, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1406, 13;
	shr.b32 	%rhs, %r1406, 19;
	add.u32 	%r1484, %lhs, %rhs;
	}
	shr.u32 	%r1485, %r1406, 10;
	xor.b32  	%r1486, %r1484, %r1485;
	xor.b32  	%r1487, %r1486, %r1483;
	add.s32 	%r1488, %r1482, %r107;
	add.s32 	%r1489, %r1488, %r1196;
	add.s32 	%r1490, %r1489, %r1487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1463, 26;
	shr.b32 	%rhs, %r1463, 6;
	add.u32 	%r1491, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1463, 21;
	shr.b32 	%rhs, %r1463, 11;
	add.u32 	%r1492, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1463, 7;
	shr.b32 	%rhs, %r1463, 25;
	add.u32 	%r1493, %lhs, %rhs;
	}
	xor.b32  	%r1494, %r1492, %r1493;
	xor.b32  	%r1495, %r1494, %r1491;
	and.b32  	%r1496, %r1463, %r1421;
	not.b32 	%r1497, %r1463;
	and.b32  	%r1498, %r1379, %r1497;
	or.b32  	%r1499, %r1498, %r1496;
	ld.const.u32 	%r1500, [K+180];
	add.s32 	%r1501, %r1490, %r1500;
	add.s32 	%r1502, %r1501, %r1337;
	add.s32 	%r1503, %r1502, %r1351;
	add.s32 	%r1504, %r1503, %r1499;
	add.s32 	%r1505, %r1504, %r1495;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1477, 30;
	shr.b32 	%rhs, %r1477, 2;
	add.u32 	%r1506, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1477, 19;
	shr.b32 	%rhs, %r1477, 13;
	add.u32 	%r1507, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1477, 10;
	shr.b32 	%rhs, %r1477, 22;
	add.u32 	%r1508, %lhs, %rhs;
	}
	xor.b32  	%r1509, %r1507, %r1508;
	xor.b32  	%r1510, %r1509, %r1506;
	xor.b32  	%r1511, %r1477, %r1435;
	and.b32  	%r1512, %r1511, %r1393;
	not.b32 	%r1513, %r1511;
	and.b32  	%r1514, %r1435, %r1513;
	or.b32  	%r1515, %r1514, %r1512;
	add.s32 	%r1516, %r1502, %r1499;
	add.s32 	%r1517, %r1516, %r1495;
	add.s32 	%r1518, %r1517, %r1515;
	add.s32 	%r1519, %r1518, %r1510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r902, 25;
	shr.b32 	%rhs, %r902, 7;
	add.u32 	%r1520, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r902, 14;
	shr.b32 	%rhs, %r902, 18;
	add.u32 	%r1521, %lhs, %rhs;
	}
	shr.u32 	%r1522, %r902, 3;
	xor.b32  	%r1523, %r1521, %r1522;
	xor.b32  	%r1524, %r1523, %r1520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1448, 15;
	shr.b32 	%rhs, %r1448, 17;
	add.u32 	%r1525, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1448, 13;
	shr.b32 	%rhs, %r1448, 19;
	add.u32 	%r1526, %lhs, %rhs;
	}
	shr.u32 	%r1527, %r1448, 10;
	xor.b32  	%r1528, %r1526, %r1527;
	xor.b32  	%r1529, %r1528, %r1525;
	add.s32 	%r1530, %r114, %r1524;
	add.s32 	%r1531, %r1530, %r1238;
	add.s32 	%r1532, %r1531, %r1529;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1505, 26;
	shr.b32 	%rhs, %r1505, 6;
	add.u32 	%r1533, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1505, 21;
	shr.b32 	%rhs, %r1505, 11;
	add.u32 	%r1534, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1505, 7;
	shr.b32 	%rhs, %r1505, 25;
	add.u32 	%r1535, %lhs, %rhs;
	}
	xor.b32  	%r1536, %r1534, %r1535;
	xor.b32  	%r1537, %r1536, %r1533;
	and.b32  	%r1538, %r1505, %r1463;
	not.b32 	%r1539, %r1505;
	and.b32  	%r1540, %r1421, %r1539;
	or.b32  	%r1541, %r1540, %r1538;
	ld.const.u32 	%r1542, [K+184];
	add.s32 	%r1543, %r1532, %r1542;
	add.s32 	%r1544, %r1543, %r1379;
	add.s32 	%r1545, %r1544, %r1393;
	add.s32 	%r1546, %r1545, %r1541;
	add.s32 	%r1547, %r1546, %r1537;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1519, 30;
	shr.b32 	%rhs, %r1519, 2;
	add.u32 	%r1548, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1519, 19;
	shr.b32 	%rhs, %r1519, 13;
	add.u32 	%r1549, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1519, 10;
	shr.b32 	%rhs, %r1519, 22;
	add.u32 	%r1550, %lhs, %rhs;
	}
	xor.b32  	%r1551, %r1549, %r1550;
	xor.b32  	%r1552, %r1551, %r1548;
	xor.b32  	%r1553, %r1519, %r1477;
	and.b32  	%r1554, %r1553, %r1435;
	not.b32 	%r1555, %r1553;
	and.b32  	%r1556, %r1477, %r1555;
	or.b32  	%r1557, %r1556, %r1554;
	add.s32 	%r1558, %r1544, %r1541;
	add.s32 	%r1559, %r1558, %r1537;
	add.s32 	%r1560, %r1559, %r1557;
	add.s32 	%r1561, %r1560, %r1552;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r944, 25;
	shr.b32 	%rhs, %r944, 7;
	add.u32 	%r1562, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r944, 14;
	shr.b32 	%rhs, %r944, 18;
	add.u32 	%r1563, %lhs, %rhs;
	}
	shr.u32 	%r1564, %r944, 3;
	xor.b32  	%r1565, %r1563, %r1564;
	xor.b32  	%r1566, %r1565, %r1562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1490, 15;
	shr.b32 	%rhs, %r1490, 17;
	add.u32 	%r1567, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1490, 13;
	shr.b32 	%rhs, %r1490, 19;
	add.u32 	%r1568, %lhs, %rhs;
	}
	shr.u32 	%r1569, %r1490, 10;
	xor.b32  	%r1570, %r1568, %r1569;
	xor.b32  	%r1571, %r1570, %r1567;
	add.s32 	%r1572, %r1566, %r902;
	add.s32 	%r1573, %r1572, %r1280;
	add.s32 	%r1574, %r1573, %r1571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1547, 26;
	shr.b32 	%rhs, %r1547, 6;
	add.u32 	%r1575, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1547, 21;
	shr.b32 	%rhs, %r1547, 11;
	add.u32 	%r1576, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1547, 7;
	shr.b32 	%rhs, %r1547, 25;
	add.u32 	%r1577, %lhs, %rhs;
	}
	xor.b32  	%r1578, %r1576, %r1577;
	xor.b32  	%r1579, %r1578, %r1575;
	and.b32  	%r1580, %r1547, %r1505;
	not.b32 	%r1581, %r1547;
	and.b32  	%r1582, %r1463, %r1581;
	or.b32  	%r1583, %r1582, %r1580;
	ld.const.u32 	%r1584, [K+188];
	add.s32 	%r1585, %r1574, %r1584;
	add.s32 	%r1586, %r1585, %r1421;
	add.s32 	%r1587, %r1586, %r1435;
	add.s32 	%r1588, %r1587, %r1583;
	add.s32 	%r1589, %r1588, %r1579;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1561, 30;
	shr.b32 	%rhs, %r1561, 2;
	add.u32 	%r1590, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1561, 19;
	shr.b32 	%rhs, %r1561, 13;
	add.u32 	%r1591, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1561, 10;
	shr.b32 	%rhs, %r1561, 22;
	add.u32 	%r1592, %lhs, %rhs;
	}
	xor.b32  	%r1593, %r1591, %r1592;
	xor.b32  	%r1594, %r1593, %r1590;
	xor.b32  	%r1595, %r1561, %r1519;
	and.b32  	%r1596, %r1595, %r1477;
	not.b32 	%r1597, %r1595;
	and.b32  	%r1598, %r1519, %r1597;
	or.b32  	%r1599, %r1598, %r1596;
	add.s32 	%r1600, %r1586, %r1583;
	add.s32 	%r1601, %r1600, %r1579;
	add.s32 	%r1602, %r1601, %r1599;
	add.s32 	%r1603, %r1602, %r1594;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r986, 25;
	shr.b32 	%rhs, %r986, 7;
	add.u32 	%r1604, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r986, 14;
	shr.b32 	%rhs, %r986, 18;
	add.u32 	%r1605, %lhs, %rhs;
	}
	shr.u32 	%r1606, %r986, 3;
	xor.b32  	%r1607, %r1605, %r1606;
	xor.b32  	%r1608, %r1607, %r1604;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1532, 15;
	shr.b32 	%rhs, %r1532, 17;
	add.u32 	%r1609, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1532, 13;
	shr.b32 	%rhs, %r1532, 19;
	add.u32 	%r1610, %lhs, %rhs;
	}
	shr.u32 	%r1611, %r1532, 10;
	xor.b32  	%r1612, %r1610, %r1611;
	xor.b32  	%r1613, %r1612, %r1609;
	add.s32 	%r1614, %r944, %r1608;
	add.s32 	%r1615, %r1614, %r1322;
	add.s32 	%r1616, %r1615, %r1613;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1589, 26;
	shr.b32 	%rhs, %r1589, 6;
	add.u32 	%r1617, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1589, 21;
	shr.b32 	%rhs, %r1589, 11;
	add.u32 	%r1618, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1589, 7;
	shr.b32 	%rhs, %r1589, 25;
	add.u32 	%r1619, %lhs, %rhs;
	}
	xor.b32  	%r1620, %r1618, %r1619;
	xor.b32  	%r1621, %r1620, %r1617;
	and.b32  	%r1622, %r1589, %r1547;
	not.b32 	%r1623, %r1589;
	and.b32  	%r1624, %r1505, %r1623;
	or.b32  	%r1625, %r1624, %r1622;
	ld.const.u32 	%r1626, [K+192];
	add.s32 	%r1627, %r1616, %r1626;
	add.s32 	%r1628, %r1627, %r1463;
	add.s32 	%r1629, %r1628, %r1477;
	add.s32 	%r1630, %r1629, %r1625;
	add.s32 	%r1631, %r1630, %r1621;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1603, 30;
	shr.b32 	%rhs, %r1603, 2;
	add.u32 	%r1632, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1603, 19;
	shr.b32 	%rhs, %r1603, 13;
	add.u32 	%r1633, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1603, 10;
	shr.b32 	%rhs, %r1603, 22;
	add.u32 	%r1634, %lhs, %rhs;
	}
	xor.b32  	%r1635, %r1633, %r1634;
	xor.b32  	%r1636, %r1635, %r1632;
	xor.b32  	%r1637, %r1603, %r1561;
	and.b32  	%r1638, %r1637, %r1519;
	not.b32 	%r1639, %r1637;
	and.b32  	%r1640, %r1561, %r1639;
	or.b32  	%r1641, %r1640, %r1638;
	add.s32 	%r1642, %r1628, %r1625;
	add.s32 	%r1643, %r1642, %r1621;
	add.s32 	%r1644, %r1643, %r1641;
	add.s32 	%r1645, %r1644, %r1636;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1028, 25;
	shr.b32 	%rhs, %r1028, 7;
	add.u32 	%r1646, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1028, 14;
	shr.b32 	%rhs, %r1028, 18;
	add.u32 	%r1647, %lhs, %rhs;
	}
	shr.u32 	%r1648, %r1028, 3;
	xor.b32  	%r1649, %r1647, %r1648;
	xor.b32  	%r1650, %r1649, %r1646;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1574, 15;
	shr.b32 	%rhs, %r1574, 17;
	add.u32 	%r1651, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1574, 13;
	shr.b32 	%rhs, %r1574, 19;
	add.u32 	%r1652, %lhs, %rhs;
	}
	shr.u32 	%r1653, %r1574, 10;
	xor.b32  	%r1654, %r1652, %r1653;
	xor.b32  	%r1655, %r1654, %r1651;
	add.s32 	%r1656, %r1650, %r986;
	add.s32 	%r1657, %r1656, %r1364;
	add.s32 	%r1658, %r1657, %r1655;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1631, 26;
	shr.b32 	%rhs, %r1631, 6;
	add.u32 	%r1659, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1631, 21;
	shr.b32 	%rhs, %r1631, 11;
	add.u32 	%r1660, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1631, 7;
	shr.b32 	%rhs, %r1631, 25;
	add.u32 	%r1661, %lhs, %rhs;
	}
	xor.b32  	%r1662, %r1660, %r1661;
	xor.b32  	%r1663, %r1662, %r1659;
	and.b32  	%r1664, %r1631, %r1589;
	not.b32 	%r1665, %r1631;
	and.b32  	%r1666, %r1547, %r1665;
	or.b32  	%r1667, %r1666, %r1664;
	ld.const.u32 	%r1668, [K+196];
	add.s32 	%r1669, %r1658, %r1668;
	add.s32 	%r1670, %r1669, %r1505;
	add.s32 	%r1671, %r1670, %r1519;
	add.s32 	%r1672, %r1671, %r1667;
	add.s32 	%r1673, %r1672, %r1663;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1645, 30;
	shr.b32 	%rhs, %r1645, 2;
	add.u32 	%r1674, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1645, 19;
	shr.b32 	%rhs, %r1645, 13;
	add.u32 	%r1675, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1645, 10;
	shr.b32 	%rhs, %r1645, 22;
	add.u32 	%r1676, %lhs, %rhs;
	}
	xor.b32  	%r1677, %r1675, %r1676;
	xor.b32  	%r1678, %r1677, %r1674;
	xor.b32  	%r1679, %r1645, %r1603;
	and.b32  	%r1680, %r1679, %r1561;
	not.b32 	%r1681, %r1679;
	and.b32  	%r1682, %r1603, %r1681;
	or.b32  	%r1683, %r1682, %r1680;
	add.s32 	%r1684, %r1670, %r1667;
	add.s32 	%r1685, %r1684, %r1663;
	add.s32 	%r1686, %r1685, %r1683;
	add.s32 	%r1687, %r1686, %r1678;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1070, 25;
	shr.b32 	%rhs, %r1070, 7;
	add.u32 	%r1688, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1070, 14;
	shr.b32 	%rhs, %r1070, 18;
	add.u32 	%r1689, %lhs, %rhs;
	}
	shr.u32 	%r1690, %r1070, 3;
	xor.b32  	%r1691, %r1689, %r1690;
	xor.b32  	%r1692, %r1691, %r1688;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1616, 15;
	shr.b32 	%rhs, %r1616, 17;
	add.u32 	%r1693, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1616, 13;
	shr.b32 	%rhs, %r1616, 19;
	add.u32 	%r1694, %lhs, %rhs;
	}
	shr.u32 	%r1695, %r1616, 10;
	xor.b32  	%r1696, %r1694, %r1695;
	xor.b32  	%r1697, %r1696, %r1693;
	add.s32 	%r1698, %r1028, %r1692;
	add.s32 	%r1699, %r1698, %r1406;
	add.s32 	%r1700, %r1699, %r1697;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1673, 26;
	shr.b32 	%rhs, %r1673, 6;
	add.u32 	%r1701, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1673, 21;
	shr.b32 	%rhs, %r1673, 11;
	add.u32 	%r1702, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1673, 7;
	shr.b32 	%rhs, %r1673, 25;
	add.u32 	%r1703, %lhs, %rhs;
	}
	xor.b32  	%r1704, %r1702, %r1703;
	xor.b32  	%r1705, %r1704, %r1701;
	and.b32  	%r1706, %r1673, %r1631;
	not.b32 	%r1707, %r1673;
	and.b32  	%r1708, %r1589, %r1707;
	or.b32  	%r1709, %r1708, %r1706;
	ld.const.u32 	%r1710, [K+200];
	add.s32 	%r1711, %r1700, %r1710;
	add.s32 	%r1712, %r1711, %r1547;
	add.s32 	%r1713, %r1712, %r1561;
	add.s32 	%r1714, %r1713, %r1709;
	add.s32 	%r1715, %r1714, %r1705;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1687, 30;
	shr.b32 	%rhs, %r1687, 2;
	add.u32 	%r1716, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1687, 19;
	shr.b32 	%rhs, %r1687, 13;
	add.u32 	%r1717, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1687, 10;
	shr.b32 	%rhs, %r1687, 22;
	add.u32 	%r1718, %lhs, %rhs;
	}
	xor.b32  	%r1719, %r1717, %r1718;
	xor.b32  	%r1720, %r1719, %r1716;
	xor.b32  	%r1721, %r1687, %r1645;
	and.b32  	%r1722, %r1721, %r1603;
	not.b32 	%r1723, %r1721;
	and.b32  	%r1724, %r1645, %r1723;
	or.b32  	%r1725, %r1724, %r1722;
	add.s32 	%r1726, %r1712, %r1709;
	add.s32 	%r1727, %r1726, %r1705;
	add.s32 	%r1728, %r1727, %r1725;
	add.s32 	%r1729, %r1728, %r1720;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1112, 25;
	shr.b32 	%rhs, %r1112, 7;
	add.u32 	%r1730, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1112, 14;
	shr.b32 	%rhs, %r1112, 18;
	add.u32 	%r1731, %lhs, %rhs;
	}
	shr.u32 	%r1732, %r1112, 3;
	xor.b32  	%r1733, %r1731, %r1732;
	xor.b32  	%r1734, %r1733, %r1730;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1658, 15;
	shr.b32 	%rhs, %r1658, 17;
	add.u32 	%r1735, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1658, 13;
	shr.b32 	%rhs, %r1658, 19;
	add.u32 	%r1736, %lhs, %rhs;
	}
	shr.u32 	%r1737, %r1658, 10;
	xor.b32  	%r1738, %r1736, %r1737;
	xor.b32  	%r1739, %r1738, %r1735;
	add.s32 	%r1740, %r1734, %r1070;
	add.s32 	%r1741, %r1740, %r1448;
	add.s32 	%r1742, %r1741, %r1739;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1715, 26;
	shr.b32 	%rhs, %r1715, 6;
	add.u32 	%r1743, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1715, 21;
	shr.b32 	%rhs, %r1715, 11;
	add.u32 	%r1744, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1715, 7;
	shr.b32 	%rhs, %r1715, 25;
	add.u32 	%r1745, %lhs, %rhs;
	}
	xor.b32  	%r1746, %r1744, %r1745;
	xor.b32  	%r1747, %r1746, %r1743;
	and.b32  	%r1748, %r1715, %r1673;
	not.b32 	%r1749, %r1715;
	and.b32  	%r1750, %r1631, %r1749;
	or.b32  	%r1751, %r1750, %r1748;
	ld.const.u32 	%r1752, [K+204];
	add.s32 	%r1753, %r1742, %r1752;
	add.s32 	%r1754, %r1753, %r1589;
	add.s32 	%r1755, %r1754, %r1603;
	add.s32 	%r1756, %r1755, %r1751;
	add.s32 	%r1757, %r1756, %r1747;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1729, 30;
	shr.b32 	%rhs, %r1729, 2;
	add.u32 	%r1758, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1729, 19;
	shr.b32 	%rhs, %r1729, 13;
	add.u32 	%r1759, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1729, 10;
	shr.b32 	%rhs, %r1729, 22;
	add.u32 	%r1760, %lhs, %rhs;
	}
	xor.b32  	%r1761, %r1759, %r1760;
	xor.b32  	%r1762, %r1761, %r1758;
	xor.b32  	%r1763, %r1729, %r1687;
	and.b32  	%r1764, %r1763, %r1645;
	not.b32 	%r1765, %r1763;
	and.b32  	%r1766, %r1687, %r1765;
	or.b32  	%r1767, %r1766, %r1764;
	add.s32 	%r1768, %r1754, %r1751;
	add.s32 	%r1769, %r1768, %r1747;
	add.s32 	%r1770, %r1769, %r1767;
	add.s32 	%r1771, %r1770, %r1762;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1154, 25;
	shr.b32 	%rhs, %r1154, 7;
	add.u32 	%r1772, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1154, 14;
	shr.b32 	%rhs, %r1154, 18;
	add.u32 	%r1773, %lhs, %rhs;
	}
	shr.u32 	%r1774, %r1154, 3;
	xor.b32  	%r1775, %r1773, %r1774;
	xor.b32  	%r1776, %r1775, %r1772;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1700, 15;
	shr.b32 	%rhs, %r1700, 17;
	add.u32 	%r1777, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1700, 13;
	shr.b32 	%rhs, %r1700, 19;
	add.u32 	%r1778, %lhs, %rhs;
	}
	shr.u32 	%r1779, %r1700, 10;
	xor.b32  	%r1780, %r1778, %r1779;
	xor.b32  	%r1781, %r1780, %r1777;
	add.s32 	%r1782, %r1112, %r1776;
	add.s32 	%r1783, %r1782, %r1490;
	add.s32 	%r1784, %r1783, %r1781;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1757, 26;
	shr.b32 	%rhs, %r1757, 6;
	add.u32 	%r1785, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1757, 21;
	shr.b32 	%rhs, %r1757, 11;
	add.u32 	%r1786, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1757, 7;
	shr.b32 	%rhs, %r1757, 25;
	add.u32 	%r1787, %lhs, %rhs;
	}
	xor.b32  	%r1788, %r1786, %r1787;
	xor.b32  	%r1789, %r1788, %r1785;
	and.b32  	%r1790, %r1757, %r1715;
	not.b32 	%r1791, %r1757;
	and.b32  	%r1792, %r1673, %r1791;
	or.b32  	%r1793, %r1792, %r1790;
	ld.const.u32 	%r1794, [K+208];
	add.s32 	%r1795, %r1784, %r1794;
	add.s32 	%r1796, %r1795, %r1631;
	add.s32 	%r1797, %r1796, %r1645;
	add.s32 	%r1798, %r1797, %r1793;
	add.s32 	%r1799, %r1798, %r1789;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1771, 30;
	shr.b32 	%rhs, %r1771, 2;
	add.u32 	%r1800, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1771, 19;
	shr.b32 	%rhs, %r1771, 13;
	add.u32 	%r1801, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1771, 10;
	shr.b32 	%rhs, %r1771, 22;
	add.u32 	%r1802, %lhs, %rhs;
	}
	xor.b32  	%r1803, %r1801, %r1802;
	xor.b32  	%r1804, %r1803, %r1800;
	xor.b32  	%r1805, %r1771, %r1729;
	and.b32  	%r1806, %r1805, %r1687;
	not.b32 	%r1807, %r1805;
	and.b32  	%r1808, %r1729, %r1807;
	or.b32  	%r1809, %r1808, %r1806;
	add.s32 	%r1810, %r1796, %r1793;
	add.s32 	%r1811, %r1810, %r1789;
	add.s32 	%r1812, %r1811, %r1809;
	add.s32 	%r1813, %r1812, %r1804;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1196, 25;
	shr.b32 	%rhs, %r1196, 7;
	add.u32 	%r1814, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1196, 14;
	shr.b32 	%rhs, %r1196, 18;
	add.u32 	%r1815, %lhs, %rhs;
	}
	shr.u32 	%r1816, %r1196, 3;
	xor.b32  	%r1817, %r1815, %r1816;
	xor.b32  	%r1818, %r1817, %r1814;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1742, 15;
	shr.b32 	%rhs, %r1742, 17;
	add.u32 	%r1819, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1742, 13;
	shr.b32 	%rhs, %r1742, 19;
	add.u32 	%r1820, %lhs, %rhs;
	}
	shr.u32 	%r1821, %r1742, 10;
	xor.b32  	%r1822, %r1820, %r1821;
	xor.b32  	%r1823, %r1822, %r1819;
	add.s32 	%r1824, %r1818, %r1154;
	add.s32 	%r1825, %r1824, %r1532;
	add.s32 	%r1826, %r1825, %r1823;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1799, 26;
	shr.b32 	%rhs, %r1799, 6;
	add.u32 	%r1827, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1799, 21;
	shr.b32 	%rhs, %r1799, 11;
	add.u32 	%r1828, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1799, 7;
	shr.b32 	%rhs, %r1799, 25;
	add.u32 	%r1829, %lhs, %rhs;
	}
	xor.b32  	%r1830, %r1828, %r1829;
	xor.b32  	%r1831, %r1830, %r1827;
	and.b32  	%r1832, %r1799, %r1757;
	not.b32 	%r1833, %r1799;
	and.b32  	%r1834, %r1715, %r1833;
	or.b32  	%r1835, %r1834, %r1832;
	ld.const.u32 	%r1836, [K+212];
	add.s32 	%r1837, %r1826, %r1836;
	add.s32 	%r1838, %r1837, %r1673;
	add.s32 	%r1839, %r1838, %r1687;
	add.s32 	%r1840, %r1839, %r1835;
	add.s32 	%r1841, %r1840, %r1831;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1813, 30;
	shr.b32 	%rhs, %r1813, 2;
	add.u32 	%r1842, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1813, 19;
	shr.b32 	%rhs, %r1813, 13;
	add.u32 	%r1843, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1813, 10;
	shr.b32 	%rhs, %r1813, 22;
	add.u32 	%r1844, %lhs, %rhs;
	}
	xor.b32  	%r1845, %r1843, %r1844;
	xor.b32  	%r1846, %r1845, %r1842;
	xor.b32  	%r1847, %r1813, %r1771;
	and.b32  	%r1848, %r1847, %r1729;
	not.b32 	%r1849, %r1847;
	and.b32  	%r1850, %r1771, %r1849;
	or.b32  	%r1851, %r1850, %r1848;
	add.s32 	%r1852, %r1838, %r1835;
	add.s32 	%r1853, %r1852, %r1831;
	add.s32 	%r1854, %r1853, %r1851;
	add.s32 	%r1855, %r1854, %r1846;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1238, 25;
	shr.b32 	%rhs, %r1238, 7;
	add.u32 	%r1856, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1238, 14;
	shr.b32 	%rhs, %r1238, 18;
	add.u32 	%r1857, %lhs, %rhs;
	}
	shr.u32 	%r1858, %r1238, 3;
	xor.b32  	%r1859, %r1857, %r1858;
	xor.b32  	%r1860, %r1859, %r1856;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1784, 15;
	shr.b32 	%rhs, %r1784, 17;
	add.u32 	%r1861, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1784, 13;
	shr.b32 	%rhs, %r1784, 19;
	add.u32 	%r1862, %lhs, %rhs;
	}
	shr.u32 	%r1863, %r1784, 10;
	xor.b32  	%r1864, %r1862, %r1863;
	xor.b32  	%r1865, %r1864, %r1861;
	add.s32 	%r1866, %r1196, %r1860;
	add.s32 	%r1867, %r1866, %r1574;
	add.s32 	%r1868, %r1867, %r1865;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1841, 26;
	shr.b32 	%rhs, %r1841, 6;
	add.u32 	%r1869, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1841, 21;
	shr.b32 	%rhs, %r1841, 11;
	add.u32 	%r1870, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1841, 7;
	shr.b32 	%rhs, %r1841, 25;
	add.u32 	%r1871, %lhs, %rhs;
	}
	xor.b32  	%r1872, %r1870, %r1871;
	xor.b32  	%r1873, %r1872, %r1869;
	and.b32  	%r1874, %r1841, %r1799;
	not.b32 	%r1875, %r1841;
	and.b32  	%r1876, %r1757, %r1875;
	or.b32  	%r1877, %r1876, %r1874;
	ld.const.u32 	%r1878, [K+216];
	add.s32 	%r1879, %r1868, %r1878;
	add.s32 	%r1880, %r1879, %r1715;
	add.s32 	%r1881, %r1880, %r1729;
	add.s32 	%r1882, %r1881, %r1877;
	add.s32 	%r1883, %r1882, %r1873;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1855, 30;
	shr.b32 	%rhs, %r1855, 2;
	add.u32 	%r1884, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1855, 19;
	shr.b32 	%rhs, %r1855, 13;
	add.u32 	%r1885, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1855, 10;
	shr.b32 	%rhs, %r1855, 22;
	add.u32 	%r1886, %lhs, %rhs;
	}
	xor.b32  	%r1887, %r1885, %r1886;
	xor.b32  	%r1888, %r1887, %r1884;
	xor.b32  	%r1889, %r1855, %r1813;
	and.b32  	%r1890, %r1889, %r1771;
	not.b32 	%r1891, %r1889;
	and.b32  	%r1892, %r1813, %r1891;
	or.b32  	%r1893, %r1892, %r1890;
	add.s32 	%r1894, %r1880, %r1877;
	add.s32 	%r1895, %r1894, %r1873;
	add.s32 	%r1896, %r1895, %r1893;
	add.s32 	%r1897, %r1896, %r1888;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1280, 25;
	shr.b32 	%rhs, %r1280, 7;
	add.u32 	%r1898, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1280, 14;
	shr.b32 	%rhs, %r1280, 18;
	add.u32 	%r1899, %lhs, %rhs;
	}
	shr.u32 	%r1900, %r1280, 3;
	xor.b32  	%r1901, %r1899, %r1900;
	xor.b32  	%r1902, %r1901, %r1898;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1826, 15;
	shr.b32 	%rhs, %r1826, 17;
	add.u32 	%r1903, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1826, 13;
	shr.b32 	%rhs, %r1826, 19;
	add.u32 	%r1904, %lhs, %rhs;
	}
	shr.u32 	%r1905, %r1826, 10;
	xor.b32  	%r1906, %r1904, %r1905;
	xor.b32  	%r1907, %r1906, %r1903;
	add.s32 	%r1908, %r1902, %r1238;
	add.s32 	%r1909, %r1908, %r1616;
	add.s32 	%r1910, %r1909, %r1907;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1883, 26;
	shr.b32 	%rhs, %r1883, 6;
	add.u32 	%r1911, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1883, 21;
	shr.b32 	%rhs, %r1883, 11;
	add.u32 	%r1912, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1883, 7;
	shr.b32 	%rhs, %r1883, 25;
	add.u32 	%r1913, %lhs, %rhs;
	}
	xor.b32  	%r1914, %r1912, %r1913;
	xor.b32  	%r1915, %r1914, %r1911;
	and.b32  	%r1916, %r1883, %r1841;
	not.b32 	%r1917, %r1883;
	and.b32  	%r1918, %r1799, %r1917;
	or.b32  	%r1919, %r1918, %r1916;
	ld.const.u32 	%r1920, [K+220];
	add.s32 	%r1921, %r1910, %r1920;
	add.s32 	%r1922, %r1921, %r1757;
	add.s32 	%r1923, %r1922, %r1771;
	add.s32 	%r1924, %r1923, %r1919;
	add.s32 	%r1925, %r1924, %r1915;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1897, 30;
	shr.b32 	%rhs, %r1897, 2;
	add.u32 	%r1926, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1897, 19;
	shr.b32 	%rhs, %r1897, 13;
	add.u32 	%r1927, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1897, 10;
	shr.b32 	%rhs, %r1897, 22;
	add.u32 	%r1928, %lhs, %rhs;
	}
	xor.b32  	%r1929, %r1927, %r1928;
	xor.b32  	%r1930, %r1929, %r1926;
	xor.b32  	%r1931, %r1897, %r1855;
	and.b32  	%r1932, %r1931, %r1813;
	not.b32 	%r1933, %r1931;
	and.b32  	%r1934, %r1855, %r1933;
	or.b32  	%r1935, %r1934, %r1932;
	add.s32 	%r1936, %r1922, %r1919;
	add.s32 	%r1937, %r1936, %r1915;
	add.s32 	%r1938, %r1937, %r1935;
	add.s32 	%r1939, %r1938, %r1930;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1322, 25;
	shr.b32 	%rhs, %r1322, 7;
	add.u32 	%r1940, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1322, 14;
	shr.b32 	%rhs, %r1322, 18;
	add.u32 	%r1941, %lhs, %rhs;
	}
	shr.u32 	%r1942, %r1322, 3;
	xor.b32  	%r1943, %r1941, %r1942;
	xor.b32  	%r1944, %r1943, %r1940;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1868, 15;
	shr.b32 	%rhs, %r1868, 17;
	add.u32 	%r1945, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1868, 13;
	shr.b32 	%rhs, %r1868, 19;
	add.u32 	%r1946, %lhs, %rhs;
	}
	shr.u32 	%r1947, %r1868, 10;
	xor.b32  	%r1948, %r1946, %r1947;
	xor.b32  	%r1949, %r1948, %r1945;
	add.s32 	%r1950, %r1280, %r1944;
	add.s32 	%r1951, %r1950, %r1658;
	add.s32 	%r1952, %r1951, %r1949;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1925, 26;
	shr.b32 	%rhs, %r1925, 6;
	add.u32 	%r1953, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1925, 21;
	shr.b32 	%rhs, %r1925, 11;
	add.u32 	%r1954, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1925, 7;
	shr.b32 	%rhs, %r1925, 25;
	add.u32 	%r1955, %lhs, %rhs;
	}
	xor.b32  	%r1956, %r1954, %r1955;
	xor.b32  	%r1957, %r1956, %r1953;
	and.b32  	%r1958, %r1925, %r1883;
	not.b32 	%r1959, %r1925;
	and.b32  	%r1960, %r1841, %r1959;
	or.b32  	%r1961, %r1960, %r1958;
	ld.const.u32 	%r1962, [K+224];
	add.s32 	%r1963, %r1952, %r1962;
	add.s32 	%r1964, %r1963, %r1799;
	add.s32 	%r1965, %r1964, %r1813;
	add.s32 	%r1966, %r1965, %r1961;
	add.s32 	%r1967, %r1966, %r1957;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1939, 30;
	shr.b32 	%rhs, %r1939, 2;
	add.u32 	%r1968, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1939, 19;
	shr.b32 	%rhs, %r1939, 13;
	add.u32 	%r1969, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1939, 10;
	shr.b32 	%rhs, %r1939, 22;
	add.u32 	%r1970, %lhs, %rhs;
	}
	xor.b32  	%r1971, %r1969, %r1970;
	xor.b32  	%r1972, %r1971, %r1968;
	xor.b32  	%r1973, %r1939, %r1897;
	and.b32  	%r1974, %r1973, %r1855;
	not.b32 	%r1975, %r1973;
	and.b32  	%r1976, %r1897, %r1975;
	or.b32  	%r1977, %r1976, %r1974;
	add.s32 	%r1978, %r1964, %r1961;
	add.s32 	%r1979, %r1978, %r1957;
	add.s32 	%r1980, %r1979, %r1977;
	add.s32 	%r1981, %r1980, %r1972;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1364, 25;
	shr.b32 	%rhs, %r1364, 7;
	add.u32 	%r1982, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1364, 14;
	shr.b32 	%rhs, %r1364, 18;
	add.u32 	%r1983, %lhs, %rhs;
	}
	shr.u32 	%r1984, %r1364, 3;
	xor.b32  	%r1985, %r1983, %r1984;
	xor.b32  	%r1986, %r1985, %r1982;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1910, 15;
	shr.b32 	%rhs, %r1910, 17;
	add.u32 	%r1987, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1910, 13;
	shr.b32 	%rhs, %r1910, 19;
	add.u32 	%r1988, %lhs, %rhs;
	}
	shr.u32 	%r1989, %r1910, 10;
	xor.b32  	%r1990, %r1988, %r1989;
	xor.b32  	%r1991, %r1990, %r1987;
	add.s32 	%r1992, %r1986, %r1322;
	add.s32 	%r1993, %r1992, %r1700;
	add.s32 	%r1994, %r1993, %r1991;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1967, 26;
	shr.b32 	%rhs, %r1967, 6;
	add.u32 	%r1995, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1967, 21;
	shr.b32 	%rhs, %r1967, 11;
	add.u32 	%r1996, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1967, 7;
	shr.b32 	%rhs, %r1967, 25;
	add.u32 	%r1997, %lhs, %rhs;
	}
	xor.b32  	%r1998, %r1996, %r1997;
	xor.b32  	%r1999, %r1998, %r1995;
	and.b32  	%r2000, %r1967, %r1925;
	not.b32 	%r2001, %r1967;
	and.b32  	%r2002, %r1883, %r2001;
	or.b32  	%r2003, %r2002, %r2000;
	ld.const.u32 	%r2004, [K+228];
	add.s32 	%r2005, %r1994, %r2004;
	add.s32 	%r2006, %r2005, %r1841;
	add.s32 	%r2007, %r2006, %r1855;
	add.s32 	%r2008, %r2007, %r2003;
	add.s32 	%r2009, %r2008, %r1999;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1981, 30;
	shr.b32 	%rhs, %r1981, 2;
	add.u32 	%r2010, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1981, 19;
	shr.b32 	%rhs, %r1981, 13;
	add.u32 	%r2011, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1981, 10;
	shr.b32 	%rhs, %r1981, 22;
	add.u32 	%r2012, %lhs, %rhs;
	}
	xor.b32  	%r2013, %r2011, %r2012;
	xor.b32  	%r2014, %r2013, %r2010;
	xor.b32  	%r2015, %r1981, %r1939;
	and.b32  	%r2016, %r2015, %r1897;
	not.b32 	%r2017, %r2015;
	and.b32  	%r2018, %r1939, %r2017;
	or.b32  	%r2019, %r2018, %r2016;
	add.s32 	%r2020, %r2006, %r2003;
	add.s32 	%r2021, %r2020, %r1999;
	add.s32 	%r2022, %r2021, %r2019;
	add.s32 	%r2023, %r2022, %r2014;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1406, 25;
	shr.b32 	%rhs, %r1406, 7;
	add.u32 	%r2024, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1406, 14;
	shr.b32 	%rhs, %r1406, 18;
	add.u32 	%r2025, %lhs, %rhs;
	}
	shr.u32 	%r2026, %r1406, 3;
	xor.b32  	%r2027, %r2025, %r2026;
	xor.b32  	%r2028, %r2027, %r2024;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1952, 15;
	shr.b32 	%rhs, %r1952, 17;
	add.u32 	%r2029, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1952, 13;
	shr.b32 	%rhs, %r1952, 19;
	add.u32 	%r2030, %lhs, %rhs;
	}
	shr.u32 	%r2031, %r1952, 10;
	xor.b32  	%r2032, %r2030, %r2031;
	xor.b32  	%r2033, %r2032, %r2029;
	add.s32 	%r2034, %r1364, %r2028;
	add.s32 	%r2035, %r2034, %r1742;
	add.s32 	%r2036, %r2035, %r2033;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2009, 26;
	shr.b32 	%rhs, %r2009, 6;
	add.u32 	%r2037, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2009, 21;
	shr.b32 	%rhs, %r2009, 11;
	add.u32 	%r2038, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2009, 7;
	shr.b32 	%rhs, %r2009, 25;
	add.u32 	%r2039, %lhs, %rhs;
	}
	xor.b32  	%r2040, %r2038, %r2039;
	xor.b32  	%r2041, %r2040, %r2037;
	and.b32  	%r2042, %r2009, %r1967;
	not.b32 	%r2043, %r2009;
	and.b32  	%r2044, %r1925, %r2043;
	or.b32  	%r2045, %r2044, %r2042;
	ld.const.u32 	%r2046, [K+232];
	add.s32 	%r2047, %r2036, %r2046;
	add.s32 	%r2048, %r2047, %r1883;
	add.s32 	%r2049, %r2048, %r1897;
	add.s32 	%r2050, %r2049, %r2045;
	add.s32 	%r2051, %r2050, %r2041;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2023, 30;
	shr.b32 	%rhs, %r2023, 2;
	add.u32 	%r2052, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2023, 19;
	shr.b32 	%rhs, %r2023, 13;
	add.u32 	%r2053, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2023, 10;
	shr.b32 	%rhs, %r2023, 22;
	add.u32 	%r2054, %lhs, %rhs;
	}
	xor.b32  	%r2055, %r2053, %r2054;
	xor.b32  	%r2056, %r2055, %r2052;
	xor.b32  	%r2057, %r2023, %r1981;
	and.b32  	%r2058, %r2057, %r1939;
	not.b32 	%r2059, %r2057;
	and.b32  	%r2060, %r1981, %r2059;
	or.b32  	%r2061, %r2060, %r2058;
	add.s32 	%r2062, %r2048, %r2045;
	add.s32 	%r2063, %r2062, %r2041;
	add.s32 	%r2064, %r2063, %r2061;
	add.s32 	%r2065, %r2064, %r2056;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1448, 25;
	shr.b32 	%rhs, %r1448, 7;
	add.u32 	%r2066, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1448, 14;
	shr.b32 	%rhs, %r1448, 18;
	add.u32 	%r2067, %lhs, %rhs;
	}
	shr.u32 	%r2068, %r1448, 3;
	xor.b32  	%r2069, %r2067, %r2068;
	xor.b32  	%r2070, %r2069, %r2066;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1994, 15;
	shr.b32 	%rhs, %r1994, 17;
	add.u32 	%r2071, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1994, 13;
	shr.b32 	%rhs, %r1994, 19;
	add.u32 	%r2072, %lhs, %rhs;
	}
	shr.u32 	%r2073, %r1994, 10;
	xor.b32  	%r2074, %r2072, %r2073;
	xor.b32  	%r2075, %r2074, %r2071;
	add.s32 	%r2076, %r2070, %r1406;
	add.s32 	%r2077, %r2076, %r1784;
	add.s32 	%r2078, %r2077, %r2075;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2051, 26;
	shr.b32 	%rhs, %r2051, 6;
	add.u32 	%r2079, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2051, 21;
	shr.b32 	%rhs, %r2051, 11;
	add.u32 	%r2080, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2051, 7;
	shr.b32 	%rhs, %r2051, 25;
	add.u32 	%r2081, %lhs, %rhs;
	}
	xor.b32  	%r2082, %r2080, %r2081;
	xor.b32  	%r2083, %r2082, %r2079;
	and.b32  	%r2084, %r2051, %r2009;
	not.b32 	%r2085, %r2051;
	and.b32  	%r2086, %r1967, %r2085;
	or.b32  	%r2087, %r2086, %r2084;
	ld.const.u32 	%r2088, [K+236];
	add.s32 	%r2089, %r2078, %r2088;
	add.s32 	%r2090, %r2089, %r1925;
	add.s32 	%r2091, %r2090, %r1939;
	add.s32 	%r2092, %r2091, %r2087;
	add.s32 	%r2093, %r2092, %r2083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2065, 30;
	shr.b32 	%rhs, %r2065, 2;
	add.u32 	%r2094, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2065, 19;
	shr.b32 	%rhs, %r2065, 13;
	add.u32 	%r2095, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2065, 10;
	shr.b32 	%rhs, %r2065, 22;
	add.u32 	%r2096, %lhs, %rhs;
	}
	xor.b32  	%r2097, %r2095, %r2096;
	xor.b32  	%r2098, %r2097, %r2094;
	xor.b32  	%r2099, %r2065, %r2023;
	and.b32  	%r2100, %r2099, %r1981;
	not.b32 	%r2101, %r2099;
	and.b32  	%r2102, %r2023, %r2101;
	or.b32  	%r2103, %r2102, %r2100;
	add.s32 	%r2104, %r2090, %r2087;
	add.s32 	%r2105, %r2104, %r2083;
	add.s32 	%r2106, %r2105, %r2103;
	add.s32 	%r2107, %r2106, %r2098;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1490, 25;
	shr.b32 	%rhs, %r1490, 7;
	add.u32 	%r2108, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1490, 14;
	shr.b32 	%rhs, %r1490, 18;
	add.u32 	%r2109, %lhs, %rhs;
	}
	shr.u32 	%r2110, %r1490, 3;
	xor.b32  	%r2111, %r2109, %r2110;
	xor.b32  	%r2112, %r2111, %r2108;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2036, 15;
	shr.b32 	%rhs, %r2036, 17;
	add.u32 	%r2113, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2036, 13;
	shr.b32 	%rhs, %r2036, 19;
	add.u32 	%r2114, %lhs, %rhs;
	}
	shr.u32 	%r2115, %r2036, 10;
	xor.b32  	%r2116, %r2114, %r2115;
	xor.b32  	%r2117, %r2116, %r2113;
	add.s32 	%r2118, %r1448, %r2112;
	add.s32 	%r2119, %r2118, %r1826;
	add.s32 	%r2120, %r2119, %r2117;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2093, 26;
	shr.b32 	%rhs, %r2093, 6;
	add.u32 	%r2121, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2093, 21;
	shr.b32 	%rhs, %r2093, 11;
	add.u32 	%r2122, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2093, 7;
	shr.b32 	%rhs, %r2093, 25;
	add.u32 	%r2123, %lhs, %rhs;
	}
	xor.b32  	%r2124, %r2122, %r2123;
	xor.b32  	%r2125, %r2124, %r2121;
	and.b32  	%r2126, %r2093, %r2051;
	not.b32 	%r2127, %r2093;
	and.b32  	%r2128, %r2009, %r2127;
	or.b32  	%r2129, %r2128, %r2126;
	ld.const.u32 	%r2130, [K+240];
	add.s32 	%r2131, %r2120, %r2130;
	add.s32 	%r2132, %r2131, %r1967;
	add.s32 	%r2133, %r2132, %r1981;
	add.s32 	%r2134, %r2133, %r2129;
	add.s32 	%r2135, %r2134, %r2125;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2107, 30;
	shr.b32 	%rhs, %r2107, 2;
	add.u32 	%r2136, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2107, 19;
	shr.b32 	%rhs, %r2107, 13;
	add.u32 	%r2137, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2107, 10;
	shr.b32 	%rhs, %r2107, 22;
	add.u32 	%r2138, %lhs, %rhs;
	}
	xor.b32  	%r2139, %r2137, %r2138;
	xor.b32  	%r2140, %r2139, %r2136;
	xor.b32  	%r2141, %r2107, %r2065;
	and.b32  	%r2142, %r2141, %r2023;
	not.b32 	%r2143, %r2141;
	and.b32  	%r2144, %r2065, %r2143;
	or.b32  	%r2145, %r2144, %r2142;
	add.s32 	%r2146, %r2132, %r2129;
	add.s32 	%r2147, %r2146, %r2125;
	add.s32 	%r2148, %r2147, %r2145;
	add.s32 	%r2149, %r2148, %r2140;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1532, 25;
	shr.b32 	%rhs, %r1532, 7;
	add.u32 	%r2150, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1532, 14;
	shr.b32 	%rhs, %r1532, 18;
	add.u32 	%r2151, %lhs, %rhs;
	}
	shr.u32 	%r2152, %r1532, 3;
	xor.b32  	%r2153, %r2151, %r2152;
	xor.b32  	%r2154, %r2153, %r2150;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2078, 15;
	shr.b32 	%rhs, %r2078, 17;
	add.u32 	%r2155, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2078, 13;
	shr.b32 	%rhs, %r2078, 19;
	add.u32 	%r2156, %lhs, %rhs;
	}
	shr.u32 	%r2157, %r2078, 10;
	xor.b32  	%r2158, %r2156, %r2157;
	xor.b32  	%r2159, %r2158, %r2155;
	add.s32 	%r2160, %r2154, %r1490;
	add.s32 	%r2161, %r2160, %r1868;
	add.s32 	%r2162, %r2161, %r2159;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2135, 26;
	shr.b32 	%rhs, %r2135, 6;
	add.u32 	%r2163, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2135, 21;
	shr.b32 	%rhs, %r2135, 11;
	add.u32 	%r2164, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2135, 7;
	shr.b32 	%rhs, %r2135, 25;
	add.u32 	%r2165, %lhs, %rhs;
	}
	xor.b32  	%r2166, %r2164, %r2165;
	xor.b32  	%r2167, %r2166, %r2163;
	and.b32  	%r2168, %r2135, %r2093;
	not.b32 	%r2169, %r2135;
	and.b32  	%r2170, %r2051, %r2169;
	or.b32  	%r2171, %r2170, %r2168;
	ld.const.u32 	%r2172, [K+244];
	add.s32 	%r2173, %r2162, %r2172;
	add.s32 	%r2174, %r2173, %r2009;
	add.s32 	%r2175, %r2174, %r2023;
	add.s32 	%r2176, %r2175, %r2171;
	add.s32 	%r2177, %r2176, %r2167;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2149, 30;
	shr.b32 	%rhs, %r2149, 2;
	add.u32 	%r2178, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2149, 19;
	shr.b32 	%rhs, %r2149, 13;
	add.u32 	%r2179, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2149, 10;
	shr.b32 	%rhs, %r2149, 22;
	add.u32 	%r2180, %lhs, %rhs;
	}
	xor.b32  	%r2181, %r2179, %r2180;
	xor.b32  	%r2182, %r2181, %r2178;
	xor.b32  	%r2183, %r2149, %r2107;
	and.b32  	%r2184, %r2183, %r2065;
	not.b32 	%r2185, %r2183;
	and.b32  	%r2186, %r2107, %r2185;
	or.b32  	%r2187, %r2186, %r2184;
	add.s32 	%r2188, %r2174, %r2171;
	add.s32 	%r2189, %r2188, %r2167;
	add.s32 	%r2190, %r2189, %r2187;
	add.s32 	%r2191, %r2190, %r2182;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1574, 25;
	shr.b32 	%rhs, %r1574, 7;
	add.u32 	%r2192, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1574, 14;
	shr.b32 	%rhs, %r1574, 18;
	add.u32 	%r2193, %lhs, %rhs;
	}
	shr.u32 	%r2194, %r1574, 3;
	xor.b32  	%r2195, %r2193, %r2194;
	xor.b32  	%r2196, %r2195, %r2192;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2120, 15;
	shr.b32 	%rhs, %r2120, 17;
	add.u32 	%r2197, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2120, 13;
	shr.b32 	%rhs, %r2120, 19;
	add.u32 	%r2198, %lhs, %rhs;
	}
	shr.u32 	%r2199, %r2120, 10;
	xor.b32  	%r2200, %r2198, %r2199;
	xor.b32  	%r2201, %r2200, %r2197;
	add.s32 	%r2202, %r1532, %r2196;
	add.s32 	%r2203, %r2202, %r1910;
	add.s32 	%r2204, %r2203, %r2201;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2177, 26;
	shr.b32 	%rhs, %r2177, 6;
	add.u32 	%r2205, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2177, 21;
	shr.b32 	%rhs, %r2177, 11;
	add.u32 	%r2206, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2177, 7;
	shr.b32 	%rhs, %r2177, 25;
	add.u32 	%r2207, %lhs, %rhs;
	}
	xor.b32  	%r2208, %r2206, %r2207;
	xor.b32  	%r2209, %r2208, %r2205;
	and.b32  	%r2210, %r2177, %r2135;
	not.b32 	%r2211, %r2177;
	and.b32  	%r2212, %r2093, %r2211;
	or.b32  	%r2213, %r2212, %r2210;
	ld.const.u32 	%r2214, [K+248];
	add.s32 	%r2215, %r2204, %r2214;
	add.s32 	%r2216, %r2215, %r2051;
	add.s32 	%r2217, %r2216, %r2065;
	add.s32 	%r2218, %r2217, %r2213;
	add.s32 	%r2219, %r2218, %r2209;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2191, 30;
	shr.b32 	%rhs, %r2191, 2;
	add.u32 	%r2220, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2191, 19;
	shr.b32 	%rhs, %r2191, 13;
	add.u32 	%r2221, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2191, 10;
	shr.b32 	%rhs, %r2191, 22;
	add.u32 	%r2222, %lhs, %rhs;
	}
	xor.b32  	%r2223, %r2221, %r2222;
	xor.b32  	%r2224, %r2223, %r2220;
	xor.b32  	%r2225, %r2191, %r2149;
	and.b32  	%r2226, %r2225, %r2107;
	not.b32 	%r2227, %r2225;
	and.b32  	%r2228, %r2149, %r2227;
	or.b32  	%r2229, %r2228, %r2226;
	add.s32 	%r2230, %r2216, %r2213;
	add.s32 	%r2231, %r2230, %r2209;
	add.s32 	%r2232, %r2231, %r2229;
	add.s32 	%r2233, %r2232, %r2224;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1616, 25;
	shr.b32 	%rhs, %r1616, 7;
	add.u32 	%r2234, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1616, 14;
	shr.b32 	%rhs, %r1616, 18;
	add.u32 	%r2235, %lhs, %rhs;
	}
	shr.u32 	%r2236, %r1616, 3;
	xor.b32  	%r2237, %r2235, %r2236;
	xor.b32  	%r2238, %r2237, %r2234;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2162, 15;
	shr.b32 	%rhs, %r2162, 17;
	add.u32 	%r2239, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2162, 13;
	shr.b32 	%rhs, %r2162, 19;
	add.u32 	%r2240, %lhs, %rhs;
	}
	shr.u32 	%r2241, %r2162, 10;
	xor.b32  	%r2242, %r2240, %r2241;
	xor.b32  	%r2243, %r2242, %r2239;
	add.s32 	%r2244, %r2238, %r1574;
	add.s32 	%r2245, %r2244, %r1952;
	add.s32 	%r2246, %r2245, %r2243;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2219, 26;
	shr.b32 	%rhs, %r2219, 6;
	add.u32 	%r2247, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2219, 21;
	shr.b32 	%rhs, %r2219, 11;
	add.u32 	%r2248, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2219, 7;
	shr.b32 	%rhs, %r2219, 25;
	add.u32 	%r2249, %lhs, %rhs;
	}
	xor.b32  	%r2250, %r2248, %r2249;
	xor.b32  	%r2251, %r2250, %r2247;
	and.b32  	%r2252, %r2219, %r2177;
	not.b32 	%r2253, %r2219;
	and.b32  	%r2254, %r2135, %r2253;
	or.b32  	%r2255, %r2254, %r2252;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2233, 30;
	shr.b32 	%rhs, %r2233, 2;
	add.u32 	%r2256, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2233, 19;
	shr.b32 	%rhs, %r2233, 13;
	add.u32 	%r2257, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2233, 10;
	shr.b32 	%rhs, %r2233, 22;
	add.u32 	%r2258, %lhs, %rhs;
	}
	xor.b32  	%r2259, %r2257, %r2258;
	xor.b32  	%r2260, %r2259, %r2256;
	xor.b32  	%r2261, %r2233, %r2191;
	and.b32  	%r2262, %r2261, %r2149;
	not.b32 	%r2263, %r2261;
	and.b32  	%r2264, %r2191, %r2263;
	or.b32  	%r2265, %r2264, %r2262;
	ld.const.u32 	%r2266, [K+252];
	add.s32 	%r2267, %r2266, %r7;
	add.s32 	%r2268, %r2267, %r2246;
	add.s32 	%r2269, %r2268, %r2093;
	add.s32 	%r2270, %r2269, %r2255;
	add.s32 	%r2271, %r2270, %r2251;
	add.s32 	%r2272, %r2271, %r2265;
	add.s32 	%r2273, %r2272, %r2260;
	add.s32 	%r2274, %r2233, %r8;
	add.s32 	%r2275, %r2191, %r9;
	add.s32 	%r2276, %r2149, %r10;
	add.s32 	%r2277, %r2266, %r11;
	add.s32 	%r2278, %r2277, %r2246;
	add.s32 	%r2279, %r2278, %r2093;
	add.s32 	%r2280, %r2279, %r2107;
	add.s32 	%r2281, %r2280, %r2255;
	add.s32 	%r2282, %r2281, %r2251;
	add.s32 	%r2283, %r2219, %r12;
	add.s32 	%r2284, %r2177, %r13;
	add.s32 	%r2285, %r2135, %r14;
	ld.const.u32 	%r2286, [L];
	add.s32 	%r2287, %r2273, %r2286;
	ld.const.u32 	%r2288, [H+24];
	add.s32 	%r2289, %r2273, %r2288;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2287, 26;
	shr.b32 	%rhs, %r2287, 6;
	add.u32 	%r2290, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2287, 21;
	shr.b32 	%rhs, %r2287, 11;
	add.u32 	%r2291, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2287, 7;
	shr.b32 	%rhs, %r2287, 25;
	add.u32 	%r2292, %lhs, %rhs;
	}
	xor.b32  	%r2293, %r2291, %r2292;
	xor.b32  	%r2294, %r2293, %r2290;
	ld.const.u32 	%r2295, [H+12];
	and.b32  	%r2296, %r2287, %r2295;
	not.b32 	%r2297, %r2287;
	ld.const.u32 	%r2298, [H+16];
	and.b32  	%r2299, %r2298, %r2297;
	or.b32  	%r2300, %r2299, %r2296;
	ld.const.u32 	%r2301, [H+20];
	ld.const.u32 	%r2302, [H+8];
	add.s32 	%r2303, %r2301, %r2302;
	ld.const.u32 	%r2304, [K+4];
	add.s32 	%r2305, %r2303, %r2304;
	add.s32 	%r2306, %r2305, %r2274;
	add.s32 	%r2307, %r2306, %r2300;
	add.s32 	%r2308, %r2307, %r2294;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2289, 30;
	shr.b32 	%rhs, %r2289, 2;
	add.u32 	%r2309, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2289, 19;
	shr.b32 	%rhs, %r2289, 13;
	add.u32 	%r2310, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2289, 10;
	shr.b32 	%rhs, %r2289, 22;
	add.u32 	%r2311, %lhs, %rhs;
	}
	xor.b32  	%r2312, %r2310, %r2311;
	xor.b32  	%r2313, %r2312, %r2309;
	ld.const.u32 	%r2314, [H];
	xor.b32  	%r2315, %r2289, %r2314;
	ld.const.u32 	%r2316, [H+4];
	and.b32  	%r2317, %r2315, %r2316;
	not.b32 	%r2318, %r2315;
	and.b32  	%r2319, %r2314, %r2318;
	or.b32  	%r2320, %r2319, %r2317;
	add.s32 	%r2321, %r2304, %r2301;
	add.s32 	%r2322, %r2321, %r2274;
	add.s32 	%r2323, %r2322, %r2300;
	add.s32 	%r2324, %r2323, %r2320;
	add.s32 	%r2325, %r2324, %r2294;
	add.s32 	%r2326, %r2325, %r2313;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2308, 26;
	shr.b32 	%rhs, %r2308, 6;
	add.u32 	%r2327, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2308, 21;
	shr.b32 	%rhs, %r2308, 11;
	add.u32 	%r2328, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2308, 7;
	shr.b32 	%rhs, %r2308, 25;
	add.u32 	%r2329, %lhs, %rhs;
	}
	xor.b32  	%r2330, %r2328, %r2329;
	xor.b32  	%r2331, %r2330, %r2327;
	and.b32  	%r2332, %r2308, %r2287;
	not.b32 	%r2333, %r2308;
	and.b32  	%r2334, %r2295, %r2333;
	or.b32  	%r2335, %r2334, %r2332;
	add.s32 	%r2336, %r2298, %r2316;
	ld.const.u32 	%r2337, [K+8];
	add.s32 	%r2338, %r2336, %r2337;
	add.s32 	%r2339, %r2338, %r2275;
	add.s32 	%r2340, %r2339, %r2335;
	add.s32 	%r2341, %r2340, %r2331;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2326, 30;
	shr.b32 	%rhs, %r2326, 2;
	add.u32 	%r2342, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2326, 19;
	shr.b32 	%rhs, %r2326, 13;
	add.u32 	%r2343, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2326, 10;
	shr.b32 	%rhs, %r2326, 22;
	add.u32 	%r2344, %lhs, %rhs;
	}
	xor.b32  	%r2345, %r2343, %r2344;
	xor.b32  	%r2346, %r2345, %r2342;
	xor.b32  	%r2347, %r2326, %r2289;
	and.b32  	%r2348, %r2347, %r2314;
	not.b32 	%r2349, %r2347;
	and.b32  	%r2350, %r2289, %r2349;
	or.b32  	%r2351, %r2350, %r2348;
	add.s32 	%r2352, %r2337, %r2298;
	add.s32 	%r2353, %r2352, %r2275;
	add.s32 	%r2354, %r2353, %r2335;
	add.s32 	%r2355, %r2354, %r2351;
	add.s32 	%r2356, %r2355, %r2331;
	add.s32 	%r2357, %r2356, %r2346;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2341, 26;
	shr.b32 	%rhs, %r2341, 6;
	add.u32 	%r2358, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2341, 21;
	shr.b32 	%rhs, %r2341, 11;
	add.u32 	%r2359, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2341, 7;
	shr.b32 	%rhs, %r2341, 25;
	add.u32 	%r2360, %lhs, %rhs;
	}
	xor.b32  	%r2361, %r2359, %r2360;
	xor.b32  	%r2362, %r2361, %r2358;
	and.b32  	%r2363, %r2341, %r2308;
	not.b32 	%r2364, %r2341;
	and.b32  	%r2365, %r2287, %r2364;
	or.b32  	%r2366, %r2365, %r2363;
	add.s32 	%r2367, %r2295, %r2314;
	ld.const.u32 	%r2368, [K+12];
	add.s32 	%r2369, %r2367, %r2368;
	add.s32 	%r2370, %r2369, %r2276;
	add.s32 	%r2371, %r2370, %r2366;
	add.s32 	%r2372, %r2371, %r2362;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2357, 30;
	shr.b32 	%rhs, %r2357, 2;
	add.u32 	%r2373, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2357, 19;
	shr.b32 	%rhs, %r2357, 13;
	add.u32 	%r2374, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2357, 10;
	shr.b32 	%rhs, %r2357, 22;
	add.u32 	%r2375, %lhs, %rhs;
	}
	xor.b32  	%r2376, %r2374, %r2375;
	xor.b32  	%r2377, %r2376, %r2373;
	xor.b32  	%r2378, %r2357, %r2326;
	and.b32  	%r2379, %r2378, %r2289;
	not.b32 	%r2380, %r2378;
	and.b32  	%r2381, %r2326, %r2380;
	or.b32  	%r2382, %r2381, %r2379;
	add.s32 	%r2383, %r2368, %r2295;
	add.s32 	%r2384, %r2383, %r2276;
	add.s32 	%r2385, %r2384, %r2366;
	add.s32 	%r2386, %r2385, %r2362;
	add.s32 	%r2387, %r2386, %r2382;
	add.s32 	%r2388, %r2387, %r2377;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2372, 26;
	shr.b32 	%rhs, %r2372, 6;
	add.u32 	%r2389, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2372, 21;
	shr.b32 	%rhs, %r2372, 11;
	add.u32 	%r2390, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2372, 7;
	shr.b32 	%rhs, %r2372, 25;
	add.u32 	%r2391, %lhs, %rhs;
	}
	xor.b32  	%r2392, %r2390, %r2391;
	xor.b32  	%r2393, %r2392, %r2389;
	and.b32  	%r2394, %r2372, %r2341;
	not.b32 	%r2395, %r2372;
	and.b32  	%r2396, %r2308, %r2395;
	or.b32  	%r2397, %r2396, %r2394;
	ld.const.u32 	%r2398, [K+16];
	add.s32 	%r2399, %r2282, %r2398;
	add.s32 	%r2400, %r2399, %r2289;
	add.s32 	%r2401, %r2400, %r2287;
	add.s32 	%r2402, %r2401, %r2397;
	add.s32 	%r2403, %r2402, %r2393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2388, 30;
	shr.b32 	%rhs, %r2388, 2;
	add.u32 	%r2404, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2388, 19;
	shr.b32 	%rhs, %r2388, 13;
	add.u32 	%r2405, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2388, 10;
	shr.b32 	%rhs, %r2388, 22;
	add.u32 	%r2406, %lhs, %rhs;
	}
	xor.b32  	%r2407, %r2405, %r2406;
	xor.b32  	%r2408, %r2407, %r2404;
	xor.b32  	%r2409, %r2388, %r2357;
	and.b32  	%r2410, %r2409, %r2326;
	not.b32 	%r2411, %r2409;
	and.b32  	%r2412, %r2357, %r2411;
	or.b32  	%r2413, %r2412, %r2410;
	add.s32 	%r2414, %r2399, %r2287;
	add.s32 	%r2415, %r2414, %r2397;
	add.s32 	%r2416, %r2415, %r2393;
	add.s32 	%r2417, %r2416, %r2413;
	add.s32 	%r2418, %r2417, %r2408;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2403, 26;
	shr.b32 	%rhs, %r2403, 6;
	add.u32 	%r2419, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2403, 21;
	shr.b32 	%rhs, %r2403, 11;
	add.u32 	%r2420, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2403, 7;
	shr.b32 	%rhs, %r2403, 25;
	add.u32 	%r2421, %lhs, %rhs;
	}
	xor.b32  	%r2422, %r2420, %r2421;
	xor.b32  	%r2423, %r2422, %r2419;
	and.b32  	%r2424, %r2403, %r2372;
	not.b32 	%r2425, %r2403;
	and.b32  	%r2426, %r2341, %r2425;
	or.b32  	%r2427, %r2426, %r2424;
	add.s32 	%r2428, %r2283, %r161;
	add.s32 	%r2429, %r2428, %r2308;
	add.s32 	%r2430, %r2429, %r2326;
	add.s32 	%r2431, %r2430, %r2427;
	add.s32 	%r2432, %r2431, %r2423;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2418, 30;
	shr.b32 	%rhs, %r2418, 2;
	add.u32 	%r2433, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2418, 19;
	shr.b32 	%rhs, %r2418, 13;
	add.u32 	%r2434, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2418, 10;
	shr.b32 	%rhs, %r2418, 22;
	add.u32 	%r2435, %lhs, %rhs;
	}
	xor.b32  	%r2436, %r2434, %r2435;
	xor.b32  	%r2437, %r2436, %r2433;
	xor.b32  	%r2438, %r2418, %r2388;
	and.b32  	%r2439, %r2438, %r2357;
	not.b32 	%r2440, %r2438;
	and.b32  	%r2441, %r2388, %r2440;
	or.b32  	%r2442, %r2441, %r2439;
	add.s32 	%r2443, %r2429, %r2427;
	add.s32 	%r2444, %r2443, %r2423;
	add.s32 	%r2445, %r2444, %r2442;
	add.s32 	%r2446, %r2445, %r2437;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2432, 26;
	shr.b32 	%rhs, %r2432, 6;
	add.u32 	%r2447, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2432, 21;
	shr.b32 	%rhs, %r2432, 11;
	add.u32 	%r2448, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2432, 7;
	shr.b32 	%rhs, %r2432, 25;
	add.u32 	%r2449, %lhs, %rhs;
	}
	xor.b32  	%r2450, %r2448, %r2449;
	xor.b32  	%r2451, %r2450, %r2447;
	and.b32  	%r2452, %r2432, %r2403;
	not.b32 	%r2453, %r2432;
	and.b32  	%r2454, %r2372, %r2453;
	or.b32  	%r2455, %r2454, %r2452;
	add.s32 	%r2456, %r2284, %r181;
	add.s32 	%r2457, %r2456, %r2341;
	add.s32 	%r2458, %r2457, %r2357;
	add.s32 	%r2459, %r2458, %r2455;
	add.s32 	%r2460, %r2459, %r2451;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2446, 30;
	shr.b32 	%rhs, %r2446, 2;
	add.u32 	%r2461, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2446, 19;
	shr.b32 	%rhs, %r2446, 13;
	add.u32 	%r2462, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2446, 10;
	shr.b32 	%rhs, %r2446, 22;
	add.u32 	%r2463, %lhs, %rhs;
	}
	xor.b32  	%r2464, %r2462, %r2463;
	xor.b32  	%r2465, %r2464, %r2461;
	xor.b32  	%r2466, %r2446, %r2418;
	and.b32  	%r2467, %r2466, %r2388;
	not.b32 	%r2468, %r2466;
	and.b32  	%r2469, %r2418, %r2468;
	or.b32  	%r2470, %r2469, %r2467;
	add.s32 	%r2471, %r2457, %r2455;
	add.s32 	%r2472, %r2471, %r2451;
	add.s32 	%r2473, %r2472, %r2470;
	add.s32 	%r2474, %r2473, %r2465;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2460, 26;
	shr.b32 	%rhs, %r2460, 6;
	add.u32 	%r2475, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2460, 21;
	shr.b32 	%rhs, %r2460, 11;
	add.u32 	%r2476, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2460, 7;
	shr.b32 	%rhs, %r2460, 25;
	add.u32 	%r2477, %lhs, %rhs;
	}
	xor.b32  	%r2478, %r2476, %r2477;
	xor.b32  	%r2479, %r2478, %r2475;
	and.b32  	%r2480, %r2460, %r2432;
	not.b32 	%r2481, %r2460;
	and.b32  	%r2482, %r2403, %r2481;
	or.b32  	%r2483, %r2482, %r2480;
	add.s32 	%r2484, %r2285, %r209;
	add.s32 	%r2485, %r2484, %r2372;
	add.s32 	%r2486, %r2485, %r2388;
	add.s32 	%r2487, %r2486, %r2483;
	add.s32 	%r2488, %r2487, %r2479;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2474, 30;
	shr.b32 	%rhs, %r2474, 2;
	add.u32 	%r2489, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2474, 19;
	shr.b32 	%rhs, %r2474, 13;
	add.u32 	%r2490, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2474, 10;
	shr.b32 	%rhs, %r2474, 22;
	add.u32 	%r2491, %lhs, %rhs;
	}
	xor.b32  	%r2492, %r2490, %r2491;
	xor.b32  	%r2493, %r2492, %r2489;
	xor.b32  	%r2494, %r2474, %r2446;
	and.b32  	%r2495, %r2494, %r2418;
	not.b32 	%r2496, %r2494;
	and.b32  	%r2497, %r2446, %r2496;
	or.b32  	%r2498, %r2497, %r2495;
	add.s32 	%r2499, %r2485, %r2483;
	add.s32 	%r2500, %r2499, %r2479;
	add.s32 	%r2501, %r2500, %r2498;
	add.s32 	%r2502, %r2501, %r2493;
	add.s32 	%r2503, %r2403, %r238;
	xor.b32  	%r2504, %r2503, -2147483648;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2488, 26;
	shr.b32 	%rhs, %r2488, 6;
	add.u32 	%r2505, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2488, 21;
	shr.b32 	%rhs, %r2488, 11;
	add.u32 	%r2506, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2488, 7;
	shr.b32 	%rhs, %r2488, 25;
	add.u32 	%r2507, %lhs, %rhs;
	}
	xor.b32  	%r2508, %r2506, %r2507;
	xor.b32  	%r2509, %r2508, %r2505;
	and.b32  	%r2510, %r2488, %r2460;
	not.b32 	%r2511, %r2488;
	and.b32  	%r2512, %r2432, %r2511;
	or.b32  	%r2513, %r2512, %r2510;
	add.s32 	%r2514, %r2504, %r2418;
	add.s32 	%r2515, %r2514, %r2513;
	add.s32 	%r2516, %r2515, %r2509;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2502, 30;
	shr.b32 	%rhs, %r2502, 2;
	add.u32 	%r2517, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2502, 19;
	shr.b32 	%rhs, %r2502, 13;
	add.u32 	%r2518, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2502, 10;
	shr.b32 	%rhs, %r2502, 22;
	add.u32 	%r2519, %lhs, %rhs;
	}
	xor.b32  	%r2520, %r2518, %r2519;
	xor.b32  	%r2521, %r2520, %r2517;
	xor.b32  	%r2522, %r2502, %r2474;
	and.b32  	%r2523, %r2522, %r2446;
	not.b32 	%r2524, %r2522;
	and.b32  	%r2525, %r2474, %r2524;
	or.b32  	%r2526, %r2525, %r2523;
	add.s32 	%r2527, %r2513, %r2504;
	add.s32 	%r2528, %r2527, %r2509;
	add.s32 	%r2529, %r2528, %r2526;
	add.s32 	%r2530, %r2529, %r2521;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2516, 26;
	shr.b32 	%rhs, %r2516, 6;
	add.u32 	%r2531, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2516, 21;
	shr.b32 	%rhs, %r2516, 11;
	add.u32 	%r2532, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2516, 7;
	shr.b32 	%rhs, %r2516, 25;
	add.u32 	%r2533, %lhs, %rhs;
	}
	xor.b32  	%r2534, %r2532, %r2533;
	xor.b32  	%r2535, %r2534, %r2531;
	and.b32  	%r2536, %r2516, %r2488;
	not.b32 	%r2537, %r2516;
	and.b32  	%r2538, %r2460, %r2537;
	or.b32  	%r2539, %r2538, %r2536;
	add.s32 	%r2540, %r2432, %r267;
	add.s32 	%r2541, %r2540, %r2446;
	add.s32 	%r2542, %r2541, %r2539;
	add.s32 	%r2543, %r2542, %r2535;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2530, 30;
	shr.b32 	%rhs, %r2530, 2;
	add.u32 	%r2544, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2530, 19;
	shr.b32 	%rhs, %r2530, 13;
	add.u32 	%r2545, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2530, 10;
	shr.b32 	%rhs, %r2530, 22;
	add.u32 	%r2546, %lhs, %rhs;
	}
	xor.b32  	%r2547, %r2545, %r2546;
	xor.b32  	%r2548, %r2547, %r2544;
	xor.b32  	%r2549, %r2530, %r2502;
	and.b32  	%r2550, %r2549, %r2474;
	not.b32 	%r2551, %r2549;
	and.b32  	%r2552, %r2502, %r2551;
	or.b32  	%r2553, %r2552, %r2550;
	add.s32 	%r2554, %r2540, %r2539;
	add.s32 	%r2555, %r2554, %r2535;
	add.s32 	%r2556, %r2555, %r2553;
	add.s32 	%r2557, %r2556, %r2548;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2543, 26;
	shr.b32 	%rhs, %r2543, 6;
	add.u32 	%r2558, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2543, 21;
	shr.b32 	%rhs, %r2543, 11;
	add.u32 	%r2559, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2543, 7;
	shr.b32 	%rhs, %r2543, 25;
	add.u32 	%r2560, %lhs, %rhs;
	}
	xor.b32  	%r2561, %r2559, %r2560;
	xor.b32  	%r2562, %r2561, %r2558;
	and.b32  	%r2563, %r2543, %r2516;
	not.b32 	%r2564, %r2543;
	and.b32  	%r2565, %r2488, %r2564;
	or.b32  	%r2566, %r2565, %r2563;
	add.s32 	%r2567, %r2460, %r295;
	add.s32 	%r2568, %r2567, %r2474;
	add.s32 	%r2569, %r2568, %r2566;
	add.s32 	%r2570, %r2569, %r2562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2557, 30;
	shr.b32 	%rhs, %r2557, 2;
	add.u32 	%r2571, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2557, 19;
	shr.b32 	%rhs, %r2557, 13;
	add.u32 	%r2572, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2557, 10;
	shr.b32 	%rhs, %r2557, 22;
	add.u32 	%r2573, %lhs, %rhs;
	}
	xor.b32  	%r2574, %r2572, %r2573;
	xor.b32  	%r2575, %r2574, %r2571;
	xor.b32  	%r2576, %r2557, %r2530;
	and.b32  	%r2577, %r2576, %r2502;
	not.b32 	%r2578, %r2576;
	and.b32  	%r2579, %r2530, %r2578;
	or.b32  	%r2580, %r2579, %r2577;
	add.s32 	%r2581, %r2567, %r2566;
	add.s32 	%r2582, %r2581, %r2562;
	add.s32 	%r2583, %r2582, %r2580;
	add.s32 	%r2584, %r2583, %r2575;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2570, 26;
	shr.b32 	%rhs, %r2570, 6;
	add.u32 	%r2585, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2570, 21;
	shr.b32 	%rhs, %r2570, 11;
	add.u32 	%r2586, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2570, 7;
	shr.b32 	%rhs, %r2570, 25;
	add.u32 	%r2587, %lhs, %rhs;
	}
	xor.b32  	%r2588, %r2586, %r2587;
	xor.b32  	%r2589, %r2588, %r2585;
	and.b32  	%r2590, %r2570, %r2543;
	not.b32 	%r2591, %r2570;
	and.b32  	%r2592, %r2516, %r2591;
	or.b32  	%r2593, %r2592, %r2590;
	add.s32 	%r2594, %r2488, %r323;
	add.s32 	%r2595, %r2594, %r2502;
	add.s32 	%r2596, %r2595, %r2593;
	add.s32 	%r2597, %r2596, %r2589;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2584, 30;
	shr.b32 	%rhs, %r2584, 2;
	add.u32 	%r2598, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2584, 19;
	shr.b32 	%rhs, %r2584, 13;
	add.u32 	%r2599, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2584, 10;
	shr.b32 	%rhs, %r2584, 22;
	add.u32 	%r2600, %lhs, %rhs;
	}
	xor.b32  	%r2601, %r2599, %r2600;
	xor.b32  	%r2602, %r2601, %r2598;
	xor.b32  	%r2603, %r2584, %r2557;
	and.b32  	%r2604, %r2603, %r2530;
	not.b32 	%r2605, %r2603;
	and.b32  	%r2606, %r2557, %r2605;
	or.b32  	%r2607, %r2606, %r2604;
	add.s32 	%r2608, %r2594, %r2593;
	add.s32 	%r2609, %r2608, %r2589;
	add.s32 	%r2610, %r2609, %r2607;
	add.s32 	%r2611, %r2610, %r2602;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2597, 26;
	shr.b32 	%rhs, %r2597, 6;
	add.u32 	%r2612, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2597, 21;
	shr.b32 	%rhs, %r2597, 11;
	add.u32 	%r2613, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2597, 7;
	shr.b32 	%rhs, %r2597, 25;
	add.u32 	%r2614, %lhs, %rhs;
	}
	xor.b32  	%r2615, %r2613, %r2614;
	xor.b32  	%r2616, %r2615, %r2612;
	and.b32  	%r2617, %r2597, %r2570;
	not.b32 	%r2618, %r2597;
	and.b32  	%r2619, %r2543, %r2618;
	or.b32  	%r2620, %r2619, %r2617;
	add.s32 	%r2621, %r2516, %r351;
	add.s32 	%r2622, %r2621, %r2530;
	add.s32 	%r2623, %r2622, %r2620;
	add.s32 	%r2624, %r2623, %r2616;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2611, 30;
	shr.b32 	%rhs, %r2611, 2;
	add.u32 	%r2625, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2611, 19;
	shr.b32 	%rhs, %r2611, 13;
	add.u32 	%r2626, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2611, 10;
	shr.b32 	%rhs, %r2611, 22;
	add.u32 	%r2627, %lhs, %rhs;
	}
	xor.b32  	%r2628, %r2626, %r2627;
	xor.b32  	%r2629, %r2628, %r2625;
	xor.b32  	%r2630, %r2611, %r2584;
	and.b32  	%r2631, %r2630, %r2557;
	not.b32 	%r2632, %r2630;
	and.b32  	%r2633, %r2584, %r2632;
	or.b32  	%r2634, %r2633, %r2631;
	add.s32 	%r2635, %r2621, %r2620;
	add.s32 	%r2636, %r2635, %r2616;
	add.s32 	%r2637, %r2636, %r2634;
	add.s32 	%r2638, %r2637, %r2629;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2624, 26;
	shr.b32 	%rhs, %r2624, 6;
	add.u32 	%r2639, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2624, 21;
	shr.b32 	%rhs, %r2624, 11;
	add.u32 	%r2640, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2624, 7;
	shr.b32 	%rhs, %r2624, 25;
	add.u32 	%r2641, %lhs, %rhs;
	}
	xor.b32  	%r2642, %r2640, %r2641;
	xor.b32  	%r2643, %r2642, %r2639;
	and.b32  	%r2644, %r2624, %r2597;
	not.b32 	%r2645, %r2624;
	and.b32  	%r2646, %r2570, %r2645;
	or.b32  	%r2647, %r2646, %r2644;
	add.s32 	%r2648, %r2543, %r379;
	add.s32 	%r2649, %r2648, %r2557;
	add.s32 	%r2650, %r2649, %r2647;
	add.s32 	%r2651, %r2650, %r2643;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2638, 30;
	shr.b32 	%rhs, %r2638, 2;
	add.u32 	%r2652, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2638, 19;
	shr.b32 	%rhs, %r2638, 13;
	add.u32 	%r2653, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2638, 10;
	shr.b32 	%rhs, %r2638, 22;
	add.u32 	%r2654, %lhs, %rhs;
	}
	xor.b32  	%r2655, %r2653, %r2654;
	xor.b32  	%r2656, %r2655, %r2652;
	xor.b32  	%r2657, %r2638, %r2611;
	and.b32  	%r2658, %r2657, %r2584;
	not.b32 	%r2659, %r2657;
	and.b32  	%r2660, %r2611, %r2659;
	or.b32  	%r2661, %r2660, %r2658;
	add.s32 	%r2662, %r2648, %r2647;
	add.s32 	%r2663, %r2662, %r2643;
	add.s32 	%r2664, %r2663, %r2661;
	add.s32 	%r2665, %r2664, %r2656;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2651, 26;
	shr.b32 	%rhs, %r2651, 6;
	add.u32 	%r2666, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2651, 21;
	shr.b32 	%rhs, %r2651, 11;
	add.u32 	%r2667, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2651, 7;
	shr.b32 	%rhs, %r2651, 25;
	add.u32 	%r2668, %lhs, %rhs;
	}
	xor.b32  	%r2669, %r2667, %r2668;
	xor.b32  	%r2670, %r2669, %r2666;
	and.b32  	%r2671, %r2651, %r2624;
	not.b32 	%r2672, %r2651;
	and.b32  	%r2673, %r2597, %r2672;
	or.b32  	%r2674, %r2673, %r2671;
	add.s32 	%r2675, %r2570, %r407;
	add.s32 	%r2676, %r2675, %r2584;
	add.s32 	%r2677, %r2676, %r2674;
	add.s32 	%r2678, %r2677, %r2670;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2665, 30;
	shr.b32 	%rhs, %r2665, 2;
	add.u32 	%r2679, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2665, 19;
	shr.b32 	%rhs, %r2665, 13;
	add.u32 	%r2680, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2665, 10;
	shr.b32 	%rhs, %r2665, 22;
	add.u32 	%r2681, %lhs, %rhs;
	}
	xor.b32  	%r2682, %r2680, %r2681;
	xor.b32  	%r2683, %r2682, %r2679;
	xor.b32  	%r2684, %r2665, %r2638;
	and.b32  	%r2685, %r2684, %r2611;
	not.b32 	%r2686, %r2684;
	and.b32  	%r2687, %r2638, %r2686;
	or.b32  	%r2688, %r2687, %r2685;
	add.s32 	%r2689, %r2675, %r2674;
	add.s32 	%r2690, %r2689, %r2670;
	add.s32 	%r2691, %r2690, %r2688;
	add.s32 	%r2692, %r2691, %r2683;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2678, 26;
	shr.b32 	%rhs, %r2678, 6;
	add.u32 	%r2693, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2678, 21;
	shr.b32 	%rhs, %r2678, 11;
	add.u32 	%r2694, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2678, 7;
	shr.b32 	%rhs, %r2678, 25;
	add.u32 	%r2695, %lhs, %rhs;
	}
	xor.b32  	%r2696, %r2694, %r2695;
	xor.b32  	%r2697, %r2696, %r2693;
	and.b32  	%r2698, %r2678, %r2651;
	not.b32 	%r2699, %r2678;
	and.b32  	%r2700, %r2624, %r2699;
	or.b32  	%r2701, %r2700, %r2698;
	add.s32 	%r2702, %r435, %r2597;
	add.s32 	%r2703, %r2702, 256;
	add.s32 	%r2704, %r2703, %r2611;
	add.s32 	%r2705, %r2704, %r2701;
	add.s32 	%r2706, %r2705, %r2697;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2692, 30;
	shr.b32 	%rhs, %r2692, 2;
	add.u32 	%r2707, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2692, 19;
	shr.b32 	%rhs, %r2692, 13;
	add.u32 	%r2708, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2692, 10;
	shr.b32 	%rhs, %r2692, 22;
	add.u32 	%r2709, %lhs, %rhs;
	}
	xor.b32  	%r2710, %r2708, %r2709;
	xor.b32  	%r2711, %r2710, %r2707;
	xor.b32  	%r2712, %r2692, %r2665;
	and.b32  	%r2713, %r2712, %r2638;
	not.b32 	%r2714, %r2712;
	and.b32  	%r2715, %r2665, %r2714;
	or.b32  	%r2716, %r2715, %r2713;
	add.s32 	%r2717, %r2703, %r2701;
	add.s32 	%r2718, %r2717, %r2697;
	add.s32 	%r2719, %r2718, %r2716;
	add.s32 	%r2720, %r2719, %r2711;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2274, 25;
	shr.b32 	%rhs, %r2274, 7;
	add.u32 	%r2721, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2274, 14;
	shr.b32 	%rhs, %r2274, 18;
	add.u32 	%r2722, %lhs, %rhs;
	}
	shr.u32 	%r2723, %r2274, 3;
	xor.b32  	%r2724, %r2722, %r2723;
	xor.b32  	%r2725, %r2724, %r2721;
	add.s32 	%r2726, %r2725, %r2273;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2275, 25;
	shr.b32 	%rhs, %r2275, 7;
	add.u32 	%r2727, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2275, 14;
	shr.b32 	%rhs, %r2275, 18;
	add.u32 	%r2728, %lhs, %rhs;
	}
	shr.u32 	%r2729, %r2275, 3;
	xor.b32  	%r2730, %r2728, %r2729;
	xor.b32  	%r2731, %r2730, %r2727;
	add.s32 	%r2732, %r2731, %r2274;
	add.s32 	%r2733, %r2732, 10485760;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2276, 25;
	shr.b32 	%rhs, %r2276, 7;
	add.u32 	%r2734, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2276, 14;
	shr.b32 	%rhs, %r2276, 18;
	add.u32 	%r2735, %lhs, %rhs;
	}
	shr.u32 	%r2736, %r2276, 3;
	xor.b32  	%r2737, %r2735, %r2736;
	xor.b32  	%r2738, %r2737, %r2734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2726, 15;
	shr.b32 	%rhs, %r2726, 17;
	add.u32 	%r2739, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2726, 13;
	shr.b32 	%rhs, %r2726, 19;
	add.u32 	%r2740, %lhs, %rhs;
	}
	shr.u32 	%r2741, %r2726, 10;
	xor.b32  	%r2742, %r2740, %r2741;
	xor.b32  	%r2743, %r2742, %r2739;
	add.s32 	%r2744, %r2275, %r2738;
	add.s32 	%r2745, %r2744, %r2743;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2282, 25;
	shr.b32 	%rhs, %r2282, 7;
	add.u32 	%r2746, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2282, 14;
	shr.b32 	%rhs, %r2282, 18;
	add.u32 	%r2747, %lhs, %rhs;
	}
	shr.u32 	%r2748, %r2282, 3;
	xor.b32  	%r2749, %r2747, %r2748;
	xor.b32  	%r2750, %r2749, %r2746;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2733, 15;
	shr.b32 	%rhs, %r2733, 17;
	add.u32 	%r2751, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2733, 13;
	shr.b32 	%rhs, %r2733, 19;
	add.u32 	%r2752, %lhs, %rhs;
	}
	shr.u32 	%r2753, %r2733, 10;
	xor.b32  	%r2754, %r2752, %r2753;
	xor.b32  	%r2755, %r2754, %r2751;
	add.s32 	%r2756, %r2755, %r2276;
	add.s32 	%r2757, %r2756, %r2750;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2283, 25;
	shr.b32 	%rhs, %r2283, 7;
	add.u32 	%r2758, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2283, 14;
	shr.b32 	%rhs, %r2283, 18;
	add.u32 	%r2759, %lhs, %rhs;
	}
	shr.u32 	%r2760, %r2283, 3;
	xor.b32  	%r2761, %r2759, %r2760;
	xor.b32  	%r2762, %r2761, %r2758;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2745, 15;
	shr.b32 	%rhs, %r2745, 17;
	add.u32 	%r2763, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2745, 13;
	shr.b32 	%rhs, %r2745, 19;
	add.u32 	%r2764, %lhs, %rhs;
	}
	shr.u32 	%r2765, %r2745, 10;
	xor.b32  	%r2766, %r2764, %r2765;
	xor.b32  	%r2767, %r2766, %r2763;
	add.s32 	%r2768, %r2282, %r2762;
	add.s32 	%r2769, %r2768, %r2767;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2284, 25;
	shr.b32 	%rhs, %r2284, 7;
	add.u32 	%r2770, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2284, 14;
	shr.b32 	%rhs, %r2284, 18;
	add.u32 	%r2771, %lhs, %rhs;
	}
	shr.u32 	%r2772, %r2284, 3;
	xor.b32  	%r2773, %r2771, %r2772;
	xor.b32  	%r2774, %r2773, %r2770;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2757, 15;
	shr.b32 	%rhs, %r2757, 17;
	add.u32 	%r2775, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2757, 13;
	shr.b32 	%rhs, %r2757, 19;
	add.u32 	%r2776, %lhs, %rhs;
	}
	shr.u32 	%r2777, %r2757, 10;
	xor.b32  	%r2778, %r2776, %r2777;
	xor.b32  	%r2779, %r2778, %r2775;
	add.s32 	%r2780, %r2283, %r2774;
	add.s32 	%r2781, %r2780, %r2779;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2285, 25;
	shr.b32 	%rhs, %r2285, 7;
	add.u32 	%r2782, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2285, 14;
	shr.b32 	%rhs, %r2285, 18;
	add.u32 	%r2783, %lhs, %rhs;
	}
	shr.u32 	%r2784, %r2285, 3;
	xor.b32  	%r2785, %r2783, %r2784;
	xor.b32  	%r2786, %r2785, %r2782;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2769, 15;
	shr.b32 	%rhs, %r2769, 17;
	add.u32 	%r2787, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2769, 13;
	shr.b32 	%rhs, %r2769, 19;
	add.u32 	%r2788, %lhs, %rhs;
	}
	shr.u32 	%r2789, %r2769, 10;
	xor.b32  	%r2790, %r2788, %r2789;
	xor.b32  	%r2791, %r2790, %r2787;
	add.s32 	%r2792, %r2786, %r2284;
	add.s32 	%r2793, %r2792, %r2791;
	add.s32 	%r2794, %r2793, 256;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2706, 26;
	shr.b32 	%rhs, %r2706, 6;
	add.u32 	%r2795, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2706, 21;
	shr.b32 	%rhs, %r2706, 11;
	add.u32 	%r2796, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2706, 7;
	shr.b32 	%rhs, %r2706, 25;
	add.u32 	%r2797, %lhs, %rhs;
	}
	xor.b32  	%r2798, %r2796, %r2797;
	xor.b32  	%r2799, %r2798, %r2795;
	and.b32  	%r2800, %r2706, %r2678;
	not.b32 	%r2801, %r2706;
	and.b32  	%r2802, %r2651, %r2801;
	or.b32  	%r2803, %r2802, %r2800;
	add.s32 	%r2804, %r2726, %r464;
	add.s32 	%r2805, %r2804, %r2624;
	add.s32 	%r2806, %r2805, %r2638;
	add.s32 	%r2807, %r2806, %r2803;
	add.s32 	%r2808, %r2807, %r2799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2720, 30;
	shr.b32 	%rhs, %r2720, 2;
	add.u32 	%r2809, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2720, 19;
	shr.b32 	%rhs, %r2720, 13;
	add.u32 	%r2810, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2720, 10;
	shr.b32 	%rhs, %r2720, 22;
	add.u32 	%r2811, %lhs, %rhs;
	}
	xor.b32  	%r2812, %r2810, %r2811;
	xor.b32  	%r2813, %r2812, %r2809;
	xor.b32  	%r2814, %r2720, %r2692;
	and.b32  	%r2815, %r2814, %r2665;
	not.b32 	%r2816, %r2814;
	and.b32  	%r2817, %r2692, %r2816;
	or.b32  	%r2818, %r2817, %r2815;
	add.s32 	%r2819, %r2805, %r2803;
	add.s32 	%r2820, %r2819, %r2799;
	add.s32 	%r2821, %r2820, %r2818;
	add.s32 	%r2822, %r2821, %r2813;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2808, 26;
	shr.b32 	%rhs, %r2808, 6;
	add.u32 	%r2823, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2808, 21;
	shr.b32 	%rhs, %r2808, 11;
	add.u32 	%r2824, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2808, 7;
	shr.b32 	%rhs, %r2808, 25;
	add.u32 	%r2825, %lhs, %rhs;
	}
	xor.b32  	%r2826, %r2824, %r2825;
	xor.b32  	%r2827, %r2826, %r2823;
	and.b32  	%r2828, %r2808, %r2706;
	not.b32 	%r2829, %r2808;
	and.b32  	%r2830, %r2678, %r2829;
	or.b32  	%r2831, %r2830, %r2828;
	add.s32 	%r2832, %r2733, %r493;
	add.s32 	%r2833, %r2832, %r2651;
	add.s32 	%r2834, %r2833, %r2665;
	add.s32 	%r2835, %r2834, %r2831;
	add.s32 	%r2836, %r2835, %r2827;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2822, 30;
	shr.b32 	%rhs, %r2822, 2;
	add.u32 	%r2837, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2822, 19;
	shr.b32 	%rhs, %r2822, 13;
	add.u32 	%r2838, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2822, 10;
	shr.b32 	%rhs, %r2822, 22;
	add.u32 	%r2839, %lhs, %rhs;
	}
	xor.b32  	%r2840, %r2838, %r2839;
	xor.b32  	%r2841, %r2840, %r2837;
	xor.b32  	%r2842, %r2822, %r2720;
	and.b32  	%r2843, %r2842, %r2692;
	not.b32 	%r2844, %r2842;
	and.b32  	%r2845, %r2720, %r2844;
	or.b32  	%r2846, %r2845, %r2843;
	add.s32 	%r2847, %r2833, %r2831;
	add.s32 	%r2848, %r2847, %r2827;
	add.s32 	%r2849, %r2848, %r2846;
	add.s32 	%r2850, %r2849, %r2841;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2836, 26;
	shr.b32 	%rhs, %r2836, 6;
	add.u32 	%r2851, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2836, 21;
	shr.b32 	%rhs, %r2836, 11;
	add.u32 	%r2852, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2836, 7;
	shr.b32 	%rhs, %r2836, 25;
	add.u32 	%r2853, %lhs, %rhs;
	}
	xor.b32  	%r2854, %r2852, %r2853;
	xor.b32  	%r2855, %r2854, %r2851;
	and.b32  	%r2856, %r2836, %r2808;
	not.b32 	%r2857, %r2836;
	and.b32  	%r2858, %r2706, %r2857;
	or.b32  	%r2859, %r2858, %r2856;
	add.s32 	%r2860, %r2745, %r522;
	add.s32 	%r2861, %r2860, %r2678;
	add.s32 	%r2862, %r2861, %r2692;
	add.s32 	%r2863, %r2862, %r2859;
	add.s32 	%r2864, %r2863, %r2855;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2850, 30;
	shr.b32 	%rhs, %r2850, 2;
	add.u32 	%r2865, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2850, 19;
	shr.b32 	%rhs, %r2850, 13;
	add.u32 	%r2866, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2850, 10;
	shr.b32 	%rhs, %r2850, 22;
	add.u32 	%r2867, %lhs, %rhs;
	}
	xor.b32  	%r2868, %r2866, %r2867;
	xor.b32  	%r2869, %r2868, %r2865;
	xor.b32  	%r2870, %r2850, %r2822;
	and.b32  	%r2871, %r2870, %r2720;
	not.b32 	%r2872, %r2870;
	and.b32  	%r2873, %r2822, %r2872;
	or.b32  	%r2874, %r2873, %r2871;
	add.s32 	%r2875, %r2861, %r2859;
	add.s32 	%r2876, %r2875, %r2855;
	add.s32 	%r2877, %r2876, %r2874;
	add.s32 	%r2878, %r2877, %r2869;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2864, 26;
	shr.b32 	%rhs, %r2864, 6;
	add.u32 	%r2879, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2864, 21;
	shr.b32 	%rhs, %r2864, 11;
	add.u32 	%r2880, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2864, 7;
	shr.b32 	%rhs, %r2864, 25;
	add.u32 	%r2881, %lhs, %rhs;
	}
	xor.b32  	%r2882, %r2880, %r2881;
	xor.b32  	%r2883, %r2882, %r2879;
	and.b32  	%r2884, %r2864, %r2836;
	not.b32 	%r2885, %r2864;
	and.b32  	%r2886, %r2808, %r2885;
	or.b32  	%r2887, %r2886, %r2884;
	add.s32 	%r2888, %r2757, %r551;
	add.s32 	%r2889, %r2888, %r2706;
	add.s32 	%r2890, %r2889, %r2720;
	add.s32 	%r2891, %r2890, %r2887;
	add.s32 	%r2892, %r2891, %r2883;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2878, 30;
	shr.b32 	%rhs, %r2878, 2;
	add.u32 	%r2893, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2878, 19;
	shr.b32 	%rhs, %r2878, 13;
	add.u32 	%r2894, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2878, 10;
	shr.b32 	%rhs, %r2878, 22;
	add.u32 	%r2895, %lhs, %rhs;
	}
	xor.b32  	%r2896, %r2894, %r2895;
	xor.b32  	%r2897, %r2896, %r2893;
	xor.b32  	%r2898, %r2878, %r2850;
	and.b32  	%r2899, %r2898, %r2822;
	not.b32 	%r2900, %r2898;
	and.b32  	%r2901, %r2850, %r2900;
	or.b32  	%r2902, %r2901, %r2899;
	add.s32 	%r2903, %r2889, %r2887;
	add.s32 	%r2904, %r2903, %r2883;
	add.s32 	%r2905, %r2904, %r2902;
	add.s32 	%r2906, %r2905, %r2897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2892, 26;
	shr.b32 	%rhs, %r2892, 6;
	add.u32 	%r2907, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2892, 21;
	shr.b32 	%rhs, %r2892, 11;
	add.u32 	%r2908, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2892, 7;
	shr.b32 	%rhs, %r2892, 25;
	add.u32 	%r2909, %lhs, %rhs;
	}
	xor.b32  	%r2910, %r2908, %r2909;
	xor.b32  	%r2911, %r2910, %r2907;
	and.b32  	%r2912, %r2892, %r2864;
	not.b32 	%r2913, %r2892;
	and.b32  	%r2914, %r2836, %r2913;
	or.b32  	%r2915, %r2914, %r2912;
	add.s32 	%r2916, %r2769, %r580;
	add.s32 	%r2917, %r2916, %r2808;
	add.s32 	%r2918, %r2917, %r2822;
	add.s32 	%r2919, %r2918, %r2915;
	add.s32 	%r2920, %r2919, %r2911;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2906, 30;
	shr.b32 	%rhs, %r2906, 2;
	add.u32 	%r2921, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2906, 19;
	shr.b32 	%rhs, %r2906, 13;
	add.u32 	%r2922, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2906, 10;
	shr.b32 	%rhs, %r2906, 22;
	add.u32 	%r2923, %lhs, %rhs;
	}
	xor.b32  	%r2924, %r2922, %r2923;
	xor.b32  	%r2925, %r2924, %r2921;
	xor.b32  	%r2926, %r2906, %r2878;
	and.b32  	%r2927, %r2926, %r2850;
	not.b32 	%r2928, %r2926;
	and.b32  	%r2929, %r2878, %r2928;
	or.b32  	%r2930, %r2929, %r2927;
	add.s32 	%r2931, %r2917, %r2915;
	add.s32 	%r2932, %r2931, %r2911;
	add.s32 	%r2933, %r2932, %r2930;
	add.s32 	%r2934, %r2933, %r2925;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2920, 26;
	shr.b32 	%rhs, %r2920, 6;
	add.u32 	%r2935, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2920, 21;
	shr.b32 	%rhs, %r2920, 11;
	add.u32 	%r2936, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2920, 7;
	shr.b32 	%rhs, %r2920, 25;
	add.u32 	%r2937, %lhs, %rhs;
	}
	xor.b32  	%r2938, %r2936, %r2937;
	xor.b32  	%r2939, %r2938, %r2935;
	and.b32  	%r2940, %r2920, %r2892;
	not.b32 	%r2941, %r2920;
	and.b32  	%r2942, %r2864, %r2941;
	or.b32  	%r2943, %r2942, %r2940;
	add.s32 	%r2944, %r2781, %r609;
	add.s32 	%r2945, %r2944, %r2836;
	add.s32 	%r2946, %r2945, %r2850;
	add.s32 	%r2947, %r2946, %r2943;
	add.s32 	%r2948, %r2947, %r2939;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2934, 30;
	shr.b32 	%rhs, %r2934, 2;
	add.u32 	%r2949, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2934, 19;
	shr.b32 	%rhs, %r2934, 13;
	add.u32 	%r2950, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2934, 10;
	shr.b32 	%rhs, %r2934, 22;
	add.u32 	%r2951, %lhs, %rhs;
	}
	xor.b32  	%r2952, %r2950, %r2951;
	xor.b32  	%r2953, %r2952, %r2949;
	xor.b32  	%r2954, %r2934, %r2906;
	and.b32  	%r2955, %r2954, %r2878;
	not.b32 	%r2956, %r2954;
	and.b32  	%r2957, %r2906, %r2956;
	or.b32  	%r2958, %r2957, %r2955;
	add.s32 	%r2959, %r2945, %r2943;
	add.s32 	%r2960, %r2959, %r2939;
	add.s32 	%r2961, %r2960, %r2958;
	add.s32 	%r2962, %r2961, %r2953;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2948, 26;
	shr.b32 	%rhs, %r2948, 6;
	add.u32 	%r2963, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2948, 21;
	shr.b32 	%rhs, %r2948, 11;
	add.u32 	%r2964, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2948, 7;
	shr.b32 	%rhs, %r2948, 25;
	add.u32 	%r2965, %lhs, %rhs;
	}
	xor.b32  	%r2966, %r2964, %r2965;
	xor.b32  	%r2967, %r2966, %r2963;
	and.b32  	%r2968, %r2948, %r2920;
	not.b32 	%r2969, %r2948;
	and.b32  	%r2970, %r2892, %r2969;
	or.b32  	%r2971, %r2970, %r2968;
	add.s32 	%r2972, %r2794, %r638;
	add.s32 	%r2973, %r2972, %r2864;
	add.s32 	%r2974, %r2973, %r2878;
	add.s32 	%r2975, %r2974, %r2971;
	add.s32 	%r2976, %r2975, %r2967;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2962, 30;
	shr.b32 	%rhs, %r2962, 2;
	add.u32 	%r2977, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2962, 19;
	shr.b32 	%rhs, %r2962, 13;
	add.u32 	%r2978, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2962, 10;
	shr.b32 	%rhs, %r2962, 22;
	add.u32 	%r2979, %lhs, %rhs;
	}
	xor.b32  	%r2980, %r2978, %r2979;
	xor.b32  	%r2981, %r2980, %r2977;
	xor.b32  	%r2982, %r2962, %r2934;
	and.b32  	%r2983, %r2982, %r2906;
	not.b32 	%r2984, %r2982;
	and.b32  	%r2985, %r2934, %r2984;
	or.b32  	%r2986, %r2985, %r2983;
	add.s32 	%r2987, %r2973, %r2971;
	add.s32 	%r2988, %r2987, %r2967;
	add.s32 	%r2989, %r2988, %r2986;
	add.s32 	%r2990, %r2989, %r2981;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2781, 15;
	shr.b32 	%rhs, %r2781, 17;
	add.u32 	%r2991, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2781, 13;
	shr.b32 	%rhs, %r2781, 19;
	add.u32 	%r2992, %lhs, %rhs;
	}
	shr.u32 	%r2993, %r2781, 10;
	xor.b32  	%r2994, %r2992, %r2993;
	xor.b32  	%r2995, %r2994, %r2991;
	add.s32 	%r2996, %r2285, %r2726;
	add.s32 	%r2997, %r2996, %r2995;
	add.s32 	%r2998, %r2997, 285220864;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2976, 26;
	shr.b32 	%rhs, %r2976, 6;
	add.u32 	%r2999, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2976, 21;
	shr.b32 	%rhs, %r2976, 11;
	add.u32 	%r3000, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2976, 7;
	shr.b32 	%rhs, %r2976, 25;
	add.u32 	%r3001, %lhs, %rhs;
	}
	xor.b32  	%r3002, %r3000, %r3001;
	xor.b32  	%r3003, %r3002, %r2999;
	and.b32  	%r3004, %r2976, %r2948;
	not.b32 	%r3005, %r2976;
	and.b32  	%r3006, %r2920, %r3005;
	or.b32  	%r3007, %r3006, %r3004;
	add.s32 	%r3008, %r2998, %r667;
	add.s32 	%r3009, %r3008, %r2892;
	add.s32 	%r3010, %r3009, %r2906;
	add.s32 	%r3011, %r3010, %r3007;
	add.s32 	%r3012, %r3011, %r3003;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2990, 30;
	shr.b32 	%rhs, %r2990, 2;
	add.u32 	%r3013, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2990, 19;
	shr.b32 	%rhs, %r2990, 13;
	add.u32 	%r3014, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2990, 10;
	shr.b32 	%rhs, %r2990, 22;
	add.u32 	%r3015, %lhs, %rhs;
	}
	xor.b32  	%r3016, %r3014, %r3015;
	xor.b32  	%r3017, %r3016, %r3013;
	xor.b32  	%r3018, %r2990, %r2962;
	and.b32  	%r3019, %r3018, %r2934;
	not.b32 	%r3020, %r3018;
	and.b32  	%r3021, %r2962, %r3020;
	or.b32  	%r3022, %r3021, %r3019;
	add.s32 	%r3023, %r3009, %r3007;
	add.s32 	%r3024, %r3023, %r3003;
	add.s32 	%r3025, %r3024, %r3022;
	add.s32 	%r3026, %r3025, %r3017;
	xor.b32  	%r3027, %r2733, -2147483648;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2794, 15;
	shr.b32 	%rhs, %r2794, 17;
	add.u32 	%r3028, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2794, 13;
	shr.b32 	%rhs, %r2794, 19;
	add.u32 	%r3029, %lhs, %rhs;
	}
	shr.u32 	%r3030, %r2794, 10;
	xor.b32  	%r3031, %r3029, %r3030;
	xor.b32  	%r3032, %r3031, %r3028;
	add.s32 	%r3033, %r3032, %r3027;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3012, 26;
	shr.b32 	%rhs, %r3012, 6;
	add.u32 	%r3034, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3012, 21;
	shr.b32 	%rhs, %r3012, 11;
	add.u32 	%r3035, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3012, 7;
	shr.b32 	%rhs, %r3012, 25;
	add.u32 	%r3036, %lhs, %rhs;
	}
	xor.b32  	%r3037, %r3035, %r3036;
	xor.b32  	%r3038, %r3037, %r3034;
	and.b32  	%r3039, %r3012, %r2976;
	not.b32 	%r3040, %r3012;
	and.b32  	%r3041, %r2948, %r3040;
	or.b32  	%r3042, %r3041, %r3039;
	add.s32 	%r3043, %r3033, %r696;
	add.s32 	%r3044, %r3043, %r2920;
	add.s32 	%r3045, %r3044, %r2934;
	add.s32 	%r3046, %r3045, %r3042;
	add.s32 	%r3047, %r3046, %r3038;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3026, 30;
	shr.b32 	%rhs, %r3026, 2;
	add.u32 	%r3048, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3026, 19;
	shr.b32 	%rhs, %r3026, 13;
	add.u32 	%r3049, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3026, 10;
	shr.b32 	%rhs, %r3026, 22;
	add.u32 	%r3050, %lhs, %rhs;
	}
	xor.b32  	%r3051, %r3049, %r3050;
	xor.b32  	%r3052, %r3051, %r3048;
	xor.b32  	%r3053, %r3026, %r2990;
	and.b32  	%r3054, %r3053, %r2962;
	not.b32 	%r3055, %r3053;
	and.b32  	%r3056, %r2990, %r3055;
	or.b32  	%r3057, %r3056, %r3054;
	add.s32 	%r3058, %r3044, %r3042;
	add.s32 	%r3059, %r3058, %r3038;
	add.s32 	%r3060, %r3059, %r3057;
	add.s32 	%r3061, %r3060, %r3052;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2998, 15;
	shr.b32 	%rhs, %r2998, 17;
	add.u32 	%r3062, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2998, 13;
	shr.b32 	%rhs, %r2998, 19;
	add.u32 	%r3063, %lhs, %rhs;
	}
	shr.u32 	%r3064, %r2998, 10;
	xor.b32  	%r3065, %r3063, %r3064;
	xor.b32  	%r3066, %r3065, %r3062;
	add.s32 	%r3067, %r3066, %r2745;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3047, 26;
	shr.b32 	%rhs, %r3047, 6;
	add.u32 	%r3068, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3047, 21;
	shr.b32 	%rhs, %r3047, 11;
	add.u32 	%r3069, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3047, 7;
	shr.b32 	%rhs, %r3047, 25;
	add.u32 	%r3070, %lhs, %rhs;
	}
	xor.b32  	%r3071, %r3069, %r3070;
	xor.b32  	%r3072, %r3071, %r3068;
	and.b32  	%r3073, %r3047, %r3012;
	not.b32 	%r3074, %r3047;
	and.b32  	%r3075, %r2976, %r3074;
	or.b32  	%r3076, %r3075, %r3073;
	add.s32 	%r3077, %r3067, %r725;
	add.s32 	%r3078, %r3077, %r2948;
	add.s32 	%r3079, %r3078, %r2962;
	add.s32 	%r3080, %r3079, %r3076;
	add.s32 	%r3081, %r3080, %r3072;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3061, 30;
	shr.b32 	%rhs, %r3061, 2;
	add.u32 	%r3082, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3061, 19;
	shr.b32 	%rhs, %r3061, 13;
	add.u32 	%r3083, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3061, 10;
	shr.b32 	%rhs, %r3061, 22;
	add.u32 	%r3084, %lhs, %rhs;
	}
	xor.b32  	%r3085, %r3083, %r3084;
	xor.b32  	%r3086, %r3085, %r3082;
	xor.b32  	%r3087, %r3061, %r3026;
	and.b32  	%r3088, %r3087, %r2990;
	not.b32 	%r3089, %r3087;
	and.b32  	%r3090, %r3026, %r3089;
	or.b32  	%r3091, %r3090, %r3088;
	add.s32 	%r3092, %r3078, %r3076;
	add.s32 	%r3093, %r3092, %r3072;
	add.s32 	%r3094, %r3093, %r3091;
	add.s32 	%r3095, %r3094, %r3086;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3033, 15;
	shr.b32 	%rhs, %r3033, 17;
	add.u32 	%r3096, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3033, 13;
	shr.b32 	%rhs, %r3033, 19;
	add.u32 	%r3097, %lhs, %rhs;
	}
	shr.u32 	%r3098, %r3033, 10;
	xor.b32  	%r3099, %r3097, %r3098;
	xor.b32  	%r3100, %r3099, %r3096;
	add.s32 	%r3101, %r3100, %r2757;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3081, 26;
	shr.b32 	%rhs, %r3081, 6;
	add.u32 	%r3102, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3081, 21;
	shr.b32 	%rhs, %r3081, 11;
	add.u32 	%r3103, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3081, 7;
	shr.b32 	%rhs, %r3081, 25;
	add.u32 	%r3104, %lhs, %rhs;
	}
	xor.b32  	%r3105, %r3103, %r3104;
	xor.b32  	%r3106, %r3105, %r3102;
	and.b32  	%r3107, %r3081, %r3047;
	not.b32 	%r3108, %r3081;
	and.b32  	%r3109, %r3012, %r3108;
	or.b32  	%r3110, %r3109, %r3107;
	add.s32 	%r3111, %r3101, %r754;
	add.s32 	%r3112, %r3111, %r2976;
	add.s32 	%r3113, %r3112, %r2990;
	add.s32 	%r3114, %r3113, %r3110;
	add.s32 	%r3115, %r3114, %r3106;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3095, 30;
	shr.b32 	%rhs, %r3095, 2;
	add.u32 	%r3116, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3095, 19;
	shr.b32 	%rhs, %r3095, 13;
	add.u32 	%r3117, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3095, 10;
	shr.b32 	%rhs, %r3095, 22;
	add.u32 	%r3118, %lhs, %rhs;
	}
	xor.b32  	%r3119, %r3117, %r3118;
	xor.b32  	%r3120, %r3119, %r3116;
	xor.b32  	%r3121, %r3095, %r3061;
	and.b32  	%r3122, %r3121, %r3026;
	not.b32 	%r3123, %r3121;
	and.b32  	%r3124, %r3061, %r3123;
	or.b32  	%r3125, %r3124, %r3122;
	add.s32 	%r3126, %r3112, %r3110;
	add.s32 	%r3127, %r3126, %r3106;
	add.s32 	%r3128, %r3127, %r3125;
	add.s32 	%r3129, %r3128, %r3120;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3067, 15;
	shr.b32 	%rhs, %r3067, 17;
	add.u32 	%r3130, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3067, 13;
	shr.b32 	%rhs, %r3067, 19;
	add.u32 	%r3131, %lhs, %rhs;
	}
	shr.u32 	%r3132, %r3067, 10;
	xor.b32  	%r3133, %r3131, %r3132;
	xor.b32  	%r3134, %r3133, %r3130;
	add.s32 	%r3135, %r3134, %r2769;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3115, 26;
	shr.b32 	%rhs, %r3115, 6;
	add.u32 	%r3136, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3115, 21;
	shr.b32 	%rhs, %r3115, 11;
	add.u32 	%r3137, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3115, 7;
	shr.b32 	%rhs, %r3115, 25;
	add.u32 	%r3138, %lhs, %rhs;
	}
	xor.b32  	%r3139, %r3137, %r3138;
	xor.b32  	%r3140, %r3139, %r3136;
	and.b32  	%r3141, %r3115, %r3081;
	not.b32 	%r3142, %r3115;
	and.b32  	%r3143, %r3047, %r3142;
	or.b32  	%r3144, %r3143, %r3141;
	add.s32 	%r3145, %r3135, %r783;
	add.s32 	%r3146, %r3145, %r3012;
	add.s32 	%r3147, %r3146, %r3026;
	add.s32 	%r3148, %r3147, %r3144;
	add.s32 	%r3149, %r3148, %r3140;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3129, 30;
	shr.b32 	%rhs, %r3129, 2;
	add.u32 	%r3150, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3129, 19;
	shr.b32 	%rhs, %r3129, 13;
	add.u32 	%r3151, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3129, 10;
	shr.b32 	%rhs, %r3129, 22;
	add.u32 	%r3152, %lhs, %rhs;
	}
	xor.b32  	%r3153, %r3151, %r3152;
	xor.b32  	%r3154, %r3153, %r3150;
	xor.b32  	%r3155, %r3129, %r3095;
	and.b32  	%r3156, %r3155, %r3061;
	not.b32 	%r3157, %r3155;
	and.b32  	%r3158, %r3095, %r3157;
	or.b32  	%r3159, %r3158, %r3156;
	add.s32 	%r3160, %r3146, %r3144;
	add.s32 	%r3161, %r3160, %r3140;
	add.s32 	%r3162, %r3161, %r3159;
	add.s32 	%r3163, %r3162, %r3154;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3101, 15;
	shr.b32 	%rhs, %r3101, 17;
	add.u32 	%r3164, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3101, 13;
	shr.b32 	%rhs, %r3101, 19;
	add.u32 	%r3165, %lhs, %rhs;
	}
	shr.u32 	%r3166, %r3101, 10;
	xor.b32  	%r3167, %r3165, %r3166;
	xor.b32  	%r3168, %r3167, %r3164;
	add.s32 	%r3169, %r3168, %r2781;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3149, 26;
	shr.b32 	%rhs, %r3149, 6;
	add.u32 	%r3170, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3149, 21;
	shr.b32 	%rhs, %r3149, 11;
	add.u32 	%r3171, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3149, 7;
	shr.b32 	%rhs, %r3149, 25;
	add.u32 	%r3172, %lhs, %rhs;
	}
	xor.b32  	%r3173, %r3171, %r3172;
	xor.b32  	%r3174, %r3173, %r3170;
	and.b32  	%r3175, %r3149, %r3115;
	not.b32 	%r3176, %r3149;
	and.b32  	%r3177, %r3081, %r3176;
	or.b32  	%r3178, %r3177, %r3175;
	add.s32 	%r3179, %r3169, %r812;
	add.s32 	%r3180, %r3179, %r3047;
	add.s32 	%r3181, %r3180, %r3061;
	add.s32 	%r3182, %r3181, %r3178;
	add.s32 	%r3183, %r3182, %r3174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3163, 30;
	shr.b32 	%rhs, %r3163, 2;
	add.u32 	%r3184, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3163, 19;
	shr.b32 	%rhs, %r3163, 13;
	add.u32 	%r3185, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3163, 10;
	shr.b32 	%rhs, %r3163, 22;
	add.u32 	%r3186, %lhs, %rhs;
	}
	xor.b32  	%r3187, %r3185, %r3186;
	xor.b32  	%r3188, %r3187, %r3184;
	xor.b32  	%r3189, %r3163, %r3129;
	and.b32  	%r3190, %r3189, %r3095;
	not.b32 	%r3191, %r3189;
	and.b32  	%r3192, %r3129, %r3191;
	or.b32  	%r3193, %r3192, %r3190;
	add.s32 	%r3194, %r3180, %r3178;
	add.s32 	%r3195, %r3194, %r3174;
	add.s32 	%r3196, %r3195, %r3193;
	add.s32 	%r3197, %r3196, %r3188;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3135, 15;
	shr.b32 	%rhs, %r3135, 17;
	add.u32 	%r3198, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3135, 13;
	shr.b32 	%rhs, %r3135, 19;
	add.u32 	%r3199, %lhs, %rhs;
	}
	shr.u32 	%r3200, %r3135, 10;
	xor.b32  	%r3201, %r3199, %r3200;
	xor.b32  	%r3202, %r3201, %r3198;
	add.s32 	%r3203, %r3202, %r2794;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3183, 26;
	shr.b32 	%rhs, %r3183, 6;
	add.u32 	%r3204, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3183, 21;
	shr.b32 	%rhs, %r3183, 11;
	add.u32 	%r3205, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3183, 7;
	shr.b32 	%rhs, %r3183, 25;
	add.u32 	%r3206, %lhs, %rhs;
	}
	xor.b32  	%r3207, %r3205, %r3206;
	xor.b32  	%r3208, %r3207, %r3204;
	and.b32  	%r3209, %r3183, %r3149;
	not.b32 	%r3210, %r3183;
	and.b32  	%r3211, %r3115, %r3210;
	or.b32  	%r3212, %r3211, %r3209;
	add.s32 	%r3213, %r3203, %r841;
	add.s32 	%r3214, %r3213, %r3081;
	add.s32 	%r3215, %r3214, %r3095;
	add.s32 	%r3216, %r3215, %r3212;
	add.s32 	%r3217, %r3216, %r3208;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3197, 30;
	shr.b32 	%rhs, %r3197, 2;
	add.u32 	%r3218, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3197, 19;
	shr.b32 	%rhs, %r3197, 13;
	add.u32 	%r3219, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3197, 10;
	shr.b32 	%rhs, %r3197, 22;
	add.u32 	%r3220, %lhs, %rhs;
	}
	xor.b32  	%r3221, %r3219, %r3220;
	xor.b32  	%r3222, %r3221, %r3218;
	xor.b32  	%r3223, %r3197, %r3163;
	and.b32  	%r3224, %r3223, %r3129;
	not.b32 	%r3225, %r3223;
	and.b32  	%r3226, %r3163, %r3225;
	or.b32  	%r3227, %r3226, %r3224;
	add.s32 	%r3228, %r3214, %r3212;
	add.s32 	%r3229, %r3228, %r3208;
	add.s32 	%r3230, %r3229, %r3227;
	add.s32 	%r3231, %r3230, %r3222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3169, 15;
	shr.b32 	%rhs, %r3169, 17;
	add.u32 	%r3232, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3169, 13;
	shr.b32 	%rhs, %r3169, 19;
	add.u32 	%r3233, %lhs, %rhs;
	}
	shr.u32 	%r3234, %r3169, 10;
	xor.b32  	%r3235, %r3233, %r3234;
	xor.b32  	%r3236, %r3235, %r3232;
	add.s32 	%r3237, %r2998, %r3236;
	add.s32 	%r3238, %r3237, 4194338;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3217, 26;
	shr.b32 	%rhs, %r3217, 6;
	add.u32 	%r3239, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3217, 21;
	shr.b32 	%rhs, %r3217, 11;
	add.u32 	%r3240, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3217, 7;
	shr.b32 	%rhs, %r3217, 25;
	add.u32 	%r3241, %lhs, %rhs;
	}
	xor.b32  	%r3242, %r3240, %r3241;
	xor.b32  	%r3243, %r3242, %r3239;
	and.b32  	%r3244, %r3217, %r3183;
	not.b32 	%r3245, %r3217;
	and.b32  	%r3246, %r3149, %r3245;
	or.b32  	%r3247, %r3246, %r3244;
	add.s32 	%r3248, %r3238, %r870;
	add.s32 	%r3249, %r3248, %r3115;
	add.s32 	%r3250, %r3249, %r3129;
	add.s32 	%r3251, %r3250, %r3247;
	add.s32 	%r3252, %r3251, %r3243;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3231, 30;
	shr.b32 	%rhs, %r3231, 2;
	add.u32 	%r3253, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3231, 19;
	shr.b32 	%rhs, %r3231, 13;
	add.u32 	%r3254, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3231, 10;
	shr.b32 	%rhs, %r3231, 22;
	add.u32 	%r3255, %lhs, %rhs;
	}
	xor.b32  	%r3256, %r3254, %r3255;
	xor.b32  	%r3257, %r3256, %r3253;
	xor.b32  	%r3258, %r3231, %r3197;
	and.b32  	%r3259, %r3258, %r3163;
	not.b32 	%r3260, %r3258;
	and.b32  	%r3261, %r3197, %r3260;
	or.b32  	%r3262, %r3261, %r3259;
	add.s32 	%r3263, %r3249, %r3247;
	add.s32 	%r3264, %r3263, %r3243;
	add.s32 	%r3265, %r3264, %r3262;
	add.s32 	%r3266, %r3265, %r3257;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2726, 25;
	shr.b32 	%rhs, %r2726, 7;
	add.u32 	%r3267, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2726, 14;
	shr.b32 	%rhs, %r2726, 18;
	add.u32 	%r3268, %lhs, %rhs;
	}
	shr.u32 	%r3269, %r2726, 3;
	xor.b32  	%r3270, %r3268, %r3269;
	xor.b32  	%r3271, %r3270, %r3267;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3203, 15;
	shr.b32 	%rhs, %r3203, 17;
	add.u32 	%r3272, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3203, 13;
	shr.b32 	%rhs, %r3203, 19;
	add.u32 	%r3273, %lhs, %rhs;
	}
	shr.u32 	%r3274, %r3203, 10;
	xor.b32  	%r3275, %r3273, %r3274;
	xor.b32  	%r3276, %r3275, %r3272;
	add.s32 	%r3277, %r3271, %r3033;
	add.s32 	%r3278, %r3277, %r3276;
	add.s32 	%r3279, %r3278, 256;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3252, 26;
	shr.b32 	%rhs, %r3252, 6;
	add.u32 	%r3280, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3252, 21;
	shr.b32 	%rhs, %r3252, 11;
	add.u32 	%r3281, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3252, 7;
	shr.b32 	%rhs, %r3252, 25;
	add.u32 	%r3282, %lhs, %rhs;
	}
	xor.b32  	%r3283, %r3281, %r3282;
	xor.b32  	%r3284, %r3283, %r3280;
	and.b32  	%r3285, %r3252, %r3217;
	not.b32 	%r3286, %r3252;
	and.b32  	%r3287, %r3183, %r3286;
	or.b32  	%r3288, %r3287, %r3285;
	add.s32 	%r3289, %r3279, %r912;
	add.s32 	%r3290, %r3289, %r3149;
	add.s32 	%r3291, %r3290, %r3163;
	add.s32 	%r3292, %r3291, %r3288;
	add.s32 	%r3293, %r3292, %r3284;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3266, 30;
	shr.b32 	%rhs, %r3266, 2;
	add.u32 	%r3294, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3266, 19;
	shr.b32 	%rhs, %r3266, 13;
	add.u32 	%r3295, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3266, 10;
	shr.b32 	%rhs, %r3266, 22;
	add.u32 	%r3296, %lhs, %rhs;
	}
	xor.b32  	%r3297, %r3295, %r3296;
	xor.b32  	%r3298, %r3297, %r3294;
	xor.b32  	%r3299, %r3266, %r3231;
	and.b32  	%r3300, %r3299, %r3197;
	not.b32 	%r3301, %r3299;
	and.b32  	%r3302, %r3231, %r3301;
	or.b32  	%r3303, %r3302, %r3300;
	add.s32 	%r3304, %r3290, %r3288;
	add.s32 	%r3305, %r3304, %r3284;
	add.s32 	%r3306, %r3305, %r3303;
	add.s32 	%r3307, %r3306, %r3298;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2733, 25;
	shr.b32 	%rhs, %r2733, 7;
	add.u32 	%r3308, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2733, 14;
	shr.b32 	%rhs, %r2733, 18;
	add.u32 	%r3309, %lhs, %rhs;
	}
	shr.u32 	%r3310, %r2733, 3;
	xor.b32  	%r3311, %r3309, %r3310;
	xor.b32  	%r3312, %r3311, %r3308;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3238, 15;
	shr.b32 	%rhs, %r3238, 17;
	add.u32 	%r3313, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3238, 13;
	shr.b32 	%rhs, %r3238, 19;
	add.u32 	%r3314, %lhs, %rhs;
	}
	shr.u32 	%r3315, %r3238, 10;
	xor.b32  	%r3316, %r3314, %r3315;
	xor.b32  	%r3317, %r3316, %r3313;
	add.s32 	%r3318, %r2726, %r3312;
	add.s32 	%r3319, %r3318, %r3067;
	add.s32 	%r3320, %r3319, %r3317;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3293, 26;
	shr.b32 	%rhs, %r3293, 6;
	add.u32 	%r3321, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3293, 21;
	shr.b32 	%rhs, %r3293, 11;
	add.u32 	%r3322, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3293, 7;
	shr.b32 	%rhs, %r3293, 25;
	add.u32 	%r3323, %lhs, %rhs;
	}
	xor.b32  	%r3324, %r3322, %r3323;
	xor.b32  	%r3325, %r3324, %r3321;
	and.b32  	%r3326, %r3293, %r3252;
	not.b32 	%r3327, %r3293;
	and.b32  	%r3328, %r3217, %r3327;
	or.b32  	%r3329, %r3328, %r3326;
	add.s32 	%r3330, %r3320, %r954;
	add.s32 	%r3331, %r3330, %r3183;
	add.s32 	%r3332, %r3331, %r3197;
	add.s32 	%r3333, %r3332, %r3329;
	add.s32 	%r3334, %r3333, %r3325;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3307, 30;
	shr.b32 	%rhs, %r3307, 2;
	add.u32 	%r3335, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3307, 19;
	shr.b32 	%rhs, %r3307, 13;
	add.u32 	%r3336, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3307, 10;
	shr.b32 	%rhs, %r3307, 22;
	add.u32 	%r3337, %lhs, %rhs;
	}
	xor.b32  	%r3338, %r3336, %r3337;
	xor.b32  	%r3339, %r3338, %r3335;
	xor.b32  	%r3340, %r3307, %r3266;
	and.b32  	%r3341, %r3340, %r3231;
	not.b32 	%r3342, %r3340;
	and.b32  	%r3343, %r3266, %r3342;
	or.b32  	%r3344, %r3343, %r3341;
	add.s32 	%r3345, %r3331, %r3329;
	add.s32 	%r3346, %r3345, %r3325;
	add.s32 	%r3347, %r3346, %r3344;
	add.s32 	%r3348, %r3347, %r3339;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2745, 25;
	shr.b32 	%rhs, %r2745, 7;
	add.u32 	%r3349, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2745, 14;
	shr.b32 	%rhs, %r2745, 18;
	add.u32 	%r3350, %lhs, %rhs;
	}
	shr.u32 	%r3351, %r2745, 3;
	xor.b32  	%r3352, %r3350, %r3351;
	xor.b32  	%r3353, %r3352, %r3349;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3279, 15;
	shr.b32 	%rhs, %r3279, 17;
	add.u32 	%r3354, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3279, 13;
	shr.b32 	%rhs, %r3279, 19;
	add.u32 	%r3355, %lhs, %rhs;
	}
	shr.u32 	%r3356, %r3279, 10;
	xor.b32  	%r3357, %r3355, %r3356;
	xor.b32  	%r3358, %r3357, %r3354;
	add.s32 	%r3359, %r3353, %r2733;
	add.s32 	%r3360, %r3359, %r3101;
	add.s32 	%r3361, %r3360, %r3358;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3334, 26;
	shr.b32 	%rhs, %r3334, 6;
	add.u32 	%r3362, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3334, 21;
	shr.b32 	%rhs, %r3334, 11;
	add.u32 	%r3363, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3334, 7;
	shr.b32 	%rhs, %r3334, 25;
	add.u32 	%r3364, %lhs, %rhs;
	}
	xor.b32  	%r3365, %r3363, %r3364;
	xor.b32  	%r3366, %r3365, %r3362;
	and.b32  	%r3367, %r3334, %r3293;
	not.b32 	%r3368, %r3334;
	and.b32  	%r3369, %r3252, %r3368;
	or.b32  	%r3370, %r3369, %r3367;
	add.s32 	%r3371, %r3361, %r996;
	add.s32 	%r3372, %r3371, %r3217;
	add.s32 	%r3373, %r3372, %r3231;
	add.s32 	%r3374, %r3373, %r3370;
	add.s32 	%r3375, %r3374, %r3366;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3348, 30;
	shr.b32 	%rhs, %r3348, 2;
	add.u32 	%r3376, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3348, 19;
	shr.b32 	%rhs, %r3348, 13;
	add.u32 	%r3377, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3348, 10;
	shr.b32 	%rhs, %r3348, 22;
	add.u32 	%r3378, %lhs, %rhs;
	}
	xor.b32  	%r3379, %r3377, %r3378;
	xor.b32  	%r3380, %r3379, %r3376;
	xor.b32  	%r3381, %r3348, %r3307;
	and.b32  	%r3382, %r3381, %r3266;
	not.b32 	%r3383, %r3381;
	and.b32  	%r3384, %r3307, %r3383;
	or.b32  	%r3385, %r3384, %r3382;
	add.s32 	%r3386, %r3372, %r3370;
	add.s32 	%r3387, %r3386, %r3366;
	add.s32 	%r3388, %r3387, %r3385;
	add.s32 	%r3389, %r3388, %r3380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2757, 25;
	shr.b32 	%rhs, %r2757, 7;
	add.u32 	%r3390, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2757, 14;
	shr.b32 	%rhs, %r2757, 18;
	add.u32 	%r3391, %lhs, %rhs;
	}
	shr.u32 	%r3392, %r2757, 3;
	xor.b32  	%r3393, %r3391, %r3392;
	xor.b32  	%r3394, %r3393, %r3390;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3320, 15;
	shr.b32 	%rhs, %r3320, 17;
	add.u32 	%r3395, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3320, 13;
	shr.b32 	%rhs, %r3320, 19;
	add.u32 	%r3396, %lhs, %rhs;
	}
	shr.u32 	%r3397, %r3320, 10;
	xor.b32  	%r3398, %r3396, %r3397;
	xor.b32  	%r3399, %r3398, %r3395;
	add.s32 	%r3400, %r3394, %r2745;
	add.s32 	%r3401, %r3400, %r3135;
	add.s32 	%r3402, %r3401, %r3399;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3375, 26;
	shr.b32 	%rhs, %r3375, 6;
	add.u32 	%r3403, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3375, 21;
	shr.b32 	%rhs, %r3375, 11;
	add.u32 	%r3404, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3375, 7;
	shr.b32 	%rhs, %r3375, 25;
	add.u32 	%r3405, %lhs, %rhs;
	}
	xor.b32  	%r3406, %r3404, %r3405;
	xor.b32  	%r3407, %r3406, %r3403;
	and.b32  	%r3408, %r3375, %r3334;
	not.b32 	%r3409, %r3375;
	and.b32  	%r3410, %r3293, %r3409;
	or.b32  	%r3411, %r3410, %r3408;
	add.s32 	%r3412, %r3402, %r1038;
	add.s32 	%r3413, %r3412, %r3252;
	add.s32 	%r3414, %r3413, %r3266;
	add.s32 	%r3415, %r3414, %r3411;
	add.s32 	%r3416, %r3415, %r3407;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3389, 30;
	shr.b32 	%rhs, %r3389, 2;
	add.u32 	%r3417, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3389, 19;
	shr.b32 	%rhs, %r3389, 13;
	add.u32 	%r3418, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3389, 10;
	shr.b32 	%rhs, %r3389, 22;
	add.u32 	%r3419, %lhs, %rhs;
	}
	xor.b32  	%r3420, %r3418, %r3419;
	xor.b32  	%r3421, %r3420, %r3417;
	xor.b32  	%r3422, %r3389, %r3348;
	and.b32  	%r3423, %r3422, %r3307;
	not.b32 	%r3424, %r3422;
	and.b32  	%r3425, %r3348, %r3424;
	or.b32  	%r3426, %r3425, %r3423;
	add.s32 	%r3427, %r3413, %r3411;
	add.s32 	%r3428, %r3427, %r3407;
	add.s32 	%r3429, %r3428, %r3426;
	add.s32 	%r3430, %r3429, %r3421;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2769, 25;
	shr.b32 	%rhs, %r2769, 7;
	add.u32 	%r3431, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2769, 14;
	shr.b32 	%rhs, %r2769, 18;
	add.u32 	%r3432, %lhs, %rhs;
	}
	shr.u32 	%r3433, %r2769, 3;
	xor.b32  	%r3434, %r3432, %r3433;
	xor.b32  	%r3435, %r3434, %r3431;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3361, 15;
	shr.b32 	%rhs, %r3361, 17;
	add.u32 	%r3436, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3361, 13;
	shr.b32 	%rhs, %r3361, 19;
	add.u32 	%r3437, %lhs, %rhs;
	}
	shr.u32 	%r3438, %r3361, 10;
	xor.b32  	%r3439, %r3437, %r3438;
	xor.b32  	%r3440, %r3439, %r3436;
	add.s32 	%r3441, %r3435, %r2757;
	add.s32 	%r3442, %r3441, %r3169;
	add.s32 	%r3443, %r3442, %r3440;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3416, 26;
	shr.b32 	%rhs, %r3416, 6;
	add.u32 	%r3444, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3416, 21;
	shr.b32 	%rhs, %r3416, 11;
	add.u32 	%r3445, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3416, 7;
	shr.b32 	%rhs, %r3416, 25;
	add.u32 	%r3446, %lhs, %rhs;
	}
	xor.b32  	%r3447, %r3445, %r3446;
	xor.b32  	%r3448, %r3447, %r3444;
	and.b32  	%r3449, %r3416, %r3375;
	not.b32 	%r3450, %r3416;
	and.b32  	%r3451, %r3334, %r3450;
	or.b32  	%r3452, %r3451, %r3449;
	add.s32 	%r3453, %r3443, %r1080;
	add.s32 	%r3454, %r3453, %r3293;
	add.s32 	%r3455, %r3454, %r3307;
	add.s32 	%r3456, %r3455, %r3452;
	add.s32 	%r3457, %r3456, %r3448;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3430, 30;
	shr.b32 	%rhs, %r3430, 2;
	add.u32 	%r3458, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3430, 19;
	shr.b32 	%rhs, %r3430, 13;
	add.u32 	%r3459, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3430, 10;
	shr.b32 	%rhs, %r3430, 22;
	add.u32 	%r3460, %lhs, %rhs;
	}
	xor.b32  	%r3461, %r3459, %r3460;
	xor.b32  	%r3462, %r3461, %r3458;
	xor.b32  	%r3463, %r3430, %r3389;
	and.b32  	%r3464, %r3463, %r3348;
	not.b32 	%r3465, %r3463;
	and.b32  	%r3466, %r3389, %r3465;
	or.b32  	%r3467, %r3466, %r3464;
	add.s32 	%r3468, %r3454, %r3452;
	add.s32 	%r3469, %r3468, %r3448;
	add.s32 	%r3470, %r3469, %r3467;
	add.s32 	%r3471, %r3470, %r3462;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2781, 25;
	shr.b32 	%rhs, %r2781, 7;
	add.u32 	%r3472, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2781, 14;
	shr.b32 	%rhs, %r2781, 18;
	add.u32 	%r3473, %lhs, %rhs;
	}
	shr.u32 	%r3474, %r2781, 3;
	xor.b32  	%r3475, %r3473, %r3474;
	xor.b32  	%r3476, %r3475, %r3472;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3402, 15;
	shr.b32 	%rhs, %r3402, 17;
	add.u32 	%r3477, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3402, 13;
	shr.b32 	%rhs, %r3402, 19;
	add.u32 	%r3478, %lhs, %rhs;
	}
	shr.u32 	%r3479, %r3402, 10;
	xor.b32  	%r3480, %r3478, %r3479;
	xor.b32  	%r3481, %r3480, %r3477;
	add.s32 	%r3482, %r3476, %r2769;
	add.s32 	%r3483, %r3482, %r3203;
	add.s32 	%r3484, %r3483, %r3481;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3457, 26;
	shr.b32 	%rhs, %r3457, 6;
	add.u32 	%r3485, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3457, 21;
	shr.b32 	%rhs, %r3457, 11;
	add.u32 	%r3486, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3457, 7;
	shr.b32 	%rhs, %r3457, 25;
	add.u32 	%r3487, %lhs, %rhs;
	}
	xor.b32  	%r3488, %r3486, %r3487;
	xor.b32  	%r3489, %r3488, %r3485;
	and.b32  	%r3490, %r3457, %r3416;
	not.b32 	%r3491, %r3457;
	and.b32  	%r3492, %r3375, %r3491;
	or.b32  	%r3493, %r3492, %r3490;
	add.s32 	%r3494, %r3484, %r1122;
	add.s32 	%r3495, %r3494, %r3334;
	add.s32 	%r3496, %r3495, %r3348;
	add.s32 	%r3497, %r3496, %r3493;
	add.s32 	%r3498, %r3497, %r3489;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3471, 30;
	shr.b32 	%rhs, %r3471, 2;
	add.u32 	%r3499, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3471, 19;
	shr.b32 	%rhs, %r3471, 13;
	add.u32 	%r3500, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3471, 10;
	shr.b32 	%rhs, %r3471, 22;
	add.u32 	%r3501, %lhs, %rhs;
	}
	xor.b32  	%r3502, %r3500, %r3501;
	xor.b32  	%r3503, %r3502, %r3499;
	xor.b32  	%r3504, %r3471, %r3430;
	and.b32  	%r3505, %r3504, %r3389;
	not.b32 	%r3506, %r3504;
	and.b32  	%r3507, %r3430, %r3506;
	or.b32  	%r3508, %r3507, %r3505;
	add.s32 	%r3509, %r3495, %r3493;
	add.s32 	%r3510, %r3509, %r3489;
	add.s32 	%r3511, %r3510, %r3508;
	add.s32 	%r3512, %r3511, %r3503;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2794, 25;
	shr.b32 	%rhs, %r2794, 7;
	add.u32 	%r3513, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2794, 14;
	shr.b32 	%rhs, %r2794, 18;
	add.u32 	%r3514, %lhs, %rhs;
	}
	shr.u32 	%r3515, %r2794, 3;
	xor.b32  	%r3516, %r3514, %r3515;
	xor.b32  	%r3517, %r3516, %r3513;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3443, 15;
	shr.b32 	%rhs, %r3443, 17;
	add.u32 	%r3518, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3443, 13;
	shr.b32 	%rhs, %r3443, 19;
	add.u32 	%r3519, %lhs, %rhs;
	}
	shr.u32 	%r3520, %r3443, 10;
	xor.b32  	%r3521, %r3519, %r3520;
	xor.b32  	%r3522, %r3521, %r3518;
	add.s32 	%r3523, %r3517, %r2781;
	add.s32 	%r3524, %r3523, %r3238;
	add.s32 	%r3525, %r3524, %r3522;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3498, 26;
	shr.b32 	%rhs, %r3498, 6;
	add.u32 	%r3526, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3498, 21;
	shr.b32 	%rhs, %r3498, 11;
	add.u32 	%r3527, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3498, 7;
	shr.b32 	%rhs, %r3498, 25;
	add.u32 	%r3528, %lhs, %rhs;
	}
	xor.b32  	%r3529, %r3527, %r3528;
	xor.b32  	%r3530, %r3529, %r3526;
	and.b32  	%r3531, %r3498, %r3457;
	not.b32 	%r3532, %r3498;
	and.b32  	%r3533, %r3416, %r3532;
	or.b32  	%r3534, %r3533, %r3531;
	add.s32 	%r3535, %r3525, %r1164;
	add.s32 	%r3536, %r3535, %r3375;
	add.s32 	%r3537, %r3536, %r3389;
	add.s32 	%r3538, %r3537, %r3534;
	add.s32 	%r3539, %r3538, %r3530;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3512, 30;
	shr.b32 	%rhs, %r3512, 2;
	add.u32 	%r3540, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3512, 19;
	shr.b32 	%rhs, %r3512, 13;
	add.u32 	%r3541, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3512, 10;
	shr.b32 	%rhs, %r3512, 22;
	add.u32 	%r3542, %lhs, %rhs;
	}
	xor.b32  	%r3543, %r3541, %r3542;
	xor.b32  	%r3544, %r3543, %r3540;
	xor.b32  	%r3545, %r3512, %r3471;
	and.b32  	%r3546, %r3545, %r3430;
	not.b32 	%r3547, %r3545;
	and.b32  	%r3548, %r3471, %r3547;
	or.b32  	%r3549, %r3548, %r3546;
	add.s32 	%r3550, %r3536, %r3534;
	add.s32 	%r3551, %r3550, %r3530;
	add.s32 	%r3552, %r3551, %r3549;
	add.s32 	%r3553, %r3552, %r3544;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2998, 25;
	shr.b32 	%rhs, %r2998, 7;
	add.u32 	%r3554, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2998, 14;
	shr.b32 	%rhs, %r2998, 18;
	add.u32 	%r3555, %lhs, %rhs;
	}
	shr.u32 	%r3556, %r2998, 3;
	xor.b32  	%r3557, %r3555, %r3556;
	xor.b32  	%r3558, %r3557, %r3554;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3484, 15;
	shr.b32 	%rhs, %r3484, 17;
	add.u32 	%r3559, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3484, 13;
	shr.b32 	%rhs, %r3484, 19;
	add.u32 	%r3560, %lhs, %rhs;
	}
	shr.u32 	%r3561, %r3484, 10;
	xor.b32  	%r3562, %r3560, %r3561;
	xor.b32  	%r3563, %r3562, %r3559;
	add.s32 	%r3564, %r3558, %r2794;
	add.s32 	%r3565, %r3564, %r3279;
	add.s32 	%r3566, %r3565, %r3563;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3539, 26;
	shr.b32 	%rhs, %r3539, 6;
	add.u32 	%r3567, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3539, 21;
	shr.b32 	%rhs, %r3539, 11;
	add.u32 	%r3568, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3539, 7;
	shr.b32 	%rhs, %r3539, 25;
	add.u32 	%r3569, %lhs, %rhs;
	}
	xor.b32  	%r3570, %r3568, %r3569;
	xor.b32  	%r3571, %r3570, %r3567;
	and.b32  	%r3572, %r3539, %r3498;
	not.b32 	%r3573, %r3539;
	and.b32  	%r3574, %r3457, %r3573;
	or.b32  	%r3575, %r3574, %r3572;
	add.s32 	%r3576, %r3566, %r1206;
	add.s32 	%r3577, %r3576, %r3416;
	add.s32 	%r3578, %r3577, %r3430;
	add.s32 	%r3579, %r3578, %r3575;
	add.s32 	%r3580, %r3579, %r3571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3553, 30;
	shr.b32 	%rhs, %r3553, 2;
	add.u32 	%r3581, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3553, 19;
	shr.b32 	%rhs, %r3553, 13;
	add.u32 	%r3582, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3553, 10;
	shr.b32 	%rhs, %r3553, 22;
	add.u32 	%r3583, %lhs, %rhs;
	}
	xor.b32  	%r3584, %r3582, %r3583;
	xor.b32  	%r3585, %r3584, %r3581;
	xor.b32  	%r3586, %r3553, %r3512;
	and.b32  	%r3587, %r3586, %r3471;
	not.b32 	%r3588, %r3586;
	and.b32  	%r3589, %r3512, %r3588;
	or.b32  	%r3590, %r3589, %r3587;
	add.s32 	%r3591, %r3577, %r3575;
	add.s32 	%r3592, %r3591, %r3571;
	add.s32 	%r3593, %r3592, %r3590;
	add.s32 	%r3594, %r3593, %r3585;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3033, 25;
	shr.b32 	%rhs, %r3033, 7;
	add.u32 	%r3595, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3033, 14;
	shr.b32 	%rhs, %r3033, 18;
	add.u32 	%r3596, %lhs, %rhs;
	}
	shr.u32 	%r3597, %r3033, 3;
	xor.b32  	%r3598, %r3596, %r3597;
	xor.b32  	%r3599, %r3598, %r3595;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3525, 15;
	shr.b32 	%rhs, %r3525, 17;
	add.u32 	%r3600, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3525, 13;
	shr.b32 	%rhs, %r3525, 19;
	add.u32 	%r3601, %lhs, %rhs;
	}
	shr.u32 	%r3602, %r3525, 10;
	xor.b32  	%r3603, %r3601, %r3602;
	xor.b32  	%r3604, %r3603, %r3600;
	add.s32 	%r3605, %r3599, %r2998;
	add.s32 	%r3606, %r3605, %r3320;
	add.s32 	%r3607, %r3606, %r3604;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3580, 26;
	shr.b32 	%rhs, %r3580, 6;
	add.u32 	%r3608, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3580, 21;
	shr.b32 	%rhs, %r3580, 11;
	add.u32 	%r3609, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3580, 7;
	shr.b32 	%rhs, %r3580, 25;
	add.u32 	%r3610, %lhs, %rhs;
	}
	xor.b32  	%r3611, %r3609, %r3610;
	xor.b32  	%r3612, %r3611, %r3608;
	and.b32  	%r3613, %r3580, %r3539;
	not.b32 	%r3614, %r3580;
	and.b32  	%r3615, %r3498, %r3614;
	or.b32  	%r3616, %r3615, %r3613;
	add.s32 	%r3617, %r3607, %r1248;
	add.s32 	%r3618, %r3617, %r3457;
	add.s32 	%r3619, %r3618, %r3471;
	add.s32 	%r3620, %r3619, %r3616;
	add.s32 	%r3621, %r3620, %r3612;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3594, 30;
	shr.b32 	%rhs, %r3594, 2;
	add.u32 	%r3622, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3594, 19;
	shr.b32 	%rhs, %r3594, 13;
	add.u32 	%r3623, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3594, 10;
	shr.b32 	%rhs, %r3594, 22;
	add.u32 	%r3624, %lhs, %rhs;
	}
	xor.b32  	%r3625, %r3623, %r3624;
	xor.b32  	%r3626, %r3625, %r3622;
	xor.b32  	%r3627, %r3594, %r3553;
	and.b32  	%r3628, %r3627, %r3512;
	not.b32 	%r3629, %r3627;
	and.b32  	%r3630, %r3553, %r3629;
	or.b32  	%r3631, %r3630, %r3628;
	add.s32 	%r3632, %r3618, %r3616;
	add.s32 	%r3633, %r3632, %r3612;
	add.s32 	%r3634, %r3633, %r3631;
	add.s32 	%r3635, %r3634, %r3626;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3067, 25;
	shr.b32 	%rhs, %r3067, 7;
	add.u32 	%r3636, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3067, 14;
	shr.b32 	%rhs, %r3067, 18;
	add.u32 	%r3637, %lhs, %rhs;
	}
	shr.u32 	%r3638, %r3067, 3;
	xor.b32  	%r3639, %r3637, %r3638;
	xor.b32  	%r3640, %r3639, %r3636;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3566, 15;
	shr.b32 	%rhs, %r3566, 17;
	add.u32 	%r3641, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3566, 13;
	shr.b32 	%rhs, %r3566, 19;
	add.u32 	%r3642, %lhs, %rhs;
	}
	shr.u32 	%r3643, %r3566, 10;
	xor.b32  	%r3644, %r3642, %r3643;
	xor.b32  	%r3645, %r3644, %r3641;
	add.s32 	%r3646, %r3640, %r3033;
	add.s32 	%r3647, %r3646, %r3361;
	add.s32 	%r3648, %r3647, %r3645;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3621, 26;
	shr.b32 	%rhs, %r3621, 6;
	add.u32 	%r3649, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3621, 21;
	shr.b32 	%rhs, %r3621, 11;
	add.u32 	%r3650, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3621, 7;
	shr.b32 	%rhs, %r3621, 25;
	add.u32 	%r3651, %lhs, %rhs;
	}
	xor.b32  	%r3652, %r3650, %r3651;
	xor.b32  	%r3653, %r3652, %r3649;
	and.b32  	%r3654, %r3621, %r3580;
	not.b32 	%r3655, %r3621;
	and.b32  	%r3656, %r3539, %r3655;
	or.b32  	%r3657, %r3656, %r3654;
	add.s32 	%r3658, %r3648, %r1290;
	add.s32 	%r3659, %r3658, %r3498;
	add.s32 	%r3660, %r3659, %r3512;
	add.s32 	%r3661, %r3660, %r3657;
	add.s32 	%r3662, %r3661, %r3653;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3635, 30;
	shr.b32 	%rhs, %r3635, 2;
	add.u32 	%r3663, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3635, 19;
	shr.b32 	%rhs, %r3635, 13;
	add.u32 	%r3664, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3635, 10;
	shr.b32 	%rhs, %r3635, 22;
	add.u32 	%r3665, %lhs, %rhs;
	}
	xor.b32  	%r3666, %r3664, %r3665;
	xor.b32  	%r3667, %r3666, %r3663;
	xor.b32  	%r3668, %r3635, %r3594;
	and.b32  	%r3669, %r3668, %r3553;
	not.b32 	%r3670, %r3668;
	and.b32  	%r3671, %r3594, %r3670;
	or.b32  	%r3672, %r3671, %r3669;
	add.s32 	%r3673, %r3659, %r3657;
	add.s32 	%r3674, %r3673, %r3653;
	add.s32 	%r3675, %r3674, %r3672;
	add.s32 	%r3676, %r3675, %r3667;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3101, 25;
	shr.b32 	%rhs, %r3101, 7;
	add.u32 	%r3677, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3101, 14;
	shr.b32 	%rhs, %r3101, 18;
	add.u32 	%r3678, %lhs, %rhs;
	}
	shr.u32 	%r3679, %r3101, 3;
	xor.b32  	%r3680, %r3678, %r3679;
	xor.b32  	%r3681, %r3680, %r3677;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3607, 15;
	shr.b32 	%rhs, %r3607, 17;
	add.u32 	%r3682, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3607, 13;
	shr.b32 	%rhs, %r3607, 19;
	add.u32 	%r3683, %lhs, %rhs;
	}
	shr.u32 	%r3684, %r3607, 10;
	xor.b32  	%r3685, %r3683, %r3684;
	xor.b32  	%r3686, %r3685, %r3682;
	add.s32 	%r3687, %r3681, %r3067;
	add.s32 	%r3688, %r3687, %r3402;
	add.s32 	%r3689, %r3688, %r3686;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3662, 26;
	shr.b32 	%rhs, %r3662, 6;
	add.u32 	%r3690, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3662, 21;
	shr.b32 	%rhs, %r3662, 11;
	add.u32 	%r3691, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3662, 7;
	shr.b32 	%rhs, %r3662, 25;
	add.u32 	%r3692, %lhs, %rhs;
	}
	xor.b32  	%r3693, %r3691, %r3692;
	xor.b32  	%r3694, %r3693, %r3690;
	and.b32  	%r3695, %r3662, %r3621;
	not.b32 	%r3696, %r3662;
	and.b32  	%r3697, %r3580, %r3696;
	or.b32  	%r3698, %r3697, %r3695;
	add.s32 	%r3699, %r3689, %r1332;
	add.s32 	%r3700, %r3699, %r3539;
	add.s32 	%r3701, %r3700, %r3553;
	add.s32 	%r3702, %r3701, %r3698;
	add.s32 	%r3703, %r3702, %r3694;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3676, 30;
	shr.b32 	%rhs, %r3676, 2;
	add.u32 	%r3704, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3676, 19;
	shr.b32 	%rhs, %r3676, 13;
	add.u32 	%r3705, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3676, 10;
	shr.b32 	%rhs, %r3676, 22;
	add.u32 	%r3706, %lhs, %rhs;
	}
	xor.b32  	%r3707, %r3705, %r3706;
	xor.b32  	%r3708, %r3707, %r3704;
	xor.b32  	%r3709, %r3676, %r3635;
	and.b32  	%r3710, %r3709, %r3594;
	not.b32 	%r3711, %r3709;
	and.b32  	%r3712, %r3635, %r3711;
	or.b32  	%r3713, %r3712, %r3710;
	add.s32 	%r3714, %r3700, %r3698;
	add.s32 	%r3715, %r3714, %r3694;
	add.s32 	%r3716, %r3715, %r3713;
	add.s32 	%r3717, %r3716, %r3708;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3135, 25;
	shr.b32 	%rhs, %r3135, 7;
	add.u32 	%r3718, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3135, 14;
	shr.b32 	%rhs, %r3135, 18;
	add.u32 	%r3719, %lhs, %rhs;
	}
	shr.u32 	%r3720, %r3135, 3;
	xor.b32  	%r3721, %r3719, %r3720;
	xor.b32  	%r3722, %r3721, %r3718;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3648, 15;
	shr.b32 	%rhs, %r3648, 17;
	add.u32 	%r3723, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3648, 13;
	shr.b32 	%rhs, %r3648, 19;
	add.u32 	%r3724, %lhs, %rhs;
	}
	shr.u32 	%r3725, %r3648, 10;
	xor.b32  	%r3726, %r3724, %r3725;
	xor.b32  	%r3727, %r3726, %r3723;
	add.s32 	%r3728, %r3722, %r3101;
	add.s32 	%r3729, %r3728, %r3443;
	add.s32 	%r3730, %r3729, %r3727;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3703, 26;
	shr.b32 	%rhs, %r3703, 6;
	add.u32 	%r3731, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3703, 21;
	shr.b32 	%rhs, %r3703, 11;
	add.u32 	%r3732, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3703, 7;
	shr.b32 	%rhs, %r3703, 25;
	add.u32 	%r3733, %lhs, %rhs;
	}
	xor.b32  	%r3734, %r3732, %r3733;
	xor.b32  	%r3735, %r3734, %r3731;
	and.b32  	%r3736, %r3703, %r3662;
	not.b32 	%r3737, %r3703;
	and.b32  	%r3738, %r3621, %r3737;
	or.b32  	%r3739, %r3738, %r3736;
	add.s32 	%r3740, %r3730, %r1374;
	add.s32 	%r3741, %r3740, %r3580;
	add.s32 	%r3742, %r3741, %r3594;
	add.s32 	%r3743, %r3742, %r3739;
	add.s32 	%r3744, %r3743, %r3735;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3717, 30;
	shr.b32 	%rhs, %r3717, 2;
	add.u32 	%r3745, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3717, 19;
	shr.b32 	%rhs, %r3717, 13;
	add.u32 	%r3746, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3717, 10;
	shr.b32 	%rhs, %r3717, 22;
	add.u32 	%r3747, %lhs, %rhs;
	}
	xor.b32  	%r3748, %r3746, %r3747;
	xor.b32  	%r3749, %r3748, %r3745;
	xor.b32  	%r3750, %r3717, %r3676;
	and.b32  	%r3751, %r3750, %r3635;
	not.b32 	%r3752, %r3750;
	and.b32  	%r3753, %r3676, %r3752;
	or.b32  	%r3754, %r3753, %r3751;
	add.s32 	%r3755, %r3741, %r3739;
	add.s32 	%r3756, %r3755, %r3735;
	add.s32 	%r3757, %r3756, %r3754;
	add.s32 	%r3758, %r3757, %r3749;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3169, 25;
	shr.b32 	%rhs, %r3169, 7;
	add.u32 	%r3759, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3169, 14;
	shr.b32 	%rhs, %r3169, 18;
	add.u32 	%r3760, %lhs, %rhs;
	}
	shr.u32 	%r3761, %r3169, 3;
	xor.b32  	%r3762, %r3760, %r3761;
	xor.b32  	%r3763, %r3762, %r3759;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3689, 15;
	shr.b32 	%rhs, %r3689, 17;
	add.u32 	%r3764, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3689, 13;
	shr.b32 	%rhs, %r3689, 19;
	add.u32 	%r3765, %lhs, %rhs;
	}
	shr.u32 	%r3766, %r3689, 10;
	xor.b32  	%r3767, %r3765, %r3766;
	xor.b32  	%r3768, %r3767, %r3764;
	add.s32 	%r3769, %r3763, %r3135;
	add.s32 	%r3770, %r3769, %r3484;
	add.s32 	%r3771, %r3770, %r3768;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3744, 26;
	shr.b32 	%rhs, %r3744, 6;
	add.u32 	%r3772, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3744, 21;
	shr.b32 	%rhs, %r3744, 11;
	add.u32 	%r3773, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3744, 7;
	shr.b32 	%rhs, %r3744, 25;
	add.u32 	%r3774, %lhs, %rhs;
	}
	xor.b32  	%r3775, %r3773, %r3774;
	xor.b32  	%r3776, %r3775, %r3772;
	and.b32  	%r3777, %r3744, %r3703;
	not.b32 	%r3778, %r3744;
	and.b32  	%r3779, %r3662, %r3778;
	or.b32  	%r3780, %r3779, %r3777;
	add.s32 	%r3781, %r3771, %r1416;
	add.s32 	%r3782, %r3781, %r3621;
	add.s32 	%r3783, %r3782, %r3635;
	add.s32 	%r3784, %r3783, %r3780;
	add.s32 	%r3785, %r3784, %r3776;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3758, 30;
	shr.b32 	%rhs, %r3758, 2;
	add.u32 	%r3786, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3758, 19;
	shr.b32 	%rhs, %r3758, 13;
	add.u32 	%r3787, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3758, 10;
	shr.b32 	%rhs, %r3758, 22;
	add.u32 	%r3788, %lhs, %rhs;
	}
	xor.b32  	%r3789, %r3787, %r3788;
	xor.b32  	%r3790, %r3789, %r3786;
	xor.b32  	%r3791, %r3758, %r3717;
	and.b32  	%r3792, %r3791, %r3676;
	not.b32 	%r3793, %r3791;
	and.b32  	%r3794, %r3717, %r3793;
	or.b32  	%r3795, %r3794, %r3792;
	add.s32 	%r3796, %r3782, %r3780;
	add.s32 	%r3797, %r3796, %r3776;
	add.s32 	%r3798, %r3797, %r3795;
	add.s32 	%r3799, %r3798, %r3790;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3203, 25;
	shr.b32 	%rhs, %r3203, 7;
	add.u32 	%r3800, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3203, 14;
	shr.b32 	%rhs, %r3203, 18;
	add.u32 	%r3801, %lhs, %rhs;
	}
	shr.u32 	%r3802, %r3203, 3;
	xor.b32  	%r3803, %r3801, %r3802;
	xor.b32  	%r3804, %r3803, %r3800;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3730, 15;
	shr.b32 	%rhs, %r3730, 17;
	add.u32 	%r3805, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3730, 13;
	shr.b32 	%rhs, %r3730, 19;
	add.u32 	%r3806, %lhs, %rhs;
	}
	shr.u32 	%r3807, %r3730, 10;
	xor.b32  	%r3808, %r3806, %r3807;
	xor.b32  	%r3809, %r3808, %r3805;
	add.s32 	%r3810, %r3804, %r3169;
	add.s32 	%r3811, %r3810, %r3525;
	add.s32 	%r3812, %r3811, %r3809;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3785, 26;
	shr.b32 	%rhs, %r3785, 6;
	add.u32 	%r3813, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3785, 21;
	shr.b32 	%rhs, %r3785, 11;
	add.u32 	%r3814, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3785, 7;
	shr.b32 	%rhs, %r3785, 25;
	add.u32 	%r3815, %lhs, %rhs;
	}
	xor.b32  	%r3816, %r3814, %r3815;
	xor.b32  	%r3817, %r3816, %r3813;
	and.b32  	%r3818, %r3785, %r3744;
	not.b32 	%r3819, %r3785;
	and.b32  	%r3820, %r3703, %r3819;
	or.b32  	%r3821, %r3820, %r3818;
	add.s32 	%r3822, %r3812, %r1458;
	add.s32 	%r3823, %r3822, %r3662;
	add.s32 	%r3824, %r3823, %r3676;
	add.s32 	%r3825, %r3824, %r3821;
	add.s32 	%r3826, %r3825, %r3817;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3799, 30;
	shr.b32 	%rhs, %r3799, 2;
	add.u32 	%r3827, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3799, 19;
	shr.b32 	%rhs, %r3799, 13;
	add.u32 	%r3828, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3799, 10;
	shr.b32 	%rhs, %r3799, 22;
	add.u32 	%r3829, %lhs, %rhs;
	}
	xor.b32  	%r3830, %r3828, %r3829;
	xor.b32  	%r3831, %r3830, %r3827;
	xor.b32  	%r3832, %r3799, %r3758;
	and.b32  	%r3833, %r3832, %r3717;
	not.b32 	%r3834, %r3832;
	and.b32  	%r3835, %r3758, %r3834;
	or.b32  	%r3836, %r3835, %r3833;
	add.s32 	%r3837, %r3823, %r3821;
	add.s32 	%r3838, %r3837, %r3817;
	add.s32 	%r3839, %r3838, %r3836;
	add.s32 	%r3840, %r3839, %r3831;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3238, 25;
	shr.b32 	%rhs, %r3238, 7;
	add.u32 	%r3841, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3238, 14;
	shr.b32 	%rhs, %r3238, 18;
	add.u32 	%r3842, %lhs, %rhs;
	}
	shr.u32 	%r3843, %r3238, 3;
	xor.b32  	%r3844, %r3842, %r3843;
	xor.b32  	%r3845, %r3844, %r3841;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3771, 15;
	shr.b32 	%rhs, %r3771, 17;
	add.u32 	%r3846, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3771, 13;
	shr.b32 	%rhs, %r3771, 19;
	add.u32 	%r3847, %lhs, %rhs;
	}
	shr.u32 	%r3848, %r3771, 10;
	xor.b32  	%r3849, %r3847, %r3848;
	xor.b32  	%r3850, %r3849, %r3846;
	add.s32 	%r3851, %r3845, %r3203;
	add.s32 	%r3852, %r3851, %r3566;
	add.s32 	%r3853, %r3852, %r3850;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3826, 26;
	shr.b32 	%rhs, %r3826, 6;
	add.u32 	%r3854, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3826, 21;
	shr.b32 	%rhs, %r3826, 11;
	add.u32 	%r3855, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3826, 7;
	shr.b32 	%rhs, %r3826, 25;
	add.u32 	%r3856, %lhs, %rhs;
	}
	xor.b32  	%r3857, %r3855, %r3856;
	xor.b32  	%r3858, %r3857, %r3854;
	and.b32  	%r3859, %r3826, %r3785;
	not.b32 	%r3860, %r3826;
	and.b32  	%r3861, %r3744, %r3860;
	or.b32  	%r3862, %r3861, %r3859;
	add.s32 	%r3863, %r3853, %r1500;
	add.s32 	%r3864, %r3863, %r3703;
	add.s32 	%r3865, %r3864, %r3717;
	add.s32 	%r3866, %r3865, %r3862;
	add.s32 	%r3867, %r3866, %r3858;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3840, 30;
	shr.b32 	%rhs, %r3840, 2;
	add.u32 	%r3868, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3840, 19;
	shr.b32 	%rhs, %r3840, 13;
	add.u32 	%r3869, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3840, 10;
	shr.b32 	%rhs, %r3840, 22;
	add.u32 	%r3870, %lhs, %rhs;
	}
	xor.b32  	%r3871, %r3869, %r3870;
	xor.b32  	%r3872, %r3871, %r3868;
	xor.b32  	%r3873, %r3840, %r3799;
	and.b32  	%r3874, %r3873, %r3758;
	not.b32 	%r3875, %r3873;
	and.b32  	%r3876, %r3799, %r3875;
	or.b32  	%r3877, %r3876, %r3874;
	add.s32 	%r3878, %r3864, %r3862;
	add.s32 	%r3879, %r3878, %r3858;
	add.s32 	%r3880, %r3879, %r3877;
	add.s32 	%r3881, %r3880, %r3872;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3279, 25;
	shr.b32 	%rhs, %r3279, 7;
	add.u32 	%r3882, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3279, 14;
	shr.b32 	%rhs, %r3279, 18;
	add.u32 	%r3883, %lhs, %rhs;
	}
	shr.u32 	%r3884, %r3279, 3;
	xor.b32  	%r3885, %r3883, %r3884;
	xor.b32  	%r3886, %r3885, %r3882;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3812, 15;
	shr.b32 	%rhs, %r3812, 17;
	add.u32 	%r3887, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3812, 13;
	shr.b32 	%rhs, %r3812, 19;
	add.u32 	%r3888, %lhs, %rhs;
	}
	shr.u32 	%r3889, %r3812, 10;
	xor.b32  	%r3890, %r3888, %r3889;
	xor.b32  	%r3891, %r3890, %r3887;
	add.s32 	%r3892, %r3886, %r3238;
	add.s32 	%r3893, %r3892, %r3607;
	add.s32 	%r3894, %r3893, %r3891;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3867, 26;
	shr.b32 	%rhs, %r3867, 6;
	add.u32 	%r3895, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3867, 21;
	shr.b32 	%rhs, %r3867, 11;
	add.u32 	%r3896, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3867, 7;
	shr.b32 	%rhs, %r3867, 25;
	add.u32 	%r3897, %lhs, %rhs;
	}
	xor.b32  	%r3898, %r3896, %r3897;
	xor.b32  	%r3899, %r3898, %r3895;
	and.b32  	%r3900, %r3867, %r3826;
	not.b32 	%r3901, %r3867;
	and.b32  	%r3902, %r3785, %r3901;
	or.b32  	%r3903, %r3902, %r3900;
	add.s32 	%r3904, %r3894, %r1542;
	add.s32 	%r3905, %r3904, %r3744;
	add.s32 	%r3906, %r3905, %r3758;
	add.s32 	%r3907, %r3906, %r3903;
	add.s32 	%r3908, %r3907, %r3899;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3881, 30;
	shr.b32 	%rhs, %r3881, 2;
	add.u32 	%r3909, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3881, 19;
	shr.b32 	%rhs, %r3881, 13;
	add.u32 	%r3910, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3881, 10;
	shr.b32 	%rhs, %r3881, 22;
	add.u32 	%r3911, %lhs, %rhs;
	}
	xor.b32  	%r3912, %r3910, %r3911;
	xor.b32  	%r3913, %r3912, %r3909;
	xor.b32  	%r3914, %r3881, %r3840;
	and.b32  	%r3915, %r3914, %r3799;
	not.b32 	%r3916, %r3914;
	and.b32  	%r3917, %r3840, %r3916;
	or.b32  	%r3918, %r3917, %r3915;
	add.s32 	%r3919, %r3905, %r3903;
	add.s32 	%r3920, %r3919, %r3899;
	add.s32 	%r3921, %r3920, %r3918;
	add.s32 	%r3922, %r3921, %r3913;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3320, 25;
	shr.b32 	%rhs, %r3320, 7;
	add.u32 	%r3923, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3320, 14;
	shr.b32 	%rhs, %r3320, 18;
	add.u32 	%r3924, %lhs, %rhs;
	}
	shr.u32 	%r3925, %r3320, 3;
	xor.b32  	%r3926, %r3924, %r3925;
	xor.b32  	%r3927, %r3926, %r3923;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3853, 15;
	shr.b32 	%rhs, %r3853, 17;
	add.u32 	%r3928, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3853, 13;
	shr.b32 	%rhs, %r3853, 19;
	add.u32 	%r3929, %lhs, %rhs;
	}
	shr.u32 	%r3930, %r3853, 10;
	xor.b32  	%r3931, %r3929, %r3930;
	xor.b32  	%r3932, %r3931, %r3928;
	add.s32 	%r3933, %r3927, %r3279;
	add.s32 	%r3934, %r3933, %r3648;
	add.s32 	%r3935, %r3934, %r3932;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3908, 26;
	shr.b32 	%rhs, %r3908, 6;
	add.u32 	%r3936, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3908, 21;
	shr.b32 	%rhs, %r3908, 11;
	add.u32 	%r3937, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3908, 7;
	shr.b32 	%rhs, %r3908, 25;
	add.u32 	%r3938, %lhs, %rhs;
	}
	xor.b32  	%r3939, %r3937, %r3938;
	xor.b32  	%r3940, %r3939, %r3936;
	and.b32  	%r3941, %r3908, %r3867;
	not.b32 	%r3942, %r3908;
	and.b32  	%r3943, %r3826, %r3942;
	or.b32  	%r3944, %r3943, %r3941;
	add.s32 	%r3945, %r3935, %r1584;
	add.s32 	%r3946, %r3945, %r3785;
	add.s32 	%r3947, %r3946, %r3799;
	add.s32 	%r3948, %r3947, %r3944;
	add.s32 	%r3949, %r3948, %r3940;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3922, 30;
	shr.b32 	%rhs, %r3922, 2;
	add.u32 	%r3950, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3922, 19;
	shr.b32 	%rhs, %r3922, 13;
	add.u32 	%r3951, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3922, 10;
	shr.b32 	%rhs, %r3922, 22;
	add.u32 	%r3952, %lhs, %rhs;
	}
	xor.b32  	%r3953, %r3951, %r3952;
	xor.b32  	%r3954, %r3953, %r3950;
	xor.b32  	%r3955, %r3922, %r3881;
	and.b32  	%r3956, %r3955, %r3840;
	not.b32 	%r3957, %r3955;
	and.b32  	%r3958, %r3881, %r3957;
	or.b32  	%r3959, %r3958, %r3956;
	add.s32 	%r3960, %r3946, %r3944;
	add.s32 	%r3961, %r3960, %r3940;
	add.s32 	%r3962, %r3961, %r3959;
	add.s32 	%r3963, %r3962, %r3954;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3361, 25;
	shr.b32 	%rhs, %r3361, 7;
	add.u32 	%r3964, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3361, 14;
	shr.b32 	%rhs, %r3361, 18;
	add.u32 	%r3965, %lhs, %rhs;
	}
	shr.u32 	%r3966, %r3361, 3;
	xor.b32  	%r3967, %r3965, %r3966;
	xor.b32  	%r3968, %r3967, %r3964;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3894, 15;
	shr.b32 	%rhs, %r3894, 17;
	add.u32 	%r3969, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3894, 13;
	shr.b32 	%rhs, %r3894, 19;
	add.u32 	%r3970, %lhs, %rhs;
	}
	shr.u32 	%r3971, %r3894, 10;
	xor.b32  	%r3972, %r3970, %r3971;
	xor.b32  	%r3973, %r3972, %r3969;
	add.s32 	%r3974, %r3968, %r3320;
	add.s32 	%r3975, %r3974, %r3689;
	add.s32 	%r3976, %r3975, %r3973;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3949, 26;
	shr.b32 	%rhs, %r3949, 6;
	add.u32 	%r3977, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3949, 21;
	shr.b32 	%rhs, %r3949, 11;
	add.u32 	%r3978, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3949, 7;
	shr.b32 	%rhs, %r3949, 25;
	add.u32 	%r3979, %lhs, %rhs;
	}
	xor.b32  	%r3980, %r3978, %r3979;
	xor.b32  	%r3981, %r3980, %r3977;
	and.b32  	%r3982, %r3949, %r3908;
	not.b32 	%r3983, %r3949;
	and.b32  	%r3984, %r3867, %r3983;
	or.b32  	%r3985, %r3984, %r3982;
	add.s32 	%r3986, %r3976, %r1626;
	add.s32 	%r3987, %r3986, %r3826;
	add.s32 	%r3988, %r3987, %r3840;
	add.s32 	%r3989, %r3988, %r3985;
	add.s32 	%r3990, %r3989, %r3981;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3963, 30;
	shr.b32 	%rhs, %r3963, 2;
	add.u32 	%r3991, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3963, 19;
	shr.b32 	%rhs, %r3963, 13;
	add.u32 	%r3992, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3963, 10;
	shr.b32 	%rhs, %r3963, 22;
	add.u32 	%r3993, %lhs, %rhs;
	}
	xor.b32  	%r3994, %r3992, %r3993;
	xor.b32  	%r3995, %r3994, %r3991;
	xor.b32  	%r3996, %r3963, %r3922;
	and.b32  	%r3997, %r3996, %r3881;
	not.b32 	%r3998, %r3996;
	and.b32  	%r3999, %r3922, %r3998;
	or.b32  	%r4000, %r3999, %r3997;
	add.s32 	%r4001, %r3987, %r3985;
	add.s32 	%r4002, %r4001, %r3981;
	add.s32 	%r4003, %r4002, %r4000;
	add.s32 	%r4004, %r4003, %r3995;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3402, 25;
	shr.b32 	%rhs, %r3402, 7;
	add.u32 	%r4005, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3402, 14;
	shr.b32 	%rhs, %r3402, 18;
	add.u32 	%r4006, %lhs, %rhs;
	}
	shr.u32 	%r4007, %r3402, 3;
	xor.b32  	%r4008, %r4006, %r4007;
	xor.b32  	%r4009, %r4008, %r4005;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3935, 15;
	shr.b32 	%rhs, %r3935, 17;
	add.u32 	%r4010, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3935, 13;
	shr.b32 	%rhs, %r3935, 19;
	add.u32 	%r4011, %lhs, %rhs;
	}
	shr.u32 	%r4012, %r3935, 10;
	xor.b32  	%r4013, %r4011, %r4012;
	xor.b32  	%r4014, %r4013, %r4010;
	add.s32 	%r4015, %r4009, %r3361;
	add.s32 	%r4016, %r4015, %r3730;
	add.s32 	%r4017, %r4016, %r4014;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3990, 26;
	shr.b32 	%rhs, %r3990, 6;
	add.u32 	%r4018, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3990, 21;
	shr.b32 	%rhs, %r3990, 11;
	add.u32 	%r4019, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3990, 7;
	shr.b32 	%rhs, %r3990, 25;
	add.u32 	%r4020, %lhs, %rhs;
	}
	xor.b32  	%r4021, %r4019, %r4020;
	xor.b32  	%r4022, %r4021, %r4018;
	and.b32  	%r4023, %r3990, %r3949;
	not.b32 	%r4024, %r3990;
	and.b32  	%r4025, %r3908, %r4024;
	or.b32  	%r4026, %r4025, %r4023;
	add.s32 	%r4027, %r4017, %r1668;
	add.s32 	%r4028, %r4027, %r3867;
	add.s32 	%r4029, %r4028, %r3881;
	add.s32 	%r4030, %r4029, %r4026;
	add.s32 	%r4031, %r4030, %r4022;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4004, 30;
	shr.b32 	%rhs, %r4004, 2;
	add.u32 	%r4032, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4004, 19;
	shr.b32 	%rhs, %r4004, 13;
	add.u32 	%r4033, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4004, 10;
	shr.b32 	%rhs, %r4004, 22;
	add.u32 	%r4034, %lhs, %rhs;
	}
	xor.b32  	%r4035, %r4033, %r4034;
	xor.b32  	%r4036, %r4035, %r4032;
	xor.b32  	%r4037, %r4004, %r3963;
	and.b32  	%r4038, %r4037, %r3922;
	not.b32 	%r4039, %r4037;
	and.b32  	%r4040, %r3963, %r4039;
	or.b32  	%r4041, %r4040, %r4038;
	add.s32 	%r4042, %r4028, %r4026;
	add.s32 	%r4043, %r4042, %r4022;
	add.s32 	%r4044, %r4043, %r4041;
	add.s32 	%r4045, %r4044, %r4036;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3443, 25;
	shr.b32 	%rhs, %r3443, 7;
	add.u32 	%r4046, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3443, 14;
	shr.b32 	%rhs, %r3443, 18;
	add.u32 	%r4047, %lhs, %rhs;
	}
	shr.u32 	%r4048, %r3443, 3;
	xor.b32  	%r4049, %r4047, %r4048;
	xor.b32  	%r4050, %r4049, %r4046;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3976, 15;
	shr.b32 	%rhs, %r3976, 17;
	add.u32 	%r4051, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3976, 13;
	shr.b32 	%rhs, %r3976, 19;
	add.u32 	%r4052, %lhs, %rhs;
	}
	shr.u32 	%r4053, %r3976, 10;
	xor.b32  	%r4054, %r4052, %r4053;
	xor.b32  	%r4055, %r4054, %r4051;
	add.s32 	%r4056, %r4050, %r3402;
	add.s32 	%r4057, %r4056, %r3771;
	add.s32 	%r4058, %r4057, %r4055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4031, 26;
	shr.b32 	%rhs, %r4031, 6;
	add.u32 	%r4059, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4031, 21;
	shr.b32 	%rhs, %r4031, 11;
	add.u32 	%r4060, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4031, 7;
	shr.b32 	%rhs, %r4031, 25;
	add.u32 	%r4061, %lhs, %rhs;
	}
	xor.b32  	%r4062, %r4060, %r4061;
	xor.b32  	%r4063, %r4062, %r4059;
	and.b32  	%r4064, %r4031, %r3990;
	not.b32 	%r4065, %r4031;
	and.b32  	%r4066, %r3949, %r4065;
	or.b32  	%r4067, %r4066, %r4064;
	add.s32 	%r4068, %r4058, %r1710;
	add.s32 	%r4069, %r4068, %r3908;
	add.s32 	%r4070, %r4069, %r3922;
	add.s32 	%r4071, %r4070, %r4067;
	add.s32 	%r4072, %r4071, %r4063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4045, 30;
	shr.b32 	%rhs, %r4045, 2;
	add.u32 	%r4073, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4045, 19;
	shr.b32 	%rhs, %r4045, 13;
	add.u32 	%r4074, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4045, 10;
	shr.b32 	%rhs, %r4045, 22;
	add.u32 	%r4075, %lhs, %rhs;
	}
	xor.b32  	%r4076, %r4074, %r4075;
	xor.b32  	%r4077, %r4076, %r4073;
	xor.b32  	%r4078, %r4045, %r4004;
	and.b32  	%r4079, %r4078, %r3963;
	not.b32 	%r4080, %r4078;
	and.b32  	%r4081, %r4004, %r4080;
	or.b32  	%r4082, %r4081, %r4079;
	add.s32 	%r4083, %r4069, %r4067;
	add.s32 	%r4084, %r4083, %r4063;
	add.s32 	%r4085, %r4084, %r4082;
	add.s32 	%r4086, %r4085, %r4077;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3484, 25;
	shr.b32 	%rhs, %r3484, 7;
	add.u32 	%r4087, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3484, 14;
	shr.b32 	%rhs, %r3484, 18;
	add.u32 	%r4088, %lhs, %rhs;
	}
	shr.u32 	%r4089, %r3484, 3;
	xor.b32  	%r4090, %r4088, %r4089;
	xor.b32  	%r4091, %r4090, %r4087;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4017, 15;
	shr.b32 	%rhs, %r4017, 17;
	add.u32 	%r4092, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4017, 13;
	shr.b32 	%rhs, %r4017, 19;
	add.u32 	%r4093, %lhs, %rhs;
	}
	shr.u32 	%r4094, %r4017, 10;
	xor.b32  	%r4095, %r4093, %r4094;
	xor.b32  	%r4096, %r4095, %r4092;
	add.s32 	%r4097, %r4091, %r3443;
	add.s32 	%r4098, %r4097, %r3812;
	add.s32 	%r4099, %r4098, %r4096;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4072, 26;
	shr.b32 	%rhs, %r4072, 6;
	add.u32 	%r4100, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4072, 21;
	shr.b32 	%rhs, %r4072, 11;
	add.u32 	%r4101, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4072, 7;
	shr.b32 	%rhs, %r4072, 25;
	add.u32 	%r4102, %lhs, %rhs;
	}
	xor.b32  	%r4103, %r4101, %r4102;
	xor.b32  	%r4104, %r4103, %r4100;
	and.b32  	%r4105, %r4072, %r4031;
	not.b32 	%r4106, %r4072;
	and.b32  	%r4107, %r3990, %r4106;
	or.b32  	%r4108, %r4107, %r4105;
	add.s32 	%r4109, %r4099, %r1752;
	add.s32 	%r4110, %r4109, %r3949;
	add.s32 	%r4111, %r4110, %r3963;
	add.s32 	%r4112, %r4111, %r4108;
	add.s32 	%r4113, %r4112, %r4104;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4086, 30;
	shr.b32 	%rhs, %r4086, 2;
	add.u32 	%r4114, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4086, 19;
	shr.b32 	%rhs, %r4086, 13;
	add.u32 	%r4115, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4086, 10;
	shr.b32 	%rhs, %r4086, 22;
	add.u32 	%r4116, %lhs, %rhs;
	}
	xor.b32  	%r4117, %r4115, %r4116;
	xor.b32  	%r4118, %r4117, %r4114;
	xor.b32  	%r4119, %r4086, %r4045;
	and.b32  	%r4120, %r4119, %r4004;
	not.b32 	%r4121, %r4119;
	and.b32  	%r4122, %r4045, %r4121;
	or.b32  	%r4123, %r4122, %r4120;
	add.s32 	%r4124, %r4110, %r4108;
	add.s32 	%r4125, %r4124, %r4104;
	add.s32 	%r4126, %r4125, %r4123;
	add.s32 	%r4127, %r4126, %r4118;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3525, 25;
	shr.b32 	%rhs, %r3525, 7;
	add.u32 	%r4128, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3525, 14;
	shr.b32 	%rhs, %r3525, 18;
	add.u32 	%r4129, %lhs, %rhs;
	}
	shr.u32 	%r4130, %r3525, 3;
	xor.b32  	%r4131, %r4129, %r4130;
	xor.b32  	%r4132, %r4131, %r4128;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4058, 15;
	shr.b32 	%rhs, %r4058, 17;
	add.u32 	%r4133, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4058, 13;
	shr.b32 	%rhs, %r4058, 19;
	add.u32 	%r4134, %lhs, %rhs;
	}
	shr.u32 	%r4135, %r4058, 10;
	xor.b32  	%r4136, %r4134, %r4135;
	xor.b32  	%r4137, %r4136, %r4133;
	add.s32 	%r4138, %r4132, %r3484;
	add.s32 	%r4139, %r4138, %r3853;
	add.s32 	%r4140, %r4139, %r4137;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4113, 26;
	shr.b32 	%rhs, %r4113, 6;
	add.u32 	%r4141, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4113, 21;
	shr.b32 	%rhs, %r4113, 11;
	add.u32 	%r4142, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4113, 7;
	shr.b32 	%rhs, %r4113, 25;
	add.u32 	%r4143, %lhs, %rhs;
	}
	xor.b32  	%r4144, %r4142, %r4143;
	xor.b32  	%r4145, %r4144, %r4141;
	and.b32  	%r4146, %r4113, %r4072;
	not.b32 	%r4147, %r4113;
	and.b32  	%r4148, %r4031, %r4147;
	or.b32  	%r4149, %r4148, %r4146;
	add.s32 	%r4150, %r4140, %r1794;
	add.s32 	%r4151, %r4150, %r3990;
	add.s32 	%r4152, %r4151, %r4004;
	add.s32 	%r4153, %r4152, %r4149;
	add.s32 	%r4154, %r4153, %r4145;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4127, 30;
	shr.b32 	%rhs, %r4127, 2;
	add.u32 	%r4155, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4127, 19;
	shr.b32 	%rhs, %r4127, 13;
	add.u32 	%r4156, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4127, 10;
	shr.b32 	%rhs, %r4127, 22;
	add.u32 	%r4157, %lhs, %rhs;
	}
	xor.b32  	%r4158, %r4156, %r4157;
	xor.b32  	%r4159, %r4158, %r4155;
	xor.b32  	%r4160, %r4127, %r4086;
	and.b32  	%r4161, %r4160, %r4045;
	not.b32 	%r4162, %r4160;
	and.b32  	%r4163, %r4086, %r4162;
	or.b32  	%r4164, %r4163, %r4161;
	add.s32 	%r4165, %r4151, %r4149;
	add.s32 	%r4166, %r4165, %r4145;
	add.s32 	%r4167, %r4166, %r4164;
	add.s32 	%r4168, %r4167, %r4159;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3566, 25;
	shr.b32 	%rhs, %r3566, 7;
	add.u32 	%r4169, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3566, 14;
	shr.b32 	%rhs, %r3566, 18;
	add.u32 	%r4170, %lhs, %rhs;
	}
	shr.u32 	%r4171, %r3566, 3;
	xor.b32  	%r4172, %r4170, %r4171;
	xor.b32  	%r4173, %r4172, %r4169;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4099, 15;
	shr.b32 	%rhs, %r4099, 17;
	add.u32 	%r4174, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4099, 13;
	shr.b32 	%rhs, %r4099, 19;
	add.u32 	%r4175, %lhs, %rhs;
	}
	shr.u32 	%r4176, %r4099, 10;
	xor.b32  	%r4177, %r4175, %r4176;
	xor.b32  	%r4178, %r4177, %r4174;
	add.s32 	%r4179, %r4173, %r3525;
	add.s32 	%r4180, %r4179, %r3894;
	add.s32 	%r4181, %r4180, %r4178;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4154, 26;
	shr.b32 	%rhs, %r4154, 6;
	add.u32 	%r4182, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4154, 21;
	shr.b32 	%rhs, %r4154, 11;
	add.u32 	%r4183, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4154, 7;
	shr.b32 	%rhs, %r4154, 25;
	add.u32 	%r4184, %lhs, %rhs;
	}
	xor.b32  	%r4185, %r4183, %r4184;
	xor.b32  	%r4186, %r4185, %r4182;
	and.b32  	%r4187, %r4154, %r4113;
	not.b32 	%r4188, %r4154;
	and.b32  	%r4189, %r4072, %r4188;
	or.b32  	%r4190, %r4189, %r4187;
	add.s32 	%r4191, %r4181, %r1836;
	add.s32 	%r4192, %r4191, %r4031;
	add.s32 	%r4193, %r4192, %r4045;
	add.s32 	%r4194, %r4193, %r4190;
	add.s32 	%r4195, %r4194, %r4186;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4168, 30;
	shr.b32 	%rhs, %r4168, 2;
	add.u32 	%r4196, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4168, 19;
	shr.b32 	%rhs, %r4168, 13;
	add.u32 	%r4197, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4168, 10;
	shr.b32 	%rhs, %r4168, 22;
	add.u32 	%r4198, %lhs, %rhs;
	}
	xor.b32  	%r4199, %r4197, %r4198;
	xor.b32  	%r4200, %r4199, %r4196;
	xor.b32  	%r4201, %r4168, %r4127;
	and.b32  	%r4202, %r4201, %r4086;
	not.b32 	%r4203, %r4201;
	and.b32  	%r4204, %r4127, %r4203;
	or.b32  	%r4205, %r4204, %r4202;
	add.s32 	%r4206, %r4192, %r4190;
	add.s32 	%r4207, %r4206, %r4186;
	add.s32 	%r4208, %r4207, %r4205;
	add.s32 	%r4209, %r4208, %r4200;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3607, 25;
	shr.b32 	%rhs, %r3607, 7;
	add.u32 	%r4210, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3607, 14;
	shr.b32 	%rhs, %r3607, 18;
	add.u32 	%r4211, %lhs, %rhs;
	}
	shr.u32 	%r4212, %r3607, 3;
	xor.b32  	%r4213, %r4211, %r4212;
	xor.b32  	%r4214, %r4213, %r4210;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4140, 15;
	shr.b32 	%rhs, %r4140, 17;
	add.u32 	%r4215, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4140, 13;
	shr.b32 	%rhs, %r4140, 19;
	add.u32 	%r4216, %lhs, %rhs;
	}
	shr.u32 	%r4217, %r4140, 10;
	xor.b32  	%r4218, %r4216, %r4217;
	xor.b32  	%r4219, %r4218, %r4215;
	add.s32 	%r4220, %r4214, %r3566;
	add.s32 	%r4221, %r4220, %r3935;
	add.s32 	%r4222, %r4221, %r4219;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4195, 26;
	shr.b32 	%rhs, %r4195, 6;
	add.u32 	%r4223, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4195, 21;
	shr.b32 	%rhs, %r4195, 11;
	add.u32 	%r4224, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4195, 7;
	shr.b32 	%rhs, %r4195, 25;
	add.u32 	%r4225, %lhs, %rhs;
	}
	xor.b32  	%r4226, %r4224, %r4225;
	xor.b32  	%r4227, %r4226, %r4223;
	and.b32  	%r4228, %r4195, %r4154;
	not.b32 	%r4229, %r4195;
	and.b32  	%r4230, %r4113, %r4229;
	or.b32  	%r4231, %r4230, %r4228;
	add.s32 	%r4232, %r4222, %r1878;
	add.s32 	%r4233, %r4232, %r4072;
	add.s32 	%r4234, %r4233, %r4086;
	add.s32 	%r4235, %r4234, %r4231;
	add.s32 	%r4236, %r4235, %r4227;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4209, 30;
	shr.b32 	%rhs, %r4209, 2;
	add.u32 	%r4237, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4209, 19;
	shr.b32 	%rhs, %r4209, 13;
	add.u32 	%r4238, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4209, 10;
	shr.b32 	%rhs, %r4209, 22;
	add.u32 	%r4239, %lhs, %rhs;
	}
	xor.b32  	%r4240, %r4238, %r4239;
	xor.b32  	%r4241, %r4240, %r4237;
	xor.b32  	%r4242, %r4209, %r4168;
	and.b32  	%r4243, %r4242, %r4127;
	not.b32 	%r4244, %r4242;
	and.b32  	%r4245, %r4168, %r4244;
	or.b32  	%r4246, %r4245, %r4243;
	add.s32 	%r4247, %r4233, %r4231;
	add.s32 	%r4248, %r4247, %r4227;
	add.s32 	%r4249, %r4248, %r4246;
	add.s32 	%r4250, %r4249, %r4241;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3648, 25;
	shr.b32 	%rhs, %r3648, 7;
	add.u32 	%r4251, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3648, 14;
	shr.b32 	%rhs, %r3648, 18;
	add.u32 	%r4252, %lhs, %rhs;
	}
	shr.u32 	%r4253, %r3648, 3;
	xor.b32  	%r4254, %r4252, %r4253;
	xor.b32  	%r4255, %r4254, %r4251;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4181, 15;
	shr.b32 	%rhs, %r4181, 17;
	add.u32 	%r4256, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4181, 13;
	shr.b32 	%rhs, %r4181, 19;
	add.u32 	%r4257, %lhs, %rhs;
	}
	shr.u32 	%r4258, %r4181, 10;
	xor.b32  	%r4259, %r4257, %r4258;
	xor.b32  	%r4260, %r4259, %r4256;
	add.s32 	%r4261, %r4255, %r3607;
	add.s32 	%r4262, %r4261, %r3976;
	add.s32 	%r4263, %r4262, %r4260;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4236, 26;
	shr.b32 	%rhs, %r4236, 6;
	add.u32 	%r4264, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4236, 21;
	shr.b32 	%rhs, %r4236, 11;
	add.u32 	%r4265, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4236, 7;
	shr.b32 	%rhs, %r4236, 25;
	add.u32 	%r4266, %lhs, %rhs;
	}
	xor.b32  	%r4267, %r4265, %r4266;
	xor.b32  	%r4268, %r4267, %r4264;
	and.b32  	%r4269, %r4236, %r4195;
	not.b32 	%r4270, %r4236;
	and.b32  	%r4271, %r4154, %r4270;
	or.b32  	%r4272, %r4271, %r4269;
	add.s32 	%r4273, %r4263, %r1920;
	add.s32 	%r4274, %r4273, %r4113;
	add.s32 	%r4275, %r4274, %r4127;
	add.s32 	%r4276, %r4275, %r4272;
	add.s32 	%r4277, %r4276, %r4268;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4250, 30;
	shr.b32 	%rhs, %r4250, 2;
	add.u32 	%r4278, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4250, 19;
	shr.b32 	%rhs, %r4250, 13;
	add.u32 	%r4279, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4250, 10;
	shr.b32 	%rhs, %r4250, 22;
	add.u32 	%r4280, %lhs, %rhs;
	}
	xor.b32  	%r4281, %r4279, %r4280;
	xor.b32  	%r4282, %r4281, %r4278;
	xor.b32  	%r4283, %r4250, %r4209;
	and.b32  	%r4284, %r4283, %r4168;
	not.b32 	%r4285, %r4283;
	and.b32  	%r4286, %r4209, %r4285;
	or.b32  	%r4287, %r4286, %r4284;
	add.s32 	%r4288, %r4274, %r4272;
	add.s32 	%r4289, %r4288, %r4268;
	add.s32 	%r4290, %r4289, %r4287;
	add.s32 	%r4291, %r4290, %r4282;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3689, 25;
	shr.b32 	%rhs, %r3689, 7;
	add.u32 	%r4292, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3689, 14;
	shr.b32 	%rhs, %r3689, 18;
	add.u32 	%r4293, %lhs, %rhs;
	}
	shr.u32 	%r4294, %r3689, 3;
	xor.b32  	%r4295, %r4293, %r4294;
	xor.b32  	%r4296, %r4295, %r4292;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4222, 15;
	shr.b32 	%rhs, %r4222, 17;
	add.u32 	%r4297, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4222, 13;
	shr.b32 	%rhs, %r4222, 19;
	add.u32 	%r4298, %lhs, %rhs;
	}
	shr.u32 	%r4299, %r4222, 10;
	xor.b32  	%r4300, %r4298, %r4299;
	xor.b32  	%r4301, %r4300, %r4297;
	add.s32 	%r4302, %r4296, %r3648;
	add.s32 	%r4303, %r4302, %r4017;
	add.s32 	%r4304, %r4303, %r4301;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4277, 26;
	shr.b32 	%rhs, %r4277, 6;
	add.u32 	%r4305, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4277, 21;
	shr.b32 	%rhs, %r4277, 11;
	add.u32 	%r4306, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4277, 7;
	shr.b32 	%rhs, %r4277, 25;
	add.u32 	%r4307, %lhs, %rhs;
	}
	xor.b32  	%r4308, %r4306, %r4307;
	xor.b32  	%r4309, %r4308, %r4305;
	and.b32  	%r4310, %r4277, %r4236;
	not.b32 	%r4311, %r4277;
	and.b32  	%r4312, %r4195, %r4311;
	or.b32  	%r4313, %r4312, %r4310;
	add.s32 	%r4314, %r4304, %r1962;
	add.s32 	%r4315, %r4314, %r4154;
	add.s32 	%r4316, %r4315, %r4168;
	add.s32 	%r4317, %r4316, %r4313;
	add.s32 	%r4318, %r4317, %r4309;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4291, 30;
	shr.b32 	%rhs, %r4291, 2;
	add.u32 	%r4319, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4291, 19;
	shr.b32 	%rhs, %r4291, 13;
	add.u32 	%r4320, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4291, 10;
	shr.b32 	%rhs, %r4291, 22;
	add.u32 	%r4321, %lhs, %rhs;
	}
	xor.b32  	%r4322, %r4320, %r4321;
	xor.b32  	%r4323, %r4322, %r4319;
	xor.b32  	%r4324, %r4291, %r4250;
	and.b32  	%r4325, %r4324, %r4209;
	not.b32 	%r4326, %r4324;
	and.b32  	%r4327, %r4250, %r4326;
	or.b32  	%r4328, %r4327, %r4325;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3730, 25;
	shr.b32 	%rhs, %r3730, 7;
	add.u32 	%r4329, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3730, 14;
	shr.b32 	%rhs, %r3730, 18;
	add.u32 	%r4330, %lhs, %rhs;
	}
	shr.u32 	%r4331, %r3730, 3;
	xor.b32  	%r4332, %r4330, %r4331;
	xor.b32  	%r4333, %r4332, %r4329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4263, 15;
	shr.b32 	%rhs, %r4263, 17;
	add.u32 	%r4334, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4263, 13;
	shr.b32 	%rhs, %r4263, 19;
	add.u32 	%r4335, %lhs, %rhs;
	}
	shr.u32 	%r4336, %r4263, 10;
	xor.b32  	%r4337, %r4335, %r4336;
	xor.b32  	%r4338, %r4337, %r4334;
	add.s32 	%r4339, %r4333, %r3689;
	add.s32 	%r4340, %r4339, %r4058;
	add.s32 	%r4341, %r4340, %r4338;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4318, 26;
	shr.b32 	%rhs, %r4318, 6;
	add.u32 	%r4342, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4318, 21;
	shr.b32 	%rhs, %r4318, 11;
	add.u32 	%r4343, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4318, 7;
	shr.b32 	%rhs, %r4318, 25;
	add.u32 	%r4344, %lhs, %rhs;
	}
	xor.b32  	%r4345, %r4343, %r4344;
	xor.b32  	%r4346, %r4345, %r4342;
	and.b32  	%r4347, %r4318, %r4277;
	not.b32 	%r4348, %r4318;
	and.b32  	%r4349, %r4236, %r4348;
	or.b32  	%r4350, %r4349, %r4347;
	add.s32 	%r4351, %r4341, %r2004;
	add.s32 	%r4352, %r4351, %r4195;
	add.s32 	%r4353, %r4352, %r4209;
	add.s32 	%r4354, %r4353, %r4350;
	add.s32 	%r4355, %r4354, %r4346;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3771, 25;
	shr.b32 	%rhs, %r3771, 7;
	add.u32 	%r4356, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3771, 14;
	shr.b32 	%rhs, %r3771, 18;
	add.u32 	%r4357, %lhs, %rhs;
	}
	shr.u32 	%r4358, %r3771, 3;
	xor.b32  	%r4359, %r4357, %r4358;
	xor.b32  	%r4360, %r4359, %r4356;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4304, 15;
	shr.b32 	%rhs, %r4304, 17;
	add.u32 	%r4361, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4304, 13;
	shr.b32 	%rhs, %r4304, 19;
	add.u32 	%r4362, %lhs, %rhs;
	}
	shr.u32 	%r4363, %r4304, 10;
	xor.b32  	%r4364, %r4362, %r4363;
	xor.b32  	%r4365, %r4364, %r4361;
	add.s32 	%r4366, %r4360, %r3730;
	add.s32 	%r4367, %r4366, %r4099;
	add.s32 	%r4368, %r4367, %r4365;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4355, 26;
	shr.b32 	%rhs, %r4355, 6;
	add.u32 	%r4369, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4355, 21;
	shr.b32 	%rhs, %r4355, 11;
	add.u32 	%r4370, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4355, 7;
	shr.b32 	%rhs, %r4355, 25;
	add.u32 	%r4371, %lhs, %rhs;
	}
	xor.b32  	%r4372, %r4370, %r4371;
	xor.b32  	%r4373, %r4372, %r4369;
	and.b32  	%r4374, %r4355, %r4318;
	not.b32 	%r4375, %r4355;
	and.b32  	%r4376, %r4277, %r4375;
	or.b32  	%r4377, %r4376, %r4374;
	add.s32 	%r4378, %r4368, %r2046;
	add.s32 	%r4379, %r4378, %r4236;
	add.s32 	%r4380, %r4379, %r4250;
	add.s32 	%r4381, %r4380, %r4377;
	add.s32 	%r4382, %r4381, %r4373;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3812, 25;
	shr.b32 	%rhs, %r3812, 7;
	add.u32 	%r4383, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3812, 14;
	shr.b32 	%rhs, %r3812, 18;
	add.u32 	%r4384, %lhs, %rhs;
	}
	shr.u32 	%r4385, %r3812, 3;
	xor.b32  	%r4386, %r4384, %r4385;
	xor.b32  	%r4387, %r4386, %r4383;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4341, 15;
	shr.b32 	%rhs, %r4341, 17;
	add.u32 	%r4388, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4341, 13;
	shr.b32 	%rhs, %r4341, 19;
	add.u32 	%r4389, %lhs, %rhs;
	}
	shr.u32 	%r4390, %r4341, 10;
	xor.b32  	%r4391, %r4389, %r4390;
	xor.b32  	%r4392, %r4391, %r4388;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4382, 26;
	shr.b32 	%rhs, %r4382, 6;
	add.u32 	%r4393, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4382, 21;
	shr.b32 	%rhs, %r4382, 11;
	add.u32 	%r4394, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4382, 7;
	shr.b32 	%rhs, %r4382, 25;
	add.u32 	%r4395, %lhs, %rhs;
	}
	xor.b32  	%r4396, %r4394, %r4395;
	xor.b32  	%r4397, %r4396, %r4393;
	and.b32  	%r4398, %r4382, %r4355;
	not.b32 	%r4399, %r4382;
	and.b32  	%r4400, %r4318, %r4399;
	or.b32  	%r4401, %r4400, %r4398;
	add.s32 	%r4402, %r3771, %r2088;
	add.s32 	%r4403, %r4402, %r4387;
	add.s32 	%r4404, %r4403, %r4140;
	add.s32 	%r4405, %r4404, %r4392;
	add.s32 	%r4406, %r4405, %r4277;
	add.s32 	%r4407, %r4406, %r4291;
	add.s32 	%r4408, %r4407, %r4401;
	add.s32 	%r4409, %r4408, %r4397;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3853, 25;
	shr.b32 	%rhs, %r3853, 7;
	add.u32 	%r4410, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3853, 14;
	shr.b32 	%rhs, %r3853, 18;
	add.u32 	%r4411, %lhs, %rhs;
	}
	shr.u32 	%r4412, %r3853, 3;
	xor.b32  	%r4413, %r4411, %r4412;
	xor.b32  	%r4414, %r4413, %r4410;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4368, 15;
	shr.b32 	%rhs, %r4368, 17;
	add.u32 	%r4415, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4368, 13;
	shr.b32 	%rhs, %r4368, 19;
	add.u32 	%r4416, %lhs, %rhs;
	}
	shr.u32 	%r4417, %r4368, 10;
	xor.b32  	%r4418, %r4416, %r4417;
	xor.b32  	%r4419, %r4418, %r4415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4409, 26;
	shr.b32 	%rhs, %r4409, 6;
	add.u32 	%r4420, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4409, 21;
	shr.b32 	%rhs, %r4409, 11;
	add.u32 	%r4421, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4409, 7;
	shr.b32 	%rhs, %r4409, 25;
	add.u32 	%r4422, %lhs, %rhs;
	}
	xor.b32  	%r4423, %r4421, %r4422;
	xor.b32  	%r4424, %r4423, %r4420;
	and.b32  	%r4425, %r4409, %r4382;
	not.b32 	%r4426, %r4409;
	and.b32  	%r4427, %r4355, %r4426;
	or.b32  	%r4428, %r4427, %r4425;
	add.s32 	%r4429, %r3812, %r1962;
	add.s32 	%r4430, %r4429, %r4414;
	add.s32 	%r4431, %r4430, %r4181;
	add.s32 	%r4432, %r4431, %r4304;
	add.s32 	%r4433, %r4432, %r4419;
	add.s32 	%r4434, %r4433, %r4154;
	add.s32 	%r4435, %r4434, %r4313;
	add.s32 	%r4436, %r4435, %r4309;
	add.s32 	%r4437, %r4436, %r4318;
	add.s32 	%r4438, %r4437, %r4328;
	add.s32 	%r4439, %r4438, %r4323;
	add.s32 	%r4440, %r4439, %r4428;
	add.s32 	%r4441, %r4440, %r4424;
	ld.const.u32 	%r4442, [H+28];
	neg.s32 	%r4443, %r4442;
	setp.eq.s32 	%p1, %r4441, %r4443;
	@%p1 bra 	BB0_2;

	ret;

BB0_2:
	and.b32  	%r4444, %r2, 1020;
	ld.param.u32 	%r4446, [search_param_20];
	add.s32 	%r4445, %r4446, %r4444;
	st.global.u32 	[%r4445], %r2;
	st.global.u32 	[%r4446+1024], %r2;
	ret;
}


