#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Oct 11 10:46:38 2017
# Process ID: 8335
# Current directory: /home/A01577421/Desktop/ECE2700/Lab3/DoubleSevenSegment/DoubleSevenSegment.runs/synth_1
# Command line: vivado -log DoubleSevenSegment.vds -mode batch -messageDb vivado.pb -notrace -source DoubleSevenSegment.tcl
# Log file: /home/A01577421/Desktop/ECE2700/Lab3/DoubleSevenSegment/DoubleSevenSegment.runs/synth_1/DoubleSevenSegment.vds
# Journal file: /home/A01577421/Desktop/ECE2700/Lab3/DoubleSevenSegment/DoubleSevenSegment.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source DoubleSevenSegment.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/software/xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Command: synth_design -top DoubleSevenSegment -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1086.215 ; gain = 144.918 ; free physical = 12140 ; free virtual = 27101
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DoubleSevenSegment' [/home/A01577421/Desktop/ECE2700/Lab3/DoubleSevenSegment/DoubleSevenSegment.srcs/sources_1/new/DoubleSevenSegment.v:23]
WARNING: [Synth 8-387] label required on module instance [/home/A01577421/Desktop/ECE2700/Lab3/DoubleSevenSegment/DoubleSevenSegment.srcs/sources_1/new/DoubleSevenSegment.v:44]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [/home/A01577421/Desktop/ECE2700/Lab3/DoubleSevenSegment/DoubleSevenSegment.srcs/sources_1/imports/new/ClockDivider.v:23]
INFO: [Synth 8-256] done synthesizing module 'ClockDivider' (1#1) [/home/A01577421/Desktop/ECE2700/Lab3/DoubleSevenSegment/DoubleSevenSegment.srcs/sources_1/imports/new/ClockDivider.v:23]
WARNING: [Synth 8-387] label required on module instance [/home/A01577421/Desktop/ECE2700/Lab3/DoubleSevenSegment/DoubleSevenSegment.srcs/sources_1/new/DoubleSevenSegment.v:45]
INFO: [Synth 8-638] synthesizing module 'mux_array' [/home/A01577421/Desktop/ECE2700/Lab3/DoubleSevenSegment/DoubleSevenSegment.srcs/sources_1/new/mux_array.v:23]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mux' [/home/A01577421/Desktop/ECE2700/Lab3/DoubleSevenSegment/DoubleSevenSegment.srcs/sources_1/imports/Lab3/mux.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux' (2#1) [/home/A01577421/Desktop/ECE2700/Lab3/DoubleSevenSegment/DoubleSevenSegment.srcs/sources_1/imports/Lab3/mux.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux_array' (3#1) [/home/A01577421/Desktop/ECE2700/Lab3/DoubleSevenSegment/DoubleSevenSegment.srcs/sources_1/new/mux_array.v:23]
WARNING: [Synth 8-387] label required on module instance [/home/A01577421/Desktop/ECE2700/Lab3/DoubleSevenSegment/DoubleSevenSegment.srcs/sources_1/new/DoubleSevenSegment.v:46]
INFO: [Synth 8-638] synthesizing module 'sevensegment' [/home/A01577421/Desktop/ECE2700/Lab3/DoubleSevenSegment/DoubleSevenSegment.srcs/sources_1/new/sevensegment.v:23]
INFO: [Synth 8-638] synthesizing module 'decoder4_16' [/home/A01577421/Desktop/ECE2700/Lab3/DoubleSevenSegment/DoubleSevenSegment.srcs/sources_1/new/decoder4_16.v:23]
INFO: [Synth 8-638] synthesizing module 'decoder3_8' [/home/A01577421/Desktop/ECE2700/Lab3/DoubleSevenSegment/DoubleSevenSegment.srcs/sources_1/imports/Lab3/decoder3_8.v:23]
INFO: [Synth 8-256] done synthesizing module 'decoder3_8' (4#1) [/home/A01577421/Desktop/ECE2700/Lab3/DoubleSevenSegment/DoubleSevenSegment.srcs/sources_1/imports/Lab3/decoder3_8.v:23]
INFO: [Synth 8-256] done synthesizing module 'decoder4_16' (5#1) [/home/A01577421/Desktop/ECE2700/Lab3/DoubleSevenSegment/DoubleSevenSegment.srcs/sources_1/new/decoder4_16.v:23]
INFO: [Synth 8-256] done synthesizing module 'sevensegment' (6#1) [/home/A01577421/Desktop/ECE2700/Lab3/DoubleSevenSegment/DoubleSevenSegment.srcs/sources_1/new/sevensegment.v:23]
INFO: [Synth 8-256] done synthesizing module 'DoubleSevenSegment' (7#1) [/home/A01577421/Desktop/ECE2700/Lab3/DoubleSevenSegment/DoubleSevenSegment.srcs/sources_1/new/DoubleSevenSegment.v:23]
WARNING: [Synth 8-3917] design DoubleSevenSegment has port AN[3] driven by constant 1
WARNING: [Synth 8-3917] design DoubleSevenSegment has port AN[2] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1127.590 ; gain = 186.293 ; free physical = 12098 ; free virtual = 27060
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1127.590 ; gain = 186.293 ; free physical = 12099 ; free virtual = 27061
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/A01577421/Desktop/ECE2700/Lab3/DoubleSevenSegment/DoubleSevenSegment.srcs/constrs_1/imports/Lab3/Basys3_Master.xdc]
Finished Parsing XDC File [/home/A01577421/Desktop/ECE2700/Lab3/DoubleSevenSegment/DoubleSevenSegment.srcs/constrs_1/imports/Lab3/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/A01577421/Desktop/ECE2700/Lab3/DoubleSevenSegment/DoubleSevenSegment.srcs/constrs_1/imports/Lab3/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DoubleSevenSegment_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DoubleSevenSegment_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1474.133 ; gain = 0.000 ; free physical = 11849 ; free virtual = 26811
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8351 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1474.133 ; gain = 532.836 ; free physical = 11845 ; free virtual = 26807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1474.133 ; gain = 532.836 ; free physical = 11845 ; free virtual = 26807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1474.133 ; gain = 532.836 ; free physical = 11845 ; free virtual = 26807
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clkout" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1474.133 ; gain = 532.836 ; free physical = 11843 ; free virtual = 26805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ClockDivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module decoder3_8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1474.133 ; gain = 532.836 ; free physical = 11843 ; free virtual = 26805
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "nolabel_line46/D/d1/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nolabel_line44/clkout" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design DoubleSevenSegment has port AN[3] driven by constant 1
WARNING: [Synth 8-3917] design DoubleSevenSegment has port AN[2] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1474.133 ; gain = 532.836 ; free physical = 11844 ; free virtual = 26806
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1474.133 ; gain = 532.836 ; free physical = 11844 ; free virtual = 26806

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1474.133 ; gain = 532.836 ; free physical = 11844 ; free virtual = 26806
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1474.133 ; gain = 532.836 ; free physical = 11844 ; free virtual = 26806

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1474.133 ; gain = 532.836 ; free physical = 11840 ; free virtual = 26802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1474.133 ; gain = 532.836 ; free physical = 11840 ; free virtual = 26802
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1474.133 ; gain = 532.836 ; free physical = 11840 ; free virtual = 26802
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1474.133 ; gain = 532.836 ; free physical = 11840 ; free virtual = 26802

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1474.133 ; gain = 532.836 ; free physical = 11840 ; free virtual = 26802
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1474.133 ; gain = 532.836 ; free physical = 11840 ; free virtual = 26802
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1474.133 ; gain = 532.836 ; free physical = 11840 ; free virtual = 26802
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1474.133 ; gain = 532.836 ; free physical = 11840 ; free virtual = 26802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1474.133 ; gain = 532.836 ; free physical = 11840 ; free virtual = 26802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1474.133 ; gain = 532.836 ; free physical = 11840 ; free virtual = 26802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1474.133 ; gain = 532.836 ; free physical = 11840 ; free virtual = 26802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |    25|
|4     |LUT2   |     2|
|5     |LUT3   |     4|
|6     |LUT4   |     6|
|7     |LUT5   |     1|
|8     |LUT6   |     8|
|9     |FDRE   |    26|
|10    |IBUF   |     9|
|11    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+-------------+------+
|      |Instance         |Module       |Cells |
+------+-----------------+-------------+------+
|1     |top              |             |    99|
|2     |  nolabel_line44 |ClockDivider |    78|
+------+-----------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1474.133 ; gain = 532.836 ; free physical = 11840 ; free virtual = 26802
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1474.133 ; gain = 94.375 ; free physical = 11840 ; free virtual = 26802
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1474.133 ; gain = 532.836 ; free physical = 11840 ; free virtual = 26802
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1474.133 ; gain = 460.504 ; free physical = 11840 ; free virtual = 26802
report_utilization: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1507.148 ; gain = 0.000 ; free physical = 11839 ; free virtual = 26801
INFO: [Common 17-206] Exiting Vivado at Wed Oct 11 10:47:04 2017...
