// Seed: 932531194
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  wire id_7;
endmodule
module module_1 #(
    parameter id_3 = 32'd7
) (
    output supply1 id_0,
    input tri id_1
);
  wire _id_3;
  id_4 :
  assert property (@(posedge (id_1 & "" + 1)) id_4)
  else $clog2(26);
  ;
  logic [id_3 : id_3] id_5, id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5
  );
endmodule
