# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../hw3.srcs/sources_1/new/TxController_ece433fall2021.v" \
"../../../../hw3.srcs/sources_1/imports/Homework3files/TxDataUnit_ece433fall2021.v" \
"../../../../hw3.srcs/sources_1/imports/Homework3files/TxModule_Toplevel_ece433fall2021.v" \
"../../../../hw3.srcs/sources_1/imports/Homework3files/TxModule_ToplevelTB_ece433fall2021.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
