Syllabus_Korean
##
- Course Goal
 : Instructing a high & structural level of digital system design method 
   using verilog language.
- Course Outline
 : 1. 디지털 시스템 설계 개념 소개 및 design flow 강의
   2. Verilog HDL의 기본 개념 및 언어 사용법 강의
   3. Understanding logic circuit synthesis & verification method using FPGA.
   4. 디지털 시스템 설계 예제 소개 및 project 수행
##
Syllabus_English
##
- This course will teach a digital system design method using Verilog language.
  First, the course will cover some overview of digital system design 
methodology. Then, Basic concepts of Verilog HDL language, three Verilog 
modeling methods, usefule modeling techniques will be expained.
And it covers advanced Verilog topics, logic synthesis, and Verification 
techniques.
##
