Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May 17 00:07:55 2024
| Host         : Max_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file snake_timing_summary_routed.rpt -pb snake_timing_summary_routed.pb -rpx snake_timing_summary_routed.rpx -warn_on_violation
| Design       : snake
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (92088)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (13854)
5. checking no_input_delay (7)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (92088)
----------------------------
 There are 37 register/latch pins with no clock driven by root clock pin: A0/PIXEL_CLK_reg/Q (HIGH)

 There are 4602 register/latch pins with no clock driven by root clock pin: A1/countX_reg[0]/Q (HIGH)

 There are 4602 register/latch pins with no clock driven by root clock pin: A1/countX_reg[1]_rep/Q (HIGH)

 There are 4602 register/latch pins with no clock driven by root clock pin: A1/countX_reg[2]_rep/Q (HIGH)

 There are 4602 register/latch pins with no clock driven by root clock pin: A1/countX_reg[3]/Q (HIGH)

 There are 4602 register/latch pins with no clock driven by root clock pin: A1/countX_reg[4]_rep/Q (HIGH)

 There are 4602 register/latch pins with no clock driven by root clock pin: A1/countX_reg[5]/Q (HIGH)

 There are 4602 register/latch pins with no clock driven by root clock pin: A1/countX_reg[6]/Q (HIGH)

 There are 4602 register/latch pins with no clock driven by root clock pin: A1/countX_reg[7]/Q (HIGH)

 There are 4602 register/latch pins with no clock driven by root clock pin: A1/countX_reg[8]/Q (HIGH)

 There are 4602 register/latch pins with no clock driven by root clock pin: A1/countX_reg[9]/Q (HIGH)

 There are 4602 register/latch pins with no clock driven by root clock pin: A1/countY_reg[0]_rep/Q (HIGH)

 There are 4602 register/latch pins with no clock driven by root clock pin: A1/countY_reg[1]_rep/Q (HIGH)

 There are 4602 register/latch pins with no clock driven by root clock pin: A1/countY_reg[2]/Q (HIGH)

 There are 4602 register/latch pins with no clock driven by root clock pin: A1/countY_reg[3]/Q (HIGH)

 There are 4602 register/latch pins with no clock driven by root clock pin: A1/countY_reg[4]_rep__0/Q (HIGH)

 There are 4602 register/latch pins with no clock driven by root clock pin: A1/countY_reg[5]_rep/Q (HIGH)

 There are 4602 register/latch pins with no clock driven by root clock pin: A1/countY_reg[6]_rep/Q (HIGH)

 There are 4602 register/latch pins with no clock driven by root clock pin: A1/countY_reg[7]/Q (HIGH)

 There are 4602 register/latch pins with no clock driven by root clock pin: A1/countY_reg[8]/Q (HIGH)

 There are 4602 register/latch pins with no clock driven by root clock pin: A1/countY_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: K0/ps2_keyboard_0/D0/O_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (13854)
----------------------------------------------------
 There are 13854 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.535        0.000                      0                  128        0.185        0.000                      0                  128        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.052        0.000                      0                   80        0.185        0.000                      0                   80        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.535        0.000                      0                   48        1.762        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.828ns (22.351%)  route 2.877ns (77.649%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.569     5.090    K0/ps2_keyboard_0/C0/CLK
    SLICE_X11Y5          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDCE (Prop_fdce_C_Q)         0.456     5.546 r  K0/ps2_keyboard_0/C0/count_idle_reg[10]/Q
                         net (fo=2, routed)           1.001     6.548    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[9]
    SLICE_X10Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.672 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_4/O
                         net (fo=1, routed)           0.689     7.361    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_4_n_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.485 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_2/O
                         net (fo=2, routed)           0.594     8.079    K0/ps2_keyboard_0/R0/temp_ps2_code_reg[0]
    SLICE_X9Y4           LUT5 (Prop_lut5_I0_O)        0.124     8.203 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.592     8.795    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X8Y4           FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.450    14.791    K0/ps2_keyboard_0/C0/CLK
    SLICE_X8Y4           FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y4           FDCE (Setup_fdce_C_CE)      -0.169    14.847    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.828ns (22.351%)  route 2.877ns (77.649%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.569     5.090    K0/ps2_keyboard_0/C0/CLK
    SLICE_X11Y5          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDCE (Prop_fdce_C_Q)         0.456     5.546 r  K0/ps2_keyboard_0/C0/count_idle_reg[10]/Q
                         net (fo=2, routed)           1.001     6.548    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[9]
    SLICE_X10Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.672 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_4/O
                         net (fo=1, routed)           0.689     7.361    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_4_n_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.485 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_2/O
                         net (fo=2, routed)           0.594     8.079    K0/ps2_keyboard_0/R0/temp_ps2_code_reg[0]
    SLICE_X9Y4           LUT5 (Prop_lut5_I0_O)        0.124     8.203 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.592     8.795    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X8Y4           FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.450    14.791    K0/ps2_keyboard_0/C0/CLK
    SLICE_X8Y4           FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y4           FDCE (Setup_fdce_C_CE)      -0.169    14.847    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.139ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.828ns (22.041%)  route 2.929ns (77.959%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.569     5.090    K0/ps2_keyboard_0/C0/CLK
    SLICE_X11Y5          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDCE (Prop_fdce_C_Q)         0.456     5.546 r  K0/ps2_keyboard_0/C0/count_idle_reg[10]/Q
                         net (fo=2, routed)           1.001     6.548    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[9]
    SLICE_X10Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.672 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_4/O
                         net (fo=1, routed)           0.689     7.361    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_4_n_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.485 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_2/O
                         net (fo=2, routed)           0.594     8.079    K0/ps2_keyboard_0/R0/temp_ps2_code_reg[0]
    SLICE_X9Y4           LUT5 (Prop_lut5_I0_O)        0.124     8.203 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.644     8.847    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X10Y2          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.452    14.793    K0/ps2_keyboard_0/C0/CLK
    SLICE_X10Y2          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/C
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X10Y2          FDCE (Setup_fdce_C_D)       -0.045    14.986    K0/ps2_keyboard_0/C0/temp_ps2_flag_reg
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                  6.139    

Slack (MET) :             6.167ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.828ns (23.210%)  route 2.739ns (76.790%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.569     5.090    K0/ps2_keyboard_0/C0/CLK
    SLICE_X11Y5          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDCE (Prop_fdce_C_Q)         0.456     5.546 f  K0/ps2_keyboard_0/C0/count_idle_reg[10]/Q
                         net (fo=2, routed)           1.001     6.548    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[9]
    SLICE_X10Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.672 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_4/O
                         net (fo=1, routed)           0.689     7.361    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_4_n_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.485 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_2/O
                         net (fo=2, routed)           0.682     8.167    K0/ps2_keyboard_0/C0/count_idle_reg[7]_0
    SLICE_X10Y4          LUT3 (Prop_lut3_I2_O)        0.124     8.291 r  K0/ps2_keyboard_0/C0/count_idle[0]_i_1/O
                         net (fo=13, routed)          0.367     8.658    K0/ps2_keyboard_0/C0/count_idle[0]_i_1_n_0
    SLICE_X11Y6          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.451    14.792    K0/ps2_keyboard_0/C0/CLK
    SLICE_X11Y6          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[12]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X11Y6          FDCE (Setup_fdce_C_CE)      -0.205    14.825    K0/ps2_keyboard_0/C0/count_idle_reg[12]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                  6.167    

Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.828ns (23.217%)  route 2.738ns (76.783%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.569     5.090    K0/ps2_keyboard_0/C0/CLK
    SLICE_X11Y5          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDCE (Prop_fdce_C_Q)         0.456     5.546 f  K0/ps2_keyboard_0/C0/count_idle_reg[10]/Q
                         net (fo=2, routed)           1.001     6.548    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[9]
    SLICE_X10Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.672 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_4/O
                         net (fo=1, routed)           0.689     7.361    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_4_n_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.485 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_2/O
                         net (fo=2, routed)           0.682     8.167    K0/ps2_keyboard_0/C0/count_idle_reg[7]_0
    SLICE_X10Y4          LUT3 (Prop_lut3_I2_O)        0.124     8.291 r  K0/ps2_keyboard_0/C0/count_idle[0]_i_1/O
                         net (fo=13, routed)          0.366     8.657    K0/ps2_keyboard_0/C0/count_idle[0]_i_1_n_0
    SLICE_X11Y3          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.451    14.792    K0/ps2_keyboard_0/C0/CLK
    SLICE_X11Y3          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[0]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X11Y3          FDCE (Setup_fdce_C_CE)      -0.205    14.825    K0/ps2_keyboard_0/C0/count_idle_reg[0]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  6.168    

Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.828ns (23.217%)  route 2.738ns (76.783%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.569     5.090    K0/ps2_keyboard_0/C0/CLK
    SLICE_X11Y5          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDCE (Prop_fdce_C_Q)         0.456     5.546 f  K0/ps2_keyboard_0/C0/count_idle_reg[10]/Q
                         net (fo=2, routed)           1.001     6.548    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[9]
    SLICE_X10Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.672 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_4/O
                         net (fo=1, routed)           0.689     7.361    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_4_n_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.485 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_2/O
                         net (fo=2, routed)           0.682     8.167    K0/ps2_keyboard_0/C0/count_idle_reg[7]_0
    SLICE_X10Y4          LUT3 (Prop_lut3_I2_O)        0.124     8.291 r  K0/ps2_keyboard_0/C0/count_idle[0]_i_1/O
                         net (fo=13, routed)          0.366     8.657    K0/ps2_keyboard_0/C0/count_idle[0]_i_1_n_0
    SLICE_X11Y3          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.451    14.792    K0/ps2_keyboard_0/C0/CLK
    SLICE_X11Y3          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[1]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X11Y3          FDCE (Setup_fdce_C_CE)      -0.205    14.825    K0/ps2_keyboard_0/C0/count_idle_reg[1]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  6.168    

Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.828ns (23.217%)  route 2.738ns (76.783%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.569     5.090    K0/ps2_keyboard_0/C0/CLK
    SLICE_X11Y5          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDCE (Prop_fdce_C_Q)         0.456     5.546 f  K0/ps2_keyboard_0/C0/count_idle_reg[10]/Q
                         net (fo=2, routed)           1.001     6.548    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[9]
    SLICE_X10Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.672 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_4/O
                         net (fo=1, routed)           0.689     7.361    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_4_n_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.485 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_2/O
                         net (fo=2, routed)           0.682     8.167    K0/ps2_keyboard_0/C0/count_idle_reg[7]_0
    SLICE_X10Y4          LUT3 (Prop_lut3_I2_O)        0.124     8.291 r  K0/ps2_keyboard_0/C0/count_idle[0]_i_1/O
                         net (fo=13, routed)          0.366     8.657    K0/ps2_keyboard_0/C0/count_idle[0]_i_1_n_0
    SLICE_X11Y3          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.451    14.792    K0/ps2_keyboard_0/C0/CLK
    SLICE_X11Y3          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[2]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X11Y3          FDCE (Setup_fdce_C_CE)      -0.205    14.825    K0/ps2_keyboard_0/C0/count_idle_reg[2]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  6.168    

Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.828ns (23.217%)  route 2.738ns (76.783%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.569     5.090    K0/ps2_keyboard_0/C0/CLK
    SLICE_X11Y5          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDCE (Prop_fdce_C_Q)         0.456     5.546 f  K0/ps2_keyboard_0/C0/count_idle_reg[10]/Q
                         net (fo=2, routed)           1.001     6.548    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[9]
    SLICE_X10Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.672 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_4/O
                         net (fo=1, routed)           0.689     7.361    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_4_n_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.485 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_2/O
                         net (fo=2, routed)           0.682     8.167    K0/ps2_keyboard_0/C0/count_idle_reg[7]_0
    SLICE_X10Y4          LUT3 (Prop_lut3_I2_O)        0.124     8.291 r  K0/ps2_keyboard_0/C0/count_idle[0]_i_1/O
                         net (fo=13, routed)          0.366     8.657    K0/ps2_keyboard_0/C0/count_idle[0]_i_1_n_0
    SLICE_X11Y3          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.451    14.792    K0/ps2_keyboard_0/C0/CLK
    SLICE_X11Y3          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[3]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X11Y3          FDCE (Setup_fdce_C_CE)      -0.205    14.825    K0/ps2_keyboard_0/C0/count_idle_reg[3]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  6.168    

Slack (MET) :             6.192ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.828ns (23.211%)  route 2.739ns (76.789%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.569     5.090    K0/ps2_keyboard_0/C0/CLK
    SLICE_X11Y5          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDCE (Prop_fdce_C_Q)         0.456     5.546 f  K0/ps2_keyboard_0/C0/count_idle_reg[10]/Q
                         net (fo=2, routed)           1.001     6.548    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[9]
    SLICE_X10Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.672 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_4/O
                         net (fo=1, routed)           0.689     7.361    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_4_n_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.485 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_2/O
                         net (fo=2, routed)           0.682     8.167    K0/ps2_keyboard_0/C0/count_idle_reg[7]_0
    SLICE_X10Y4          LUT3 (Prop_lut3_I2_O)        0.124     8.291 r  K0/ps2_keyboard_0/C0/count_idle[0]_i_1/O
                         net (fo=13, routed)          0.367     8.658    K0/ps2_keyboard_0/C0/count_idle[0]_i_1_n_0
    SLICE_X11Y5          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.451    14.792    K0/ps2_keyboard_0/C0/CLK
    SLICE_X11Y5          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[10]/C
                         clock pessimism              0.298    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X11Y5          FDCE (Setup_fdce_C_CE)      -0.205    14.850    K0/ps2_keyboard_0/C0/count_idle_reg[10]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                  6.192    

Slack (MET) :             6.192ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.828ns (23.211%)  route 2.739ns (76.789%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.569     5.090    K0/ps2_keyboard_0/C0/CLK
    SLICE_X11Y5          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDCE (Prop_fdce_C_Q)         0.456     5.546 f  K0/ps2_keyboard_0/C0/count_idle_reg[10]/Q
                         net (fo=2, routed)           1.001     6.548    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[9]
    SLICE_X10Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.672 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_4/O
                         net (fo=1, routed)           0.689     7.361    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_4_n_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.485 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_2/O
                         net (fo=2, routed)           0.682     8.167    K0/ps2_keyboard_0/C0/count_idle_reg[7]_0
    SLICE_X10Y4          LUT3 (Prop_lut3_I2_O)        0.124     8.291 r  K0/ps2_keyboard_0/C0/count_idle[0]_i_1/O
                         net (fo=13, routed)          0.367     8.658    K0/ps2_keyboard_0/C0/count_idle[0]_i_1_n_0
    SLICE_X11Y5          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.451    14.792    K0/ps2_keyboard_0/C0/CLK
    SLICE_X11Y5          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
                         clock pessimism              0.298    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X11Y5          FDCE (Setup_fdce_C_CE)      -0.205    14.850    K0/ps2_keyboard_0/C0/count_idle_reg[11]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                  6.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 K0/prev_ps2_code_flag_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.567     1.450    K0/CLK
    SLICE_X10Y2          FDPE                                         r  K0/prev_ps2_code_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDPE (Prop_fdpe_C_Q)         0.148     1.598 f  K0/prev_ps2_code_flag_reg/Q
                         net (fo=1, routed)           0.059     1.657    K0/ps2_keyboard_0/C0/prev_ps2_code_flag
    SLICE_X10Y2          LUT5 (Prop_lut5_I2_O)        0.098     1.755 r  K0/ps2_keyboard_0/C0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.755    K0/state__0[0]
    SLICE_X10Y2          FDCE                                         r  K0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.837     1.964    K0/CLK
    SLICE_X10Y2          FDCE                                         r  K0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X10Y2          FDCE (Hold_fdce_C_D)         0.120     1.570    K0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D1/Iv_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.593     1.476    K0/ps2_keyboard_0/D1/CLK
    SLICE_X4Y4           FDCE                                         r  K0/ps2_keyboard_0/D1/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  K0/ps2_keyboard_0/D1/Iv_reg/Q
                         net (fo=5, routed)           0.121     1.738    K0/ps2_keyboard_0/D1/Iv_reg_n_0
    SLICE_X5Y4           LUT3 (Prop_lut3_I1_O)        0.045     1.783 r  K0/ps2_keyboard_0/D1/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.783    K0/ps2_keyboard_0/D1/p_0_in__0[0]
    SLICE_X5Y4           FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.864     1.991    K0/ps2_keyboard_0/D1/CLK
    SLICE_X5Y4           FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X5Y4           FDCE (Hold_fdce_C_D)         0.092     1.581    K0/ps2_keyboard_0/D1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D0/Iv_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.212ns (64.749%)  route 0.115ns (35.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.593     1.476    K0/ps2_keyboard_0/D0/CLK
    SLICE_X6Y3           FDCE                                         r  K0/ps2_keyboard_0/D0/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.164     1.640 r  K0/ps2_keyboard_0/D0/Iv_reg/Q
                         net (fo=5, routed)           0.115     1.756    K0/ps2_keyboard_0/D0/Iv
    SLICE_X7Y3           LUT5 (Prop_lut5_I2_O)        0.048     1.804 r  K0/ps2_keyboard_0/D0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.804    K0/ps2_keyboard_0/D0/p_0_in[2]
    SLICE_X7Y3           FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.864     1.991    K0/ps2_keyboard_0/D0/CLK
    SLICE_X7Y3           FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[2]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X7Y3           FDCE (Hold_fdce_C_D)         0.107     1.596    K0/ps2_keyboard_0/D0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.213ns (64.660%)  route 0.116ns (35.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.566     1.449    K0/ps2_keyboard_0/C0/CLK
    SLICE_X8Y4           FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.164     1.613 f  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/Q
                         net (fo=5, routed)           0.116     1.730    K0/ps2_keyboard_0/C0/ps2_code__0[0]
    SLICE_X9Y4           LUT5 (Prop_lut5_I1_O)        0.049     1.779 r  K0/ps2_keyboard_0/C0/decode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.779    K0/ps2_keyboard_0_n_8
    SLICE_X9Y4           FDCE                                         r  K0/decode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     1.963    K0/CLK
    SLICE_X9Y4           FDCE                                         r  K0/decode_reg[1]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X9Y4           FDCE (Hold_fdce_C_D)         0.107     1.569    K0/decode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.566     1.449    K0/ps2_keyboard_0/C0/CLK
    SLICE_X8Y4           FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/Q
                         net (fo=5, routed)           0.116     1.730    K0/ps2_keyboard_0/C0/ps2_code__0[0]
    SLICE_X9Y4           LUT4 (Prop_lut4_I2_O)        0.045     1.775 r  K0/ps2_keyboard_0/C0/decode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.775    K0/ps2_keyboard_0_n_9
    SLICE_X9Y4           FDCE                                         r  K0/decode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     1.963    K0/CLK
    SLICE_X9Y4           FDCE                                         r  K0/decode_reg[0]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X9Y4           FDCE (Hold_fdce_C_D)         0.092     1.554    K0/decode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.423%)  route 0.115ns (35.576%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.566     1.449    K0/ps2_keyboard_0/C0/CLK
    SLICE_X8Y4           FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.164     1.613 f  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/Q
                         net (fo=5, routed)           0.115     1.729    K0/ps2_keyboard_0/C0/ps2_code__0[0]
    SLICE_X9Y4           LUT4 (Prop_lut4_I2_O)        0.045     1.774 r  K0/ps2_keyboard_0/C0/decode[2]_i_1/O
                         net (fo=1, routed)           0.000     1.774    K0/ps2_keyboard_0_n_7
    SLICE_X9Y4           FDCE                                         r  K0/decode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     1.963    K0/CLK
    SLICE_X9Y4           FDCE                                         r  K0/decode_reg[2]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X9Y4           FDCE (Hold_fdce_C_D)         0.091     1.553    K0/decode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D0/Iv_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.423%)  route 0.115ns (35.576%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.593     1.476    K0/ps2_keyboard_0/D0/CLK
    SLICE_X6Y3           FDCE                                         r  K0/ps2_keyboard_0/D0/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.164     1.640 r  K0/ps2_keyboard_0/D0/Iv_reg/Q
                         net (fo=5, routed)           0.115     1.756    K0/ps2_keyboard_0/D0/Iv
    SLICE_X7Y3           LUT4 (Prop_lut4_I1_O)        0.045     1.801 r  K0/ps2_keyboard_0/D0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.801    K0/ps2_keyboard_0/D0/p_0_in[1]
    SLICE_X7Y3           FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.864     1.991    K0/ps2_keyboard_0/D0/CLK
    SLICE_X7Y3           FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[1]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X7Y3           FDCE (Hold_fdce_C_D)         0.091     1.580    K0/ps2_keyboard_0/D0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D0/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.281%)  route 0.133ns (41.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.593     1.476    K0/ps2_keyboard_0/D0/CLK
    SLICE_X7Y3           FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  K0/ps2_keyboard_0/D0/count_reg[1]/Q
                         net (fo=6, routed)           0.133     1.750    K0/ps2_keyboard_0/D0/count_reg[1]
    SLICE_X7Y3           LUT6 (Prop_lut6_I3_O)        0.045     1.795 r  K0/ps2_keyboard_0/D0/count[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.795    K0/ps2_keyboard_0/D0/p_0_in[4]
    SLICE_X7Y3           FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.864     1.991    K0/ps2_keyboard_0/D0/CLK
    SLICE_X7Y3           FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X7Y3           FDCE (Hold_fdce_C_D)         0.092     1.568    K0/ps2_keyboard_0/D0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 K0/decode_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_CODE_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.231ns (62.133%)  route 0.141ns (37.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.566     1.449    K0/CLK
    SLICE_X9Y4           FDCE                                         r  K0/decode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.128     1.577 r  K0/decode_reg[3]/Q
                         net (fo=1, routed)           0.141     1.718    K0/decode_reg_n_0_[3]
    SLICE_X9Y5           LUT2 (Prop_lut2_I1_O)        0.103     1.821 r  K0/DECODE_CODE[3]_i_2/O
                         net (fo=1, routed)           0.000     1.821    K0/DECODE_CODE[3]_i_2_n_0
    SLICE_X9Y5           FDCE                                         r  K0/DECODE_CODE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     1.963    K0/CLK
    SLICE_X9Y5           FDCE                                         r  K0/DECODE_CODE_reg[3]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X9Y5           FDCE (Hold_fdce_C_D)         0.107     1.572    K0/DECODE_CODE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.563%)  route 0.155ns (45.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.593     1.476    K0/ps2_keyboard_0/D1/CLK
    SLICE_X5Y4           FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  K0/ps2_keyboard_0/D1/count_reg[1]/Q
                         net (fo=6, routed)           0.155     1.772    K0/ps2_keyboard_0/D1/count_reg[1]
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.045     1.817 r  K0/ps2_keyboard_0/D1/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.817    K0/ps2_keyboard_0/D1/p_0_in__0[3]
    SLICE_X5Y4           FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.864     1.991    K0/ps2_keyboard_0/D1/CLK
    SLICE_X5Y4           FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y4           FDCE (Hold_fdce_C_D)         0.092     1.568    K0/ps2_keyboard_0/D1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   A0/PIXEL_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   A0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   A0/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y5     K0/DECODE_CODE_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y5     K0/DECODE_CODE_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y5     K0/DECODE_CODE_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y5     K0/DECODE_CODE_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y2    K0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y5    K0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   A0/PIXEL_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   A0/PIXEL_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   A0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   A0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   A0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   A0/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y5     K0/DECODE_CODE_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y5     K0/DECODE_CODE_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y5     K0/DECODE_CODE_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y5     K0/DECODE_CODE_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   A0/PIXEL_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   A0/PIXEL_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   A0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   A0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   A0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   A0/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y5     K0/DECODE_CODE_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y5     K0/DECODE_CODE_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y5     K0/DECODE_CODE_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y5     K0/DECODE_CODE_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.762ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 0.456ns (7.836%)  route 5.363ns (92.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.722     5.243    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.456     5.699 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)        5.363    11.063    K0/ps2_keyboard_0/D1/g_reset
    SLICE_X4Y5           FDCE                                         f  K0/ps2_keyboard_0/D1/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.517    14.858    K0/ps2_keyboard_0/D1/CLK
    SLICE_X4Y5           FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X4Y5           FDCE (Recov_fdce_C_CLR)     -0.405    14.598    K0/ps2_keyboard_0/D1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -11.063    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 0.456ns (7.913%)  route 5.307ns (92.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.722     5.243    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.456     5.699 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)        5.307    11.006    K0/ps2_keyboard_0/D0/g_reset
    SLICE_X7Y3           FDCE                                         f  K0/ps2_keyboard_0/D0/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.517    14.858    K0/ps2_keyboard_0/D0/CLK
    SLICE_X7Y3           FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X7Y3           FDCE (Recov_fdce_C_CLR)     -0.405    14.598    K0/ps2_keyboard_0/D0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -11.006    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 0.456ns (7.913%)  route 5.307ns (92.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.722     5.243    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.456     5.699 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)        5.307    11.006    K0/ps2_keyboard_0/D0/g_reset
    SLICE_X7Y3           FDCE                                         f  K0/ps2_keyboard_0/D0/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.517    14.858    K0/ps2_keyboard_0/D0/CLK
    SLICE_X7Y3           FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[1]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X7Y3           FDCE (Recov_fdce_C_CLR)     -0.405    14.598    K0/ps2_keyboard_0/D0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -11.006    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 0.456ns (7.913%)  route 5.307ns (92.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.722     5.243    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.456     5.699 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)        5.307    11.006    K0/ps2_keyboard_0/D0/g_reset
    SLICE_X7Y3           FDCE                                         f  K0/ps2_keyboard_0/D0/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.517    14.858    K0/ps2_keyboard_0/D0/CLK
    SLICE_X7Y3           FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[2]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X7Y3           FDCE (Recov_fdce_C_CLR)     -0.405    14.598    K0/ps2_keyboard_0/D0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -11.006    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 0.456ns (7.913%)  route 5.307ns (92.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.722     5.243    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.456     5.699 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)        5.307    11.006    K0/ps2_keyboard_0/D0/g_reset
    SLICE_X7Y3           FDCE                                         f  K0/ps2_keyboard_0/D0/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.517    14.858    K0/ps2_keyboard_0/D0/CLK
    SLICE_X7Y3           FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[3]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X7Y3           FDCE (Recov_fdce_C_CLR)     -0.405    14.598    K0/ps2_keyboard_0/D0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -11.006    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 0.456ns (7.913%)  route 5.307ns (92.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.722     5.243    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.456     5.699 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)        5.307    11.006    K0/ps2_keyboard_0/D0/g_reset
    SLICE_X7Y3           FDCE                                         f  K0/ps2_keyboard_0/D0/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.517    14.858    K0/ps2_keyboard_0/D0/CLK
    SLICE_X7Y3           FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X7Y3           FDCE (Recov_fdce_C_CLR)     -0.405    14.598    K0/ps2_keyboard_0/D0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -11.006    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/Iv_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 0.456ns (7.913%)  route 5.307ns (92.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.722     5.243    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.456     5.699 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)        5.307    11.006    K0/ps2_keyboard_0/D0/g_reset
    SLICE_X6Y3           FDCE                                         f  K0/ps2_keyboard_0/D0/Iv_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.517    14.858    K0/ps2_keyboard_0/D0/CLK
    SLICE_X6Y3           FDCE                                         r  K0/ps2_keyboard_0/D0/Iv_reg/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X6Y3           FDCE (Recov_fdce_C_CLR)     -0.319    14.684    K0/ps2_keyboard_0/D0/Iv_reg
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                         -11.006    
  -------------------------------------------------------------------
                         slack                                  3.678    

Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/O_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 0.456ns (7.913%)  route 5.307ns (92.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.722     5.243    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.456     5.699 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)        5.307    11.006    K0/ps2_keyboard_0/D0/g_reset
    SLICE_X6Y3           FDCE                                         f  K0/ps2_keyboard_0/D0/O_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.517    14.858    K0/ps2_keyboard_0/D0/CLK
    SLICE_X6Y3           FDCE                                         r  K0/ps2_keyboard_0/D0/O_reg/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X6Y3           FDCE (Recov_fdce_C_CLR)     -0.319    14.684    K0/ps2_keyboard_0/D0/O_reg
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                         -11.006    
  -------------------------------------------------------------------
                         slack                                  3.678    

Slack (MET) :             3.826ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/Iv_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 0.456ns (8.248%)  route 5.073ns (91.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.722     5.243    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.456     5.699 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)        5.073    10.772    K0/ps2_keyboard_0/D1/g_reset
    SLICE_X4Y4           FDCE                                         f  K0/ps2_keyboard_0/D1/Iv_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.517    14.858    K0/ps2_keyboard_0/D1/CLK
    SLICE_X4Y4           FDCE                                         r  K0/ps2_keyboard_0/D1/Iv_reg/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X4Y4           FDCE (Recov_fdce_C_CLR)     -0.405    14.598    K0/ps2_keyboard_0/D1/Iv_reg
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.772    
  -------------------------------------------------------------------
                         slack                                  3.826    

Slack (MET) :             3.826ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/O_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 0.456ns (8.248%)  route 5.073ns (91.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.722     5.243    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.456     5.699 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)        5.073    10.772    K0/ps2_keyboard_0/D1/g_reset
    SLICE_X4Y4           FDCE                                         f  K0/ps2_keyboard_0/D1/O_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.517    14.858    K0/ps2_keyboard_0/D1/CLK
    SLICE_X4Y4           FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X4Y4           FDCE (Recov_fdce_C_CLR)     -0.405    14.598    K0/ps2_keyboard_0/D1/O_reg
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.772    
  -------------------------------------------------------------------
                         slack                                  3.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.762ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.141ns (7.531%)  route 1.731ns (92.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.633     1.517    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.141     1.658 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)        1.731     3.389    K0/ps2_keyboard_0/C0/g_reset
    SLICE_X11Y6          FDCE                                         f  K0/ps2_keyboard_0/C0/count_idle_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     1.963    K0/ps2_keyboard_0/C0/CLK
    SLICE_X11Y6          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[12]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X11Y6          FDCE (Remov_fdce_C_CLR)     -0.092     1.627    K0/ps2_keyboard_0/C0/count_idle_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           3.389    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.808ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.141ns (7.256%)  route 1.802ns (92.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.633     1.517    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.141     1.658 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)        1.802     3.460    K0/g_reset
    SLICE_X10Y5          FDCE                                         f  K0/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     1.963    K0/CLK
    SLICE_X10Y5          FDCE                                         r  K0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X10Y5          FDCE (Remov_fdce_C_CLR)     -0.067     1.652    K0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           3.460    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/break_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.141ns (7.256%)  route 1.802ns (92.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.633     1.517    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.141     1.658 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)        1.802     3.460    K0/g_reset
    SLICE_X10Y5          FDCE                                         f  K0/break_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     1.963    K0/CLK
    SLICE_X10Y5          FDCE                                         r  K0/break_reg/C
                         clock pessimism             -0.244     1.719    
    SLICE_X10Y5          FDCE (Remov_fdce_C_CLR)     -0.067     1.652    K0/break_reg
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           3.460    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.833ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.141ns (7.256%)  route 1.802ns (92.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.633     1.517    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.141     1.658 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)        1.802     3.460    K0/ps2_keyboard_0/C0/g_reset
    SLICE_X11Y5          FDCE                                         f  K0/ps2_keyboard_0/C0/count_idle_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     1.963    K0/ps2_keyboard_0/C0/CLK
    SLICE_X11Y5          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[10]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X11Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.627    K0/ps2_keyboard_0/C0/count_idle_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           3.460    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.833ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.141ns (7.256%)  route 1.802ns (92.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.633     1.517    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.141     1.658 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)        1.802     3.460    K0/ps2_keyboard_0/C0/g_reset
    SLICE_X11Y5          FDCE                                         f  K0/ps2_keyboard_0/C0/count_idle_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     1.963    K0/ps2_keyboard_0/C0/CLK
    SLICE_X11Y5          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X11Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.627    K0/ps2_keyboard_0/C0/count_idle_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           3.460    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.833ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.141ns (7.256%)  route 1.802ns (92.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.633     1.517    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.141     1.658 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)        1.802     3.460    K0/ps2_keyboard_0/C0/g_reset
    SLICE_X11Y5          FDCE                                         f  K0/ps2_keyboard_0/C0/count_idle_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     1.963    K0/ps2_keyboard_0/C0/CLK
    SLICE_X11Y5          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[8]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X11Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.627    K0/ps2_keyboard_0/C0/count_idle_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           3.460    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.833ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.141ns (7.256%)  route 1.802ns (92.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.633     1.517    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.141     1.658 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)        1.802     3.460    K0/ps2_keyboard_0/C0/g_reset
    SLICE_X11Y5          FDCE                                         f  K0/ps2_keyboard_0/C0/count_idle_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     1.963    K0/ps2_keyboard_0/C0/CLK
    SLICE_X11Y5          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[9]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X11Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.627    K0/ps2_keyboard_0/C0/count_idle_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           3.460    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.862ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.141ns (7.060%)  route 1.856ns (92.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.633     1.517    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.141     1.658 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)        1.856     3.514    K0/ps2_keyboard_0/C0/g_reset
    SLICE_X10Y4          FDCE                                         f  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     1.963    K0/ps2_keyboard_0/C0/CLK
    SLICE_X10Y4          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X10Y4          FDCE (Remov_fdce_C_CLR)     -0.067     1.652    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           3.514    
  -------------------------------------------------------------------
                         slack                                  1.862    

Slack (MET) :             1.862ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.141ns (7.060%)  route 1.856ns (92.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.633     1.517    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.141     1.658 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)        1.856     3.514    K0/ps2_keyboard_0/C0/g_reset
    SLICE_X10Y4          FDCE                                         f  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     1.963    K0/ps2_keyboard_0/C0/CLK
    SLICE_X10Y4          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X10Y4          FDCE (Remov_fdce_C_CLR)     -0.067     1.652    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           3.514    
  -------------------------------------------------------------------
                         slack                                  1.862    

Slack (MET) :             1.862ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.141ns (7.060%)  route 1.856ns (92.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.633     1.517    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.141     1.658 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)        1.856     3.514    K0/ps2_keyboard_0/C0/g_reset
    SLICE_X10Y4          FDCE                                         f  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     1.963    K0/ps2_keyboard_0/C0/CLK
    SLICE_X10Y4          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X10Y4          FDCE (Remov_fdce_C_CLR)     -0.067     1.652    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           3.514    
  -------------------------------------------------------------------
                         slack                                  1.862    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          9254 Endpoints
Min Delay          9254 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G0/lenght_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.361ns  (logic 6.729ns (14.515%)  route 39.632ns (85.485%))
  Logic Levels:           20  (FDCE=1 LUT3=1 LUT5=4 LUT6=13 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y143        FDCE                         0.000     0.000 r  G0/lenght_reg[5]/C
    SLICE_X54Y143        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  G0/lenght_reg[5]/Q
                         net (fo=86, routed)          9.104     9.622    G0/lenght_snake[5]
    SLICE_X14Y13         LUT3 (Prop_lut3_I0_O)        0.150     9.772 r  G0/xSnake[7][31]_i_2/O
                         net (fo=20, routed)          4.775    14.547    G0/xSnake[7][31]_i_2_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I4_O)        0.356    14.903 r  G0/ySnake[1][31]_i_2/O
                         net (fo=2, routed)           3.368    18.271    A1/RED_OBUF[2]_inst_i_4303_1
    SLICE_X7Y16          LUT5 (Prop_lut5_I0_O)        0.326    18.597 r  A1/RED_OBUF[2]_inst_i_4722/O
                         net (fo=1, routed)           2.419    21.016    G0/RED_OBUF[2]_inst_i_3821_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.124    21.140 r  G0/RED_OBUF[2]_inst_i_4303/O
                         net (fo=1, routed)           0.309    21.449    G0/RED_OBUF[2]_inst_i_4303_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.573 r  G0/RED_OBUF[2]_inst_i_3821/O
                         net (fo=1, routed)           1.156    22.730    G0/RED_OBUF[2]_inst_i_3821_n_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I1_O)        0.124    22.854 r  G0/RED_OBUF[2]_inst_i_3419/O
                         net (fo=1, routed)           1.093    23.947    G0/RED_OBUF[2]_inst_i_3419_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124    24.071 r  G0/RED_OBUF[2]_inst_i_3049/O
                         net (fo=1, routed)           1.071    25.142    S1/RED_OBUF[2]_inst_i_2348_9
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    25.266 r  S1/RED_OBUF[2]_inst_i_2725/O
                         net (fo=1, routed)           0.991    26.256    S1/RED_OBUF[2]_inst_i_2725_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I3_O)        0.124    26.380 r  S1/RED_OBUF[2]_inst_i_2348/O
                         net (fo=1, routed)           1.014    27.394    G0/RED_OBUF[2]_inst_i_1127
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.124    27.518 r  G0/RED_OBUF[2]_inst_i_1809/O
                         net (fo=1, routed)           1.175    28.693    A1/RED_OBUF[2]_inst_i_526_2
    SLICE_X38Y92         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  A1/RED_OBUF[2]_inst_i_1127/O
                         net (fo=1, routed)           1.122    29.939    A1/RED_OBUF[2]_inst_i_1127_n_0
    SLICE_X40Y104        LUT5 (Prop_lut5_I2_O)        0.124    30.063 r  A1/RED_OBUF[2]_inst_i_526/O
                         net (fo=1, routed)           1.063    31.126    A1/RED_OBUF[2]_inst_i_526_n_0
    SLICE_X23Y113        LUT6 (Prop_lut6_I5_O)        0.124    31.250 r  A1/RED_OBUF[2]_inst_i_205/O
                         net (fo=1, routed)           0.485    31.735    G0/RED_OBUF[2]_inst_i_52_2
    SLICE_X19Y117        LUT6 (Prop_lut6_I5_O)        0.124    31.859 r  G0/RED_OBUF[2]_inst_i_89/O
                         net (fo=1, routed)           0.450    32.309    G0/RED_OBUF[2]_inst_i_89_n_0
    SLICE_X20Y116        LUT6 (Prop_lut6_I5_O)        0.124    32.433 r  G0/RED_OBUF[2]_inst_i_52/O
                         net (fo=1, routed)           0.941    33.374    G0/RED_OBUF[2]_inst_i_52_n_0
    SLICE_X26Y116        LUT5 (Prop_lut5_I3_O)        0.124    33.498 r  G0/RED_OBUF[2]_inst_i_22/O
                         net (fo=5, routed)           5.102    38.600    N1/is_snake_body
    SLICE_X3Y27          LUT6 (Prop_lut6_I4_O)        0.124    38.724 f  N1/RED_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           1.067    39.791    A1/BLUE[1]
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.124    39.915 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.927    42.842    BLUE_OBUF[3]
    H19                  OBUF (Prop_obuf_I_O)         3.519    46.361 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    46.361    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/lenght_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.093ns  (logic 6.713ns (14.565%)  route 39.379ns (85.435%))
  Logic Levels:           20  (FDCE=1 LUT3=1 LUT5=4 LUT6=13 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y143        FDCE                         0.000     0.000 r  G0/lenght_reg[5]/C
    SLICE_X54Y143        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  G0/lenght_reg[5]/Q
                         net (fo=86, routed)          9.104     9.622    G0/lenght_snake[5]
    SLICE_X14Y13         LUT3 (Prop_lut3_I0_O)        0.150     9.772 f  G0/xSnake[7][31]_i_2/O
                         net (fo=20, routed)          4.775    14.547    G0/xSnake[7][31]_i_2_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I4_O)        0.356    14.903 f  G0/ySnake[1][31]_i_2/O
                         net (fo=2, routed)           3.368    18.271    A1/RED_OBUF[2]_inst_i_4303_1
    SLICE_X7Y16          LUT5 (Prop_lut5_I0_O)        0.326    18.597 f  A1/RED_OBUF[2]_inst_i_4722/O
                         net (fo=1, routed)           2.419    21.016    G0/RED_OBUF[2]_inst_i_3821_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.124    21.140 f  G0/RED_OBUF[2]_inst_i_4303/O
                         net (fo=1, routed)           0.309    21.449    G0/RED_OBUF[2]_inst_i_4303_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.573 f  G0/RED_OBUF[2]_inst_i_3821/O
                         net (fo=1, routed)           1.156    22.730    G0/RED_OBUF[2]_inst_i_3821_n_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I1_O)        0.124    22.854 f  G0/RED_OBUF[2]_inst_i_3419/O
                         net (fo=1, routed)           1.093    23.947    G0/RED_OBUF[2]_inst_i_3419_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124    24.071 f  G0/RED_OBUF[2]_inst_i_3049/O
                         net (fo=1, routed)           1.071    25.142    S1/RED_OBUF[2]_inst_i_2348_9
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    25.266 f  S1/RED_OBUF[2]_inst_i_2725/O
                         net (fo=1, routed)           0.991    26.256    S1/RED_OBUF[2]_inst_i_2725_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I3_O)        0.124    26.380 f  S1/RED_OBUF[2]_inst_i_2348/O
                         net (fo=1, routed)           1.014    27.394    G0/RED_OBUF[2]_inst_i_1127
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.124    27.518 f  G0/RED_OBUF[2]_inst_i_1809/O
                         net (fo=1, routed)           1.175    28.693    A1/RED_OBUF[2]_inst_i_526_2
    SLICE_X38Y92         LUT6 (Prop_lut6_I3_O)        0.124    28.817 f  A1/RED_OBUF[2]_inst_i_1127/O
                         net (fo=1, routed)           1.122    29.939    A1/RED_OBUF[2]_inst_i_1127_n_0
    SLICE_X40Y104        LUT5 (Prop_lut5_I2_O)        0.124    30.063 f  A1/RED_OBUF[2]_inst_i_526/O
                         net (fo=1, routed)           1.063    31.126    A1/RED_OBUF[2]_inst_i_526_n_0
    SLICE_X23Y113        LUT6 (Prop_lut6_I5_O)        0.124    31.250 f  A1/RED_OBUF[2]_inst_i_205/O
                         net (fo=1, routed)           0.485    31.735    G0/RED_OBUF[2]_inst_i_52_2
    SLICE_X19Y117        LUT6 (Prop_lut6_I5_O)        0.124    31.859 f  G0/RED_OBUF[2]_inst_i_89/O
                         net (fo=1, routed)           0.450    32.309    G0/RED_OBUF[2]_inst_i_89_n_0
    SLICE_X20Y116        LUT6 (Prop_lut6_I5_O)        0.124    32.433 f  G0/RED_OBUF[2]_inst_i_52/O
                         net (fo=1, routed)           0.941    33.374    G0/RED_OBUF[2]_inst_i_52_n_0
    SLICE_X26Y116        LUT5 (Prop_lut5_I3_O)        0.124    33.498 f  G0/RED_OBUF[2]_inst_i_22/O
                         net (fo=5, routed)           5.102    38.600    N1/is_snake_body
    SLICE_X3Y27          LUT6 (Prop_lut6_I4_O)        0.124    38.724 r  N1/RED_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           1.451    40.175    A1/BLUE[1]
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.124    40.299 r  A1/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.291    42.589    BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    46.093 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    46.093    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/lenght_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.883ns  (logic 6.735ns (14.678%)  route 39.148ns (85.322%))
  Logic Levels:           20  (FDCE=1 LUT3=1 LUT5=4 LUT6=13 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y143        FDCE                         0.000     0.000 r  G0/lenght_reg[5]/C
    SLICE_X54Y143        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  G0/lenght_reg[5]/Q
                         net (fo=86, routed)          9.104     9.622    G0/lenght_snake[5]
    SLICE_X14Y13         LUT3 (Prop_lut3_I0_O)        0.150     9.772 r  G0/xSnake[7][31]_i_2/O
                         net (fo=20, routed)          4.775    14.547    G0/xSnake[7][31]_i_2_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I4_O)        0.356    14.903 r  G0/ySnake[1][31]_i_2/O
                         net (fo=2, routed)           3.368    18.271    A1/RED_OBUF[2]_inst_i_4303_1
    SLICE_X7Y16          LUT5 (Prop_lut5_I0_O)        0.326    18.597 r  A1/RED_OBUF[2]_inst_i_4722/O
                         net (fo=1, routed)           2.419    21.016    G0/RED_OBUF[2]_inst_i_3821_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.124    21.140 r  G0/RED_OBUF[2]_inst_i_4303/O
                         net (fo=1, routed)           0.309    21.449    G0/RED_OBUF[2]_inst_i_4303_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.573 r  G0/RED_OBUF[2]_inst_i_3821/O
                         net (fo=1, routed)           1.156    22.730    G0/RED_OBUF[2]_inst_i_3821_n_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I1_O)        0.124    22.854 r  G0/RED_OBUF[2]_inst_i_3419/O
                         net (fo=1, routed)           1.093    23.947    G0/RED_OBUF[2]_inst_i_3419_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124    24.071 r  G0/RED_OBUF[2]_inst_i_3049/O
                         net (fo=1, routed)           1.071    25.142    S1/RED_OBUF[2]_inst_i_2348_9
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    25.266 r  S1/RED_OBUF[2]_inst_i_2725/O
                         net (fo=1, routed)           0.991    26.256    S1/RED_OBUF[2]_inst_i_2725_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I3_O)        0.124    26.380 r  S1/RED_OBUF[2]_inst_i_2348/O
                         net (fo=1, routed)           1.014    27.394    G0/RED_OBUF[2]_inst_i_1127
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.124    27.518 r  G0/RED_OBUF[2]_inst_i_1809/O
                         net (fo=1, routed)           1.175    28.693    A1/RED_OBUF[2]_inst_i_526_2
    SLICE_X38Y92         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  A1/RED_OBUF[2]_inst_i_1127/O
                         net (fo=1, routed)           1.122    29.939    A1/RED_OBUF[2]_inst_i_1127_n_0
    SLICE_X40Y104        LUT5 (Prop_lut5_I2_O)        0.124    30.063 r  A1/RED_OBUF[2]_inst_i_526/O
                         net (fo=1, routed)           1.063    31.126    A1/RED_OBUF[2]_inst_i_526_n_0
    SLICE_X23Y113        LUT6 (Prop_lut6_I5_O)        0.124    31.250 r  A1/RED_OBUF[2]_inst_i_205/O
                         net (fo=1, routed)           0.485    31.735    G0/RED_OBUF[2]_inst_i_52_2
    SLICE_X19Y117        LUT6 (Prop_lut6_I5_O)        0.124    31.859 r  G0/RED_OBUF[2]_inst_i_89/O
                         net (fo=1, routed)           0.450    32.309    G0/RED_OBUF[2]_inst_i_89_n_0
    SLICE_X20Y116        LUT6 (Prop_lut6_I5_O)        0.124    32.433 r  G0/RED_OBUF[2]_inst_i_52/O
                         net (fo=1, routed)           0.941    33.374    G0/RED_OBUF[2]_inst_i_52_n_0
    SLICE_X26Y116        LUT5 (Prop_lut5_I3_O)        0.124    33.498 r  G0/RED_OBUF[2]_inst_i_22/O
                         net (fo=5, routed)           5.102    38.600    N1/is_snake_body
    SLICE_X3Y27          LUT6 (Prop_lut6_I4_O)        0.124    38.724 f  N1/RED_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           1.067    39.791    A1/BLUE[1]
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.124    39.915 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.444    42.359    BLUE_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    45.883 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    45.883    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/lenght_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.852ns  (logic 6.964ns (15.188%)  route 38.888ns (84.812%))
  Logic Levels:           20  (FDCE=1 LUT2=1 LUT3=1 LUT5=4 LUT6=12 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y143        FDCE                         0.000     0.000 r  G0/lenght_reg[5]/C
    SLICE_X54Y143        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  G0/lenght_reg[5]/Q
                         net (fo=86, routed)          9.104     9.622    G0/lenght_snake[5]
    SLICE_X14Y13         LUT3 (Prop_lut3_I0_O)        0.150     9.772 r  G0/xSnake[7][31]_i_2/O
                         net (fo=20, routed)          4.775    14.547    G0/xSnake[7][31]_i_2_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I4_O)        0.356    14.903 r  G0/ySnake[1][31]_i_2/O
                         net (fo=2, routed)           3.368    18.271    A1/RED_OBUF[2]_inst_i_4303_1
    SLICE_X7Y16          LUT5 (Prop_lut5_I0_O)        0.326    18.597 r  A1/RED_OBUF[2]_inst_i_4722/O
                         net (fo=1, routed)           2.419    21.016    G0/RED_OBUF[2]_inst_i_3821_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.124    21.140 r  G0/RED_OBUF[2]_inst_i_4303/O
                         net (fo=1, routed)           0.309    21.449    G0/RED_OBUF[2]_inst_i_4303_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.573 r  G0/RED_OBUF[2]_inst_i_3821/O
                         net (fo=1, routed)           1.156    22.730    G0/RED_OBUF[2]_inst_i_3821_n_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I1_O)        0.124    22.854 r  G0/RED_OBUF[2]_inst_i_3419/O
                         net (fo=1, routed)           1.093    23.947    G0/RED_OBUF[2]_inst_i_3419_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124    24.071 r  G0/RED_OBUF[2]_inst_i_3049/O
                         net (fo=1, routed)           1.071    25.142    S1/RED_OBUF[2]_inst_i_2348_9
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    25.266 r  S1/RED_OBUF[2]_inst_i_2725/O
                         net (fo=1, routed)           0.991    26.256    S1/RED_OBUF[2]_inst_i_2725_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I3_O)        0.124    26.380 r  S1/RED_OBUF[2]_inst_i_2348/O
                         net (fo=1, routed)           1.014    27.394    G0/RED_OBUF[2]_inst_i_1127
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.124    27.518 r  G0/RED_OBUF[2]_inst_i_1809/O
                         net (fo=1, routed)           1.175    28.693    A1/RED_OBUF[2]_inst_i_526_2
    SLICE_X38Y92         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  A1/RED_OBUF[2]_inst_i_1127/O
                         net (fo=1, routed)           1.122    29.939    A1/RED_OBUF[2]_inst_i_1127_n_0
    SLICE_X40Y104        LUT5 (Prop_lut5_I2_O)        0.124    30.063 r  A1/RED_OBUF[2]_inst_i_526/O
                         net (fo=1, routed)           1.063    31.126    A1/RED_OBUF[2]_inst_i_526_n_0
    SLICE_X23Y113        LUT6 (Prop_lut6_I5_O)        0.124    31.250 r  A1/RED_OBUF[2]_inst_i_205/O
                         net (fo=1, routed)           0.485    31.735    G0/RED_OBUF[2]_inst_i_52_2
    SLICE_X19Y117        LUT6 (Prop_lut6_I5_O)        0.124    31.859 r  G0/RED_OBUF[2]_inst_i_89/O
                         net (fo=1, routed)           0.450    32.309    G0/RED_OBUF[2]_inst_i_89_n_0
    SLICE_X20Y116        LUT6 (Prop_lut6_I5_O)        0.124    32.433 r  G0/RED_OBUF[2]_inst_i_52/O
                         net (fo=1, routed)           0.941    33.374    G0/RED_OBUF[2]_inst_i_52_n_0
    SLICE_X26Y116        LUT5 (Prop_lut5_I3_O)        0.124    33.498 r  G0/RED_OBUF[2]_inst_i_22/O
                         net (fo=5, routed)           5.070    38.568    G0/is_snake_body
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.152    38.720 f  G0/RED_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.936    39.656    A1/RED[2]_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I5_O)        0.326    39.982 r  A1/RED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.347    42.328    RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    45.852 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    45.852    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/lenght_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.683ns  (logic 6.734ns (14.740%)  route 38.949ns (85.260%))
  Logic Levels:           20  (FDCE=1 LUT3=1 LUT5=4 LUT6=13 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y143        FDCE                         0.000     0.000 r  G0/lenght_reg[5]/C
    SLICE_X54Y143        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  G0/lenght_reg[5]/Q
                         net (fo=86, routed)          9.104     9.622    G0/lenght_snake[5]
    SLICE_X14Y13         LUT3 (Prop_lut3_I0_O)        0.150     9.772 f  G0/xSnake[7][31]_i_2/O
                         net (fo=20, routed)          4.775    14.547    G0/xSnake[7][31]_i_2_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I4_O)        0.356    14.903 f  G0/ySnake[1][31]_i_2/O
                         net (fo=2, routed)           3.368    18.271    A1/RED_OBUF[2]_inst_i_4303_1
    SLICE_X7Y16          LUT5 (Prop_lut5_I0_O)        0.326    18.597 f  A1/RED_OBUF[2]_inst_i_4722/O
                         net (fo=1, routed)           2.419    21.016    G0/RED_OBUF[2]_inst_i_3821_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.124    21.140 f  G0/RED_OBUF[2]_inst_i_4303/O
                         net (fo=1, routed)           0.309    21.449    G0/RED_OBUF[2]_inst_i_4303_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.573 f  G0/RED_OBUF[2]_inst_i_3821/O
                         net (fo=1, routed)           1.156    22.730    G0/RED_OBUF[2]_inst_i_3821_n_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I1_O)        0.124    22.854 f  G0/RED_OBUF[2]_inst_i_3419/O
                         net (fo=1, routed)           1.093    23.947    G0/RED_OBUF[2]_inst_i_3419_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124    24.071 f  G0/RED_OBUF[2]_inst_i_3049/O
                         net (fo=1, routed)           1.071    25.142    S1/RED_OBUF[2]_inst_i_2348_9
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    25.266 f  S1/RED_OBUF[2]_inst_i_2725/O
                         net (fo=1, routed)           0.991    26.256    S1/RED_OBUF[2]_inst_i_2725_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I3_O)        0.124    26.380 f  S1/RED_OBUF[2]_inst_i_2348/O
                         net (fo=1, routed)           1.014    27.394    G0/RED_OBUF[2]_inst_i_1127
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.124    27.518 f  G0/RED_OBUF[2]_inst_i_1809/O
                         net (fo=1, routed)           1.175    28.693    A1/RED_OBUF[2]_inst_i_526_2
    SLICE_X38Y92         LUT6 (Prop_lut6_I3_O)        0.124    28.817 f  A1/RED_OBUF[2]_inst_i_1127/O
                         net (fo=1, routed)           1.122    29.939    A1/RED_OBUF[2]_inst_i_1127_n_0
    SLICE_X40Y104        LUT5 (Prop_lut5_I2_O)        0.124    30.063 f  A1/RED_OBUF[2]_inst_i_526/O
                         net (fo=1, routed)           1.063    31.126    A1/RED_OBUF[2]_inst_i_526_n_0
    SLICE_X23Y113        LUT6 (Prop_lut6_I5_O)        0.124    31.250 f  A1/RED_OBUF[2]_inst_i_205/O
                         net (fo=1, routed)           0.485    31.735    G0/RED_OBUF[2]_inst_i_52_2
    SLICE_X19Y117        LUT6 (Prop_lut6_I5_O)        0.124    31.859 f  G0/RED_OBUF[2]_inst_i_89/O
                         net (fo=1, routed)           0.450    32.309    G0/RED_OBUF[2]_inst_i_89_n_0
    SLICE_X20Y116        LUT6 (Prop_lut6_I5_O)        0.124    32.433 f  G0/RED_OBUF[2]_inst_i_52/O
                         net (fo=1, routed)           0.941    33.374    G0/RED_OBUF[2]_inst_i_52_n_0
    SLICE_X26Y116        LUT5 (Prop_lut5_I3_O)        0.124    33.498 f  G0/RED_OBUF[2]_inst_i_22/O
                         net (fo=5, routed)           4.498    37.996    N1/is_snake_body
    SLICE_X3Y27          LUT6 (Prop_lut6_I4_O)        0.124    38.120 r  N1/RED_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.430    39.550    A1/RED[0]
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124    39.674 r  A1/RED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.485    42.159    RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    45.683 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    45.683    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/lenght_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.525ns  (logic 6.739ns (14.803%)  route 38.785ns (85.197%))
  Logic Levels:           20  (FDCE=1 LUT3=1 LUT5=4 LUT6=13 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y143        FDCE                         0.000     0.000 r  G0/lenght_reg[5]/C
    SLICE_X54Y143        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  G0/lenght_reg[5]/Q
                         net (fo=86, routed)          9.104     9.622    G0/lenght_snake[5]
    SLICE_X14Y13         LUT3 (Prop_lut3_I0_O)        0.150     9.772 r  G0/xSnake[7][31]_i_2/O
                         net (fo=20, routed)          4.775    14.547    G0/xSnake[7][31]_i_2_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I4_O)        0.356    14.903 r  G0/ySnake[1][31]_i_2/O
                         net (fo=2, routed)           3.368    18.271    A1/RED_OBUF[2]_inst_i_4303_1
    SLICE_X7Y16          LUT5 (Prop_lut5_I0_O)        0.326    18.597 r  A1/RED_OBUF[2]_inst_i_4722/O
                         net (fo=1, routed)           2.419    21.016    G0/RED_OBUF[2]_inst_i_3821_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.124    21.140 r  G0/RED_OBUF[2]_inst_i_4303/O
                         net (fo=1, routed)           0.309    21.449    G0/RED_OBUF[2]_inst_i_4303_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.573 r  G0/RED_OBUF[2]_inst_i_3821/O
                         net (fo=1, routed)           1.156    22.730    G0/RED_OBUF[2]_inst_i_3821_n_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I1_O)        0.124    22.854 r  G0/RED_OBUF[2]_inst_i_3419/O
                         net (fo=1, routed)           1.093    23.947    G0/RED_OBUF[2]_inst_i_3419_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124    24.071 r  G0/RED_OBUF[2]_inst_i_3049/O
                         net (fo=1, routed)           1.071    25.142    S1/RED_OBUF[2]_inst_i_2348_9
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    25.266 r  S1/RED_OBUF[2]_inst_i_2725/O
                         net (fo=1, routed)           0.991    26.256    S1/RED_OBUF[2]_inst_i_2725_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I3_O)        0.124    26.380 r  S1/RED_OBUF[2]_inst_i_2348/O
                         net (fo=1, routed)           1.014    27.394    G0/RED_OBUF[2]_inst_i_1127
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.124    27.518 r  G0/RED_OBUF[2]_inst_i_1809/O
                         net (fo=1, routed)           1.175    28.693    A1/RED_OBUF[2]_inst_i_526_2
    SLICE_X38Y92         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  A1/RED_OBUF[2]_inst_i_1127/O
                         net (fo=1, routed)           1.122    29.939    A1/RED_OBUF[2]_inst_i_1127_n_0
    SLICE_X40Y104        LUT5 (Prop_lut5_I2_O)        0.124    30.063 r  A1/RED_OBUF[2]_inst_i_526/O
                         net (fo=1, routed)           1.063    31.126    A1/RED_OBUF[2]_inst_i_526_n_0
    SLICE_X23Y113        LUT6 (Prop_lut6_I5_O)        0.124    31.250 r  A1/RED_OBUF[2]_inst_i_205/O
                         net (fo=1, routed)           0.485    31.735    G0/RED_OBUF[2]_inst_i_52_2
    SLICE_X19Y117        LUT6 (Prop_lut6_I5_O)        0.124    31.859 r  G0/RED_OBUF[2]_inst_i_89/O
                         net (fo=1, routed)           0.450    32.309    G0/RED_OBUF[2]_inst_i_89_n_0
    SLICE_X20Y116        LUT6 (Prop_lut6_I5_O)        0.124    32.433 r  G0/RED_OBUF[2]_inst_i_52/O
                         net (fo=1, routed)           0.941    33.374    G0/RED_OBUF[2]_inst_i_52_n_0
    SLICE_X26Y116        LUT5 (Prop_lut5_I3_O)        0.124    33.498 r  G0/RED_OBUF[2]_inst_i_22/O
                         net (fo=5, routed)           4.500    37.998    N1/is_snake_body
    SLICE_X3Y27          LUT6 (Prop_lut6_I4_O)        0.124    38.122 r  N1/GREEN_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           1.259    39.381    A1/BLUE[0]
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.124    39.505 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.491    41.995    GREEN_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    45.525 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    45.525    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/lenght_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.160ns  (logic 6.729ns (14.900%)  route 38.431ns (85.100%))
  Logic Levels:           20  (FDCE=1 LUT2=1 LUT3=1 LUT5=4 LUT6=12 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y143        FDCE                         0.000     0.000 r  G0/lenght_reg[5]/C
    SLICE_X54Y143        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  G0/lenght_reg[5]/Q
                         net (fo=86, routed)          9.104     9.622    G0/lenght_snake[5]
    SLICE_X14Y13         LUT3 (Prop_lut3_I0_O)        0.150     9.772 f  G0/xSnake[7][31]_i_2/O
                         net (fo=20, routed)          4.775    14.547    G0/xSnake[7][31]_i_2_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I4_O)        0.356    14.903 f  G0/ySnake[1][31]_i_2/O
                         net (fo=2, routed)           3.368    18.271    A1/RED_OBUF[2]_inst_i_4303_1
    SLICE_X7Y16          LUT5 (Prop_lut5_I0_O)        0.326    18.597 f  A1/RED_OBUF[2]_inst_i_4722/O
                         net (fo=1, routed)           2.419    21.016    G0/RED_OBUF[2]_inst_i_3821_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.124    21.140 f  G0/RED_OBUF[2]_inst_i_4303/O
                         net (fo=1, routed)           0.309    21.449    G0/RED_OBUF[2]_inst_i_4303_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.573 f  G0/RED_OBUF[2]_inst_i_3821/O
                         net (fo=1, routed)           1.156    22.730    G0/RED_OBUF[2]_inst_i_3821_n_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I1_O)        0.124    22.854 f  G0/RED_OBUF[2]_inst_i_3419/O
                         net (fo=1, routed)           1.093    23.947    G0/RED_OBUF[2]_inst_i_3419_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124    24.071 f  G0/RED_OBUF[2]_inst_i_3049/O
                         net (fo=1, routed)           1.071    25.142    S1/RED_OBUF[2]_inst_i_2348_9
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    25.266 f  S1/RED_OBUF[2]_inst_i_2725/O
                         net (fo=1, routed)           0.991    26.256    S1/RED_OBUF[2]_inst_i_2725_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I3_O)        0.124    26.380 f  S1/RED_OBUF[2]_inst_i_2348/O
                         net (fo=1, routed)           1.014    27.394    G0/RED_OBUF[2]_inst_i_1127
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.124    27.518 f  G0/RED_OBUF[2]_inst_i_1809/O
                         net (fo=1, routed)           1.175    28.693    A1/RED_OBUF[2]_inst_i_526_2
    SLICE_X38Y92         LUT6 (Prop_lut6_I3_O)        0.124    28.817 f  A1/RED_OBUF[2]_inst_i_1127/O
                         net (fo=1, routed)           1.122    29.939    A1/RED_OBUF[2]_inst_i_1127_n_0
    SLICE_X40Y104        LUT5 (Prop_lut5_I2_O)        0.124    30.063 f  A1/RED_OBUF[2]_inst_i_526/O
                         net (fo=1, routed)           1.063    31.126    A1/RED_OBUF[2]_inst_i_526_n_0
    SLICE_X23Y113        LUT6 (Prop_lut6_I5_O)        0.124    31.250 f  A1/RED_OBUF[2]_inst_i_205/O
                         net (fo=1, routed)           0.485    31.735    G0/RED_OBUF[2]_inst_i_52_2
    SLICE_X19Y117        LUT6 (Prop_lut6_I5_O)        0.124    31.859 f  G0/RED_OBUF[2]_inst_i_89/O
                         net (fo=1, routed)           0.450    32.309    G0/RED_OBUF[2]_inst_i_89_n_0
    SLICE_X20Y116        LUT6 (Prop_lut6_I5_O)        0.124    32.433 f  G0/RED_OBUF[2]_inst_i_52/O
                         net (fo=1, routed)           0.941    33.374    G0/RED_OBUF[2]_inst_i_52_n_0
    SLICE_X26Y116        LUT5 (Prop_lut5_I3_O)        0.124    33.498 f  G0/RED_OBUF[2]_inst_i_22/O
                         net (fo=5, routed)           5.070    38.568    G0/is_snake_body
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.124    38.692 f  G0/BLUE_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.549    39.241    A1/BLUE[2]
    SLICE_X3Y16          LUT6 (Prop_lut6_I5_O)        0.124    39.365 r  A1/BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.277    41.641    BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    45.160 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    45.160    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/lenght_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.131ns  (logic 6.705ns (14.857%)  route 38.426ns (85.143%))
  Logic Levels:           20  (FDCE=1 LUT3=1 LUT5=4 LUT6=13 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y143        FDCE                         0.000     0.000 r  G0/lenght_reg[5]/C
    SLICE_X54Y143        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  G0/lenght_reg[5]/Q
                         net (fo=86, routed)          9.104     9.622    G0/lenght_snake[5]
    SLICE_X14Y13         LUT3 (Prop_lut3_I0_O)        0.150     9.772 f  G0/xSnake[7][31]_i_2/O
                         net (fo=20, routed)          4.775    14.547    G0/xSnake[7][31]_i_2_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I4_O)        0.356    14.903 f  G0/ySnake[1][31]_i_2/O
                         net (fo=2, routed)           3.368    18.271    A1/RED_OBUF[2]_inst_i_4303_1
    SLICE_X7Y16          LUT5 (Prop_lut5_I0_O)        0.326    18.597 f  A1/RED_OBUF[2]_inst_i_4722/O
                         net (fo=1, routed)           2.419    21.016    G0/RED_OBUF[2]_inst_i_3821_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I5_O)        0.124    21.140 f  G0/RED_OBUF[2]_inst_i_4303/O
                         net (fo=1, routed)           0.309    21.449    G0/RED_OBUF[2]_inst_i_4303_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.573 f  G0/RED_OBUF[2]_inst_i_3821/O
                         net (fo=1, routed)           1.156    22.730    G0/RED_OBUF[2]_inst_i_3821_n_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I1_O)        0.124    22.854 f  G0/RED_OBUF[2]_inst_i_3419/O
                         net (fo=1, routed)           1.093    23.947    G0/RED_OBUF[2]_inst_i_3419_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I1_O)        0.124    24.071 f  G0/RED_OBUF[2]_inst_i_3049/O
                         net (fo=1, routed)           1.071    25.142    S1/RED_OBUF[2]_inst_i_2348_9
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    25.266 f  S1/RED_OBUF[2]_inst_i_2725/O
                         net (fo=1, routed)           0.991    26.256    S1/RED_OBUF[2]_inst_i_2725_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I3_O)        0.124    26.380 f  S1/RED_OBUF[2]_inst_i_2348/O
                         net (fo=1, routed)           1.014    27.394    G0/RED_OBUF[2]_inst_i_1127
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.124    27.518 f  G0/RED_OBUF[2]_inst_i_1809/O
                         net (fo=1, routed)           1.175    28.693    A1/RED_OBUF[2]_inst_i_526_2
    SLICE_X38Y92         LUT6 (Prop_lut6_I3_O)        0.124    28.817 f  A1/RED_OBUF[2]_inst_i_1127/O
                         net (fo=1, routed)           1.122    29.939    A1/RED_OBUF[2]_inst_i_1127_n_0
    SLICE_X40Y104        LUT5 (Prop_lut5_I2_O)        0.124    30.063 f  A1/RED_OBUF[2]_inst_i_526/O
                         net (fo=1, routed)           1.063    31.126    A1/RED_OBUF[2]_inst_i_526_n_0
    SLICE_X23Y113        LUT6 (Prop_lut6_I5_O)        0.124    31.250 f  A1/RED_OBUF[2]_inst_i_205/O
                         net (fo=1, routed)           0.485    31.735    G0/RED_OBUF[2]_inst_i_52_2
    SLICE_X19Y117        LUT6 (Prop_lut6_I5_O)        0.124    31.859 f  G0/RED_OBUF[2]_inst_i_89/O
                         net (fo=1, routed)           0.450    32.309    G0/RED_OBUF[2]_inst_i_89_n_0
    SLICE_X20Y116        LUT6 (Prop_lut6_I5_O)        0.124    32.433 f  G0/RED_OBUF[2]_inst_i_52/O
                         net (fo=1, routed)           0.941    33.374    G0/RED_OBUF[2]_inst_i_52_n_0
    SLICE_X26Y116        LUT5 (Prop_lut5_I3_O)        0.124    33.498 f  G0/RED_OBUF[2]_inst_i_22/O
                         net (fo=5, routed)           4.500    37.998    N1/is_snake_body
    SLICE_X3Y27          LUT6 (Prop_lut6_I4_O)        0.124    38.122 f  N1/GREEN_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           1.110    39.232    A1/BLUE[0]
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.124    39.356 r  A1/BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.280    41.636    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    45.131 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    45.131    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[0][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/END_GAME_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.637ns  (logic 3.274ns (8.699%)  route 34.363ns (91.301%))
  Logic Levels:           19  (CARRY4=8 FDPE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDPE                         0.000     0.000 r  S1/xSnake_reg[0][1]/C
    SLICE_X4Y43          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  S1/xSnake_reg[0][1]/Q
                         net (fo=268, routed)        20.440    20.896    S1/xSnake_reg[0][30]_0[0]
    SLICE_X51Y30         LUT2 (Prop_lut2_I0_O)        0.124    21.020 r  S1/END_GAME_i_17244/O
                         net (fo=1, routed)           0.000    21.020    S1/END_GAME_i_17244_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.570 r  S1/END_GAME_reg_i_17119/CO[3]
                         net (fo=1, routed)           0.000    21.570    S1/END_GAME_reg_i_17119_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.684 r  S1/END_GAME_reg_i_16866/CO[3]
                         net (fo=1, routed)           0.000    21.684    S1/END_GAME_reg_i_16866_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.798 r  S1/END_GAME_reg_i_16379/CO[3]
                         net (fo=1, routed)           0.000    21.798    S1/END_GAME_reg_i_16379_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.912 r  S1/END_GAME_reg_i_15521/CO[3]
                         net (fo=1, routed)           0.000    21.912    S1/END_GAME_reg_i_15521_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.026 r  S1/END_GAME_reg_i_14178/CO[3]
                         net (fo=1, routed)           0.000    22.026    S1/END_GAME_reg_i_14178_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.140 r  S1/END_GAME_reg_i_12323/CO[3]
                         net (fo=1, routed)           0.000    22.140    S1/END_GAME_reg_i_12323_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.254 r  S1/END_GAME_reg_i_9999/CO[3]
                         net (fo=1, routed)           0.000    22.254    S1/END_GAME_reg_i_9999_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.368 f  S1/END_GAME_reg_i_7419/CO[3]
                         net (fo=1, routed)           1.696    24.064    S1/END_GAME_reg_i_7419_n_0
    SLICE_X64Y40         LUT4 (Prop_lut4_I2_O)        0.124    24.188 r  S1/END_GAME_i_4883/O
                         net (fo=1, routed)           0.452    24.640    G0/END_GAME1394_out
    SLICE_X64Y40         LUT6 (Prop_lut6_I0_O)        0.124    24.764 r  G0/END_GAME_i_2760/O
                         net (fo=1, routed)           1.912    26.676    S1/END_GAME_i_992
    SLICE_X56Y77         LUT6 (Prop_lut6_I0_O)        0.124    26.800 r  S1/END_GAME_i_1279/O
                         net (fo=2, routed)           2.485    29.285    G0/END_GAME_i_348_0
    SLICE_X52Y32         LUT6 (Prop_lut6_I0_O)        0.124    29.409 r  G0/END_GAME_i_992/O
                         net (fo=1, routed)           1.742    31.151    G0/END_GAME_i_992_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124    31.275 r  G0/END_GAME_i_348/O
                         net (fo=1, routed)           0.807    32.082    G0/END_GAME_i_348_n_0
    SLICE_X48Y57         LUT4 (Prop_lut4_I2_O)        0.152    32.234 r  G0/END_GAME_i_90/O
                         net (fo=1, routed)           1.921    34.154    S1/END_GAME_i_5_1
    SLICE_X46Y93         LUT6 (Prop_lut6_I3_O)        0.326    34.480 r  S1/END_GAME_i_22/O
                         net (fo=1, routed)           2.019    36.499    S1/END_GAME_i_22_n_0
    SLICE_X44Y128        LUT6 (Prop_lut6_I1_O)        0.124    36.623 r  S1/END_GAME_i_5/O
                         net (fo=1, routed)           0.890    37.513    S1/END_GAME_i_5_n_0
    SLICE_X44Y128        LUT5 (Prop_lut5_I3_O)        0.124    37.637 r  S1/END_GAME_i_1/O
                         net (fo=1, routed)           0.000    37.637    S1/END_GAME_i_1_n_0
    SLICE_X44Y128        FDCE                                         r  S1/END_GAME_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[0][25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            N1/IS_EATEN_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.712ns  (logic 1.581ns (6.961%)  route 21.131ns (93.039%))
  Logic Levels:           6  (CARRY4=3 FDCE=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDCE                         0.000     0.000 r  S1/xSnake_reg[0][25]/C
    SLICE_X28Y106        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  S1/xSnake_reg[0][25]/Q
                         net (fo=285, routed)        18.600    19.056    S1/xSnake_reg[0][30]_0[12]
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.124    19.180 r  S1/p_1_out_carry__4_i_1/O
                         net (fo=1, routed)           0.000    19.180    N1/p_1_out_carry__5_0[3]
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.581 r  N1/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.581    N1/p_1_out_carry__4_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.695 r  N1/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.695    N1/p_1_out_carry__5_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.852 f  N1/p_1_out_carry__6/CO[1]
                         net (fo=1, routed)           0.960    20.812    S1/xFood_reg[31]_2[0]
    SLICE_X4Y35          LUT4 (Prop_lut4_I3_O)        0.329    21.141 r  S1/xFood[31]_i_1/O
                         net (fo=62, routed)          1.571    22.712    N1/E[0]
    SLICE_X2Y51          FDCE                                         r  N1/IS_EATEN_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S1/xSnake_reg[2][20]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[3][20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (59.042%)  route 0.098ns (40.958%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDPE                         0.000     0.000 r  S1/xSnake_reg[2][20]/C
    SLICE_X28Y23         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/xSnake_reg[2][20]/Q
                         net (fo=4, routed)           0.098     0.239    S1/xSnake_reg_n_0_[2][20]
    SLICE_X29Y23         FDPE                                         r  S1/xSnake_reg[3][20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[68][12]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[69][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (59.042%)  route 0.098ns (40.958%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDPE                         0.000     0.000 r  S1/ySnake_reg[68][12]/C
    SLICE_X4Y89          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/ySnake_reg[68][12]/Q
                         net (fo=4, routed)           0.098     0.239    S1/ySnake_reg_n_0_[68][12]
    SLICE_X5Y89          FDPE                                         r  S1/ySnake_reg[69][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[68][16]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[69][16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (59.042%)  route 0.098ns (40.958%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDPE                         0.000     0.000 r  S1/ySnake_reg[68][16]/C
    SLICE_X4Y90          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/ySnake_reg[68][16]/Q
                         net (fo=4, routed)           0.098     0.239    S1/ySnake_reg_n_0_[68][16]
    SLICE_X5Y90          FDPE                                         r  S1/ySnake_reg[69][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[1][12]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[2][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (59.026%)  route 0.098ns (40.974%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDPE                         0.000     0.000 r  S1/xSnake_reg[1][12]/C
    SLICE_X28Y21         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/xSnake_reg[1][12]/Q
                         net (fo=4, routed)           0.098     0.239    S1/xSnake_reg_n_0_[1][12]
    SLICE_X29Y21         FDPE                                         r  S1/xSnake_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[47][12]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[48][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (59.026%)  route 0.098ns (40.974%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y132        FDPE                         0.000     0.000 r  S1/xSnake_reg[47][12]/C
    SLICE_X48Y132        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/xSnake_reg[47][12]/Q
                         net (fo=4, routed)           0.098     0.239    S1/xSnake_reg[47]_27[12]
    SLICE_X49Y132        FDPE                                         r  S1/xSnake_reg[48][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[50][2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[51][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (59.026%)  route 0.098ns (40.974%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDPE                         0.000     0.000 r  S1/ySnake_reg[50][2]/C
    SLICE_X36Y126        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/ySnake_reg[50][2]/Q
                         net (fo=7, routed)           0.098     0.239    S1/ySnake_reg_n_0_[50][2]
    SLICE_X37Y126        FDPE                                         r  S1/ySnake_reg[51][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[58][20]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[59][20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (59.026%)  route 0.098ns (40.974%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDPE                         0.000     0.000 r  S1/ySnake_reg[58][20]/C
    SLICE_X4Y141         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/ySnake_reg[58][20]/Q
                         net (fo=4, routed)           0.098     0.239    S1/ySnake_reg_n_0_[58][20]
    SLICE_X5Y141         FDPE                                         r  S1/ySnake_reg[59][20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[43][6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[44][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.697%)  route 0.099ns (41.303%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDPE                         0.000     0.000 r  S1/ySnake_reg[43][6]/C
    SLICE_X40Y99         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/ySnake_reg[43][6]/Q
                         net (fo=7, routed)           0.099     0.240    S1/ySnake_reg[43]_24[6]
    SLICE_X41Y99         FDPE                                         r  S1/ySnake_reg[44][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[29][16]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[30][16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDPE                         0.000     0.000 r  S1/xSnake_reg[29][16]/C
    SLICE_X13Y57         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/xSnake_reg[29][16]/Q
                         net (fo=4, routed)           0.099     0.240    S1/xSnake_reg_n_0_[29][16]
    SLICE_X12Y57         FDPE                                         r  S1/xSnake_reg[30][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[58][27]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[59][27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.677%)  route 0.099ns (41.323%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDPE                         0.000     0.000 r  S1/ySnake_reg[58][27]/C
    SLICE_X4Y141         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/ySnake_reg[58][27]/Q
                         net (fo=4, routed)           0.099     0.240    S1/ySnake_reg_n_0_[58][27]
    SLICE_X5Y141         FDPE                                         r  S1/ySnake_reg[59][27]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay          4634 Endpoints
Min Delay          4634 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.759ns  (logic 4.223ns (9.651%)  route 39.536ns (90.349%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.722     5.243    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.456     5.699 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)       35.340    41.039    A1/g_reset
    SLICE_X2Y11          LUT6 (Prop_lut6_I2_O)        0.124    41.163 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           1.269    42.432    A1/GREEN_OBUF[1]
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.124    42.556 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.927    45.483    BLUE_OBUF[3]
    H19                  OBUF (Prop_obuf_I_O)         3.519    49.002 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    49.002    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.319ns  (logic 4.233ns (9.772%)  route 39.086ns (90.228%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.722     5.243    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.456     5.699 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)       35.340    41.039    A1/g_reset
    SLICE_X2Y11          LUT6 (Prop_lut6_I2_O)        0.124    41.163 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           1.255    42.418    A1/GREEN_OBUF[1]
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.124    42.542 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.491    45.033    GREEN_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    48.562 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    48.562    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.282ns  (logic 4.229ns (9.770%)  route 39.053ns (90.230%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.722     5.243    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.456     5.699 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)       35.340    41.039    A1/g_reset
    SLICE_X2Y11          LUT6 (Prop_lut6_I2_O)        0.124    41.163 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           1.269    42.432    A1/GREEN_OBUF[1]
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.124    42.556 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.444    45.000    BLUE_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    48.525 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    48.525    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.979ns  (logic 4.228ns (9.837%)  route 38.751ns (90.163%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.722     5.243    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.456     5.699 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)       35.340    41.039    A1/g_reset
    SLICE_X2Y11          LUT6 (Prop_lut6_I2_O)        0.124    41.163 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           1.065    42.228    A1/GREEN_OBUF[1]
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124    42.352 r  A1/RED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.347    44.699    RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    48.223 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    48.223    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.890ns  (logic 4.207ns (9.810%)  route 38.683ns (90.190%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.722     5.243    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.456     5.699 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)       35.340    41.039    A1/g_reset
    SLICE_X2Y11          LUT6 (Prop_lut6_I2_O)        0.124    41.163 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           1.052    42.215    A1/GREEN_OBUF[1]
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.124    42.339 r  A1/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.291    44.630    BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    48.133 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    48.133    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.882ns  (logic 4.228ns (9.859%)  route 38.655ns (90.141%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.722     5.243    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.456     5.699 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)       35.340    41.039    A1/g_reset
    SLICE_X2Y11          LUT6 (Prop_lut6_I2_O)        0.124    41.163 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           0.830    41.993    A1/GREEN_OBUF[1]
    SLICE_X3Y16          LUT6 (Prop_lut6_I5_O)        0.124    42.117 r  A1/RED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.485    44.602    RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    48.126 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    48.126    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.880ns  (logic 4.199ns (9.793%)  route 38.680ns (90.207%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.722     5.243    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.456     5.699 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)       35.340    41.039    A1/g_reset
    SLICE_X2Y11          LUT6 (Prop_lut6_I2_O)        0.124    41.163 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           1.060    42.223    A1/GREEN_OBUF[1]
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.124    42.347 r  A1/BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.280    44.628    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    48.123 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    48.123    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.672ns  (logic 4.223ns (9.896%)  route 38.449ns (90.104%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.722     5.243    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.456     5.699 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)       35.340    41.039    A1/g_reset
    SLICE_X2Y11          LUT6 (Prop_lut6_I2_O)        0.124    41.163 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           0.832    41.995    A1/GREEN_OBUF[1]
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124    42.119 r  A1/BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.277    44.396    BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    47.915 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    47.915    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.396ns  (logic 4.110ns (9.695%)  route 38.285ns (90.305%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.722     5.243    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.456     5.699 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)       35.340    41.039    A1/g_reset
    SLICE_X2Y11          LUT6 (Prop_lut6_I2_O)        0.124    41.163 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           2.946    44.109    GREEN_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    47.639 r  GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    47.639    GREEN[3]
    D17                                                               r  GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.314ns  (logic 4.085ns (9.655%)  route 38.229ns (90.345%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.722     5.243    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.456     5.699 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)       35.407    41.106    G0/g_reset
    SLICE_X5Y11          LUT6 (Prop_lut6_I5_O)        0.124    41.230 r  G0/GREEN_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.822    44.052    GREEN_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    47.558 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    47.558    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 K0/ps2_keyboard_0/D1/O_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/R0/ps2_word_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.733%)  route 0.174ns (55.267%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.593     1.476    K0/ps2_keyboard_0/D1/CLK
    SLICE_X4Y4           FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  K0/ps2_keyboard_0/D1/O_reg/Q
                         net (fo=2, routed)           0.174     1.791    K0/ps2_keyboard_0/R0/D[0]
    SLICE_X6Y4           FDCE                                         r  K0/ps2_keyboard_0/R0/ps2_word_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[48][11]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.141ns (38.413%)  route 0.226ns (61.587%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.633     1.517    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.141     1.658 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)        0.226     1.884    S1/g_reset
    SLICE_X46Y128        FDPE                                         f  S1/xSnake_reg[48][11]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/END_GAME_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.141ns (38.155%)  route 0.229ns (61.845%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.633     1.517    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.141     1.658 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)        0.229     1.886    S1/g_reset
    SLICE_X44Y128        FDCE                                         f  S1/END_GAME_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[47][11]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.633     1.517    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.141     1.658 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)        0.230     1.887    S1/g_reset
    SLICE_X46Y127        FDPE                                         f  S1/xSnake_reg[47][11]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[47][2]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.633     1.517    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.141     1.658 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)        0.230     1.887    S1/g_reset
    SLICE_X46Y127        FDPE                                         f  S1/xSnake_reg[47][2]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[47][3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.633     1.517    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.141     1.658 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)        0.230     1.887    S1/g_reset
    SLICE_X46Y127        FDCE                                         f  S1/xSnake_reg[47][3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[48][4]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.633     1.517    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.141     1.658 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)        0.230     1.887    S1/g_reset
    SLICE_X47Y127        FDPE                                         f  S1/xSnake_reg[48][4]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[48][5]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.633     1.517    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.141     1.658 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)        0.230     1.887    S1/g_reset
    SLICE_X47Y127        FDPE                                         f  S1/xSnake_reg[48][5]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[50][14]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.141ns (38.016%)  route 0.230ns (61.984%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.633     1.517    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.141     1.658 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)        0.230     1.888    S1/g_reset
    SLICE_X40Y128        FDPE                                         f  S1/xSnake_reg[50][14]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[49][11]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.141ns (33.496%)  route 0.280ns (66.505%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.633     1.517    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.141     1.658 f  RE0/G_RESET_reg/Q
                         net (fo=4670, routed)        0.280     1.938    S1/g_reset
    SLICE_X41Y127        FDPE                                         f  S1/xSnake_reg[49][11]/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            RE0/G_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.702ns  (logic 1.565ns (16.133%)  route 8.137ns (83.867%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=41, routed)          7.436     8.877    S1/RST_IBUF
    SLICE_X44Y128        LUT2 (Prop_lut2_I1_O)        0.124     9.001 r  S1/G_RESET_i_1/O
                         net (fo=1, routed)           0.701     9.702    RE0/G_RESET_reg_0
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.597     4.938    RE0/CLK
    SLICE_X45Y128        FDRE                                         r  RE0/G_RESET_reg/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/O_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.573ns  (logic 2.054ns (27.121%)  route 5.519ns (72.879%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           4.241     5.693    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.152     5.845 f  K0/ps2_keyboard_0/D1/count[4]_i_3__1/O
                         net (fo=3, routed)           0.192     6.036    K0/ps2_keyboard_0/D1/count[4]_i_3__1_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.326     6.362 r  K0/ps2_keyboard_0/D1/O_i_2__0/O
                         net (fo=1, routed)           0.444     6.806    K0/ps2_keyboard_0/D1/O_i_2__0_n_0
    SLICE_X4Y4           LUT3 (Prop_lut3_I1_O)        0.124     6.930 r  K0/ps2_keyboard_0/D1/O_i_1__0/O
                         net (fo=1, routed)           0.643     7.573    K0/ps2_keyboard_0/D1/O_i_1__0_n_0
    SLICE_X4Y4           FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.517     4.858    K0/ps2_keyboard_0/D1/CLK
    SLICE_X4Y4           FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/O_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.485ns  (logic 1.846ns (24.667%)  route 5.639ns (75.333%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           4.337     5.786    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X6Y3           LUT2 (Prop_lut2_I0_O)        0.124     5.910 f  K0/ps2_keyboard_0/D0/count[4]_i_3__0/O
                         net (fo=3, routed)           0.309     6.219    K0/ps2_keyboard_0/D0/load
    SLICE_X6Y3           LUT6 (Prop_lut6_I0_O)        0.124     6.343 r  K0/ps2_keyboard_0/D0/O_i_2/O
                         net (fo=1, routed)           0.452     6.795    K0/ps2_keyboard_0/D0/O_i_2_n_0
    SLICE_X6Y3           LUT3 (Prop_lut3_I1_O)        0.150     6.945 r  K0/ps2_keyboard_0/D0/O_i_1/O
                         net (fo=1, routed)           0.541     7.485    K0/ps2_keyboard_0/D0/O_i_1_n_0
    SLICE_X6Y3           FDCE                                         r  K0/ps2_keyboard_0/D0/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.517     4.858    K0/ps2_keyboard_0/D0/CLK
    SLICE_X6Y3           FDCE                                         r  K0/ps2_keyboard_0/D0/O_reg/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.106ns  (logic 1.696ns (23.875%)  route 5.409ns (76.125%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           4.337     5.786    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X6Y3           LUT2 (Prop_lut2_I0_O)        0.124     5.910 r  K0/ps2_keyboard_0/D0/count[4]_i_3__0/O
                         net (fo=3, routed)           0.693     6.603    K0/ps2_keyboard_0/D0/load
    SLICE_X6Y3           LUT6 (Prop_lut6_I5_O)        0.124     6.727 r  K0/ps2_keyboard_0/D0/count[4]_i_1/O
                         net (fo=5, routed)           0.379     7.106    K0/ps2_keyboard_0/D0/count[4]_i_1_n_0
    SLICE_X7Y3           FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.517     4.858    K0/ps2_keyboard_0/D0/CLK
    SLICE_X7Y3           FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.106ns  (logic 1.696ns (23.875%)  route 5.409ns (76.125%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           4.337     5.786    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X6Y3           LUT2 (Prop_lut2_I0_O)        0.124     5.910 r  K0/ps2_keyboard_0/D0/count[4]_i_3__0/O
                         net (fo=3, routed)           0.693     6.603    K0/ps2_keyboard_0/D0/load
    SLICE_X6Y3           LUT6 (Prop_lut6_I5_O)        0.124     6.727 r  K0/ps2_keyboard_0/D0/count[4]_i_1/O
                         net (fo=5, routed)           0.379     7.106    K0/ps2_keyboard_0/D0/count[4]_i_1_n_0
    SLICE_X7Y3           FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.517     4.858    K0/ps2_keyboard_0/D0/CLK
    SLICE_X7Y3           FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[1]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.106ns  (logic 1.696ns (23.875%)  route 5.409ns (76.125%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           4.337     5.786    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X6Y3           LUT2 (Prop_lut2_I0_O)        0.124     5.910 r  K0/ps2_keyboard_0/D0/count[4]_i_3__0/O
                         net (fo=3, routed)           0.693     6.603    K0/ps2_keyboard_0/D0/load
    SLICE_X6Y3           LUT6 (Prop_lut6_I5_O)        0.124     6.727 r  K0/ps2_keyboard_0/D0/count[4]_i_1/O
                         net (fo=5, routed)           0.379     7.106    K0/ps2_keyboard_0/D0/count[4]_i_1_n_0
    SLICE_X7Y3           FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.517     4.858    K0/ps2_keyboard_0/D0/CLK
    SLICE_X7Y3           FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[2]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.106ns  (logic 1.696ns (23.875%)  route 5.409ns (76.125%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           4.337     5.786    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X6Y3           LUT2 (Prop_lut2_I0_O)        0.124     5.910 r  K0/ps2_keyboard_0/D0/count[4]_i_3__0/O
                         net (fo=3, routed)           0.693     6.603    K0/ps2_keyboard_0/D0/load
    SLICE_X6Y3           LUT6 (Prop_lut6_I5_O)        0.124     6.727 r  K0/ps2_keyboard_0/D0/count[4]_i_1/O
                         net (fo=5, routed)           0.379     7.106    K0/ps2_keyboard_0/D0/count[4]_i_1_n_0
    SLICE_X7Y3           FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.517     4.858    K0/ps2_keyboard_0/D0/CLK
    SLICE_X7Y3           FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[3]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.106ns  (logic 1.696ns (23.875%)  route 5.409ns (76.125%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           4.337     5.786    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X6Y3           LUT2 (Prop_lut2_I0_O)        0.124     5.910 r  K0/ps2_keyboard_0/D0/count[4]_i_3__0/O
                         net (fo=3, routed)           0.693     6.603    K0/ps2_keyboard_0/D0/load
    SLICE_X6Y3           LUT6 (Prop_lut6_I5_O)        0.124     6.727 r  K0/ps2_keyboard_0/D0/count[4]_i_1/O
                         net (fo=5, routed)           0.379     7.106    K0/ps2_keyboard_0/D0/count[4]_i_1_n_0
    SLICE_X7Y3           FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.517     4.858    K0/ps2_keyboard_0/D0/CLK
    SLICE_X7Y3           FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.033ns  (logic 1.930ns (27.441%)  route 5.103ns (72.559%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           4.241     5.693    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.152     5.845 r  K0/ps2_keyboard_0/D1/count[4]_i_3__1/O
                         net (fo=3, routed)           0.471     6.315    K0/ps2_keyboard_0/D1/count[4]_i_3__1_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I5_O)        0.326     6.641 r  K0/ps2_keyboard_0/D1/count[4]_i_1__0/O
                         net (fo=5, routed)           0.392     7.033    K0/ps2_keyboard_0/D1/count[4]_i_1__0_n_0
    SLICE_X5Y4           FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.517     4.858    K0/ps2_keyboard_0/D1/CLK
    SLICE_X5Y4           FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.033ns  (logic 1.930ns (27.441%)  route 5.103ns (72.559%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           4.241     5.693    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.152     5.845 r  K0/ps2_keyboard_0/D1/count[4]_i_3__1/O
                         net (fo=3, routed)           0.471     6.315    K0/ps2_keyboard_0/D1/count[4]_i_3__1_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I5_O)        0.326     6.641 r  K0/ps2_keyboard_0/D1/count[4]_i_1__0/O
                         net (fo=5, routed)           0.392     7.033    K0/ps2_keyboard_0/D1/count[4]_i_1__0_n_0
    SLICE_X5Y4           FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.517     4.858    K0/ps2_keyboard_0/D1/CLK
    SLICE_X5Y4           FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.167ns (54.681%)  route 0.138ns (45.318%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[3]/C
    SLICE_X10Y3          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  K0/ps2_keyboard_0/R0/ps2_word_reg[3]/Q
                         net (fo=3, routed)           0.138     0.305    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[2]
    SLICE_X8Y4           FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     1.963    K0/ps2_keyboard_0/C0/CLK
    SLICE_X8Y4           FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.146ns (43.555%)  route 0.189ns (56.445%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[8]/C
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[8]/Q
                         net (fo=3, routed)           0.189     0.335    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[7]
    SLICE_X10Y4          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     1.963    K0/ps2_keyboard_0/C0/CLK
    SLICE_X10Y4          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.146ns (41.542%)  route 0.205ns (58.458%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[1]/C
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[1]/Q
                         net (fo=3, routed)           0.205     0.351    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[0]
    SLICE_X8Y4           FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     1.963    K0/ps2_keyboard_0/C0/CLK
    SLICE_X8Y4           FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.167ns (42.618%)  route 0.225ns (57.382%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[5]/C
    SLICE_X10Y3          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  K0/ps2_keyboard_0/R0/ps2_word_reg[5]/Q
                         net (fo=3, routed)           0.225     0.392    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[4]
    SLICE_X10Y4          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     1.963    K0/ps2_keyboard_0/C0/CLK
    SLICE_X10Y4          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.167ns (40.987%)  route 0.240ns (59.013%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[2]/C
    SLICE_X10Y3          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  K0/ps2_keyboard_0/R0/ps2_word_reg[2]/Q
                         net (fo=3, routed)           0.240     0.407    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[1]
    SLICE_X10Y4          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     1.963    K0/ps2_keyboard_0/C0/CLK
    SLICE_X10Y4          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.151ns (36.632%)  route 0.261ns (63.368%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[7]/C
    SLICE_X10Y3          FDCE (Prop_fdce_C_Q)         0.151     0.151 r  K0/ps2_keyboard_0/R0/ps2_word_reg[7]/Q
                         net (fo=3, routed)           0.261     0.412    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[6]
    SLICE_X10Y4          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     1.963    K0/ps2_keyboard_0/C0/CLK
    SLICE_X10Y4          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.167ns (35.987%)  route 0.297ns (64.013%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[4]/C
    SLICE_X10Y3          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  K0/ps2_keyboard_0/R0/ps2_word_reg[4]/Q
                         net (fo=3, routed)           0.297     0.464    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[3]
    SLICE_X10Y4          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     1.963    K0/ps2_keyboard_0/C0/CLK
    SLICE_X10Y4          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.484ns  (logic 0.151ns (31.207%)  route 0.333ns (68.793%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[6]/C
    SLICE_X10Y3          FDCE (Prop_fdce_C_Q)         0.151     0.151 r  K0/ps2_keyboard_0/R0/ps2_word_reg[6]/Q
                         net (fo=3, routed)           0.333     0.484    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[5]
    SLICE_X10Y4          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     1.963    K0/ps2_keyboard_0/C0/CLK
    SLICE_X10Y4          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.191ns (32.122%)  route 0.404ns (67.878%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.146     0.146 f  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/Q
                         net (fo=1, routed)           0.268     0.414    K0/ps2_keyboard_0/R0/ps2_word_reg_n_0_[0]
    SLICE_X9Y4           LUT5 (Prop_lut5_I3_O)        0.045     0.459 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.136     0.595    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X10Y4          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     1.963    K0/ps2_keyboard_0/C0/CLK
    SLICE_X10Y4          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.191ns (32.122%)  route 0.404ns (67.878%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.146     0.146 f  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/Q
                         net (fo=1, routed)           0.268     0.414    K0/ps2_keyboard_0/R0/ps2_word_reg_n_0_[0]
    SLICE_X9Y4           LUT5 (Prop_lut5_I3_O)        0.045     0.459 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.136     0.595    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X10Y4          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     1.963    K0/ps2_keyboard_0/C0/CLK
    SLICE_X10Y4          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/C





