<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Dharani K - VLSI Design & Verification Engineer</title>
    <link rel="stylesheet" href="style.css">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css">
</head>
<body>
    <!-- Navigation -->
    <nav class="navbar">
        <div class="nav-container">
            <div class="nav-logo">DHARANI K</div>
            <div class="nav-menu" id="navMenu">
                <a href="#about" class="nav-link">About</a>
                <a href="#projects" class="nav-link">Projects</a>
                <a href="#skills" class="nav-link">Skills</a>
                <a href="#experience" class="nav-link">Experience</a>
                <a href="#contact" class="nav-link">Contact</a>
            </div>
            <div class="hamburger" id="hamburger">
                <span></span>
                <span></span>
                <span></span>
            </div>
        </div>
    </nav>

    <!-- Name Popup Overlay -->
    <div id="name-popup-overlay" class="name-popup-overlay">
        <div id="name-popup" class="name-popup">
            <h1>Dharani K</h1>
            <p>VLSI Design & Verification Engineer</p>
        </div>
    </div>

    <!-- Hero Section -->
    <section class="hero">
        <div class="container">
            <div class="hero-wrapper">
                <div class="hero-photo">
                    <img src="image/Dharani.JPG" alt="Dharani K" class="profile-photo">
                </div>
                <div class="hero-content">
                    <div id="full-title" class="full-title" style="display: none;">
                        <h1>Design & Verification <span class="highlight">Engineer</span></h1>
                        <p>Specializing in VLSI design, HDL coding, and digital circuit verification. Passionate about advancing semiconductor technologies through innovative design solutions.</p>
                        <div class="hero-buttons">
                            <a href="#contact" class="btn btn-primary">Get In Touch</a>
                            <a href="https://www.linkedin.com/in/dharani-k-2777a7332" target="_blank" class="btn btn-secondary">LinkedIn</a>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <!-- Scroll Indicator -->
    <div class="scroll-indicator">
        <i class="fas fa-mouse"></i>
    </div>

    <!-- About Section -->
    <section id="about" class="about">
        <div class="container">
            <h2 class="section-title">About Me</h2>
            <div class="about-content">
                <div class="about-text">
                    <p>I'm a final-year Electronics and Communication Engineering student at Chettinad College of Engineering and Technology with a strong foundation in VLSI design and verification.</p>
                    <p>My expertise spans RTL design using Verilog and SystemVerilog, FPGA implementation with Xilinx Vivado, and comprehensive verification methodologies including constraint random coverage-driven verification.</p>
                    <p>I've successfully completed internships at Taras Systems, where I gained hands-on experience in design, simulation, debugging, and embedded systems development.</p>
                </div>
                <div class="about-info">
                    <div class="info-item">
                        <i class="fas fa-map-marker-alt"></i>
                        <span>Karur, Tamil Nadu, India</span>
                    </div>
                    <div class="info-item">
                        <i class="fas fa-envelope"></i>
                        <a href="mailto:kdharu24@gmail.com">kdharu24@gmail.com</a>
                    </div>
                    <div class="info-item">
                        <i class="fas fa-phone"></i>
                        <span>+91 9385600180</span>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <!-- Projects Section -->
    <section id="projects" class="projects">
        <div class="container">
            <h2 class="section-title">Featured Projects</h2>
            <div class="projects-grid">
                <div class="project-card">
                    <h3>5-Stage RISC Processor</h3>
                    <p class="project-subtitle">RTL Design using SystemVerilog</p>
                    <p class="project-desc">Designed and implemented an 8-bit RISC processor with pipelined architecture including IF, ID, EX, MEM, WB stages with hazard detection.</p>
                    <div class="project-tags">
                        <span>SystemVerilog</span>
                        <span>Xilinx Vivado</span>
                        <span>Pipeline</span>
                    </div>
                    <div class="project-details" style="display: none;">
                        <p>Core modules: ALU, Register File, Control Unit, Memory, Pipeline Registers</p>
                    </div>
                    <button class="expand-btn">Read More</button>
                </div>

                <div class="project-card">
                    <h3>ALU & Counter Design</h3>
                    <p class="project-subtitle">Digital Logic Implementation</p>
                    <p class="project-desc">Designed a 4-bit ALU supporting arithmetic and logic operations with synchronous counter featuring reset and enable signals.</p>
                    <div class="project-tags">
                        <span>Verilog</span>
                        <span>Xilinx Vivado</span>
                        <span>ModelSim</span>
                    </div>
                    <div class="project-details" style="display: none;">
                        <p>Comprehensive waveform analysis and functional validation</p>
                    </div>
                    <button class="expand-btn">Read More</button>
                </div>

                <div class="project-card">
                    <h3>SPI Protocol Simulation</h3>
                    <p class="project-subtitle">Master-Slave Communication</p>
                    <p class="project-desc">Implemented SPI communication protocol with accurate MOSI, MISO, SCLK, and CS signal handling and clock synchronization.</p>
                    <div class="project-tags">
                        <span>Verilog</span>
                        <span>Xilinx Vivado</span>
                        <span>Protocol</span>
                    </div>
                    <div class="project-details" style="display: none;">
                        <p>Verified serial data transmission accuracy through waveform analysis</p>
                    </div>
                    <button class="expand-btn">Read More</button>
                </div>

                <div class="project-card">
                    <h3>Verification Methodologies</h3>
                    <p class="project-subtitle">CCDC & UVM Based Verification</p>
                    <p class="project-desc">Practiced constraint random coverage-driven verification techniques to enhance design reliability and reduce errors.</p>
                    <div class="project-tags">
                        <span>SystemVerilog</span>
                        <span>UVM</span>
                        <span>QuestaSim</span>
                    </div>
                    <div class="project-details" style="display: none;">
                        <p>Applied to various RTL modules during internship training</p>
                    </div>
                    <button class="expand-btn">Read More</button>
                </div>
            </div>
        </div>
    </section>

    <!-- Skills Section -->
    <section id="skills" class="skills">
        <div class="container">
            <h2 class="section-title">Technical Skills</h2>
            <div class="skills-grid">
                <div class="skill-card">
                    <h3>HDL & HVL</h3>
                    <ul>
                        <li><i class="fas fa-circle"></i> Verilog</li>
                        <li><i class="fas fa-circle"></i> SystemVerilog</li>
                        <li><i class="fas fa-circle"></i> UVM</li>
                        <li><i class="fas fa-circle"></i> Test Bench Development</li>
                    </ul>
                </div>

                <div class="skill-card">
                    <h3>EDA Tools</h3>
                    <ul>
                        <li><i class="fas fa-circle"></i> Xilinx Vivado</li>
                        <li><i class="fas fa-circle"></i> ModelSim</li>
                        <li><i class="fas fa-circle"></i> QuestaSim</li>
                        <li><i class="fas fa-circle"></i> Quartus Prime</li>
                    </ul>
                </div>

                <div class="skill-card">
                    <h3>Design Expertise</h3>
                    <ul>
                        <li><i class="fas fa-circle"></i> RTL Design</li>
                        <li><i class="fas fa-circle"></i> FPGA Implementation</li>
                        <li><i class="fas fa-circle"></i> Digital Circuits</li>
                        <li><i class="fas fa-circle"></i> SPI Protocol Design</li>
                    </ul>
                </div>

                <div class="skill-card">
                    <h3>Verification</h3>
                    <ul>
                        <li><i class="fas fa-circle"></i> CCDC Verification</li>
                        <li><i class="fas fa-circle"></i> Simulation & Debugging</li>
                        <li><i class="fas fa-circle"></i> Timing Analysis</li>
                        <li><i class="fas fa-circle"></i> Waveform Analysis</li>
                    </ul>
                </div>

                <div class="skill-card">
                    <h3>Other Technologies</h3>
                    <ul>
                        <li><i class="fas fa-circle"></i> Arduino</li>
                        <li><i class="fas fa-circle"></i> MATLAB</li>
                        <li><i class="fas fa-circle"></i> Vector CANoe</li>
                        <li><i class="fas fa-circle"></i> ADAS Simulation</li>
                    </ul>
                </div>

                <div class="skill-card">
                    <h3>Soft Skills</h3>
                    <ul>
                        <li><i class="fas fa-circle"></i> Problem Solving</li>
                        <li><i class="fas fa-circle"></i> Communication</li>
                        <li><i class="fas fa-circle"></i> Quick Learning</li>
                        <li><i class="fas fa-circle"></i> Teamwork</li>
                    </ul>
                </div>
            </div>
        </div>
    </section>

    <!-- Experience Section -->
    <section id="experience" class="experience">
        <div class="container">
            <h2 class="section-title">Experience & Education</h2>
            
            <div class="experience-content">
                <h3 class="subsection-title">Professional Training</h3>
                <div class="experience-item">
                    <h4>VLSI Design & Verification Intern</h4>
                    <p class="company">Taras Systems and Solutions, Coimbatore | Dec 2024 - May 2025 (6 months)</p>
                    <ul>
                        <li>RTL design and verification training using Verilog & SystemVerilog</li>
                        <li>Designed and validated digital circuits like ALUs and counters</li>
                        <li>Executed timing and waveform analysis using Xilinx Vivado</li>
                    </ul>
                </div>

                <div class="experience-item">
                    <h4>VLSI Design & Verification + Embedded Systems Intern</h4>
                    <p class="company">Taras Systems and Solutions | June 2025 - July 2025 (1 month)</p>
                    <ul>
                        <li>Hands-on training in VLSI design, verification, and embedded systems</li>
                        <li>RTL design, simulation, and debugging using Verilog HDL</li>
                        <li>Exposure to verification methodologies and embedded system development</li>
                    </ul>
                </div>
            </div>

            <div class="experience-content">
                <h3 class="subsection-title">Education</h3>
                <div class="experience-item">
                    <h4>Bachelor of Engineering - Electronics and Communication</h4>
                    <p class="company">Chettinad College of Engineering and Technology, Karur</p>
                    <p class="highlight">CGPA: 9.04 (Up to 6th Sem) | Graduating: 2026</p>
                </div>

                <div class="experience-item">
                    <h4>Higher Secondary Course (12th)</h4>
                    <p class="company">St. Theresa's Girls Higher Secondary School, Karur</p>
                    <p class="highlight">Score: 95%</p>
                </div>
            </div>
        </div>
    </section>

    <!-- Achievements Section -->
    <section class="achievements">
        <div class="container">
            <h2 class="section-title">Achievements & Recognition</h2>
            <div class="achievements-grid">
                <div class="achievement-item">
                    <i class="fas fa-star"></i>
                    <p>Department Topper (ECE) - 2022-2025 at Chettinad College</p>
                </div>
                <div class="achievement-item">
                    <i class="fas fa-trophy"></i>
                    <p>Top Performer - Semi-Custom Design Workshop (March 2025)</p>
                </div>
                <div class="achievement-item">
                    <i class="fas fa-award"></i>
                    <p>First Prize - Tech Talk PPT Contest (National Engineers Day 2024)</p>
                </div>
                <div class="achievement-item">
                    <i class="fas fa-medal"></i>
                    <p>Silver Medalist - NPTEL Software Conceptual Design Course (85%)</p>
                </div>
                <div class="achievement-item">
                    <i class="fas fa-check-circle"></i>
                    <p>Selected for Phase DO - CII Young Indians IDS 4.0 Innovation</p>
                </div>
                <div class="achievement-item">
                    <i class="fas fa-certificate"></i>
                    <p>Participant - Dr. Kalam Young Achiever Award</p>
                </div>
            </div>
        </div>
    </section>

    <!-- Contact Section -->
    <section id="contact" class="contact">
        <div class="container contact-container">
            <h2 class="section-title">Let's Connect</h2>
            <p class="contact-desc">I'm always interested in discussing VLSI design projects, internship opportunities, or collaborating on innovative semiconductor solutions.</p>
            
            <div class="contact-buttons">
                <a href="mailto:kdharu24@gmail.com" class="btn btn-primary">
                    <i class="fas fa-envelope"></i> Email Me
                </a>
                <a href="https://www.linkedin.com/in/dharani-k-2777a7332" target="_blank" class="btn btn-linkedin">
                    <i class="fab fa-linkedin"></i> LinkedIn
                </a>
                <a href="tel:+919385600180" class="btn btn-secondary">
                    <i class="fas fa-phone"></i> Call
                </a>
            </div>

            <p class="contact-footer">Based in Karur, Tamil Nadu | Available for internships and full-time opportunities</p>
        </div>
    </section>

    <!-- Footer -->
    <footer class="footer">
        <div class="container">
            <p>&copy; 2025 Dharani K. All rights reserved. | Design & Verification Engineer</p>
        </div>
    </footer>

    <script src="script.js"></script>
</body>
</html>