INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Display7SEG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display7SEG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/EffectLed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EffectLed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Effect_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Effect_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Effect_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Effect_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Effect_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/effectMode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module effectMode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/frequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sim_1/new/EffectLed_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EffectLed_tb
