<stg><name>kernel_gemm</name>


<trans_list>

<trans id="549" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="5" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="24" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="26" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="27" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="42" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="44" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="59" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="61" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="62" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="75" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="76" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="77" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph14:27 %nk_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %nk

]]></Node>
<StgValue><ssdm name="nk_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph14:28 %nj_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %nj

]]></Node>
<StgValue><ssdm name="nj_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph14:29 %ni_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ni

]]></Node>
<StgValue><ssdm name="ni_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph14:30 %beta_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %beta

]]></Node>
<StgValue><ssdm name="beta_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph14:31 %alpha_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %alpha

]]></Node>
<StgValue><ssdm name="alpha_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph14:32 %B_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B

]]></Node>
<StgValue><ssdm name="B_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph14:33 %A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A

]]></Node>
<StgValue><ssdm name="A_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph14:34 %C_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C

]]></Node>
<StgValue><ssdm name="C_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:35 %buff_A_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:36 %buff_A_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:37 %buff_A_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_2"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:38 %buff_A_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_3"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:39 %buff_A_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_4"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:40 %buff_A_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_5"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:41 %buff_A_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_6"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:42 %buff_A_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_7"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:43 %buff_A_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_8"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:44 %buff_A_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_9"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:45 %buff_A_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_10"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:46 %buff_A_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_11"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:47 %buff_A_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_12"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:48 %buff_A_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_13"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:49 %buff_A_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_14"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:50 %buff_A_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_15"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:51 %buff_B_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:52 %buff_B_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:53 %buff_B_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_2"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:54 %buff_B_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_3"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:55 %buff_B_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_4"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:56 %buff_B_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_5"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:57 %buff_B_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_6"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:58 %buff_B_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_7"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:59 %buff_B_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_8"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:60 %buff_B_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_9"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:61 %buff_B_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_10"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:62 %buff_B_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_11"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:63 %buff_B_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_12"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:64 %buff_B_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_13"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:65 %buff_B_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_14"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:66 %buff_B_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_B_15"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph14:67 %buff_C = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_C"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="33" op_0_bw="32">
<![CDATA[
.lr.ph14:69 %sext_ln71_5 = sext i32 %nj_read

]]></Node>
<StgValue><ssdm name="sext_ln71_5"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="33" op_0_bw="32">
<![CDATA[
.lr.ph14:72 %sext_ln71_6 = sext i32 %ni_read

]]></Node>
<StgValue><ssdm name="sext_ln71_6"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph14:76 %empty = icmp_sgt  i32 %ni_read, i32 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.lr.ph14:77 %add_ln71_1 = add i33 %sext_ln71_6, i33 15

]]></Node>
<StgValue><ssdm name="add_ln71_1"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="29" op_0_bw="29" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph14:78 %tmp_2 = partselect i29 @_ssdm_op_PartSelect.i29.i33.i32.i32, i33 %add_ln71_1, i32 4, i32 32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="60" op_0_bw="29">
<![CDATA[
.lr.ph14:79 %sext_ln71_8 = sext i29 %tmp_2

]]></Node>
<StgValue><ssdm name="sext_ln71_8"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
.lr.ph14:80 %select_ln71 = select i1 %empty, i60 %sext_ln71_8, i60 0

]]></Node>
<StgValue><ssdm name="select_ln71"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph14:81 %empty_29 = icmp_sgt  i32 %nj_read, i32 0

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.lr.ph14:82 %add_ln71_2 = add i33 %sext_ln71_5, i33 15

]]></Node>
<StgValue><ssdm name="add_ln71_2"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="29" op_0_bw="29" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph14:83 %tmp = partselect i29 @_ssdm_op_PartSelect.i29.i33.i32.i32, i33 %add_ln71_2, i32 4, i32 32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="60" op_0_bw="29">
<![CDATA[
.lr.ph14:84 %sext_ln71_9 = sext i29 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln71_9"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
.lr.ph14:85 %select_ln71_1 = select i1 %empty_29, i60 %sext_ln71_9, i60 0

]]></Node>
<StgValue><ssdm name="select_ln71_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="120" op_0_bw="60">
<![CDATA[
.lr.ph14:86 %select_ln71_cast = zext i60 %select_ln71

]]></Node>
<StgValue><ssdm name="select_ln71_cast"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="120" op_0_bw="60">
<![CDATA[
.lr.ph14:87 %select_ln71_1_cast = zext i60 %select_ln71_1

]]></Node>
<StgValue><ssdm name="select_ln71_1_cast"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="120" op_0_bw="120" op_1_bw="120">
<![CDATA[
.lr.ph14:88 %bound82 = mul i120 %select_ln71_cast, i120 %select_ln71_1_cast

]]></Node>
<StgValue><ssdm name="bound82"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph14:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 1024, void @empty_16, void @empty_3, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph14:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 1024, void @empty_4, void @empty_3, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph14:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_19, void @empty_6, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_19, void @empty_8, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_19, void @empty_15, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph14:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %alpha

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_6, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph14:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %beta

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %beta, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_20, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %beta, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph14:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ni

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ni, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_1, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ni, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph14:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nj

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nj, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_15, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nj, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph14:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nk

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nk, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_2, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nk, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph14:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph14:68 %sext_ln71 = sext i32 %nj_read

]]></Node>
<StgValue><ssdm name="sext_ln71"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="62" op_0_bw="32">
<![CDATA[
.lr.ph14:70 %sext_ln71_3 = sext i32 %nj_read

]]></Node>
<StgValue><ssdm name="sext_ln71_3"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph14:71 %sext_ln71_1 = sext i32 %ni_read

]]></Node>
<StgValue><ssdm name="sext_ln71_1"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph14:73 %sext_ln71_2 = sext i32 %nk_read

]]></Node>
<StgValue><ssdm name="sext_ln71_2"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="33" op_0_bw="32">
<![CDATA[
.lr.ph14:74 %sext_ln71_7 = sext i32 %nk_read

]]></Node>
<StgValue><ssdm name="sext_ln71_7"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="62" op_0_bw="32">
<![CDATA[
.lr.ph14:75 %sext_ln71_4 = sext i32 %nk_read

]]></Node>
<StgValue><ssdm name="sext_ln71_4"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="120" op_0_bw="120" op_1_bw="120">
<![CDATA[
.lr.ph14:88 %bound82 = mul i120 %select_ln71_cast, i120 %select_ln71_1_cast

]]></Node>
<StgValue><ssdm name="bound82"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph14:89 %br_ln71 = br void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="120" op_0_bw="120" op_1_bw="0" op_2_bw="120" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten94 = phi i120 0, void %.lr.ph14, i120 %add_ln71_3, void %_ZL17store_output_tilePfPA16_fiiii.exit

]]></Node>
<StgValue><ssdm name="indvar_flatten94"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %i_3 = phi i64 0, void %.lr.ph14, i64 %select_ln42_1, void %_ZL17store_output_tilePfPA16_fiiii.exit

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %j = phi i64 0, void %.lr.ph14, i64 %add_ln73, void %_ZL17store_output_tilePfPA16_fiiii.exit

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="120" op_0_bw="120" op_1_bw="120">
<![CDATA[
:3 %add_ln71_3 = add i120 %indvar_flatten94, i120 1

]]></Node>
<StgValue><ssdm name="add_ln71_3"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="120" op_1_bw="120">
<![CDATA[
:4 %icmp_ln71 = icmp_eq  i120 %indvar_flatten94, i120 %bound82

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln71 = br i1 %icmp_ln71, void %._crit_edge10.loopexit, void %._crit_edge15.loopexit

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge10.loopexit:0 %add_ln71 = add i64 %i_3, i64 16

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge10.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TILE_LOOP_I_TILE_LOOP_J_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge10.loopexit:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge10.loopexit:3 %icmp_ln73 = icmp_slt  i64 %j, i64 %sext_ln71

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge10.loopexit:4 %select_ln42 = select i1 %icmp_ln73, i64 %j, i64 0

]]></Node>
<StgValue><ssdm name="select_ln42"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge10.loopexit:5 %select_ln42_1 = select i1 %icmp_ln73, i64 %i_3, i64 %add_ln71

]]></Node>
<StgValue><ssdm name="select_ln42_1"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="62" op_0_bw="64">
<![CDATA[
._crit_edge10.loopexit:6 %trunc_ln42 = trunc i64 %select_ln42_1

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge10.loopexit:7 %specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln73"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="62" op_0_bw="64">
<![CDATA[
._crit_edge10.loopexit:8 %trunc_ln80 = trunc i64 %select_ln42

]]></Node>
<StgValue><ssdm name="trunc_ln80"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge10.loopexit:9 %br_ln76 = br void

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0">
<![CDATA[
._crit_edge15.loopexit:0 %ret_ln95 = ret

]]></Node>
<StgValue><ssdm name="ret_ln95"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i9 0, void %._crit_edge10.loopexit, i9 %add_ln76_2, void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1 %ii = phi i5 0, void %._crit_edge10.loopexit, i5 %select_ln76_1, void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:2 %jj = phi i5 0, void %._crit_edge10.loopexit, i5 %add_ln77, void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="jj"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3 %add_ln76_2 = add i9 %indvar_flatten, i9 1

]]></Node>
<StgValue><ssdm name="add_ln76_2"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="5">
<![CDATA[
:4 %zext_ln76 = zext i5 %ii

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %empty_30 = add i64 %zext_ln76, i64 %select_ln42_1

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %cmp5 = icmp_slt  i64 %empty_30, i64 %sext_ln71_1

]]></Node>
<StgValue><ssdm name="cmp5"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7 %icmp_ln76 = icmp_eq  i9 %indvar_flatten, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln76 = br i1 %icmp_ln76, void %.split2, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split2:0 %add_ln76 = add i5 %ii, i5 1

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split2:3 %icmp_ln77 = icmp_eq  i5 %jj, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split2:4 %select_ln76 = select i1 %icmp_ln77, i5 0, i5 %jj

]]></Node>
<StgValue><ssdm name="select_ln76"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split2:6 %select_ln76_1 = select i1 %icmp_ln77, i5 %add_ln76, i5 %ii

]]></Node>
<StgValue><ssdm name="select_ln76_1"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="4" op_0_bw="5">
<![CDATA[
.split2:7 %trunc_ln81 = trunc i5 %select_ln76_1

]]></Node>
<StgValue><ssdm name="trunc_ln81"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="62" op_0_bw="5">
<![CDATA[
.split2:12 %zext_ln76_2 = zext i5 %select_ln76_1

]]></Node>
<StgValue><ssdm name="zext_ln76_2"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:13 %add_ln76_1 = add i62 %zext_ln76_2, i62 %trunc_ln42

]]></Node>
<StgValue><ssdm name="add_ln76_1"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split._crit_edge:2 %add_ln77 = add i5 %select_ln76, i5 1

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="5">
<![CDATA[
.split2:5 %zext_ln76_1 = zext i5 %add_ln76

]]></Node>
<StgValue><ssdm name="zext_ln76_1"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:9 %p_mid16 = add i64 %zext_ln76_1, i64 %select_ln42_1

]]></Node>
<StgValue><ssdm name="p_mid16"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:10 %cmp5_mid1 = icmp_slt  i64 %p_mid16, i64 %sext_ln71_1

]]></Node>
<StgValue><ssdm name="cmp5_mid1"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:14 %mul_ln76 = mul i62 %add_ln76_1, i62 %sext_ln71_3

]]></Node>
<StgValue><ssdm name="mul_ln76"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="5">
<![CDATA[
.split2:15 %zext_ln77 = zext i5 %select_ln76

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:23 %add_ln80 = add i64 %zext_ln77, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:25 %icmp_ln81 = icmp_slt  i64 %add_ln80, i64 %sext_ln71

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="209" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split2:11 %select_ln76_2 = select i1 %icmp_ln77, i1 %cmp5_mid1, i1 %cmp5

]]></Node>
<StgValue><ssdm name="select_ln76_2"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:14 %mul_ln76 = mul i62 %add_ln76_1, i62 %sext_ln71_3

]]></Node>
<StgValue><ssdm name="mul_ln76"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:26 %and_ln81 = and i1 %select_ln76_2, i1 %icmp_ln81

]]></Node>
<StgValue><ssdm name="and_ln81"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split2:27 %br_ln81 = br i1 %and_ln81, void %.split._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="213" st_id="8" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:14 %mul_ln76 = mul i62 %add_ln76_1, i62 %sext_ln71_3

]]></Node>
<StgValue><ssdm name="mul_ln76"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="214" st_id="9" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:14 %mul_ln76 = mul i62 %add_ln76_1, i62 %sext_ln71_3

]]></Node>
<StgValue><ssdm name="mul_ln76"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INIT_LOOP_II_INIT_LOOP_JJ_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split2:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split2:8 %tmp_2_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln81, i4 0

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:14 %mul_ln76 = mul i62 %add_ln76_1, i62 %sext_ln71_3

]]></Node>
<StgValue><ssdm name="mul_ln76"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="5">
<![CDATA[
.split2:16 %zext_ln81 = zext i5 %select_ln76

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2:17 %add_ln81_3 = add i8 %tmp_2_cast, i8 %zext_ln81

]]></Node>
<StgValue><ssdm name="add_ln81_3"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="8">
<![CDATA[
.split2:18 %zext_ln81_1 = zext i8 %add_ln81_3

]]></Node>
<StgValue><ssdm name="zext_ln81_1"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:19 %buff_C_addr = getelementptr i32 %buff_C, i64 0, i64 %zext_ln81_1

]]></Node>
<StgValue><ssdm name="buff_C_addr"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split2:20 %specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln77"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:21 %specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln77"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="62" op_0_bw="5">
<![CDATA[
.split2:22 %zext_ln80 = zext i5 %select_ln76

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split2:24 %add_ln81 = add i62 %zext_ln80, i62 %trunc_ln80

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="227" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
:0 %add_ln81_2 = add i62 %add_ln81, i62 %mul_ln76

]]></Node>
<StgValue><ssdm name="add_ln81_2"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="62" op_2_bw="2">
<![CDATA[
:1 %shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln81_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %add_ln81_1 = add i64 %shl_ln, i64 %C_read

]]></Node>
<StgValue><ssdm name="add_ln81_1"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln81_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="62">
<![CDATA[
:4 %sext_ln81 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln81"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:5 %gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln81

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="233" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="234" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="235" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="236" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="237" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="238" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="239" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="240" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:7 %gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="241" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
:8 %bitcast_ln81 = bitcast i32 %gmem0_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln81"/></StgValue>
</operation>

<operation id="242" st_id="20" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %mul8 = fmul i32 %bitcast_ln81, i32 %beta_read

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="243" st_id="21" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %mul8 = fmul i32 %bitcast_ln81, i32 %beta_read

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="244" st_id="22" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %mul8 = fmul i32 %bitcast_ln81, i32 %beta_read

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="245" st_id="23" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %mul8 = fmul i32 %bitcast_ln81, i32 %beta_read

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="246" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln81 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="247" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split._crit_edge:0 %cond = phi i32 %mul8, void, i32 0, void %.split2

]]></Node>
<StgValue><ssdm name="cond"/></StgValue>
</operation>

<operation id="248" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split._crit_edge:1 %store_ln81 = store i32 %cond, i8 %buff_C_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="249" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
.split._crit_edge:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="250" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph.preheader:0 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %nk_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="251" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.lr.ph.preheader:1 %add_ln85_1 = add i33 %sext_ln71_7, i33 15

]]></Node>
<StgValue><ssdm name="add_ln85_1"/></StgValue>
</operation>

<operation id="252" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
.lr.ph.preheader:2 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln85_1, i32 32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="253" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.lr.ph.preheader:3 %sub_ln85 = sub i33 8589934577, i33 %sext_ln71_7

]]></Node>
<StgValue><ssdm name="sub_ln85"/></StgValue>
</operation>

<operation id="254" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="29" op_0_bw="29" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph.preheader:4 %p_lshr = partselect i29 @_ssdm_op_PartSelect.i29.i33.i32.i32, i33 %sub_ln85, i32 4, i32 32

]]></Node>
<StgValue><ssdm name="p_lshr"/></StgValue>
</operation>

<operation id="255" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.lr.ph.preheader:5 %sub_ln85_1 = sub i29 0, i29 %p_lshr

]]></Node>
<StgValue><ssdm name="sub_ln85_1"/></StgValue>
</operation>

<operation id="256" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="29" op_0_bw="29" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph.preheader:6 %tmp_5 = partselect i29 @_ssdm_op_PartSelect.i29.i33.i32.i32, i33 %add_ln85_1, i32 4, i32 32

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="257" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
.lr.ph.preheader:7 %select_ln85 = select i1 %tmp_4, i29 %sub_ln85_1, i29 %tmp_5

]]></Node>
<StgValue><ssdm name="select_ln85"/></StgValue>
</operation>

<operation id="258" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
.lr.ph.preheader:8 %select_ln85_1 = select i1 %tmp_3, i29 0, i29 %select_ln85

]]></Node>
<StgValue><ssdm name="select_ln85_1"/></StgValue>
</operation>

<operation id="259" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="33" op_0_bw="33" op_1_bw="29" op_2_bw="4">
<![CDATA[
.lr.ph.preheader:9 %tmp_6 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i29.i4, i29 %select_ln85_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="260" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="33">
<![CDATA[
.lr.ph.preheader:10 %sext_ln85 = sext i33 %tmp_6

]]></Node>
<StgValue><ssdm name="sext_ln85"/></StgValue>
</operation>

<operation id="261" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.preheader:11 %br_ln85 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="262" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.lr.ph:0 %k = phi i64 %add_ln85, void %_ZL15load_input_tilePfPA16_fiiii.exit35, i64 0, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="263" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph:1 %icmp_ln85 = icmp_eq  i64 %k, i64 %sext_ln85

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="264" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:2 %br_ln85 = br i1 %icmp_ln85, void %.split12, void %._crit_edge.loopexit.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="265" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split12:0 %speclooptripcount_ln85 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln85"/></StgValue>
</operation>

<operation id="266" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split12:1 %specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln85"/></StgValue>
</operation>

<operation id="267" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="62" op_0_bw="64">
<![CDATA[
.split12:2 %trunc_ln16 = trunc i64 %k

]]></Node>
<StgValue><ssdm name="trunc_ln16"/></StgValue>
</operation>

<operation id="268" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
.split12:3 %br_ln12 = br void

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="269" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader.preheader:0 %br_ln44 = br void %._crit_edge.loopexit.preheader

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="270" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten40 = phi i9 0, void %.split12, i9 %add_ln12_4, void %.split4._crit_edge25

]]></Node>
<StgValue><ssdm name="indvar_flatten40"/></StgValue>
</operation>

<operation id="271" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1 %i = phi i5 0, void %.split12, i5 %select_ln12_3, void %.split4._crit_edge25

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="272" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:2 %j_1 = phi i5 0, void %.split12, i5 %add_ln13, void %.split4._crit_edge25

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="273" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3 %add_ln12_4 = add i9 %indvar_flatten40, i9 1

]]></Node>
<StgValue><ssdm name="add_ln12_4"/></StgValue>
</operation>

<operation id="274" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="5">
<![CDATA[
:4 %zext_ln12 = zext i5 %i

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="275" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %empty_31 = add i64 %zext_ln12, i64 %select_ln42_1

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="276" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %cmp3_i = icmp_slt  i64 %empty_31, i64 %sext_ln71_1

]]></Node>
<StgValue><ssdm name="cmp3_i"/></StgValue>
</operation>

<operation id="277" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7 %icmp_ln12 = icmp_eq  i9 %indvar_flatten40, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="278" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln12 = br i1 %icmp_ln12, void %.split6, void %_ZL15load_input_tilePfPA16_fiiii.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="279" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split6:0 %add_ln12 = add i5 %i, i5 1

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="280" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split6:3 %icmp_ln13 = icmp_eq  i5 %j_1, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="281" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split6:4 %select_ln12 = select i1 %icmp_ln13, i5 0, i5 %j_1

]]></Node>
<StgValue><ssdm name="select_ln12"/></StgValue>
</operation>

<operation id="282" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="4" op_0_bw="5">
<![CDATA[
.split6:6 %trunc_ln12 = trunc i5 %add_ln12

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="283" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="5">
<![CDATA[
.split6:7 %trunc_ln12_1 = trunc i5 %i

]]></Node>
<StgValue><ssdm name="trunc_ln12_1"/></StgValue>
</operation>

<operation id="284" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split6:8 %select_ln12_1 = select i1 %icmp_ln13, i4 %trunc_ln12, i4 %trunc_ln12_1

]]></Node>
<StgValue><ssdm name="select_ln12_1"/></StgValue>
</operation>

<operation id="285" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split6:13 %select_ln12_3 = select i1 %icmp_ln13, i5 %add_ln12, i5 %i

]]></Node>
<StgValue><ssdm name="select_ln12_3"/></StgValue>
</operation>

<operation id="286" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="62" op_0_bw="5">
<![CDATA[
.split6:14 %zext_ln12_3 = zext i5 %select_ln12_3

]]></Node>
<StgValue><ssdm name="zext_ln12_3"/></StgValue>
</operation>

<operation id="287" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split6:15 %add_ln12_2 = add i62 %zext_ln12_3, i62 %trunc_ln42

]]></Node>
<StgValue><ssdm name="add_ln12_2"/></StgValue>
</operation>

<operation id="288" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split4._crit_edge25:0 %add_ln13 = add i5 %select_ln12, i5 1

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="289" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
.split4._crit_edge25:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="290" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="5">
<![CDATA[
.split6:5 %zext_ln12_2 = zext i5 %add_ln12

]]></Node>
<StgValue><ssdm name="zext_ln12_2"/></StgValue>
</operation>

<operation id="291" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:10 %p_mid136 = add i64 %zext_ln12_2, i64 %select_ln42_1

]]></Node>
<StgValue><ssdm name="p_mid136"/></StgValue>
</operation>

<operation id="292" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:11 %cmp3_i_mid1 = icmp_slt  i64 %p_mid136, i64 %sext_ln71_1

]]></Node>
<StgValue><ssdm name="cmp3_i_mid1"/></StgValue>
</operation>

<operation id="293" st_id="28" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split6:16 %mul_ln12 = mul i62 %add_ln12_2, i62 %sext_ln71_4

]]></Node>
<StgValue><ssdm name="mul_ln12"/></StgValue>
</operation>

<operation id="294" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="5">
<![CDATA[
.split6:17 %zext_ln13 = zext i5 %select_ln12

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="295" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:21 %add_ln16 = add i64 %zext_ln13, i64 %k

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="296" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:23 %icmp_ln17 = icmp_slt  i64 %add_ln16, i64 %sext_ln71_2

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="297" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split6:12 %select_ln12_2 = select i1 %icmp_ln13, i1 %cmp3_i_mid1, i1 %cmp3_i

]]></Node>
<StgValue><ssdm name="select_ln12_2"/></StgValue>
</operation>

<operation id="298" st_id="29" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split6:16 %mul_ln12 = mul i62 %add_ln12_2, i62 %sext_ln71_4

]]></Node>
<StgValue><ssdm name="mul_ln12"/></StgValue>
</operation>

<operation id="299" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split6:24 %and_ln17 = and i1 %select_ln12_2, i1 %icmp_ln17

]]></Node>
<StgValue><ssdm name="and_ln17"/></StgValue>
</operation>

<operation id="300" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split6:25 %br_ln17 = br i1 %and_ln17, void %.split4._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="301" st_id="30" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split6:16 %mul_ln12 = mul i62 %add_ln12_2, i62 %sext_ln71_4

]]></Node>
<StgValue><ssdm name="mul_ln12"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="302" st_id="31" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split6:16 %mul_ln12 = mul i62 %add_ln12_2, i62 %sext_ln71_4

]]></Node>
<StgValue><ssdm name="mul_ln12"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="303" st_id="32" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split6:16 %mul_ln12 = mul i62 %add_ln12_2, i62 %sext_ln71_4

]]></Node>
<StgValue><ssdm name="mul_ln12"/></StgValue>
</operation>

<operation id="304" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="62" op_0_bw="5">
<![CDATA[
.split6:20 %zext_ln16 = zext i5 %select_ln12

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="305" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split6:22 %add_ln17 = add i62 %zext_ln16, i62 %trunc_ln16

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="306" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="5">
<![CDATA[
.split4._crit_edge:1 %trunc_ln17 = trunc i5 %select_ln12

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="307" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
.split4._crit_edge:2 %switch_ln17 = switch i4 %trunc_ln17, void %branch15, i4 0, void %branch0, i4 1, void %branch1, i4 2, void %branch2, i4 3, void %branch3, i4 4, void %branch4, i4 5, void %branch5, i4 6, void %branch6, i4 7, void %branch7, i4 8, void %branch8, i4 9, void %branch9, i4 10, void %branch10, i4 11, void %branch11, i4 12, void %branch12, i4 13, void %branch13, i4 14, void %branch14

]]></Node>
<StgValue><ssdm name="switch_ln17"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="308" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
:0 %add_ln17_2 = add i62 %add_ln17, i62 %mul_ln12

]]></Node>
<StgValue><ssdm name="add_ln17_2"/></StgValue>
</operation>

<operation id="309" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="62" op_2_bw="2">
<![CDATA[
:1 %shl_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln17_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="310" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %add_ln17_1 = add i64 %shl_ln1, i64 %A_read

]]></Node>
<StgValue><ssdm name="add_ln17_1"/></StgValue>
</operation>

<operation id="311" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln17_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln17_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln17_1"/></StgValue>
</operation>

<operation id="312" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="62">
<![CDATA[
:4 %sext_ln17 = sext i62 %trunc_ln17_1

]]></Node>
<StgValue><ssdm name="sext_ln17"/></StgValue>
</operation>

<operation id="313" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:5 %gmem0_addr_1 = getelementptr i32 %gmem0, i64 %sext_ln17

]]></Node>
<StgValue><ssdm name="gmem0_addr_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="314" st_id="34" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="315" st_id="35" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="316" st_id="36" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="317" st_id="37" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="318" st_id="38" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="319" st_id="39" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="320" st_id="40" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="321" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:7 %gmem0_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_read"/></StgValue>
</operation>

<operation id="322" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32">
<![CDATA[
:8 %bitcast_ln17 = bitcast i32 %gmem0_addr_1_read

]]></Node>
<StgValue><ssdm name="bitcast_ln17"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="323" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOAD_LOOP_I_LOAD_LOOP_J_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="324" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split6:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="325" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="4">
<![CDATA[
.split6:9 %select_ln12_1_cast = zext i4 %select_ln12_1

]]></Node>
<StgValue><ssdm name="select_ln12_1_cast"/></StgValue>
</operation>

<operation id="326" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split6:18 %specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="327" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:19 %specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="328" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln17 = br void %.split4._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="329" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split4._crit_edge:0 %cond_i = phi i32 %bitcast_ln17, void, i32 0, void %.split6

]]></Node>
<StgValue><ssdm name="cond_i"/></StgValue>
</operation>

<operation id="330" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch14:0 %buff_A_14_addr = getelementptr i32 %buff_A_14, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_14_addr"/></StgValue>
</operation>

<operation id="331" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch14:1 %store_ln17 = store i32 %cond_i, i4 %buff_A_14_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="332" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
branch14:2 %br_ln17 = br void %.split4._crit_edge25

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="333" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch13:0 %buff_A_13_addr = getelementptr i32 %buff_A_13, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_13_addr"/></StgValue>
</operation>

<operation id="334" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch13:1 %store_ln17 = store i32 %cond_i, i4 %buff_A_13_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="335" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
branch13:2 %br_ln17 = br void %.split4._crit_edge25

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="336" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch12:0 %buff_A_12_addr = getelementptr i32 %buff_A_12, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_12_addr"/></StgValue>
</operation>

<operation id="337" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch12:1 %store_ln17 = store i32 %cond_i, i4 %buff_A_12_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="338" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
branch12:2 %br_ln17 = br void %.split4._crit_edge25

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="339" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch11:0 %buff_A_11_addr = getelementptr i32 %buff_A_11, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_11_addr"/></StgValue>
</operation>

<operation id="340" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch11:1 %store_ln17 = store i32 %cond_i, i4 %buff_A_11_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="341" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
branch11:2 %br_ln17 = br void %.split4._crit_edge25

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="342" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch10:0 %buff_A_10_addr = getelementptr i32 %buff_A_10, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_10_addr"/></StgValue>
</operation>

<operation id="343" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch10:1 %store_ln17 = store i32 %cond_i, i4 %buff_A_10_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="344" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
branch10:2 %br_ln17 = br void %.split4._crit_edge25

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="345" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch9:0 %buff_A_9_addr = getelementptr i32 %buff_A_9, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_9_addr"/></StgValue>
</operation>

<operation id="346" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch9:1 %store_ln17 = store i32 %cond_i, i4 %buff_A_9_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="347" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
branch9:2 %br_ln17 = br void %.split4._crit_edge25

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="348" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch8:0 %buff_A_8_addr = getelementptr i32 %buff_A_8, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_8_addr"/></StgValue>
</operation>

<operation id="349" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch8:1 %store_ln17 = store i32 %cond_i, i4 %buff_A_8_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="350" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
branch8:2 %br_ln17 = br void %.split4._crit_edge25

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="351" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch7:0 %buff_A_7_addr = getelementptr i32 %buff_A_7, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_7_addr"/></StgValue>
</operation>

<operation id="352" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch7:1 %store_ln17 = store i32 %cond_i, i4 %buff_A_7_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="353" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
branch7:2 %br_ln17 = br void %.split4._crit_edge25

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="354" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:0 %buff_A_6_addr = getelementptr i32 %buff_A_6, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_6_addr"/></StgValue>
</operation>

<operation id="355" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch6:1 %store_ln17 = store i32 %cond_i, i4 %buff_A_6_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="356" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
branch6:2 %br_ln17 = br void %.split4._crit_edge25

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="357" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch5:0 %buff_A_5_addr = getelementptr i32 %buff_A_5, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_5_addr"/></StgValue>
</operation>

<operation id="358" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch5:1 %store_ln17 = store i32 %cond_i, i4 %buff_A_5_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="359" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
branch5:2 %br_ln17 = br void %.split4._crit_edge25

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="360" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch4:0 %buff_A_4_addr = getelementptr i32 %buff_A_4, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_4_addr"/></StgValue>
</operation>

<operation id="361" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch4:1 %store_ln17 = store i32 %cond_i, i4 %buff_A_4_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="362" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
branch4:2 %br_ln17 = br void %.split4._crit_edge25

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="363" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch3:0 %buff_A_3_addr = getelementptr i32 %buff_A_3, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_3_addr"/></StgValue>
</operation>

<operation id="364" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch3:1 %store_ln17 = store i32 %cond_i, i4 %buff_A_3_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="365" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
branch3:2 %br_ln17 = br void %.split4._crit_edge25

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="366" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:0 %buff_A_2_addr = getelementptr i32 %buff_A_2, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_2_addr"/></StgValue>
</operation>

<operation id="367" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch2:1 %store_ln17 = store i32 %cond_i, i4 %buff_A_2_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="368" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
branch2:2 %br_ln17 = br void %.split4._crit_edge25

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="369" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1:0 %buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_1_addr"/></StgValue>
</operation>

<operation id="370" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch1:1 %store_ln17 = store i32 %cond_i, i4 %buff_A_1_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="371" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
branch1:2 %br_ln17 = br void %.split4._crit_edge25

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="372" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch0:0 %buff_A_0_addr = getelementptr i32 %buff_A_0, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_0_addr"/></StgValue>
</operation>

<operation id="373" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch0:1 %store_ln17 = store i32 %cond_i, i4 %buff_A_0_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="374" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
branch0:2 %br_ln17 = br void %.split4._crit_edge25

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="375" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch15:0 %buff_A_15_addr = getelementptr i32 %buff_A_15, i64 0, i64 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="buff_A_15_addr"/></StgValue>
</operation>

<operation id="376" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch15:1 %store_ln17 = store i32 %cond_i, i4 %buff_A_15_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="377" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
branch15:2 %br_ln17 = br void %.split4._crit_edge25

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="378" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit.preheader.preheader:0 %br_ln12 = br void %_ZL15load_input_tilePfPA16_fiiii.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="379" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit.preheader:0 %indvar_flatten57 = phi i9 %add_ln12_5, void %.split8._crit_edge42, i9 0, void %_ZL15load_input_tilePfPA16_fiiii.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten57"/></StgValue>
</operation>

<operation id="380" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit.preheader:1 %i_2 = phi i5 %select_ln12_6, void %.split8._crit_edge42, i5 0, void %_ZL15load_input_tilePfPA16_fiiii.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="381" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit.preheader:2 %j_3 = phi i5 %add_ln13_1, void %.split8._crit_edge42, i5 0, void %_ZL15load_input_tilePfPA16_fiiii.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="382" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit.preheader:3 %add_ln12_5 = add i9 %indvar_flatten57, i9 1

]]></Node>
<StgValue><ssdm name="add_ln12_5"/></StgValue>
</operation>

<operation id="383" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="5">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit.preheader:4 %zext_ln12_1 = zext i5 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln12_1"/></StgValue>
</operation>

<operation id="384" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit.preheader:5 %empty_32 = add i64 %zext_ln12_1, i64 %k

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="385" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit.preheader:6 %cmp3_i18 = icmp_slt  i64 %empty_32, i64 %sext_ln71_2

]]></Node>
<StgValue><ssdm name="cmp3_i18"/></StgValue>
</operation>

<operation id="386" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit.preheader:7 %icmp_ln12_1 = icmp_eq  i9 %indvar_flatten57, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln12_1"/></StgValue>
</operation>

<operation id="387" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit.preheader:8 %br_ln12 = br i1 %icmp_ln12_1, void %_ZL15load_input_tilePfPA16_fiiii.exit, void %_ZL15load_input_tilePfPA16_fiiii.exit35

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="388" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit:0 %add_ln12_1 = add i5 %i_2, i5 1

]]></Node>
<StgValue><ssdm name="add_ln12_1"/></StgValue>
</operation>

<operation id="389" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit:3 %icmp_ln13_1 = icmp_eq  i5 %j_3, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln13_1"/></StgValue>
</operation>

<operation id="390" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit:4 %select_ln12_4 = select i1 %icmp_ln13_1, i5 0, i5 %j_3

]]></Node>
<StgValue><ssdm name="select_ln12_4"/></StgValue>
</operation>

<operation id="391" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit:9 %select_ln12_6 = select i1 %icmp_ln13_1, i5 %add_ln12_1, i5 %i_2

]]></Node>
<StgValue><ssdm name="select_ln12_6"/></StgValue>
</operation>

<operation id="392" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="62" op_0_bw="5">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit:10 %zext_ln12_5 = zext i5 %select_ln12_6

]]></Node>
<StgValue><ssdm name="zext_ln12_5"/></StgValue>
</operation>

<operation id="393" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit:11 %add_ln12_3 = add i62 %zext_ln12_5, i62 %trunc_ln16

]]></Node>
<StgValue><ssdm name="add_ln12_3"/></StgValue>
</operation>

<operation id="394" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="4" op_0_bw="5">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit:13 %trunc_ln12_2 = trunc i5 %select_ln12_6

]]></Node>
<StgValue><ssdm name="trunc_ln12_2"/></StgValue>
</operation>

<operation id="395" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
.split8._crit_edge:17 %switch_ln17 = switch i4 %trunc_ln12_2, void %branch31, i4 0, void %branch16, i4 1, void %branch17, i4 2, void %branch18, i4 3, void %branch19, i4 4, void %branch20, i4 5, void %branch21, i4 6, void %branch22, i4 7, void %branch23, i4 8, void %branch24, i4 9, void %branch25, i4 10, void %branch26, i4 11, void %branch27, i4 12, void %branch28, i4 13, void %branch29, i4 14, void %branch30

]]></Node>
<StgValue><ssdm name="switch_ln17"/></StgValue>
</operation>

<operation id="396" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split8._crit_edge42:0 %add_ln13_1 = add i5 %select_ln12_4, i5 1

]]></Node>
<StgValue><ssdm name="add_ln13_1"/></StgValue>
</operation>

<operation id="397" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
.split8._crit_edge42:1 %br_ln0 = br void %_ZL15load_input_tilePfPA16_fiiii.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="398" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="5">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit:5 %zext_ln12_4 = zext i5 %add_ln12_1

]]></Node>
<StgValue><ssdm name="zext_ln12_4"/></StgValue>
</operation>

<operation id="399" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit:6 %p_mid153 = add i64 %zext_ln12_4, i64 %k

]]></Node>
<StgValue><ssdm name="p_mid153"/></StgValue>
</operation>

<operation id="400" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit:7 %cmp3_i18_mid1 = icmp_slt  i64 %p_mid153, i64 %sext_ln71_2

]]></Node>
<StgValue><ssdm name="cmp3_i18_mid1"/></StgValue>
</operation>

<operation id="401" st_id="45" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit:12 %mul_ln12_1 = mul i62 %add_ln12_3, i62 %sext_ln71_3

]]></Node>
<StgValue><ssdm name="mul_ln12_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="402" st_id="46" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit:12 %mul_ln12_1 = mul i62 %add_ln12_3, i62 %sext_ln71_3

]]></Node>
<StgValue><ssdm name="mul_ln12_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="403" st_id="47" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit:12 %mul_ln12_1 = mul i62 %add_ln12_3, i62 %sext_ln71_3

]]></Node>
<StgValue><ssdm name="mul_ln12_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="404" st_id="48" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit:12 %mul_ln12_1 = mul i62 %add_ln12_3, i62 %sext_ln71_3

]]></Node>
<StgValue><ssdm name="mul_ln12_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="405" st_id="49" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit:12 %mul_ln12_1 = mul i62 %add_ln12_3, i62 %sext_ln71_3

]]></Node>
<StgValue><ssdm name="mul_ln12_1"/></StgValue>
</operation>

<operation id="406" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="5">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit:14 %zext_ln13_1 = zext i5 %select_ln12_4

]]></Node>
<StgValue><ssdm name="zext_ln13_1"/></StgValue>
</operation>

<operation id="407" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="62" op_0_bw="5">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit:17 %zext_ln16_1 = zext i5 %select_ln12_4

]]></Node>
<StgValue><ssdm name="zext_ln16_1"/></StgValue>
</operation>

<operation id="408" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit:18 %add_ln16_1 = add i64 %zext_ln13_1, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="add_ln16_1"/></StgValue>
</operation>

<operation id="409" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit:19 %add_ln17_4 = add i62 %zext_ln16_1, i62 %trunc_ln80

]]></Node>
<StgValue><ssdm name="add_ln17_4"/></StgValue>
</operation>

<operation id="410" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit:20 %icmp_ln17_1 = icmp_slt  i64 %add_ln16_1, i64 %sext_ln71

]]></Node>
<StgValue><ssdm name="icmp_ln17_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="411" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOAD_LOOP_I_LOAD_LOOP_J_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="412" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="413" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit:8 %select_ln12_5 = select i1 %icmp_ln13_1, i1 %cmp3_i18_mid1, i1 %cmp3_i18

]]></Node>
<StgValue><ssdm name="select_ln12_5"/></StgValue>
</operation>

<operation id="414" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit:15 %specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="415" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit:16 %specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="416" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit:21 %and_ln17_1 = and i1 %select_ln12_5, i1 %icmp_ln17_1

]]></Node>
<StgValue><ssdm name="and_ln17_1"/></StgValue>
</operation>

<operation id="417" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit:22 %br_ln17 = br i1 %and_ln17_1, void %.split8._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="418" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
:0 %add_ln17_5 = add i62 %add_ln17_4, i62 %mul_ln12_1

]]></Node>
<StgValue><ssdm name="add_ln17_5"/></StgValue>
</operation>

<operation id="419" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="62" op_2_bw="2">
<![CDATA[
:1 %shl_ln17_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln17_5, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln17_1"/></StgValue>
</operation>

<operation id="420" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %add_ln17_3 = add i64 %shl_ln17_1, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln17_3"/></StgValue>
</operation>

<operation id="421" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln17_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln17_3, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln17_4"/></StgValue>
</operation>

<operation id="422" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="62">
<![CDATA[
:4 %sext_ln17_1 = sext i62 %trunc_ln17_4

]]></Node>
<StgValue><ssdm name="sext_ln17_1"/></StgValue>
</operation>

<operation id="423" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:5 %gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln17_1

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="424" st_id="51" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="425" st_id="52" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="426" st_id="53" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="427" st_id="54" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="428" st_id="55" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="429" st_id="56" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="430" st_id="57" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="431" st_id="58" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:7 %gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_read"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="432" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32">
<![CDATA[
:8 %bitcast_ln17_1 = bitcast i32 %gmem1_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln17_1"/></StgValue>
</operation>

<operation id="433" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln17 = br void %.split8._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="434" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split8._crit_edge:0 %cond_i28 = phi i32 %bitcast_ln17_1, void, i32 0, void %_ZL15load_input_tilePfPA16_fiiii.exit

]]></Node>
<StgValue><ssdm name="cond_i28"/></StgValue>
</operation>

<operation id="435" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:1 %buff_B_0_addr = getelementptr i32 %buff_B_0, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_0_addr"/></StgValue>
</operation>

<operation id="436" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:2 %buff_B_1_addr = getelementptr i32 %buff_B_1, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_1_addr"/></StgValue>
</operation>

<operation id="437" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:3 %buff_B_2_addr = getelementptr i32 %buff_B_2, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_2_addr"/></StgValue>
</operation>

<operation id="438" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:4 %buff_B_3_addr = getelementptr i32 %buff_B_3, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_3_addr"/></StgValue>
</operation>

<operation id="439" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:5 %buff_B_4_addr = getelementptr i32 %buff_B_4, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_4_addr"/></StgValue>
</operation>

<operation id="440" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:6 %buff_B_5_addr = getelementptr i32 %buff_B_5, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_5_addr"/></StgValue>
</operation>

<operation id="441" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:7 %buff_B_6_addr = getelementptr i32 %buff_B_6, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_6_addr"/></StgValue>
</operation>

<operation id="442" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:8 %buff_B_7_addr = getelementptr i32 %buff_B_7, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_7_addr"/></StgValue>
</operation>

<operation id="443" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:9 %buff_B_8_addr = getelementptr i32 %buff_B_8, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_8_addr"/></StgValue>
</operation>

<operation id="444" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:10 %buff_B_9_addr = getelementptr i32 %buff_B_9, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_9_addr"/></StgValue>
</operation>

<operation id="445" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:11 %buff_B_10_addr = getelementptr i32 %buff_B_10, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_10_addr"/></StgValue>
</operation>

<operation id="446" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:12 %buff_B_11_addr = getelementptr i32 %buff_B_11, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_11_addr"/></StgValue>
</operation>

<operation id="447" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:13 %buff_B_12_addr = getelementptr i32 %buff_B_12, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_12_addr"/></StgValue>
</operation>

<operation id="448" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:14 %buff_B_13_addr = getelementptr i32 %buff_B_13, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_13_addr"/></StgValue>
</operation>

<operation id="449" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:15 %buff_B_14_addr = getelementptr i32 %buff_B_14, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_14_addr"/></StgValue>
</operation>

<operation id="450" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:16 %buff_B_15_addr = getelementptr i32 %buff_B_15, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="buff_B_15_addr"/></StgValue>
</operation>

<operation id="451" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch30:0 %store_ln17 = store i32 %cond_i28, i4 %buff_B_14_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="452" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
branch30:1 %br_ln17 = br void %.split8._crit_edge42

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="453" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch29:0 %store_ln17 = store i32 %cond_i28, i4 %buff_B_13_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="454" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
branch29:1 %br_ln17 = br void %.split8._crit_edge42

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="455" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch28:0 %store_ln17 = store i32 %cond_i28, i4 %buff_B_12_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="456" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
branch28:1 %br_ln17 = br void %.split8._crit_edge42

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="457" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch27:0 %store_ln17 = store i32 %cond_i28, i4 %buff_B_11_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="458" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
branch27:1 %br_ln17 = br void %.split8._crit_edge42

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="459" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch26:0 %store_ln17 = store i32 %cond_i28, i4 %buff_B_10_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="460" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
branch26:1 %br_ln17 = br void %.split8._crit_edge42

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="461" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch25:0 %store_ln17 = store i32 %cond_i28, i4 %buff_B_9_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="462" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
branch25:1 %br_ln17 = br void %.split8._crit_edge42

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="463" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch24:0 %store_ln17 = store i32 %cond_i28, i4 %buff_B_8_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="464" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
branch24:1 %br_ln17 = br void %.split8._crit_edge42

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="465" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch23:0 %store_ln17 = store i32 %cond_i28, i4 %buff_B_7_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="466" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
branch23:1 %br_ln17 = br void %.split8._crit_edge42

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="467" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch22:0 %store_ln17 = store i32 %cond_i28, i4 %buff_B_6_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="468" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
branch22:1 %br_ln17 = br void %.split8._crit_edge42

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="469" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch21:0 %store_ln17 = store i32 %cond_i28, i4 %buff_B_5_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="470" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
branch21:1 %br_ln17 = br void %.split8._crit_edge42

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="471" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch20:0 %store_ln17 = store i32 %cond_i28, i4 %buff_B_4_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="472" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
branch20:1 %br_ln17 = br void %.split8._crit_edge42

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="473" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch19:0 %store_ln17 = store i32 %cond_i28, i4 %buff_B_3_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="474" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0">
<![CDATA[
branch19:1 %br_ln17 = br void %.split8._crit_edge42

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="475" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch18:0 %store_ln17 = store i32 %cond_i28, i4 %buff_B_2_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="476" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
branch18:1 %br_ln17 = br void %.split8._crit_edge42

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="477" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch17:0 %store_ln17 = store i32 %cond_i28, i4 %buff_B_1_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="478" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
branch17:1 %br_ln17 = br void %.split8._crit_edge42

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="479" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch16:0 %store_ln17 = store i32 %cond_i28, i4 %buff_B_0_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="480" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
branch16:1 %br_ln17 = br void %.split8._crit_edge42

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="481" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch31:0 %store_ln17 = store i32 %cond_i28, i4 %buff_B_15_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="482" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln12_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
branch31:1 %br_ln17 = br void %.split8._crit_edge42

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="483" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit35:0 %add_ln85 = add i64 %k, i64 16

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="484" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit35:1 %call_ln89 = call void @compute_tile, i32 %buff_A_0, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i32 %buff_A_4, i32 %buff_A_5, i32 %buff_A_6, i32 %buff_A_7, i32 %buff_A_8, i32 %buff_A_9, i32 %buff_A_10, i32 %buff_A_11, i32 %buff_A_12, i32 %buff_A_13, i32 %buff_A_14, i32 %buff_A_15, i32 %buff_B_0, i32 %buff_B_1, i32 %buff_B_2, i32 %buff_B_3, i32 %buff_B_4, i32 %buff_B_5, i32 %buff_B_6, i32 %buff_B_7, i32 %buff_B_8, i32 %buff_B_9, i32 %buff_B_10, i32 %buff_B_11, i32 %buff_B_12, i32 %buff_B_13, i32 %buff_B_14, i32 %buff_B_15, i32 %buff_C, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="call_ln89"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="485" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit35:1 %call_ln89 = call void @compute_tile, i32 %buff_A_0, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i32 %buff_A_4, i32 %buff_A_5, i32 %buff_A_6, i32 %buff_A_7, i32 %buff_A_8, i32 %buff_A_9, i32 %buff_A_10, i32 %buff_A_11, i32 %buff_A_12, i32 %buff_A_13, i32 %buff_A_14, i32 %buff_A_15, i32 %buff_B_0, i32 %buff_B_1, i32 %buff_B_2, i32 %buff_B_3, i32 %buff_B_4, i32 %buff_B_5, i32 %buff_B_6, i32 %buff_B_7, i32 %buff_B_8, i32 %buff_B_9, i32 %buff_B_10, i32 %buff_B_11, i32 %buff_B_12, i32 %buff_B_13, i32 %buff_B_14, i32 %buff_B_15, i32 %buff_C, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="call_ln89"/></StgValue>
</operation>

<operation id="486" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
_ZL15load_input_tilePfPA16_fiiii.exit35:2 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="487" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader:0 %indvar_flatten74 = phi i9 %add_ln44_2, void %.split14._crit_edge, i9 0, void %._crit_edge.loopexit.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten74"/></StgValue>
</operation>

<operation id="488" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader:1 %i_1 = phi i5 %select_ln44_1, void %.split14._crit_edge, i5 0, void %._crit_edge.loopexit.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="489" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader:2 %j_2 = phi i5 %add_ln45, void %.split14._crit_edge, i5 0, void %._crit_edge.loopexit.preheader.preheader

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="490" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit.preheader:3 %add_ln44_2 = add i9 %indvar_flatten74, i9 1

]]></Node>
<StgValue><ssdm name="add_ln44_2"/></StgValue>
</operation>

<operation id="491" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit.preheader:4 %zext_ln44 = zext i5 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="492" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit.preheader:5 %empty_33 = add i64 %zext_ln44, i64 %select_ln42_1

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="493" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit.preheader:6 %cmp3_i38 = icmp_slt  i64 %empty_33, i64 %sext_ln71_1

]]></Node>
<StgValue><ssdm name="cmp3_i38"/></StgValue>
</operation>

<operation id="494" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit.preheader:7 %icmp_ln44 = icmp_eq  i9 %indvar_flatten74, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="495" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader:8 %br_ln44 = br i1 %icmp_ln44, void %._crit_edge.loopexit, void %_ZL17store_output_tilePfPA16_fiiii.exit

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="496" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.loopexit:0 %add_ln44 = add i5 %i_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="497" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.loopexit:3 %icmp_ln45 = icmp_eq  i5 %j_2, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="498" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge.loopexit:4 %select_ln44 = select i1 %icmp_ln45, i5 0, i5 %j_2

]]></Node>
<StgValue><ssdm name="select_ln44"/></StgValue>
</operation>

<operation id="499" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge.loopexit:6 %select_ln44_1 = select i1 %icmp_ln45, i5 %add_ln44, i5 %i_1

]]></Node>
<StgValue><ssdm name="select_ln44_1"/></StgValue>
</operation>

<operation id="500" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="4" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:7 %trunc_ln50 = trunc i5 %select_ln44_1

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="501" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="62" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:12 %zext_ln44_2 = zext i5 %select_ln44_1

]]></Node>
<StgValue><ssdm name="zext_ln44_2"/></StgValue>
</operation>

<operation id="502" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge.loopexit:13 %add_ln44_1 = add i62 %zext_ln44_2, i62 %trunc_ln42

]]></Node>
<StgValue><ssdm name="add_ln44_1"/></StgValue>
</operation>

<operation id="503" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split14._crit_edge:0 %add_ln45 = add i5 %select_ln44, i5 1

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="504" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
.split14._crit_edge:1 %br_ln0 = br void %._crit_edge.loopexit.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="505" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
<literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:5 %zext_ln44_1 = zext i5 %add_ln44

]]></Node>
<StgValue><ssdm name="zext_ln44_1"/></StgValue>
</operation>

<operation id="506" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
<literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:9 %p_mid170 = add i64 %zext_ln44_1, i64 %select_ln42_1

]]></Node>
<StgValue><ssdm name="p_mid170"/></StgValue>
</operation>

<operation id="507" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
<literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:10 %cmp3_i38_mid1 = icmp_slt  i64 %p_mid170, i64 %sext_ln71_1

]]></Node>
<StgValue><ssdm name="cmp3_i38_mid1"/></StgValue>
</operation>

<operation id="508" st_id="63" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge.loopexit:14 %mul_ln44 = mul i62 %add_ln44_1, i62 %sext_ln71_3

]]></Node>
<StgValue><ssdm name="mul_ln44"/></StgValue>
</operation>

<operation id="509" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:15 %zext_ln45 = zext i5 %select_ln44

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="510" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %add_ln48 = add i64 %zext_ln45, i64 %select_ln42

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="511" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:25 %icmp_ln49 = icmp_slt  i64 %add_ln48, i64 %sext_ln71

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="512" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge.loopexit:11 %select_ln44_2 = select i1 %icmp_ln45, i1 %cmp3_i38_mid1, i1 %cmp3_i38

]]></Node>
<StgValue><ssdm name="select_ln44_2"/></StgValue>
</operation>

<operation id="513" st_id="64" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge.loopexit:14 %mul_ln44 = mul i62 %add_ln44_1, i62 %sext_ln71_3

]]></Node>
<StgValue><ssdm name="mul_ln44"/></StgValue>
</operation>

<operation id="514" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.loopexit:26 %and_ln49 = and i1 %select_ln44_2, i1 %icmp_ln49

]]></Node>
<StgValue><ssdm name="and_ln49"/></StgValue>
</operation>

<operation id="515" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit:27 %br_ln49 = br i1 %and_ln49, void %.split14._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="516" st_id="65" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge.loopexit:14 %mul_ln44 = mul i62 %add_ln44_1, i62 %sext_ln71_3

]]></Node>
<StgValue><ssdm name="mul_ln44"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="517" st_id="66" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge.loopexit:14 %mul_ln44 = mul i62 %add_ln44_1, i62 %sext_ln71_3

]]></Node>
<StgValue><ssdm name="mul_ln44"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="518" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @STORE_LOOP_I_STORE_LOOP_J_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="519" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.loopexit:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="520" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge.loopexit:8 %tmp_3_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln50, i4 0

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="521" st_id="67" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge.loopexit:14 %mul_ln44 = mul i62 %add_ln44_1, i62 %sext_ln71_3

]]></Node>
<StgValue><ssdm name="mul_ln44"/></StgValue>
</operation>

<operation id="522" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:16 %zext_ln50 = zext i5 %select_ln44

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="523" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.loopexit:17 %add_ln50_2 = add i8 %tmp_3_cast, i8 %zext_ln50

]]></Node>
<StgValue><ssdm name="add_ln50_2"/></StgValue>
</operation>

<operation id="524" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:18 %zext_ln50_1 = zext i8 %add_ln50_2

]]></Node>
<StgValue><ssdm name="zext_ln50_1"/></StgValue>
</operation>

<operation id="525" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:19 %buff_C_addr_1 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln50_1

]]></Node>
<StgValue><ssdm name="buff_C_addr_1"/></StgValue>
</operation>

<operation id="526" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.loopexit:20 %specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln45"/></StgValue>
</operation>

<operation id="527" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:21 %specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln45"/></StgValue>
</operation>

<operation id="528" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="62" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:22 %zext_ln48 = zext i5 %select_ln44

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="529" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge.loopexit:24 %add_ln49 = add i62 %zext_ln48, i62 %trunc_ln80

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="530" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="8">
<![CDATA[
:0 %buff_C_load = load i8 %buff_C_addr_1

]]></Node>
<StgValue><ssdm name="buff_C_load"/></StgValue>
</operation>

<operation id="531" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
:1 %add_ln50 = add i62 %add_ln49, i62 %mul_ln44

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="532" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="62" op_2_bw="2">
<![CDATA[
:2 %shl_ln2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln50, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="533" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln50_1 = add i64 %shl_ln2, i64 %C_read

]]></Node>
<StgValue><ssdm name="add_ln50_1"/></StgValue>
</operation>

<operation id="534" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln50_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="535" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="62">
<![CDATA[
:6 %sext_ln50 = sext i62 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln50"/></StgValue>
</operation>

<operation id="536" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:7 %gmem0_addr_2 = getelementptr i32 %gmem0, i64 %sext_ln50

]]></Node>
<StgValue><ssdm name="gmem0_addr_2"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="537" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="8">
<![CDATA[
:0 %buff_C_load = load i8 %buff_C_addr_1

]]></Node>
<StgValue><ssdm name="buff_C_load"/></StgValue>
</operation>

<operation id="538" st_id="69" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8 %gmem0_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_addr_2_req"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="539" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32">
<![CDATA[
:4 %bitcast_ln50 = bitcast i32 %buff_C_load

]]></Node>
<StgValue><ssdm name="bitcast_ln50"/></StgValue>
</operation>

<operation id="540" st_id="70" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
:9 %write_ln50 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem0_addr_2, i32 %bitcast_ln50, i4 15

]]></Node>
<StgValue><ssdm name="write_ln50"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="541" st_id="71" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:10 %gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_2

]]></Node>
<StgValue><ssdm name="gmem0_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="542" st_id="72" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:10 %gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_2

]]></Node>
<StgValue><ssdm name="gmem0_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="543" st_id="73" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:10 %gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_2

]]></Node>
<StgValue><ssdm name="gmem0_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="544" st_id="74" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:10 %gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_2

]]></Node>
<StgValue><ssdm name="gmem0_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="545" st_id="75" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:10 %gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_2

]]></Node>
<StgValue><ssdm name="gmem0_addr_2_resp"/></StgValue>
</operation>

<operation id="546" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
:11 %br_ln50 = br void %.split14._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="547" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZL17store_output_tilePfPA16_fiiii.exit:0 %add_ln73 = add i64 %select_ln42, i64 16

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="548" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
_ZL17store_output_tilePfPA16_fiiii.exit:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
