
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: ASUS

Implementation : impl_1

# Written on Sat Jun 21 21:06:38 2025

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\lscc\radiant\2024.1\scripts\tcl\flow\radiant_synplify_vars.tcl"
                         "C:\fpga\my_soc\impl_1\my_soc_impl_1_cpe.ldc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                                                             Requested     Requested     Clock        Clock                     Clock
Level     Clock                                                                                             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       osc0_inst_hf_clk_out_o                                                                            18.0 MHz      55.556        declared     default_clkgroup          0    
                                                                                                                                                                                    
0 -       pll0_ipgen_lscc_pll_Z15_layer0|clkop_o_inferred_clock                                             200.0 MHz     5.000         inferred     Inferred_clkgroup_0_2     2001 
                                                                                                                                                                                    
0 -       pll0_ipgen_lscc_pll_Z15_layer0|clkos_o_inferred_clock                                             200.0 MHz     5.000         inferred     Inferred_clkgroup_0_1     439  
                                                                                                                                                                                    
0 -       cpu0_ipgen_vex_jtag_bridge_0s_LIFCL_14s_0s_0b1_0b0_0b0_0x04000|bbICH_inferred_clock               200.0 MHz     5.000         inferred     Inferred_clkgroup_0_3     83   
                                                                                                                                                                                    
0 -       cpu0_ipgen_vex_jtag_bridge_0s_LIFCL_14s_0s_0b1_0b0_0b0_0x04000|bqAaKcoy7LeAHb1_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_0_4     9    
====================================================================================================================================================================================


Clock Load Summary
******************

                                                                                                  Clock     Source                                                          Clock Pin                                                                                                                                                                                                         Non-clock Pin     Non-clock Pin
Clock                                                                                             Load      Pin                                                             Seq Example                                                                                                                                                                                                       Seq Example       Comb Example 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
osc0_inst_hf_clk_out_o                                                                            0         osc0_inst.lscc_osc_inst.OSCA\.u_OSC.HFCLKOUT(OSCA)              -                                                                                                                                                                                                                 -                 -            
                                                                                                                                                                                                                                                                                                                                                                                                                             
pll0_ipgen_lscc_pll_Z15_layer0|clkop_o_inferred_clock                                             2001      pll0_inst.lscc_pll_inst.gen_no_refclk_mon\.u_PLL.CLKOP(PLL)     sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY\.genblk1\.u_lscc_mem0.intf_AHBL\.lifcl_LAVAT\.ebr\.dp\.LIFCL\.u_mem.mem_main.uinst_0.prim\.NON_MIX\.xADDR\[0\]\.xDATA\[15\]\.no_mem_file\.u_mem0.LIFCL\.dp16k.CLKB     -                 -            
                                                                                                                                                                                                                                                                                                                                                                                                                             
pll0_ipgen_lscc_pll_Z15_layer0|clkos_o_inferred_clock                                             439       pll0_inst.lscc_pll_inst.gen_no_refclk_mon\.u_PLL.CLKOS(PLL)     u_pwm_apb_instance.pwm_enable_reg.C                                                                                                                                                                               -                 -            
                                                                                                                                                                                                                                                                                                                                                                                                                             
cpu0_ipgen_vex_jtag_bridge_0s_LIFCL_14s_0s_0b1_0b0_0b0_0x04000|bbICH_inferred_clock               83        -                                                               -                                                                                                                                                                                                                 -                 -            
                                                                                                                                                                                                                                                                                                                                                                                                                             
cpu0_ipgen_vex_jtag_bridge_0s_LIFCL_14s_0s_0b1_0b0_0b0_0x04000|bqAaKcoy7LeAHb1_inferred_clock     9         -                                                               -                                                                                                                                                                                                                 -                 -            
=============================================================================================================================================================================================================================================================================================================================================================================================================================
