#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x104a3fb00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x104a33bd0 .scope module, "sym_unpacker_4x" "sym_unpacker_4x" 3 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /OUTPUT 1 "in_ready";
    .port_info 4 /INPUT 8 "in_byte";
    .port_info 5 /OUTPUT 1 "rx_sym_valid";
    .port_info 6 /INPUT 1 "rx_sym_ready";
    .port_info 7 /OUTPUT 2 "rx_sym";
v0xa7704d720_0 .var "byte_buf", 7 0;
o0xa76844040 .functor BUFZ 1, C4<z>; HiZ drive
v0xa7704d7c0_0 .net "clk", 0 0, o0xa76844040;  0 drivers
v0xa7704d860_0 .var "has_data", 0 0;
o0xa768440a0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0xa7704d900_0 .net "in_byte", 7 0, o0xa768440a0;  0 drivers
v0xa7704d9a0_0 .var "in_ready", 0 0;
o0xa76844100 .functor BUFZ 1, C4<z>; HiZ drive
v0xa7704da40_0 .net "in_valid", 0 0, o0xa76844100;  0 drivers
o0xa76844130 .functor BUFZ 1, C4<z>; HiZ drive
v0xa7704dae0_0 .net "rst", 0 0, o0xa76844130;  0 drivers
v0xa7704db80_0 .var "rx_sym", 1 0;
o0xa76844190 .functor BUFZ 1, C4<z>; HiZ drive
v0xa7704dc20_0 .net "rx_sym_ready", 0 0, o0xa76844190;  0 drivers
v0xa7704dcc0_0 .var "rx_sym_valid", 0 0;
v0xa7704dd60_0 .var "sym_count", 1 0;
E_0xa7708c9c0 .event posedge, v0xa7704d7c0_0;
S_0x104a33d50 .scope module, "tb_traceback_debug" "tb_traceback_debug" 4 3;
 .timescale -9 -12;
P_0x104a381f0 .param/l "D" 0 4 8, +C4<00000000000000000000000000000110>;
P_0x104a38230 .param/l "G0_OCT" 0 4 9, C4<111>;
P_0x104a38270 .param/l "G1_OCT" 0 4 10, C4<101>;
P_0x104a382b0 .param/l "K" 0 4 5, +C4<00000000000000000000000000000011>;
P_0x104a382f0 .param/l "M" 0 4 6, +C4<000000000000000000000000000000010>;
P_0x104a38330 .param/l "S" 0 4 7, +C4<0000000000000000000000000000000100>;
v0xa770b8960_0 .var/i "bit_idx", 31 0;
v0xa770b8a00_0 .var "clk", 0 0;
v0xa770b8aa0_0 .var/i "commit_count", 31 0;
v0xa770b8b40_0 .net "dec_bit", 0 0, L_0xa770419d0;  1 drivers
v0xa770b8be0_0 .net "dec_bit_valid", 0 0, L_0xa77041960;  1 drivers
v0xa770b8c80_0 .var/i "dec_count", 31 0;
v0xa770b8d20_0 .var "decoded", 15 0;
v0xa770b8dc0_0 .var "enc_state", 1 0;
v0xa770b8e60_0 .var/i "errors", 31 0;
v0xa770b8f00_0 .var "expected", 9 0;
v0xa770b8fa0_0 .var "force_state0", 0 0;
v0xa770b9040_0 .var/i "i", 31 0;
v0xa770b90e0_0 .var "next_state", 1 0;
v0xa770b9180_0 .var/i "output_count", 31 0;
v0xa770b9220_0 .var "received", 9 0;
v0xa770b92c0_0 .var "rst", 0 0;
v0xa770b9360_0 .var "rx_sym", 1 0;
v0xa770b9400_0 .net "rx_sym_ready", 0 0, L_0xa77071040;  1 drivers
v0xa770b94a0_0 .var "rx_sym_valid", 0 0;
v0xa770b9540_0 .var/i "sym_count", 31 0;
v0xa770b95e0_0 .var/i "tb_done_count", 31 0;
v0xa770b9680_0 .var/i "tb_start_count", 31 0;
v0xa770b9720_0 .var "test_bits", 15 0;
v0xa770b97c0_0 .var "y0", 0 0;
v0xa770b9860_0 .var "y1", 0 0;
E_0xa7708c800 .event anyedge, v0xa770b0460_0;
S_0x104a38370 .scope module, "dut" "tt_um_viterbi_core" 4 29, 5 3 0, S_0x104a33d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx_sym_valid";
    .port_info 3 /OUTPUT 1 "rx_sym_ready";
    .port_info 4 /INPUT 2 "rx_sym";
    .port_info 5 /OUTPUT 1 "dec_bit_valid";
    .port_info 6 /OUTPUT 1 "dec_bit";
    .port_info 7 /INPUT 1 "force_state0";
P_0x104a43d80 .param/l "D" 0 5 5, +C4<00000000000000000000000000000110>;
P_0x104a43dc0 .param/l "G0_OCT" 0 5 7, +C4<00000000000000000000000000000111>;
P_0x104a43e00 .param/l "G1_OCT" 0 5 8, +C4<00000000000000000000000000000101>;
P_0x104a43e40 .param/l "K" 0 5 4, +C4<00000000000000000000000000000011>;
P_0x104a43e80 .param/l "M" 1 5 26, +C4<00000000000000000000000000000010>;
P_0x104a43ec0 .param/l "MSB_MASK" 1 5 206, C4<10>;
P_0x104a43f00 .param/l "S" 1 5 27, +C4<00000000000000000000000000000100>;
P_0x104a43f40 .param/l "TRACE_ADDR_W" 1 5 29, +C4<00000000000000000000000000000011>;
P_0x104a43f80 .param/l "Wb" 1 5 28, +C4<00000000000000000000000000000010>;
P_0x104a43fc0 .param/l "Wm" 0 5 6, +C4<00000000000000000000000000000100>;
enum0x104a3a550 .enum4 (2)
   "ST_IDLE" 2'b00,
   "ST_SWEEP" 2'b01,
   "ST_COMMIT" 2'b10,
   "ST_TRACE" 2'b11
 ;
L_0xa76c39490 .functor AND 1, v0xa770b94a0_0, L_0xa77071040, C4<1>, C4<1>;
L_0xa77041730 .functor BUFZ 2, L_0xa770714a0, C4<00>, C4<00>, C4<00>;
L_0xa76878208 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
L_0xa76c39500 .functor OR 2, L_0xa770714a0, L_0xa76878208, C4<00>, C4<00>;
L_0xa77041880 .functor BUFZ 3, L_0xa770b9a40, C4<000>, C4<000>, C4<000>;
L_0xa770418f0 .functor BUFZ 2, L_0xa770b99a0, C4<00>, C4<00>, C4<00>;
L_0xa77041960 .functor BUFZ 1, v0xa770b14a0_0, C4<0>, C4<0>, C4<0>;
L_0xa770419d0 .functor BUFZ 1, v0xa770b1400_0, C4<0>, C4<0>, C4<0>;
L_0xa76878010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xa770b1cc0_0 .net/2u *"_ivl_0", 1 0, L_0xa76878010;  1 drivers
L_0xa768780a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xa770b1d60_0 .net/2u *"_ivl_10", 31 0, L_0xa768780a0;  1 drivers
L_0xa768780e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xa770b1e00_0 .net/2u *"_ivl_14", 1 0, L_0xa768780e8;  1 drivers
L_0xa76878130 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xa770b1ea0_0 .net/2u *"_ivl_18", 1 0, L_0xa76878130;  1 drivers
L_0xa76878178 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xa770b1f40_0 .net/2u *"_ivl_22", 1 0, L_0xa76878178;  1 drivers
v0xa770b1fe0_0 .net *"_ivl_28", 0 0, L_0xa77071400;  1 drivers
L_0xa768781c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xa770b2080_0 .net *"_ivl_30", 0 0, L_0xa768781c0;  1 drivers
v0xa770b2120_0 .net/2u *"_ivl_34", 1 0, L_0xa76878208;  1 drivers
L_0xa768784d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xa770b21c0_0 .net/2u *"_ivl_40", 1 0, L_0xa768784d8;  1 drivers
L_0xa76878520 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0xa770b2260_0 .net/2u *"_ivl_44", 2 0, L_0xa76878520;  1 drivers
v0xa770b2300_0 .net *"_ivl_46", 0 0, L_0xa77071f40;  1 drivers
L_0xa76878568 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0xa770b23a0_0 .net/2u *"_ivl_48", 2 0, L_0xa76878568;  1 drivers
L_0xa768785b0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0xa770b2440_0 .net/2u *"_ivl_50", 2 0, L_0xa768785b0;  1 drivers
v0xa770b24e0_0 .net *"_ivl_52", 2 0, L_0xa76c6a300;  1 drivers
L_0xa768785f8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xa770b2580_0 .net/2u *"_ivl_56", 1 0, L_0xa768785f8;  1 drivers
v0xa770b2620_0 .net *"_ivl_6", 31 0, L_0xa770710e0;  1 drivers
L_0xa76878058 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xa770b26c0_0 .net *"_ivl_9", 29 0, L_0xa76878058;  1 drivers
v0xa770b2760_0 .net "accept_sym", 0 0, L_0xa76c39490;  1 drivers
v0xa770b2800_0 .net "base_pred", 1 0, L_0xa770714a0;  1 drivers
v0xa770b28a0_0 .var "best_metric", 3 0;
v0xa770b2940_0 .var "best_state", 1 0;
v0xa770b29e0_0 .net "bit_in", 0 0, L_0xa77071540;  1 drivers
v0xa770b2a80_0 .net "bm0", 1 0, L_0xa770417a0;  1 drivers
v0xa770b2b20_0 .net "bm1", 1 0, L_0xa77041810;  1 drivers
v0xa770b2bc0_0 .net "clk", 0 0, v0xa770b8a00_0;  1 drivers
v0xa770b2c60_0 .net "dec_bit", 0 0, L_0xa770419d0;  alias, 1 drivers
v0xa770b2d00_0 .net "dec_bit_valid", 0 0, L_0xa77041960;  alias, 1 drivers
v0xa770b2da0_0 .net "exp0", 1 0, v0xa7704f980_0;  1 drivers
v0xa770b2e40_0 .net "exp1", 1 0, v0xa7704fc00_0;  1 drivers
v0xa770b2ee0_0 .net "force_state0", 0 0, v0xa770b8fa0_0;  1 drivers
v0xa770b2f80_0 .var "init_frame_pulse", 0 0;
v0xa770b3020_0 .var "init_pending", 0 0;
v0xa770b30c0_0 .net "last_idx", 0 0, L_0xa77071180;  1 drivers
v0xa770b3160_0 .net "p0", 1 0, L_0xa77041730;  1 drivers
v0xa770b3200_0 .net "p1", 1 0, L_0xa76c39500;  1 drivers
v0xa770b32a0_0 .net "pm0", 3 0, v0xa770b0320_0;  1 drivers
v0xa770b3340_0 .net "pm1", 3 0, v0xa770b03c0_0;  1 drivers
v0xa770b33e0_0 .net "pm_out", 3 0, L_0xa770b9900;  1 drivers
v0xa770b3480_0 .net "pm_wr_en", 0 0, L_0xa77071220;  1 drivers
v0xa770b3520_0 .net "prev_bank_sel", 0 0, v0xa770b0140_0;  1 drivers
v0xa770b35c0_0 .net "rst", 0 0, v0xa770b92c0_0;  1 drivers
v0xa770b3660_0 .net "rx_sym", 1 0, v0xa770b9360_0;  1 drivers
v0xa770b3700_0 .var "rx_sym_q", 1 0;
v0xa770b37a0_0 .net "rx_sym_ready", 0 0, L_0xa77071040;  alias, 1 drivers
v0xa770b3840_0 .net "rx_sym_valid", 0 0, v0xa770b94a0_0;  1 drivers
v0xa770b38e0_0 .net "s_end_mux", 1 0, L_0xa770b99a0;  1 drivers
v0xa770b3980_0 .var "s_end_state", 1 0;
v0xa770b3a20_0 .var "state", 1 0;
v0xa770b3ac0_0 .var "state_next", 1 0;
v0xa770b3b60_0 .var "surv_row", 3 0;
v0xa770b3c00_0 .net "surv_row_time", 2 0, L_0xa770b9a40;  1 drivers
v0xa770b3ca0_0 .net "surv_sel", 0 0, L_0xa77071d60;  1 drivers
v0xa770b3d40_0 .net "surv_wr_en", 0 0, L_0xa770712c0;  1 drivers
v0xa770b3de0_0 .net "surv_wr_ptr", 2 0, v0xa770b0f00_0;  1 drivers
v0xa770b3e80_0 .net "swap_banks", 0 0, L_0xa77071360;  1 drivers
v0xa770b3f20_0 .var "sweep_idx", 1 0;
v0xa770b8000_0 .net "tb_busy", 0 0, v0xa770b12c0_0;  1 drivers
v0xa770b80a0_0 .net "tb_dec_bit", 0 0, v0xa770b1400_0;  1 drivers
v0xa770b8140_0 .net "tb_dec_valid", 0 0, v0xa770b14a0_0;  1 drivers
v0xa770b81e0_0 .net "tb_start", 0 0, L_0xa77071fe0;  1 drivers
v0xa770b8280_0 .net "tb_start_state", 1 0, L_0xa770418f0;  1 drivers
v0xa770b8320_0 .net "tb_start_time", 2 0, L_0xa77041880;  1 drivers
v0xa770b83c0_0 .net "tb_state", 1 0, v0xa770b1ae0_0;  1 drivers
v0xa770b8460_0 .net "tb_time", 2 0, v0xa770b1c20_0;  1 drivers
v0xa770b8500_0 .net "trace_surv_bit", 0 0, L_0xa77071ea0;  1 drivers
E_0xa7708cc80 .event anyedge, v0xa770b3a20_0, v0xa770b2760_0, v0xa770b30c0_0, v0xa770b12c0_0;
L_0xa77071040 .cmp/eq 2, v0xa770b3a20_0, L_0xa76878010;
L_0xa770710e0 .concat [ 2 30 0 0], v0xa770b3f20_0, L_0xa76878058;
L_0xa77071180 .cmp/eq 32, L_0xa770710e0, L_0xa768780a0;
L_0xa77071220 .cmp/eq 2, v0xa770b3a20_0, L_0xa768780e8;
L_0xa770712c0 .cmp/eq 2, v0xa770b3a20_0, L_0xa76878130;
L_0xa77071360 .cmp/eq 2, v0xa770b3a20_0, L_0xa76878178;
L_0xa77071400 .part v0xa770b3f20_0, 1, 1;
L_0xa770714a0 .concat [ 1 1 0 0], L_0xa77071400, L_0xa768781c0;
L_0xa77071540 .part v0xa770b3f20_0, 0, 1;
L_0xa770b99a0 .functor MUXZ 2, v0xa770b3980_0, L_0xa768784d8, v0xa770b8fa0_0, C4<>;
L_0xa77071f40 .cmp/eq 3, v0xa770b0f00_0, L_0xa76878520;
L_0xa76c6a300 .arith/sub 3, v0xa770b0f00_0, L_0xa768785b0;
L_0xa770b9a40 .functor MUXZ 3, L_0xa76c6a300, L_0xa76878568, L_0xa77071f40, C4<>;
L_0xa77071fe0 .cmp/eq 2, v0xa770b3a20_0, L_0xa768785f8;
S_0x104a44000 .scope module, "acs" "acs_core" 5 248, 6 1 0, S_0x104a38370;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "pm0";
    .port_info 1 /INPUT 4 "pm1";
    .port_info 2 /INPUT 2 "bm0";
    .port_info 3 /INPUT 2 "bm1";
    .port_info 4 /OUTPUT 4 "pm_out";
    .port_info 5 /OUTPUT 1 "surv";
P_0xa77069080 .param/l "Wb" 0 6 3, +C4<00000000000000000000000000000010>;
P_0xa770690c0 .param/l "Wm" 0 6 2, +C4<00000000000000000000000000000100>;
L_0xa76878370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xa7704de00_0 .net/2u *"_ivl_0", 0 0, L_0xa76878370;  1 drivers
L_0xa76878400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xa7704dea0_0 .net/2u *"_ivl_10", 0 0, L_0xa76878400;  1 drivers
v0xa7704df40_0 .net *"_ivl_12", 2 0, L_0xa77071c20;  1 drivers
v0xa7704dfe0_0 .net *"_ivl_14", 3 0, L_0xa77071cc0;  1 drivers
L_0xa76878448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xa7704e080_0 .net *"_ivl_17", 0 0, L_0xa76878448;  1 drivers
v0xa7704e120_0 .net *"_ivl_2", 2 0, L_0xa77071ae0;  1 drivers
v0xa7704e1c0_0 .net *"_ivl_4", 3 0, L_0xa77071b80;  1 drivers
L_0xa768783b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xa7704e260_0 .net *"_ivl_7", 0 0, L_0xa768783b8;  1 drivers
v0xa7704e300_0 .net "bm0", 1 0, L_0xa770417a0;  alias, 1 drivers
v0xa7704e3a0_0 .net "bm1", 1 0, L_0xa77041810;  alias, 1 drivers
v0xa7704e440_0 .net "metric0", 3 0, L_0xa76c6a1c0;  1 drivers
v0xa7704e4e0_0 .net "metric1", 3 0, L_0xa76c6a260;  1 drivers
v0xa7704e580_0 .net "pm0", 3 0, v0xa770b0320_0;  alias, 1 drivers
v0xa7704e620_0 .net "pm1", 3 0, v0xa770b03c0_0;  alias, 1 drivers
v0xa7704e6c0_0 .net "pm_out", 3 0, L_0xa770b9900;  alias, 1 drivers
v0xa7704e760_0 .net "surv", 0 0, L_0xa77071d60;  alias, 1 drivers
L_0xa77071ae0 .concat [ 2 1 0 0], L_0xa770417a0, L_0xa76878370;
L_0xa77071b80 .concat [ 3 1 0 0], L_0xa77071ae0, L_0xa768783b8;
L_0xa76c6a1c0 .arith/sum 4, v0xa770b0320_0, L_0xa77071b80;
L_0xa77071c20 .concat [ 2 1 0 0], L_0xa77041810, L_0xa76878400;
L_0xa77071cc0 .concat [ 3 1 0 0], L_0xa77071c20, L_0xa76878448;
L_0xa76c6a260 .arith/sum 4, v0xa770b03c0_0, L_0xa77071cc0;
L_0xa77071d60 .cmp/gt 4, L_0xa76c6a1c0, L_0xa76c6a260;
L_0xa770b9900 .functor MUXZ 4, L_0xa76c6a1c0, L_0xa76c6a260, L_0xa77071d60, C4<>;
S_0x104a2a790 .scope module, "branch_metric_hd" "branch_metric" 5 237, 7 3 0, S_0x104a38370;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "rx_sym";
    .port_info 1 /INPUT 2 "exp_sym0";
    .port_info 2 /INPUT 2 "exp_sym1";
    .port_info 3 /OUTPUT 2 "bm0";
    .port_info 4 /OUTPUT 2 "bm1";
P_0xa76c99000 .param/l "Wb" 0 7 4, +C4<00000000000000000000000000000010>;
L_0xa770417a0 .functor BUFZ 2, L_0xa76c6a080, C4<00>, C4<00>, C4<00>;
L_0xa77041810 .functor BUFZ 2, L_0xa76c6a120, C4<00>, C4<00>, C4<00>;
v0xa7704f480_0 .net "bm0", 1 0, L_0xa770417a0;  alias, 1 drivers
v0xa7704f520_0 .net "bm0_raw", 1 0, L_0xa76c6a080;  1 drivers
v0xa7704f5c0_0 .net "bm1", 1 0, L_0xa77041810;  alias, 1 drivers
v0xa7704f660_0 .net "bm1_raw", 1 0, L_0xa76c6a120;  1 drivers
v0xa7704f700_0 .net "exp_sym0", 1 0, v0xa7704f980_0;  alias, 1 drivers
v0xa7704f7a0_0 .net "exp_sym1", 1 0, v0xa7704fc00_0;  alias, 1 drivers
v0xa7704f840_0 .net "rx_sym", 1 0, v0xa770b3700_0;  1 drivers
S_0x104a2a910 .scope module, "ham0" "ham2" 7 16, 8 1 0, S_0x104a2a790;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 2 "c";
L_0xa76c39570 .functor XOR 2, v0xa770b3700_0, v0xa7704f980_0, C4<00>, C4<00>;
v0xa7704e800_0 .net *"_ivl_11", 0 0, L_0xa77071720;  1 drivers
v0xa7704e8a0_0 .net *"_ivl_12", 1 0, L_0xa770717c0;  1 drivers
L_0xa76878250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xa7704e940_0 .net/2u *"_ivl_2", 0 0, L_0xa76878250;  1 drivers
v0xa7704e9e0_0 .net *"_ivl_5", 0 0, L_0xa770715e0;  1 drivers
v0xa7704ea80_0 .net *"_ivl_6", 1 0, L_0xa77071680;  1 drivers
L_0xa76878298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xa7704eb20_0 .net/2u *"_ivl_8", 0 0, L_0xa76878298;  1 drivers
v0xa7704ebc0_0 .net "a", 1 0, v0xa770b3700_0;  alias, 1 drivers
v0xa7704ec60_0 .net "b", 1 0, v0xa7704f980_0;  alias, 1 drivers
v0xa7704ed00_0 .net "c", 1 0, L_0xa76c6a080;  alias, 1 drivers
v0xa7704eda0_0 .net "x", 1 0, L_0xa76c39570;  1 drivers
L_0xa770715e0 .part L_0xa76c39570, 1, 1;
L_0xa77071680 .concat [ 1 1 0 0], L_0xa770715e0, L_0xa76878250;
L_0xa77071720 .part L_0xa76c39570, 0, 1;
L_0xa770717c0 .concat [ 1 1 0 0], L_0xa77071720, L_0xa76878298;
L_0xa76c6a080 .arith/sum 2, L_0xa77071680, L_0xa770717c0;
S_0x104a37cf0 .scope module, "ham1" "ham2" 7 22, 8 1 0, S_0x104a2a790;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 2 "c";
L_0xa76c395e0 .functor XOR 2, v0xa770b3700_0, v0xa7704fc00_0, C4<00>, C4<00>;
v0xa7704ee40_0 .net *"_ivl_11", 0 0, L_0xa770719a0;  1 drivers
v0xa7704eee0_0 .net *"_ivl_12", 1 0, L_0xa77071a40;  1 drivers
L_0xa768782e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xa7704ef80_0 .net/2u *"_ivl_2", 0 0, L_0xa768782e0;  1 drivers
v0xa7704f020_0 .net *"_ivl_5", 0 0, L_0xa77071860;  1 drivers
v0xa7704f0c0_0 .net *"_ivl_6", 1 0, L_0xa77071900;  1 drivers
L_0xa76878328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xa7704f160_0 .net/2u *"_ivl_8", 0 0, L_0xa76878328;  1 drivers
v0xa7704f200_0 .net "a", 1 0, v0xa770b3700_0;  alias, 1 drivers
v0xa7704f2a0_0 .net "b", 1 0, v0xa7704fc00_0;  alias, 1 drivers
v0xa7704f340_0 .net "c", 1 0, L_0xa76c6a120;  alias, 1 drivers
v0xa7704f3e0_0 .net "x", 1 0, L_0xa76c395e0;  1 drivers
L_0xa77071860 .part L_0xa76c395e0, 1, 1;
L_0xa77071900 .concat [ 1 1 0 0], L_0xa77071860, L_0xa768782e0;
L_0xa770719a0 .part L_0xa76c395e0, 0, 1;
L_0xa77071a40 .concat [ 1 1 0 0], L_0xa770719a0, L_0xa76878328;
L_0xa76c6a120 .arith/sum 2, L_0xa77071900, L_0xa77071a40;
S_0x104a37e70 .scope module, "expect0" "expected_bits" 5 219, 9 16 0, S_0x104a38370;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "pred";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 2 "expected";
P_0x104a37280 .param/l "G0_MASK" 1 9 29, C4<111>;
P_0x104a372c0 .param/l "G0_OCT" 0 9 19, +C4<00000000000000000000000000000111>;
P_0x104a37300 .param/l "G1_MASK" 1 9 30, C4<101>;
P_0x104a37340 .param/l "G1_OCT" 0 9 20, +C4<00000000000000000000000000000101>;
P_0x104a37380 .param/l "K" 0 9 17, +C4<00000000000000000000000000000011>;
P_0x104a373c0 .param/l "M" 0 9 18, +C4<000000000000000000000000000000010>;
v0xa7704f8e0_0 .net "b", 0 0, L_0xa77071540;  alias, 1 drivers
v0xa7704f980_0 .var "expected", 1 0;
v0xa7704fa20_0 .net "pred", 1 0, L_0xa77041730;  alias, 1 drivers
v0xa7704fac0_0 .var "reg_vec", 2 0;
E_0xa7708cf00 .event anyedge, v0xa7704fa20_0, v0xa7704f8e0_0, v0xa7704fac0_0;
S_0x104a37400 .scope module, "expect1" "expected_bits" 5 229, 9 16 0, S_0x104a38370;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "pred";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 2 "expected";
P_0x104a38dd0 .param/l "G0_MASK" 1 9 29, C4<111>;
P_0x104a38e10 .param/l "G0_OCT" 0 9 19, +C4<00000000000000000000000000000111>;
P_0x104a38e50 .param/l "G1_MASK" 1 9 30, C4<101>;
P_0x104a38e90 .param/l "G1_OCT" 0 9 20, +C4<00000000000000000000000000000101>;
P_0x104a38ed0 .param/l "K" 0 9 17, +C4<00000000000000000000000000000011>;
P_0x104a38f10 .param/l "M" 0 9 18, +C4<000000000000000000000000000000010>;
v0xa7704fb60_0 .net "b", 0 0, L_0xa77071540;  alias, 1 drivers
v0xa7704fc00_0 .var "expected", 1 0;
v0xa7704fca0_0 .net "pred", 1 0, L_0xa76c39500;  alias, 1 drivers
v0xa7704fd40_0 .var "reg_vec", 2 0;
E_0xa7708d0c0 .event anyedge, v0xa7704fca0_0, v0xa7704f8e0_0, v0xa7704fd40_0;
S_0x104a38f50 .scope module, "pm_buffer" "pm_bank" 5 260, 10 1 0, S_0x104a38370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init_frame";
    .port_info 3 /INPUT 2 "rd_idx0";
    .port_info 4 /INPUT 2 "rd_idx1";
    .port_info 5 /INPUT 1 "wr_en";
    .port_info 6 /INPUT 2 "wr_idx";
    .port_info 7 /INPUT 4 "wr_pm";
    .port_info 8 /INPUT 1 "swap_banks";
    .port_info 9 /OUTPUT 4 "rd_pm0";
    .port_info 10 /OUTPUT 4 "rd_pm1";
    .port_info 11 /OUTPUT 1 "prev_A";
P_0x104a44180 .param/l "K" 0 10 2, +C4<00000000000000000000000000000011>;
P_0x104a441c0 .param/l "M" 0 10 3, +C4<000000000000000000000000000000010>;
P_0x104a44200 .param/l "S" 0 10 4, +C4<0000000000000000000000000000000100>;
P_0x104a44240 .param/l "Wm" 0 10 5, +C4<00000000000000000000000000000100>;
v0xa7704fde0 .array "bank0", 3 0, 3 0;
v0xa7704fe80 .array "bank1", 3 0, 3 0;
v0xa7704ff20_0 .net "clk", 0 0, v0xa770b8a00_0;  alias, 1 drivers
v0xa770b0000_0 .var/i "i", 31 0;
v0xa770b00a0_0 .net "init_frame", 0 0, v0xa770b2f80_0;  1 drivers
v0xa770b0140_0 .var "prev_A", 0 0;
v0xa770b01e0_0 .net "rd_idx0", 1 0, L_0xa77041730;  alias, 1 drivers
v0xa770b0280_0 .net "rd_idx1", 1 0, L_0xa76c39500;  alias, 1 drivers
v0xa770b0320_0 .var "rd_pm0", 3 0;
v0xa770b03c0_0 .var "rd_pm1", 3 0;
v0xa770b0460_0 .net "rst", 0 0, v0xa770b92c0_0;  alias, 1 drivers
v0xa770b0500_0 .net "swap_banks", 0 0, L_0xa77071360;  alias, 1 drivers
v0xa770b05a0_0 .net "wr_en", 0 0, L_0xa77071220;  alias, 1 drivers
v0xa770b0640_0 .net "wr_idx", 1 0, v0xa770b3f20_0;  1 drivers
v0xa770b06e0_0 .net "wr_pm", 3 0, L_0xa770b9900;  alias, 1 drivers
E_0xa7708d200 .event posedge, v0xa7704ff20_0;
v0xa7704fde0_0 .array/port v0xa7704fde0, 0;
v0xa7704fde0_1 .array/port v0xa7704fde0, 1;
E_0xa7708d240/0 .event anyedge, v0xa770b0140_0, v0xa7704fa20_0, v0xa7704fde0_0, v0xa7704fde0_1;
v0xa7704fde0_2 .array/port v0xa7704fde0, 2;
v0xa7704fde0_3 .array/port v0xa7704fde0, 3;
v0xa7704fe80_0 .array/port v0xa7704fe80, 0;
E_0xa7708d240/1 .event anyedge, v0xa7704fde0_2, v0xa7704fde0_3, v0xa7704fca0_0, v0xa7704fe80_0;
v0xa7704fe80_1 .array/port v0xa7704fe80, 1;
v0xa7704fe80_2 .array/port v0xa7704fe80, 2;
v0xa7704fe80_3 .array/port v0xa7704fe80, 3;
E_0xa7708d240/2 .event anyedge, v0xa7704fe80_1, v0xa7704fe80_2, v0xa7704fe80_3;
E_0xa7708d240 .event/or E_0xa7708d240/0, E_0xa7708d240/1, E_0xa7708d240/2;
S_0x104a385b0 .scope module, "surv_mem" "survivor_mem" 5 279, 11 1 0, S_0x104a38370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 4 "surv_row";
    .port_info 4 /OUTPUT 3 "wr_ptr";
    .port_info 5 /INPUT 2 "rd_state";
    .port_info 6 /INPUT 3 "rd_time";
    .port_info 7 /OUTPUT 1 "surv_bit";
P_0xa76c88000 .param/l "D" 0 11 6, +C4<00000000000000000000000000000110>;
P_0xa76c88040 .param/l "K" 0 11 2, +C4<00000000000000000000000000000011>;
P_0xa76c88080 .param/l "M" 0 11 3, +C4<000000000000000000000000000000010>;
P_0xa76c880c0 .param/l "S" 0 11 4, +C4<0000000000000000000000000000000100>;
P_0xa76c88100 .param/l "Wm" 0 11 5, +C4<00000000000000000000000000000100>;
v0xa770b0780_0 .net *"_ivl_0", 3 0, L_0xa77075040;  1 drivers
v0xa770b0820_0 .net *"_ivl_2", 3 0, L_0xa77071e00;  1 drivers
L_0xa76878490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xa770b08c0_0 .net *"_ivl_5", 0 0, L_0xa76878490;  1 drivers
v0xa770b0960_0 .net "clk", 0 0, v0xa770b8a00_0;  alias, 1 drivers
v0xa770b0a00_0 .var/i "i", 31 0;
v0xa770b0aa0 .array "mem", 5 0, 3 0;
v0xa770b0b40_0 .net "rd_state", 1 0, v0xa770b1ae0_0;  alias, 1 drivers
v0xa770b0be0_0 .net "rd_time", 2 0, v0xa770b1c20_0;  alias, 1 drivers
v0xa770b0c80_0 .net "rst", 0 0, v0xa770b92c0_0;  alias, 1 drivers
v0xa770b0d20_0 .net "surv_bit", 0 0, L_0xa77071ea0;  alias, 1 drivers
v0xa770b0dc0_0 .net "surv_row", 3 0, v0xa770b3b60_0;  1 drivers
v0xa770b0e60_0 .net "wr_en", 0 0, L_0xa770712c0;  alias, 1 drivers
v0xa770b0f00_0 .var "wr_ptr", 2 0;
L_0xa77075040 .array/port v0xa770b0aa0, L_0xa77071e00;
L_0xa77071e00 .concat [ 3 1 0 0], v0xa770b1c20_0, L_0xa76878490;
L_0xa77071ea0 .part/v L_0xa77075040, v0xa770b1ae0_0, 1;
S_0xa770b4000 .scope module, "tb_core" "traceback_v2" 5 303, 12 3 0, S_0x104a38370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 3 "start_time";
    .port_info 4 /INPUT 2 "start_state";
    .port_info 5 /INPUT 1 "force_state0";
    .port_info 6 /OUTPUT 3 "tb_time";
    .port_info 7 /OUTPUT 2 "tb_state";
    .port_info 8 /INPUT 1 "tb_surv_bit";
    .port_info 9 /OUTPUT 1 "busy";
    .port_info 10 /OUTPUT 1 "dec_bit_valid";
    .port_info 11 /OUTPUT 1 "dec_bit";
P_0xa76c88140 .param/l "COUNT_W" 1 12 26, +C4<00000000000000000000000000000011>;
P_0xa76c88180 .param/l "D" 0 12 6, +C4<00000000000000000000000000000110>;
P_0xa76c881c0 .param/l "K" 0 12 4, +C4<00000000000000000000000000000111>;
P_0xa76c88200 .param/l "M" 0 12 5, +C4<00000000000000000000000000000010>;
P_0xa76c88240 .param/l "TIME_W" 1 12 25, +C4<00000000000000000000000000000011>;
enum0x104a3bc50 .enum4 (2)
   "TB_IDLE" 2'b00,
   "TB_PRIME" 2'b01,
   "TB_RUN" 2'b10
 ;
L_0xa76878640 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0xa770b0fa0_0 .net/2u *"_ivl_0", 2 0, L_0xa76878640;  1 drivers
v0xa770b1040_0 .net *"_ivl_2", 0 0, L_0xa77072080;  1 drivers
L_0xa76878688 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0xa770b10e0_0 .net/2u *"_ivl_4", 2 0, L_0xa76878688;  1 drivers
L_0xa768786d0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0xa770b1180_0 .net/2u *"_ivl_6", 2 0, L_0xa768786d0;  1 drivers
v0xa770b1220_0 .net *"_ivl_8", 2 0, L_0xa76c6a3a0;  1 drivers
v0xa770b12c0_0 .var "busy", 0 0;
v0xa770b1360_0 .net "clk", 0 0, v0xa770b8a00_0;  alias, 1 drivers
v0xa770b1400_0 .var "dec_bit", 0 0;
v0xa770b14a0_0 .var "dec_bit_valid", 0 0;
v0xa770b1540_0 .var "depth", 2 0;
v0xa770b15e0_0 .net "force_state0", 0 0, v0xa770b8fa0_0;  alias, 1 drivers
v0xa770b1680_0 .net "prev_time", 2 0, L_0xa770b9ae0;  1 drivers
v0xa770b1720_0 .net "rst", 0 0, v0xa770b92c0_0;  alias, 1 drivers
v0xa770b17c0_0 .net "start", 0 0, L_0xa77071fe0;  alias, 1 drivers
v0xa770b1860_0 .net "start_state", 1 0, L_0xa770418f0;  alias, 1 drivers
v0xa770b1900_0 .net "start_time", 2 0, L_0xa77041880;  alias, 1 drivers
v0xa770b19a0_0 .var "surv_bit_q", 0 0;
v0xa770b1a40_0 .var "tb_fsm", 1 0;
v0xa770b1ae0_0 .var "tb_state", 1 0;
v0xa770b1b80_0 .net "tb_surv_bit", 0 0, L_0xa77071ea0;  alias, 1 drivers
v0xa770b1c20_0 .var "tb_time", 2 0;
E_0xa7708d500 .event posedge, v0xa770b0460_0, v0xa7704ff20_0;
L_0xa77072080 .cmp/eq 3, v0xa770b1c20_0, L_0xa76878640;
L_0xa76c6a3a0 .arith/sub 3, v0xa770b1c20_0, L_0xa768786d0;
L_0xa770b9ae0 .functor MUXZ 3, L_0xa76c6a3a0, L_0xa76878688, L_0xa77072080, C4<>;
S_0xa770b4180 .scope autotask, "encode_bit" "encode_bit" 4 44, 4 44 0, S_0x104a33d50;
 .timescale -9 -12;
v0xa770b85a0_0 .var "bit_in", 0 0;
v0xa770b8640_0 .var "sr", 2 0;
v0xa770b86e0_0 .var "state_in", 1 0;
v0xa770b8780_0 .var "state_out", 1 0;
v0xa770b8820_0 .var "y0", 0 0;
v0xa770b88c0_0 .var "y1", 0 0;
TD_tb_traceback_debug.encode_bit ;
    %load/vec4 v0xa770b86e0_0;
    %load/vec4 v0xa770b85a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xa770b8640_0, 0, 3;
    %load/vec4 v0xa770b8640_0;
    %pushi/vec4 7, 0, 3;
    %and;
    %xor/r;
    %store/vec4 v0xa770b8820_0, 0, 1;
    %load/vec4 v0xa770b8640_0;
    %pushi/vec4 5, 0, 3;
    %and;
    %xor/r;
    %store/vec4 v0xa770b88c0_0, 0, 1;
    %load/vec4 v0xa770b86e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0xa770b85a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xa770b8780_0, 0, 2;
    %end;
    .scope S_0x104a33bd0;
T_1 ;
    %wait E_0xa7708c9c0;
    %load/vec4 v0xa7704dae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa7704d9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa7704dcc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xa7704db80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xa7704d720_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xa7704dd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa7704d860_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xa7704da40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0xa7704d9a0_0;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0xa7704d900_0;
    %assign/vec4 v0xa7704d720_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xa7704dd60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa7704d860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa7704d9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa7704dcc0_0, 0;
    %load/vec4 v0xa7704d900_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0xa7704db80_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0xa7704dcc0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.8, 10;
    %load/vec4 v0xa7704dc20_0;
    %and;
T_1.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.7, 9;
    %load/vec4 v0xa7704d860_0;
    %and;
T_1.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v0xa7704dd60_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa7704dcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa7704d860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa7704d9a0_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v0xa7704dd60_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xa7704dd60_0, 0;
    %load/vec4 v0xa7704dd60_0;
    %addi 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xa7704db80_0, 0;
    %jmp T_1.15;
T_1.11 ;
    %load/vec4 v0xa7704d720_0;
    %parti/s 2, 2, 3;
    %assign/vec4 v0xa7704db80_0, 0;
    %jmp T_1.15;
T_1.12 ;
    %load/vec4 v0xa7704d720_0;
    %parti/s 2, 4, 4;
    %assign/vec4 v0xa7704db80_0, 0;
    %jmp T_1.15;
T_1.13 ;
    %load/vec4 v0xa7704d720_0;
    %parti/s 2, 6, 4;
    %assign/vec4 v0xa7704db80_0, 0;
    %jmp T_1.15;
T_1.15 ;
    %pop/vec4 1;
T_1.10 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x104a37e70;
T_2 ;
    %wait E_0xa7708cf00;
    %load/vec4 v0xa7704fa20_0;
    %load/vec4 v0xa7704f8e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xa7704fac0_0, 0, 3;
    %load/vec4 v0xa7704fac0_0;
    %pushi/vec4 7, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa7704f980_0, 4, 1;
    %load/vec4 v0xa7704fac0_0;
    %pushi/vec4 5, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa7704f980_0, 4, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x104a37400;
T_3 ;
    %wait E_0xa7708d0c0;
    %load/vec4 v0xa7704fca0_0;
    %load/vec4 v0xa7704fb60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xa7704fd40_0, 0, 3;
    %load/vec4 v0xa7704fd40_0;
    %pushi/vec4 7, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa7704fc00_0, 4, 1;
    %load/vec4 v0xa7704fd40_0;
    %pushi/vec4 5, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa7704fc00_0, 4, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x104a38f50;
T_4 ;
    %wait E_0xa7708d240;
    %load/vec4 v0xa770b0140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0xa770b01e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0xa7704fde0, 4;
    %store/vec4 v0xa770b0320_0, 0, 4;
    %load/vec4 v0xa770b0280_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0xa7704fde0, 4;
    %store/vec4 v0xa770b03c0_0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xa770b01e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0xa7704fe80, 4;
    %store/vec4 v0xa770b0320_0, 0, 4;
    %load/vec4 v0xa770b0280_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0xa7704fe80, 4;
    %store/vec4 v0xa770b03c0_0, 0, 4;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x104a38f50;
T_5 ;
    %wait E_0xa7708d200;
    %load/vec4 v0xa770b0460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa770b0000_0, 0, 32;
T_5.2 ;
    %load/vec4 v0xa770b0000_0;
    %pad/s 34;
    %cmpi/s 4, 0, 34;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0xa770b0000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xa7704fde0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0xa770b0000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xa7704fe80, 0, 4;
    %load/vec4 v0xa770b0000_0;
    %addi 1, 0, 32;
    %store/vec4 v0xa770b0000_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa770b0140_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xa770b00a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0xa770b0140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xa7704fe80, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xa770b0000_0, 0, 32;
T_5.8 ;
    %load/vec4 v0xa770b0000_0;
    %pad/s 34;
    %cmpi/s 4, 0, 34;
    %jmp/0xz T_5.9, 5;
    %pushi/vec4 15, 0, 4;
    %ix/getv/s 3, v0xa770b0000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xa7704fe80, 0, 4;
    %load/vec4 v0xa770b0000_0;
    %addi 1, 0, 32;
    %store/vec4 v0xa770b0000_0, 0, 32;
    %jmp T_5.8;
T_5.9 ;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xa7704fde0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xa770b0000_0, 0, 32;
T_5.10 ;
    %load/vec4 v0xa770b0000_0;
    %pad/s 34;
    %cmpi/s 4, 0, 34;
    %jmp/0xz T_5.11, 5;
    %pushi/vec4 15, 0, 4;
    %ix/getv/s 3, v0xa770b0000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xa7704fde0, 0, 4;
    %load/vec4 v0xa770b0000_0;
    %addi 1, 0, 32;
    %store/vec4 v0xa770b0000_0, 0, 32;
    %jmp T_5.10;
T_5.11 ;
T_5.7 ;
T_5.4 ;
    %load/vec4 v0xa770b05a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0xa770b0140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %load/vec4 v0xa770b06e0_0;
    %load/vec4 v0xa770b0640_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xa7704fe80, 0, 4;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v0xa770b06e0_0;
    %load/vec4 v0xa770b0640_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xa7704fde0, 0, 4;
T_5.15 ;
T_5.12 ;
    %load/vec4 v0xa770b0500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %load/vec4 v0xa770b0140_0;
    %inv;
    %assign/vec4 v0xa770b0140_0, 0;
T_5.16 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x104a385b0;
T_6 ;
    %wait E_0xa7708d200;
    %load/vec4 v0xa770b0c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xa770b0f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa770b0a00_0, 0, 32;
T_6.2 ;
    %load/vec4 v0xa770b0a00_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0xa770b0a00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xa770b0aa0, 0, 4;
    %load/vec4 v0xa770b0a00_0;
    %addi 1, 0, 32;
    %store/vec4 v0xa770b0a00_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xa770b0e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0xa770b0dc0_0;
    %load/vec4 v0xa770b0f00_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xa770b0aa0, 0, 4;
    %load/vec4 v0xa770b0f00_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xa770b0f00_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0xa770b0f00_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xa770b0f00_0, 0;
T_6.7 ;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xa770b4000;
T_7 ;
    %wait E_0xa7708d500;
    %load/vec4 v0xa770b1720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xa770b1a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa770b12c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xa770b1540_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xa770b1c20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xa770b1ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa770b14a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa770b1400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa770b19a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa770b14a0_0, 0;
    %load/vec4 v0xa770b1b80_0;
    %assign/vec4 v0xa770b19a0_0, 0;
    %load/vec4 v0xa770b1a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xa770b1a40_0, 0;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0xa770b17c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa770b12c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xa770b1540_0, 0;
    %load/vec4 v0xa770b1900_0;
    %assign/vec4 v0xa770b1c20_0, 0;
    %load/vec4 v0xa770b15e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.9, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.10, 8;
T_7.9 ; End of true expr.
    %load/vec4 v0xa770b1860_0;
    %jmp/0 T_7.10, 8;
 ; End of false expr.
    %blend;
T_7.10;
    %assign/vec4 v0xa770b1ae0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xa770b1a40_0, 0;
T_7.7 ;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0xa770b1a40_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0xa770b19a0_0;
    %load/vec4 v0xa770b1ae0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xa770b1ae0_0, 0;
    %load/vec4 v0xa770b1680_0;
    %assign/vec4 v0xa770b1c20_0, 0;
    %load/vec4 v0xa770b1540_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xa770b1540_0, 0;
    %load/vec4 v0xa770b1540_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_7.11, 4;
    %load/vec4 v0xa770b19a0_0;
    %assign/vec4 v0xa770b1400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa770b14a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa770b12c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xa770b1a40_0, 0;
T_7.11 ;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x104a38370;
T_8 ;
    %end;
    .thread T_8;
    .scope S_0x104a38370;
T_9 ;
    %wait E_0xa7708d500;
    %load/vec4 v0xa770b35c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xa770b3a20_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xa770b3ac0_0;
    %assign/vec4 v0xa770b3a20_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x104a38370;
T_10 ;
Ewait_0 .event/or E_0xa7708cc80, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xa770b3a20_0;
    %store/vec4 v0xa770b3ac0_0, 0, 2;
    %load/vec4 v0xa770b3a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xa770b3ac0_0, 0, 2;
    %jmp T_10.5;
T_10.0 ;
    %load/vec4 v0xa770b2760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xa770b3ac0_0, 0, 2;
T_10.6 ;
    %jmp T_10.5;
T_10.1 ;
    %load/vec4 v0xa770b30c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xa770b3ac0_0, 0, 2;
T_10.8 ;
    %jmp T_10.5;
T_10.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xa770b3ac0_0, 0, 2;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v0xa770b8000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xa770b3ac0_0, 0, 2;
T_10.10 ;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x104a38370;
T_11 ;
    %wait E_0xa7708d500;
    %load/vec4 v0xa770b35c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xa770b3700_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0xa770b2760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0xa770b3660_0;
    %assign/vec4 v0xa770b3700_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x104a38370;
T_12 ;
    %wait E_0xa7708d500;
    %load/vec4 v0xa770b35c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xa770b3f20_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0xa770b2760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xa770b3f20_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0xa770b3a20_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0xa770b30c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0xa770b3f20_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xa770b3f20_0, 0;
T_12.6 ;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x104a38370;
T_13 ;
    %wait E_0xa7708d500;
    %load/vec4 v0xa770b35c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xa770b3b60_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0xa770b2760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xa770b3b60_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0xa770b3a20_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0xa770b3ca0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0xa770b3f20_0;
    %assign/vec4/off/d v0xa770b3b60_0, 4, 5;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x104a38370;
T_14 ;
    %wait E_0xa7708d500;
    %load/vec4 v0xa770b35c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0xa770b28a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xa770b2940_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0xa770b2760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0xa770b28a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xa770b2940_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0xa770b3a20_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0xa770b33e0_0;
    %load/vec4 v0xa770b28a0_0;
    %cmp/u;
    %jmp/0xz  T_14.6, 5;
    %load/vec4 v0xa770b33e0_0;
    %assign/vec4 v0xa770b28a0_0, 0;
    %load/vec4 v0xa770b3f20_0;
    %assign/vec4 v0xa770b2940_0, 0;
T_14.6 ;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x104a38370;
T_15 ;
    %wait E_0xa7708d500;
    %load/vec4 v0xa770b35c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xa770b3980_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0xa770b3a20_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0xa770b2940_0;
    %assign/vec4 v0xa770b3980_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x104a38370;
T_16 ;
    %wait E_0xa7708d500;
    %load/vec4 v0xa770b35c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa770b3020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa770b2f80_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa770b2f80_0, 0;
    %load/vec4 v0xa770b2760_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.4, 9;
    %load/vec4 v0xa770b3020_0;
    %and;
T_16.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa770b2f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa770b3020_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x104a33d50;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa770b8a00_0, 0, 1;
    %end;
    .thread T_17, $init;
    .scope S_0x104a33d50;
T_18 ;
    %delay 5000, 0;
    %load/vec4 v0xa770b8a00_0;
    %inv;
    %store/vec4 v0xa770b8a00_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x104a33d50;
T_19 ;
    %wait E_0xa7708d200;
    %load/vec4 v0xa770b94a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.2, 9;
    %load/vec4 v0xa770b9400_0;
    %and;
T_19.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0xa770b9540_0;
    %addi 1, 0, 32;
    %store/vec4 v0xa770b9540_0, 0, 32;
    %vpi_func 4 79 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call/w 4 79 "$display", "  [T=%0d] Symbol %0d accepted: %b", S<0,vec4,u64>, v0xa770b9540_0, v0xa770b9360_0 {1 0 0};
T_19.0 ;
    %load/vec4 v0xa770b3a20_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_19.3, 4;
    %load/vec4 v0xa770b8aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xa770b8aa0_0, 0, 32;
    %vpi_func 4 84 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call/w 4 84 "$display", "  [T=%0d] COMMIT %0d (best_state=%b)", S<0,vec4,u64>, v0xa770b8aa0_0, v0xa770b2940_0 {1 0 0};
T_19.3 ;
    %load/vec4 v0xa770b8140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.5, 8;
    %load/vec4 v0xa770b95e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xa770b95e0_0, 0, 32;
    %vpi_func 4 88 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call/w 4 88 "$display", "  [T=%0d] TRACEBACK OUTPUT %0d: bit=%b", S<0,vec4,u64>, v0xa770b95e0_0, v0xa770b2c60_0 {1 0 0};
T_19.5 ;
    %load/vec4 v0xa770b81e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.7, 8;
    %load/vec4 v0xa770b9680_0;
    %addi 1, 0, 32;
    %store/vec4 v0xa770b9680_0, 0, 32;
    %vpi_func 4 93 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call/w 4 92 "$display", "  [T=%0d] TRACEBACK START %0d (state=%b, time=%0d, busy=%b)", S<0,vec4,u64>, v0xa770b9680_0, v0xa770b8280_0, v0xa770b8320_0, v0xa770b8000_0 {1 0 0};
T_19.7 ;
    %load/vec4 v0xa770b8be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.9, 8;
    %load/vec4 v0xa770b9180_0;
    %addi 1, 0, 32;
    %store/vec4 v0xa770b9180_0, 0, 32;
    %vpi_func 4 98 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call/w 4 98 "$display", "  [T=%0d] OUTPUT %0d: bit=%b", S<0,vec4,u64>, v0xa770b9180_0, v0xa770b8b40_0 {1 0 0};
T_19.9 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x104a33d50;
T_20 ;
    %vpi_call/w 4 103 "$dumpfile", "tb_traceback_debug.vcd" {0 0 0};
    %vpi_call/w 4 104 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x104a33d50 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa770b9540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa770b8aa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa770b9680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa770b95e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa770b9180_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa770b92c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa770b94a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa770b8fa0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_20.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.1, 5;
    %jmp/1 T_20.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa7708d200;
    %jmp T_20.0;
T_20.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa770b92c0_0, 0, 1;
    %wait E_0xa7708d200;
    %pushi/vec4 44272, 0, 16;
    %store/vec4 v0xa770b9720_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xa770b8dc0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa770b8960_0, 0, 32;
    %vpi_call/w 4 125 "$display", "\012=== Encoding Test Sequence ===" {0 0 0};
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0xa770b9040_0, 0, 32;
T_20.2 ;
    %load/vec4 v0xa770b9040_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_20.3, 5;
    %alloc S_0xa770b4180;
    %load/vec4 v0xa770b9720_0;
    %load/vec4 v0xa770b9040_0;
    %part/s 1;
    %store/vec4 v0xa770b85a0_0, 0, 1;
    %load/vec4 v0xa770b8dc0_0;
    %store/vec4 v0xa770b86e0_0, 0, 2;
    %fork TD_tb_traceback_debug.encode_bit, S_0xa770b4180;
    %join;
    %load/vec4 v0xa770b8780_0;
    %store/vec4 v0xa770b90e0_0, 0, 2;
    %load/vec4 v0xa770b8820_0;
    %store/vec4 v0xa770b97c0_0, 0, 1;
    %load/vec4 v0xa770b88c0_0;
    %store/vec4 v0xa770b9860_0, 0, 1;
    %free S_0xa770b4180;
    %vpi_call/w 4 128 "$display", "Bit[%0d]=%b, State: %b -> %b, Symbols: %b%b, SR=%b%b%b", v0xa770b9040_0, &PV<v0xa770b9720_0, v0xa770b9040_0, 1>, v0xa770b8dc0_0, v0xa770b90e0_0, v0xa770b97c0_0, v0xa770b9860_0, &PV<v0xa770b9720_0, v0xa770b9040_0, 1>, &PV<v0xa770b8dc0_0, 1, 1>, &PV<v0xa770b8dc0_0, 0, 1> {0 0 0};
    %load/vec4 v0xa770b97c0_0;
    %load/vec4 v0xa770b9860_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xa770b9360_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa770b94a0_0, 0, 1;
    %wait E_0xa7708d200;
T_20.4 ;
    %load/vec4 v0xa770b9400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_20.5, 8;
    %wait E_0xa7708d200;
    %jmp T_20.4;
T_20.5 ;
    %load/vec4 v0xa770b90e0_0;
    %store/vec4 v0xa770b8dc0_0, 0, 2;
    %load/vec4 v0xa770b9040_0;
    %subi 1, 0, 32;
    %store/vec4 v0xa770b9040_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa770b94a0_0, 0, 1;
    %vpi_call/w 4 144 "$display", "\012=== Waiting for outputs ===" {0 0 0};
    %pushi/vec4 100, 0, 32;
T_20.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.7, 5;
    %jmp/1 T_20.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa7708d200;
    %jmp T_20.6;
T_20.7 ;
    %pop/vec4 1;
    %vpi_call/w 4 148 "$display", "\012=== Results ===" {0 0 0};
    %vpi_call/w 4 149 "$display", "Total monitor outputs seen: %0d", v0xa770b9180_0 {0 0 0};
    %load/vec4 v0xa770b9720_0;
    %parti/s 10, 6, 4;
    %store/vec4 v0xa770b8f00_0, 0, 10;
    %load/vec4 v0xa770b8d20_0;
    %parti/s 10, 0, 2;
    %store/vec4 v0xa770b9220_0, 0, 10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa770b8e60_0, 0, 32;
    %vpi_call/w 4 156 "$display", "\012=== Comparison ===" {0 0 0};
    %vpi_call/w 4 157 "$display", "Input bits [15:6]: %b", v0xa770b8f00_0 {0 0 0};
    %vpi_call/w 4 158 "$display", "Output bits [9:0]: %b", v0xa770b9220_0 {0 0 0};
    %load/vec4 v0xa770b8f00_0;
    %load/vec4 v0xa770b9220_0;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_call/w 4 159 "$display", "Match: %b", S<0,vec4,u1> {1 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa770b9040_0, 0, 32;
T_20.8 ;
    %load/vec4 v0xa770b9040_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_20.9, 5;
    %load/vec4 v0xa770b8f00_0;
    %load/vec4 v0xa770b9040_0;
    %part/s 1;
    %load/vec4 v0xa770b9220_0;
    %load/vec4 v0xa770b9040_0;
    %part/s 1;
    %cmp/ne;
    %jmp/0xz  T_20.10, 4;
    %vpi_call/w 4 163 "$display", "ERROR at bit %0d: expected %b, got %b", v0xa770b9040_0, &PV<v0xa770b8f00_0, v0xa770b9040_0, 1>, &PV<v0xa770b9220_0, v0xa770b9040_0, 1> {0 0 0};
    %load/vec4 v0xa770b8e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0xa770b8e60_0, 0, 32;
T_20.10 ;
    %load/vec4 v0xa770b9040_0;
    %addi 1, 0, 32;
    %store/vec4 v0xa770b9040_0, 0, 32;
    %jmp T_20.8;
T_20.9 ;
    %vpi_call/w 4 167 "$display", "Total errors: %0d / 10", v0xa770b8e60_0 {0 0 0};
    %pushi/vec4 10, 0, 32;
T_20.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.13, 5;
    %jmp/1 T_20.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa7708d200;
    %jmp T_20.12;
T_20.13 ;
    %pop/vec4 1;
    %vpi_call/w 4 170 "$finish" {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x104a33d50;
T_21 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xa770b8d20_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa770b8c80_0, 0, 32;
T_21.0 ;
    %load/vec4 v0xa770b92c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_21.1, 6;
    %wait E_0xa7708c800;
    %jmp T_21.0;
T_21.1 ;
    %wait E_0xa7708d200;
T_21.2 ;
    %load/vec4 v0xa770b8c80_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_21.3, 5;
    %wait E_0xa7708d200;
    %load/vec4 v0xa770b8be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0xa770b8b40_0;
    %ix/getv/s 4, v0xa770b8c80_0;
    %store/vec4 v0xa770b8d20_0, 4, 1;
    %vpi_call/w 4 187 "$display", "Collected decoded bit %0d: %b", v0xa770b8c80_0, v0xa770b8b40_0 {0 0 0};
    %load/vec4 v0xa770b8c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0xa770b8c80_0, 0, 32;
T_21.4 ;
    %jmp T_21.2;
T_21.3 ;
    %vpi_call/w 4 192 "$display", "Collection complete: got %0d bits", v0xa770b8c80_0 {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "../src/sym_unpacker_4x.v";
    "tb_traceback_debug.v";
    "../src/viterbi_core.v";
    "../src/acs_core.v";
    "../src/branch_metric.v";
    "../src/ham2.v";
    "../src/expected_bits.v";
    "../src/pm_bank.v";
    "../src/survivor_mem.v";
    "../src/traceback_v2.v";
