# Reading E:/Engr/quartus/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:31:07 on Feb 28,2018
# vlog -reportprogress 300 ./CPU1.sv 
# -- Compiling module CPU1
# -- Compiling module CPU1stim
# 
# Top level modules:
# 	CPU1stim
# End time: 08:31:07 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:31:07 on Feb 28,2018
# vlog -reportprogress 300 ./setflag.sv 
# -- Compiling module setflag
# 
# Top level modules:
# 	setflag
# End time: 08:31:07 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:31:07 on Feb 28,2018
# vlog -reportprogress 300 ./PC.sv 
# -- Compiling module PC
# -- Compiling module PC_testbench
# 
# Top level modules:
# 	PC_testbench
# End time: 08:31:07 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:31:07 on Feb 28,2018
# vlog -reportprogress 300 ./signextend.sv 
# -- Compiling module signextend
# -- Compiling module signextend_testbench
# 
# Top level modules:
# 	signextend_testbench
# End time: 08:31:07 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:31:07 on Feb 28,2018
# vlog -reportprogress 300 ./mult.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# 
# Top level modules:
# 	mult
# 	shifter_testbench
# End time: 08:31:07 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:31:07 on Feb 28,2018
# vlog -reportprogress 300 ./cpu_cntrl.sv 
# -- Compiling module cpu_cntrl
# 
# Top level modules:
# 	cpu_cntrl
# End time: 08:31:07 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:31:07 on Feb 28,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 08:31:07 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:31:07 on Feb 28,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 08:31:07 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:31:07 on Feb 28,2018
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_64bit
# -- Compiling module subtracter_64bit
# -- Compiling module adder_64bit_testbench
# -- Compiling module subtracter_64bit_testbench
# 
# Top level modules:
# 	adder_64bit_testbench
# 	subtracter_64bit_testbench
# End time: 08:31:07 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:31:07 on Feb 28,2018
# vlog -reportprogress 300 ./mux8x64_1.sv 
# -- Compiling module mux8x64_1
# -- Compiling module mux2x64_1
# -- Compiling module mux2x5_1
# -- Compiling module mux8x64_1_testbench
# 
# Top level modules:
# 	mux2x64_1
# 	mux2x5_1
# 	mux8x64_1_testbench
# End time: 08:31:07 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:31:07 on Feb 28,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 08:31:07 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:31:07 on Feb 28,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 08:31:07 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:31:07 on Feb 28,2018
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux4_1
# -- Compiling module mux8_1
# -- Compiling module mux16_1
# -- Compiling module mux32_1
# -- Compiling module mux_32_1_testbench
# -- Compiling module mux2_1_testbench
# -- Compiling module mux4_1_testbench
# -- Compiling module mux8_1_testbench
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# 	mux2_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	mux16_1_testbench
# End time: 08:31:08 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:31:08 on Feb 28,2018
# vlog -reportprogress 300 ./giantMux.sv 
# -- Compiling module giantMux
# -- Compiling module giantMux_testbench
# 
# Top level modules:
# 	giantMux_testbench
# End time: 08:31:08 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:31:08 on Feb 28,2018
# vlog -reportprogress 300 ./decoder5_32.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# 	decoder2_4_testbench
# End time: 08:31:08 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:31:08 on Feb 28,2018
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Enabler
# -- Compiling module D_FF64
# -- Compiling module D_FF64_testbench
# -- Compiling module D_FF_Enabler_testbench
# 
# Top level modules:
# 	D_FF64_testbench
# 	D_FF_Enabler_testbench
# End time: 08:31:08 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:31:08 on Feb 28,2018
# vlog -reportprogress 300 ./createReg.sv 
# -- Compiling module createReg
# -- Compiling module createReg_testbench
# 
# Top level modules:
# 	createReg_testbench
# End time: 08:31:08 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work CPU1stim 
# Start time: 08:31:08 on Feb 28,2018
# Loading sv_std.std
# Loading work.CPU1stim
# Loading work.CPU1
# Loading work.PC
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux2x64_1
# Loading work.instructmem
# Loading work.cpu_cntrl
# Loading work.signextend
# Loading work.shifter
# Loading work.mux2x5_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.createReg
# Loading work.D_FF64
# Loading work.giantMux
# Loading work.alu
# Loading work.subtracter_64bit
# Loading work.mult
# Loading work.mux8x64_1
# Loading work.mux2_1
# Loading work.setflag
# Loading work.datamem
# Loading work.D_FF_Enabler
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 13199 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./CPU1.sv(79)
#    Time: 127500 ns  Iteration: 1  Instance: /CPU1stim
# Break in Module CPU1stim at ./CPU1.sv line 79
# End time: 08:31:22 on Feb 28,2018, Elapsed time: 0:00:14
# Errors: 0, Warnings: 1
