RISCV LB+addr+po
"DpAddrdW Rfe PodRW Rfe"
Cycle=Rfe PodRW Rfe DpAddrdW
Relax=
Safe=Rfe PodRW DpAddrdW
Generator=diy7 (version 7.55)
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Rf
Orig=DpAddrdW Rfe PodRW Rfe
{
uint64_t y; uint64_t x; uint64_t 1:x5; uint64_t 0:x5;

0:x6=x; 0:x8=1; 0:x9=y;
1:x6=y; 1:x7=1; 1:x8=x;
}
 P0            | P1          ;
 ld x5,0(x6)   | ld x5,0(x6) ;
 xor x7,x5,x5  | sd x7,0(x8) ;
 add x10,x9,x7 |             ;
 sd x8,0(x10)  |             ;
exists (0:x5=1 /\ 1:x5=1)
