<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="file:////mnt/media/Tools/Altera/Quartus_23p3/quartus/dspba/Blocksets/BaseBlocks/modelip.xsl"?>
<MODEL>
<NAME>dec_dly_comp/DUT/DUT/Antenna_Gain Delay Compensation/Ant Gain</NAME>
<BUILD_YEAR>2023</BUILD_YEAR>
<LATENCY block='lastTStep'>6</LATENCY>
<INFO>
 <TEXT>Created using DSP Builder for Intel(R) FPGAs - Advanced Blockset software</TEXT>
</INFO>
<INFO>
 <TEXT>Written on Tue Jan  7 17:06:25 2025
</TEXT>
</INFO>
<PORTS>
<PORT>
 <NAME>in_1_In1_tpl</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate validity of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_2_In2_tpl</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate channel of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_3_0_real_In3_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_3_0_imag_In3_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_3_1_real_In3_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_3_1_imag_In3_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_3_2_real_In3_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_3_2_imag_In3_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_3_3_real_In3_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_3_3_imag_In3_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_2_vout1_tpl</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate validity of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_3_cout1_tpl</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate channel of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_0_real_dout1_tpl</NAME>
 <WIDTH>32</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_0_imag_dout1_tpl</NAME>
 <WIDTH>32</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_1_real_dout1_tpl</NAME>
 <WIDTH>32</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_1_imag_dout1_tpl</NAME>
 <WIDTH>32</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_2_real_dout1_tpl</NAME>
 <WIDTH>32</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_2_imag_dout1_tpl</NAME>
 <WIDTH>32</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_3_real_dout1_tpl</NAME>
 <WIDTH>32</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_3_imag_dout1_tpl</NAME>
 <WIDTH>32</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_5_vout2_tpl</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate validity of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_6_cout2_tpl</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate channel of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_4_0_real_dout2_tpl</NAME>
 <WIDTH>32</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_4_0_imag_dout2_tpl</NAME>
 <WIDTH>32</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_4_1_real_dout2_tpl</NAME>
 <WIDTH>32</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_4_1_imag_dout2_tpl</NAME>
 <WIDTH>32</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_4_2_real_dout2_tpl</NAME>
 <WIDTH>32</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_4_2_imag_dout2_tpl</NAME>
 <WIDTH>32</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_4_3_real_dout2_tpl</NAME>
 <WIDTH>32</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_4_3_imag_dout2_tpl</NAME>
 <WIDTH>32</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Ant_Gain_RegField_x_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Ant_Gain_RegField1_x_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Ant_Gain_RegField2_x_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Ant_Gain_RegField3_x_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
</PORTS>

<TIMING>
 <WAVEFORM>
  <NAME>Overview</NAME>
  <PATH>./cic.svg</PATH>
 </WAVEFORM>
</TIMING>
<RESOURCES>
<FUNIT>
 <FUNAME>GND</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>VCC</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>ChannelIn_vunroll_cunroll_x</FUNAME>
 <FUTYPE>PORTIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>ChannelOut_vunroll_cunroll_x</FUNAME>
 <FUTYPE>PORTOUT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
 <DELAY_CORRECTION>6</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>ChannelOut1_vunroll_cunroll_x</FUNAME>
 <FUTYPE>PORTOUT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
 <DELAY_CORRECTION>6</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Ant_Gain_RegField_x_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Ant_Gain_RegField1_x_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Ant_Gain_RegField2_x_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_AMMregisterWireData_dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Ant_Gain_RegField3_x_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>Mult_imagMult1_x_cma</FUNAME>
 <FUTYPE>CHAINMULTADD</FUTYPE>
 <LUT4>16</LUT4>
 <MULT>1</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>5</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Mult_realMult1_x_cma</FUNAME>
 <FUTYPE>CHAINMULTADD</FUTYPE>
 <LUT4>16</LUT4>
 <MULT>1</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>5</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Mult1_imagMult1_x_cma</FUNAME>
 <FUTYPE>CHAINMULTADD</FUTYPE>
 <LUT4>16</LUT4>
 <MULT>1</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>5</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Mult1_realMult1_x_cma</FUNAME>
 <FUTYPE>CHAINMULTADD</FUTYPE>
 <LUT4>16</LUT4>
 <MULT>1</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>5</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Mult2_imagMult1_x_cma</FUNAME>
 <FUTYPE>CHAINMULTADD</FUTYPE>
 <LUT4>16</LUT4>
 <MULT>1</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>5</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Mult2_realMult1_x_cma</FUNAME>
 <FUTYPE>CHAINMULTADD</FUTYPE>
 <LUT4>16</LUT4>
 <MULT>1</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>5</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Mult3_imagMult1_x_cma</FUNAME>
 <FUTYPE>CHAINMULTADD</FUTYPE>
 <LUT4>16</LUT4>
 <MULT>1</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>5</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Mult3_realMult1_x_cma</FUNAME>
 <FUTYPE>CHAINMULTADD</FUTYPE>
 <LUT4>16</LUT4>
 <MULT>1</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>5</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist0_Mult3_realMult1_x_cma_q_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist1_Mult3_imagMult1_x_cma_q_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist2_Mult2_realMult1_x_cma_q_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist3_Mult2_imagMult1_x_cma_q_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist4_Mult1_realMult1_x_cma_q_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist5_Mult1_imagMult1_x_cma_q_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist6_Mult_realMult1_x_cma_q_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist7_Mult_imagMult1_x_cma_q_1</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist8_ChannelIn_vunroll_cunroll_x_in_1_In1_tpl_6</FUNAME>
 <FUTYPE>DELAY</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>6</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist9_ChannelIn_vunroll_cunroll_x_in_2_In2_tpl_6_mem</FUNAME>
 <FUTYPE>DUALMEM</FUTYPE>
 <LUT4>23</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>2</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist9_ChannelIn_vunroll_cunroll_x_in_2_In2_tpl_6_wraddr</FUNAME>
 <FUTYPE>COUNTER</FUTYPE>
 <LUT4>3</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist9_ChannelIn_vunroll_cunroll_x_in_2_In2_tpl_6_offset</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>redist9_ChannelIn_vunroll_cunroll_x_in_2_In2_tpl_6_rdcnt</FUNAME>
 <FUTYPE>ADD</FUTYPE>
 <LUT4>4</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
</FUNIT>
<TOTAL>
 <LUT4>161</LUT4>
 <MULT>8</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
</TOTAL>
</RESOURCES>

</MODEL>
