$date
	Wed Oct  9 23:27:44 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module memory_tb $end
$var wire 32 ! r_data [31:0] $end
$var reg 32 " addr [31:0] $end
$var reg 1 # clk $end
$var reg 32 $ w_data [31:0] $end
$var reg 1 % we $end
$scope module data_mem $end
$var wire 32 & addr [31:0] $end
$var wire 1 # clk $end
$var wire 32 ' w_data [31:0] $end
$var wire 1 % we $end
$var reg 32 ( r_data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
bx '
bx &
0%
bx $
0#
bx "
bx !
$end
#1
1#
#2
0#
b1010100001100100001 $
b1010100001100100001 '
b10010001101000101 "
b10010001101000101 &
1%
#3
1#
#4
0#
b10001001101000101 "
b10001001101000101 &
0%
#5
b1010100001100100001 !
b1010100001100100001 (
1#
#6
0#
b10010001101000101 "
b10010001101000101 &
#7
1#
#8
0#
