
STM32F429_Empty_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000232c  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  080024d8  080024d8  000124d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002560  08002560  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08002560  08002560  00012560  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002568  08002568  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002568  08002568  00012568  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800256c  0800256c  0001256c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002570  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          00000034  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000a4  200000a4  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   00004e56  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001395  00000000  00000000  00024ef6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000560  00000000  00000000  00026290  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000498  00000000  00000000  000267f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028183  00000000  00000000  00026c88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000097bc  00000000  00000000  0004ee0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fd1d2  00000000  00000000  000585c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00155799  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000019b8  00000000  00000000  001557ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000070 	.word	0x20000070
 80001c8:	00000000 	.word	0x00000000
 80001cc:	080024c0 	.word	0x080024c0

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000074 	.word	0x20000074
 80001e8:	080024c0 	.word	0x080024c0

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000200:	f000 b974 	b.w	80004ec <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	4604      	mov	r4, r0
 8000224:	468e      	mov	lr, r1
 8000226:	2b00      	cmp	r3, #0
 8000228:	d14d      	bne.n	80002c6 <__udivmoddi4+0xaa>
 800022a:	428a      	cmp	r2, r1
 800022c:	4694      	mov	ip, r2
 800022e:	d969      	bls.n	8000304 <__udivmoddi4+0xe8>
 8000230:	fab2 f282 	clz	r2, r2
 8000234:	b152      	cbz	r2, 800024c <__udivmoddi4+0x30>
 8000236:	fa01 f302 	lsl.w	r3, r1, r2
 800023a:	f1c2 0120 	rsb	r1, r2, #32
 800023e:	fa20 f101 	lsr.w	r1, r0, r1
 8000242:	fa0c fc02 	lsl.w	ip, ip, r2
 8000246:	ea41 0e03 	orr.w	lr, r1, r3
 800024a:	4094      	lsls	r4, r2
 800024c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000250:	0c21      	lsrs	r1, r4, #16
 8000252:	fbbe f6f8 	udiv	r6, lr, r8
 8000256:	fa1f f78c 	uxth.w	r7, ip
 800025a:	fb08 e316 	mls	r3, r8, r6, lr
 800025e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000262:	fb06 f107 	mul.w	r1, r6, r7
 8000266:	4299      	cmp	r1, r3
 8000268:	d90a      	bls.n	8000280 <__udivmoddi4+0x64>
 800026a:	eb1c 0303 	adds.w	r3, ip, r3
 800026e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000272:	f080 811f 	bcs.w	80004b4 <__udivmoddi4+0x298>
 8000276:	4299      	cmp	r1, r3
 8000278:	f240 811c 	bls.w	80004b4 <__udivmoddi4+0x298>
 800027c:	3e02      	subs	r6, #2
 800027e:	4463      	add	r3, ip
 8000280:	1a5b      	subs	r3, r3, r1
 8000282:	b2a4      	uxth	r4, r4
 8000284:	fbb3 f0f8 	udiv	r0, r3, r8
 8000288:	fb08 3310 	mls	r3, r8, r0, r3
 800028c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000290:	fb00 f707 	mul.w	r7, r0, r7
 8000294:	42a7      	cmp	r7, r4
 8000296:	d90a      	bls.n	80002ae <__udivmoddi4+0x92>
 8000298:	eb1c 0404 	adds.w	r4, ip, r4
 800029c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002a0:	f080 810a 	bcs.w	80004b8 <__udivmoddi4+0x29c>
 80002a4:	42a7      	cmp	r7, r4
 80002a6:	f240 8107 	bls.w	80004b8 <__udivmoddi4+0x29c>
 80002aa:	4464      	add	r4, ip
 80002ac:	3802      	subs	r0, #2
 80002ae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002b2:	1be4      	subs	r4, r4, r7
 80002b4:	2600      	movs	r6, #0
 80002b6:	b11d      	cbz	r5, 80002c0 <__udivmoddi4+0xa4>
 80002b8:	40d4      	lsrs	r4, r2
 80002ba:	2300      	movs	r3, #0
 80002bc:	e9c5 4300 	strd	r4, r3, [r5]
 80002c0:	4631      	mov	r1, r6
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d909      	bls.n	80002de <__udivmoddi4+0xc2>
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	f000 80ef 	beq.w	80004ae <__udivmoddi4+0x292>
 80002d0:	2600      	movs	r6, #0
 80002d2:	e9c5 0100 	strd	r0, r1, [r5]
 80002d6:	4630      	mov	r0, r6
 80002d8:	4631      	mov	r1, r6
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	fab3 f683 	clz	r6, r3
 80002e2:	2e00      	cmp	r6, #0
 80002e4:	d14a      	bne.n	800037c <__udivmoddi4+0x160>
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d302      	bcc.n	80002f0 <__udivmoddi4+0xd4>
 80002ea:	4282      	cmp	r2, r0
 80002ec:	f200 80f9 	bhi.w	80004e2 <__udivmoddi4+0x2c6>
 80002f0:	1a84      	subs	r4, r0, r2
 80002f2:	eb61 0303 	sbc.w	r3, r1, r3
 80002f6:	2001      	movs	r0, #1
 80002f8:	469e      	mov	lr, r3
 80002fa:	2d00      	cmp	r5, #0
 80002fc:	d0e0      	beq.n	80002c0 <__udivmoddi4+0xa4>
 80002fe:	e9c5 4e00 	strd	r4, lr, [r5]
 8000302:	e7dd      	b.n	80002c0 <__udivmoddi4+0xa4>
 8000304:	b902      	cbnz	r2, 8000308 <__udivmoddi4+0xec>
 8000306:	deff      	udf	#255	; 0xff
 8000308:	fab2 f282 	clz	r2, r2
 800030c:	2a00      	cmp	r2, #0
 800030e:	f040 8092 	bne.w	8000436 <__udivmoddi4+0x21a>
 8000312:	eba1 010c 	sub.w	r1, r1, ip
 8000316:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800031a:	fa1f fe8c 	uxth.w	lr, ip
 800031e:	2601      	movs	r6, #1
 8000320:	0c20      	lsrs	r0, r4, #16
 8000322:	fbb1 f3f7 	udiv	r3, r1, r7
 8000326:	fb07 1113 	mls	r1, r7, r3, r1
 800032a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800032e:	fb0e f003 	mul.w	r0, lr, r3
 8000332:	4288      	cmp	r0, r1
 8000334:	d908      	bls.n	8000348 <__udivmoddi4+0x12c>
 8000336:	eb1c 0101 	adds.w	r1, ip, r1
 800033a:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x12a>
 8000340:	4288      	cmp	r0, r1
 8000342:	f200 80cb 	bhi.w	80004dc <__udivmoddi4+0x2c0>
 8000346:	4643      	mov	r3, r8
 8000348:	1a09      	subs	r1, r1, r0
 800034a:	b2a4      	uxth	r4, r4
 800034c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000350:	fb07 1110 	mls	r1, r7, r0, r1
 8000354:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000358:	fb0e fe00 	mul.w	lr, lr, r0
 800035c:	45a6      	cmp	lr, r4
 800035e:	d908      	bls.n	8000372 <__udivmoddi4+0x156>
 8000360:	eb1c 0404 	adds.w	r4, ip, r4
 8000364:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000368:	d202      	bcs.n	8000370 <__udivmoddi4+0x154>
 800036a:	45a6      	cmp	lr, r4
 800036c:	f200 80bb 	bhi.w	80004e6 <__udivmoddi4+0x2ca>
 8000370:	4608      	mov	r0, r1
 8000372:	eba4 040e 	sub.w	r4, r4, lr
 8000376:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800037a:	e79c      	b.n	80002b6 <__udivmoddi4+0x9a>
 800037c:	f1c6 0720 	rsb	r7, r6, #32
 8000380:	40b3      	lsls	r3, r6
 8000382:	fa22 fc07 	lsr.w	ip, r2, r7
 8000386:	ea4c 0c03 	orr.w	ip, ip, r3
 800038a:	fa20 f407 	lsr.w	r4, r0, r7
 800038e:	fa01 f306 	lsl.w	r3, r1, r6
 8000392:	431c      	orrs	r4, r3
 8000394:	40f9      	lsrs	r1, r7
 8000396:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800039a:	fa00 f306 	lsl.w	r3, r0, r6
 800039e:	fbb1 f8f9 	udiv	r8, r1, r9
 80003a2:	0c20      	lsrs	r0, r4, #16
 80003a4:	fa1f fe8c 	uxth.w	lr, ip
 80003a8:	fb09 1118 	mls	r1, r9, r8, r1
 80003ac:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b0:	fb08 f00e 	mul.w	r0, r8, lr
 80003b4:	4288      	cmp	r0, r1
 80003b6:	fa02 f206 	lsl.w	r2, r2, r6
 80003ba:	d90b      	bls.n	80003d4 <__udivmoddi4+0x1b8>
 80003bc:	eb1c 0101 	adds.w	r1, ip, r1
 80003c0:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80003c4:	f080 8088 	bcs.w	80004d8 <__udivmoddi4+0x2bc>
 80003c8:	4288      	cmp	r0, r1
 80003ca:	f240 8085 	bls.w	80004d8 <__udivmoddi4+0x2bc>
 80003ce:	f1a8 0802 	sub.w	r8, r8, #2
 80003d2:	4461      	add	r1, ip
 80003d4:	1a09      	subs	r1, r1, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb1 f0f9 	udiv	r0, r1, r9
 80003dc:	fb09 1110 	mls	r1, r9, r0, r1
 80003e0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003e4:	fb00 fe0e 	mul.w	lr, r0, lr
 80003e8:	458e      	cmp	lr, r1
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x1e2>
 80003ec:	eb1c 0101 	adds.w	r1, ip, r1
 80003f0:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80003f4:	d26c      	bcs.n	80004d0 <__udivmoddi4+0x2b4>
 80003f6:	458e      	cmp	lr, r1
 80003f8:	d96a      	bls.n	80004d0 <__udivmoddi4+0x2b4>
 80003fa:	3802      	subs	r0, #2
 80003fc:	4461      	add	r1, ip
 80003fe:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000402:	fba0 9402 	umull	r9, r4, r0, r2
 8000406:	eba1 010e 	sub.w	r1, r1, lr
 800040a:	42a1      	cmp	r1, r4
 800040c:	46c8      	mov	r8, r9
 800040e:	46a6      	mov	lr, r4
 8000410:	d356      	bcc.n	80004c0 <__udivmoddi4+0x2a4>
 8000412:	d053      	beq.n	80004bc <__udivmoddi4+0x2a0>
 8000414:	b15d      	cbz	r5, 800042e <__udivmoddi4+0x212>
 8000416:	ebb3 0208 	subs.w	r2, r3, r8
 800041a:	eb61 010e 	sbc.w	r1, r1, lr
 800041e:	fa01 f707 	lsl.w	r7, r1, r7
 8000422:	fa22 f306 	lsr.w	r3, r2, r6
 8000426:	40f1      	lsrs	r1, r6
 8000428:	431f      	orrs	r7, r3
 800042a:	e9c5 7100 	strd	r7, r1, [r5]
 800042e:	2600      	movs	r6, #0
 8000430:	4631      	mov	r1, r6
 8000432:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000436:	f1c2 0320 	rsb	r3, r2, #32
 800043a:	40d8      	lsrs	r0, r3
 800043c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000440:	fa21 f303 	lsr.w	r3, r1, r3
 8000444:	4091      	lsls	r1, r2
 8000446:	4301      	orrs	r1, r0
 8000448:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800044c:	fa1f fe8c 	uxth.w	lr, ip
 8000450:	fbb3 f0f7 	udiv	r0, r3, r7
 8000454:	fb07 3610 	mls	r6, r7, r0, r3
 8000458:	0c0b      	lsrs	r3, r1, #16
 800045a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800045e:	fb00 f60e 	mul.w	r6, r0, lr
 8000462:	429e      	cmp	r6, r3
 8000464:	fa04 f402 	lsl.w	r4, r4, r2
 8000468:	d908      	bls.n	800047c <__udivmoddi4+0x260>
 800046a:	eb1c 0303 	adds.w	r3, ip, r3
 800046e:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000472:	d22f      	bcs.n	80004d4 <__udivmoddi4+0x2b8>
 8000474:	429e      	cmp	r6, r3
 8000476:	d92d      	bls.n	80004d4 <__udivmoddi4+0x2b8>
 8000478:	3802      	subs	r0, #2
 800047a:	4463      	add	r3, ip
 800047c:	1b9b      	subs	r3, r3, r6
 800047e:	b289      	uxth	r1, r1
 8000480:	fbb3 f6f7 	udiv	r6, r3, r7
 8000484:	fb07 3316 	mls	r3, r7, r6, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb06 f30e 	mul.w	r3, r6, lr
 8000490:	428b      	cmp	r3, r1
 8000492:	d908      	bls.n	80004a6 <__udivmoddi4+0x28a>
 8000494:	eb1c 0101 	adds.w	r1, ip, r1
 8000498:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 800049c:	d216      	bcs.n	80004cc <__udivmoddi4+0x2b0>
 800049e:	428b      	cmp	r3, r1
 80004a0:	d914      	bls.n	80004cc <__udivmoddi4+0x2b0>
 80004a2:	3e02      	subs	r6, #2
 80004a4:	4461      	add	r1, ip
 80004a6:	1ac9      	subs	r1, r1, r3
 80004a8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004ac:	e738      	b.n	8000320 <__udivmoddi4+0x104>
 80004ae:	462e      	mov	r6, r5
 80004b0:	4628      	mov	r0, r5
 80004b2:	e705      	b.n	80002c0 <__udivmoddi4+0xa4>
 80004b4:	4606      	mov	r6, r0
 80004b6:	e6e3      	b.n	8000280 <__udivmoddi4+0x64>
 80004b8:	4618      	mov	r0, r3
 80004ba:	e6f8      	b.n	80002ae <__udivmoddi4+0x92>
 80004bc:	454b      	cmp	r3, r9
 80004be:	d2a9      	bcs.n	8000414 <__udivmoddi4+0x1f8>
 80004c0:	ebb9 0802 	subs.w	r8, r9, r2
 80004c4:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004c8:	3801      	subs	r0, #1
 80004ca:	e7a3      	b.n	8000414 <__udivmoddi4+0x1f8>
 80004cc:	4646      	mov	r6, r8
 80004ce:	e7ea      	b.n	80004a6 <__udivmoddi4+0x28a>
 80004d0:	4620      	mov	r0, r4
 80004d2:	e794      	b.n	80003fe <__udivmoddi4+0x1e2>
 80004d4:	4640      	mov	r0, r8
 80004d6:	e7d1      	b.n	800047c <__udivmoddi4+0x260>
 80004d8:	46d0      	mov	r8, sl
 80004da:	e77b      	b.n	80003d4 <__udivmoddi4+0x1b8>
 80004dc:	3b02      	subs	r3, #2
 80004de:	4461      	add	r1, ip
 80004e0:	e732      	b.n	8000348 <__udivmoddi4+0x12c>
 80004e2:	4630      	mov	r0, r6
 80004e4:	e709      	b.n	80002fa <__udivmoddi4+0xde>
 80004e6:	4464      	add	r4, ip
 80004e8:	3802      	subs	r0, #2
 80004ea:	e742      	b.n	8000372 <__udivmoddi4+0x156>

080004ec <__aeabi_idiv0>:
 80004ec:	4770      	bx	lr
 80004ee:	bf00      	nop

080004f0 <GPIO_Init>:
 */

#include "GPIO.h"

void GPIO_Init(GPIO_TypeDef *port, uint16_t pin_number)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b088      	sub	sp, #32
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	6078      	str	r0, [r7, #4]
 80004f8:	460b      	mov	r3, r1
 80004fa:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef gpio_init_struct = {0};
 80004fc:	f107 030c 	add.w	r3, r7, #12
 8000500:	2200      	movs	r2, #0
 8000502:	601a      	str	r2, [r3, #0]
 8000504:	605a      	str	r2, [r3, #4]
 8000506:	609a      	str	r2, [r3, #8]
 8000508:	60da      	str	r2, [r3, #12]
 800050a:	611a      	str	r2, [r3, #16]

	gpio_init_struct.Pin = pin_number;
 800050c:	887b      	ldrh	r3, [r7, #2]
 800050e:	60fb      	str	r3, [r7, #12]
	gpio_init_struct.Mode = GPIO_MODE_OUTPUT_PP;
 8000510:	2301      	movs	r3, #1
 8000512:	613b      	str	r3, [r7, #16]
	gpio_init_struct.Pull = GPIO_NOPULL;
 8000514:	2300      	movs	r3, #0
 8000516:	617b      	str	r3, [r7, #20]
	gpio_init_struct.Speed = GPIO_SPEED_FAST;
 8000518:	2302      	movs	r3, #2
 800051a:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(port, &gpio_init_struct);
 800051c:	f107 030c 	add.w	r3, r7, #12
 8000520:	4619      	mov	r1, r3
 8000522:	6878      	ldr	r0, [r7, #4]
 8000524:	f000 fa58 	bl	80009d8 <HAL_GPIO_Init>
}
 8000528:	bf00      	nop
 800052a:	3720      	adds	r7, #32
 800052c:	46bd      	mov	sp, r7
 800052e:	bd80      	pop	{r7, pc}

08000530 <Clock_Enable>:

void Clock_Enable(GPIO_TypeDef *port)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b08a      	sub	sp, #40	; 0x28
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
	if(port == GPIOA)
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	4a4f      	ldr	r2, [pc, #316]	; (8000678 <Clock_Enable+0x148>)
 800053c:	4293      	cmp	r3, r2
 800053e:	d10e      	bne.n	800055e <Clock_Enable+0x2e>
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8000540:	2300      	movs	r3, #0
 8000542:	627b      	str	r3, [r7, #36]	; 0x24
 8000544:	4b4d      	ldr	r3, [pc, #308]	; (800067c <Clock_Enable+0x14c>)
 8000546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000548:	4a4c      	ldr	r2, [pc, #304]	; (800067c <Clock_Enable+0x14c>)
 800054a:	f043 0301 	orr.w	r3, r3, #1
 800054e:	6313      	str	r3, [r2, #48]	; 0x30
 8000550:	4b4a      	ldr	r3, [pc, #296]	; (800067c <Clock_Enable+0x14c>)
 8000552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000554:	f003 0301 	and.w	r3, r3, #1
 8000558:	627b      	str	r3, [r7, #36]	; 0x24
 800055a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
		__HAL_RCC_GPIOG_CLK_ENABLE();
	else if(port == GPIOH)
		__HAL_RCC_GPIOH_CLK_ENABLE();
	else
		printf("Enter Valid Port\r\n");
}
 800055c:	e087      	b.n	800066e <Clock_Enable+0x13e>
	else if(port == GPIOB)
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	4a47      	ldr	r2, [pc, #284]	; (8000680 <Clock_Enable+0x150>)
 8000562:	4293      	cmp	r3, r2
 8000564:	d10e      	bne.n	8000584 <Clock_Enable+0x54>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8000566:	2300      	movs	r3, #0
 8000568:	623b      	str	r3, [r7, #32]
 800056a:	4b44      	ldr	r3, [pc, #272]	; (800067c <Clock_Enable+0x14c>)
 800056c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800056e:	4a43      	ldr	r2, [pc, #268]	; (800067c <Clock_Enable+0x14c>)
 8000570:	f043 0302 	orr.w	r3, r3, #2
 8000574:	6313      	str	r3, [r2, #48]	; 0x30
 8000576:	4b41      	ldr	r3, [pc, #260]	; (800067c <Clock_Enable+0x14c>)
 8000578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800057a:	f003 0302 	and.w	r3, r3, #2
 800057e:	623b      	str	r3, [r7, #32]
 8000580:	6a3b      	ldr	r3, [r7, #32]
}
 8000582:	e074      	b.n	800066e <Clock_Enable+0x13e>
	else if(port == GPIOC)
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	4a3f      	ldr	r2, [pc, #252]	; (8000684 <Clock_Enable+0x154>)
 8000588:	4293      	cmp	r3, r2
 800058a:	d10e      	bne.n	80005aa <Clock_Enable+0x7a>
		__HAL_RCC_GPIOC_CLK_ENABLE();
 800058c:	2300      	movs	r3, #0
 800058e:	61fb      	str	r3, [r7, #28]
 8000590:	4b3a      	ldr	r3, [pc, #232]	; (800067c <Clock_Enable+0x14c>)
 8000592:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000594:	4a39      	ldr	r2, [pc, #228]	; (800067c <Clock_Enable+0x14c>)
 8000596:	f043 0304 	orr.w	r3, r3, #4
 800059a:	6313      	str	r3, [r2, #48]	; 0x30
 800059c:	4b37      	ldr	r3, [pc, #220]	; (800067c <Clock_Enable+0x14c>)
 800059e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005a0:	f003 0304 	and.w	r3, r3, #4
 80005a4:	61fb      	str	r3, [r7, #28]
 80005a6:	69fb      	ldr	r3, [r7, #28]
}
 80005a8:	e061      	b.n	800066e <Clock_Enable+0x13e>
	else if(port == GPIOD)
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	4a36      	ldr	r2, [pc, #216]	; (8000688 <Clock_Enable+0x158>)
 80005ae:	4293      	cmp	r3, r2
 80005b0:	d10e      	bne.n	80005d0 <Clock_Enable+0xa0>
		__HAL_RCC_GPIOD_CLK_ENABLE();
 80005b2:	2300      	movs	r3, #0
 80005b4:	61bb      	str	r3, [r7, #24]
 80005b6:	4b31      	ldr	r3, [pc, #196]	; (800067c <Clock_Enable+0x14c>)
 80005b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ba:	4a30      	ldr	r2, [pc, #192]	; (800067c <Clock_Enable+0x14c>)
 80005bc:	f043 0308 	orr.w	r3, r3, #8
 80005c0:	6313      	str	r3, [r2, #48]	; 0x30
 80005c2:	4b2e      	ldr	r3, [pc, #184]	; (800067c <Clock_Enable+0x14c>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c6:	f003 0308 	and.w	r3, r3, #8
 80005ca:	61bb      	str	r3, [r7, #24]
 80005cc:	69bb      	ldr	r3, [r7, #24]
}
 80005ce:	e04e      	b.n	800066e <Clock_Enable+0x13e>
	else if(port == GPIOE)
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	4a2e      	ldr	r2, [pc, #184]	; (800068c <Clock_Enable+0x15c>)
 80005d4:	4293      	cmp	r3, r2
 80005d6:	d10e      	bne.n	80005f6 <Clock_Enable+0xc6>
		__HAL_RCC_GPIOE_CLK_ENABLE();
 80005d8:	2300      	movs	r3, #0
 80005da:	617b      	str	r3, [r7, #20]
 80005dc:	4b27      	ldr	r3, [pc, #156]	; (800067c <Clock_Enable+0x14c>)
 80005de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e0:	4a26      	ldr	r2, [pc, #152]	; (800067c <Clock_Enable+0x14c>)
 80005e2:	f043 0310 	orr.w	r3, r3, #16
 80005e6:	6313      	str	r3, [r2, #48]	; 0x30
 80005e8:	4b24      	ldr	r3, [pc, #144]	; (800067c <Clock_Enable+0x14c>)
 80005ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ec:	f003 0310 	and.w	r3, r3, #16
 80005f0:	617b      	str	r3, [r7, #20]
 80005f2:	697b      	ldr	r3, [r7, #20]
}
 80005f4:	e03b      	b.n	800066e <Clock_Enable+0x13e>
	else if(port == GPIOF)
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	4a25      	ldr	r2, [pc, #148]	; (8000690 <Clock_Enable+0x160>)
 80005fa:	4293      	cmp	r3, r2
 80005fc:	d10e      	bne.n	800061c <Clock_Enable+0xec>
		__HAL_RCC_GPIOF_CLK_ENABLE();
 80005fe:	2300      	movs	r3, #0
 8000600:	613b      	str	r3, [r7, #16]
 8000602:	4b1e      	ldr	r3, [pc, #120]	; (800067c <Clock_Enable+0x14c>)
 8000604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000606:	4a1d      	ldr	r2, [pc, #116]	; (800067c <Clock_Enable+0x14c>)
 8000608:	f043 0320 	orr.w	r3, r3, #32
 800060c:	6313      	str	r3, [r2, #48]	; 0x30
 800060e:	4b1b      	ldr	r3, [pc, #108]	; (800067c <Clock_Enable+0x14c>)
 8000610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000612:	f003 0320 	and.w	r3, r3, #32
 8000616:	613b      	str	r3, [r7, #16]
 8000618:	693b      	ldr	r3, [r7, #16]
}
 800061a:	e028      	b.n	800066e <Clock_Enable+0x13e>
	else if(port == GPIOG)
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	4a1d      	ldr	r2, [pc, #116]	; (8000694 <Clock_Enable+0x164>)
 8000620:	4293      	cmp	r3, r2
 8000622:	d10e      	bne.n	8000642 <Clock_Enable+0x112>
		__HAL_RCC_GPIOG_CLK_ENABLE();
 8000624:	2300      	movs	r3, #0
 8000626:	60fb      	str	r3, [r7, #12]
 8000628:	4b14      	ldr	r3, [pc, #80]	; (800067c <Clock_Enable+0x14c>)
 800062a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800062c:	4a13      	ldr	r2, [pc, #76]	; (800067c <Clock_Enable+0x14c>)
 800062e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000632:	6313      	str	r3, [r2, #48]	; 0x30
 8000634:	4b11      	ldr	r3, [pc, #68]	; (800067c <Clock_Enable+0x14c>)
 8000636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000638:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800063c:	60fb      	str	r3, [r7, #12]
 800063e:	68fb      	ldr	r3, [r7, #12]
}
 8000640:	e015      	b.n	800066e <Clock_Enable+0x13e>
	else if(port == GPIOH)
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	4a14      	ldr	r2, [pc, #80]	; (8000698 <Clock_Enable+0x168>)
 8000646:	4293      	cmp	r3, r2
 8000648:	d10e      	bne.n	8000668 <Clock_Enable+0x138>
		__HAL_RCC_GPIOH_CLK_ENABLE();
 800064a:	2300      	movs	r3, #0
 800064c:	60bb      	str	r3, [r7, #8]
 800064e:	4b0b      	ldr	r3, [pc, #44]	; (800067c <Clock_Enable+0x14c>)
 8000650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000652:	4a0a      	ldr	r2, [pc, #40]	; (800067c <Clock_Enable+0x14c>)
 8000654:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000658:	6313      	str	r3, [r2, #48]	; 0x30
 800065a:	4b08      	ldr	r3, [pc, #32]	; (800067c <Clock_Enable+0x14c>)
 800065c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800065e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000662:	60bb      	str	r3, [r7, #8]
 8000664:	68bb      	ldr	r3, [r7, #8]
}
 8000666:	e002      	b.n	800066e <Clock_Enable+0x13e>
		printf("Enter Valid Port\r\n");
 8000668:	480c      	ldr	r0, [pc, #48]	; (800069c <Clock_Enable+0x16c>)
 800066a:	f001 fa99 	bl	8001ba0 <puts>
}
 800066e:	bf00      	nop
 8000670:	3728      	adds	r7, #40	; 0x28
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	40020000 	.word	0x40020000
 800067c:	40023800 	.word	0x40023800
 8000680:	40020400 	.word	0x40020400
 8000684:	40020800 	.word	0x40020800
 8000688:	40020c00 	.word	0x40020c00
 800068c:	40021000 	.word	0x40021000
 8000690:	40021400 	.word	0x40021400
 8000694:	40021800 	.word	0x40021800
 8000698:	40021c00 	.word	0x40021c00
 800069c:	080024d8 	.word	0x080024d8

080006a0 <GPIO_Pin_Set>:
void GPIO_Toggle(GPIO_TypeDef *port, uint16_t pin_number)
{
	HAL_GPIO_TogglePin(port, pin_number);
}
void GPIO_Pin_Set(GPIO_TypeDef *port, uint16_t pin_number)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
 80006a8:	460b      	mov	r3, r1
 80006aa:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(port, pin_number, GPIO_PIN_SET);
 80006ac:	887b      	ldrh	r3, [r7, #2]
 80006ae:	2201      	movs	r2, #1
 80006b0:	4619      	mov	r1, r3
 80006b2:	6878      	ldr	r0, [r7, #4]
 80006b4:	f000 fb3c 	bl	8000d30 <HAL_GPIO_WritePin>
}
 80006b8:	bf00      	nop
 80006ba:	3708      	adds	r7, #8
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}

080006c0 <GPIO_Pin_Reset>:
void GPIO_Pin_Reset(GPIO_TypeDef *port, uint16_t pin_number)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
 80006c8:	460b      	mov	r3, r1
 80006ca:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(port, pin_number, GPIO_PIN_RESET);
 80006cc:	887b      	ldrh	r3, [r7, #2]
 80006ce:	2200      	movs	r2, #0
 80006d0:	4619      	mov	r1, r3
 80006d2:	6878      	ldr	r0, [r7, #4]
 80006d4:	f000 fb2c 	bl	8000d30 <HAL_GPIO_WritePin>
}
 80006d8:	bf00      	nop
 80006da:	3708      	adds	r7, #8
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd80      	pop	{r7, pc}

080006e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80006e4:	4b0e      	ldr	r3, [pc, #56]	; (8000720 <HAL_Init+0x40>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	4a0d      	ldr	r2, [pc, #52]	; (8000720 <HAL_Init+0x40>)
 80006ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80006ee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80006f0:	4b0b      	ldr	r3, [pc, #44]	; (8000720 <HAL_Init+0x40>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	4a0a      	ldr	r2, [pc, #40]	; (8000720 <HAL_Init+0x40>)
 80006f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80006fa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006fc:	4b08      	ldr	r3, [pc, #32]	; (8000720 <HAL_Init+0x40>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	4a07      	ldr	r2, [pc, #28]	; (8000720 <HAL_Init+0x40>)
 8000702:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000706:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000708:	2003      	movs	r0, #3
 800070a:	f000 f931 	bl	8000970 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800070e:	2000      	movs	r0, #0
 8000710:	f000 f808 	bl	8000724 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000714:	f001 f89c 	bl	8001850 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000718:	2300      	movs	r3, #0
}
 800071a:	4618      	mov	r0, r3
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	40023c00 	.word	0x40023c00

08000724 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800072c:	4b12      	ldr	r3, [pc, #72]	; (8000778 <HAL_InitTick+0x54>)
 800072e:	681a      	ldr	r2, [r3, #0]
 8000730:	4b12      	ldr	r3, [pc, #72]	; (800077c <HAL_InitTick+0x58>)
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	4619      	mov	r1, r3
 8000736:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800073a:	fbb3 f3f1 	udiv	r3, r3, r1
 800073e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000742:	4618      	mov	r0, r3
 8000744:	f000 f93b 	bl	80009be <HAL_SYSTICK_Config>
 8000748:	4603      	mov	r3, r0
 800074a:	2b00      	cmp	r3, #0
 800074c:	d001      	beq.n	8000752 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800074e:	2301      	movs	r3, #1
 8000750:	e00e      	b.n	8000770 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	2b0f      	cmp	r3, #15
 8000756:	d80a      	bhi.n	800076e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000758:	2200      	movs	r2, #0
 800075a:	6879      	ldr	r1, [r7, #4]
 800075c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000760:	f000 f911 	bl	8000986 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000764:	4a06      	ldr	r2, [pc, #24]	; (8000780 <HAL_InitTick+0x5c>)
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800076a:	2300      	movs	r3, #0
 800076c:	e000      	b.n	8000770 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800076e:	2301      	movs	r3, #1
}
 8000770:	4618      	mov	r0, r3
 8000772:	3708      	adds	r7, #8
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}
 8000778:	20000008 	.word	0x20000008
 800077c:	20000004 	.word	0x20000004
 8000780:	20000000 	.word	0x20000000

08000784 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000784:	b480      	push	{r7}
 8000786:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000788:	4b06      	ldr	r3, [pc, #24]	; (80007a4 <HAL_IncTick+0x20>)
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	461a      	mov	r2, r3
 800078e:	4b06      	ldr	r3, [pc, #24]	; (80007a8 <HAL_IncTick+0x24>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	4413      	add	r3, r2
 8000794:	4a04      	ldr	r2, [pc, #16]	; (80007a8 <HAL_IncTick+0x24>)
 8000796:	6013      	str	r3, [r2, #0]
}
 8000798:	bf00      	nop
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	20000004 	.word	0x20000004
 80007a8:	2000008c 	.word	0x2000008c

080007ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
  return uwTick;
 80007b0:	4b03      	ldr	r3, [pc, #12]	; (80007c0 <HAL_GetTick+0x14>)
 80007b2:	681b      	ldr	r3, [r3, #0]
}
 80007b4:	4618      	mov	r0, r3
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	2000008c 	.word	0x2000008c

080007c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b084      	sub	sp, #16
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80007cc:	f7ff ffee 	bl	80007ac <HAL_GetTick>
 80007d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80007dc:	d005      	beq.n	80007ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80007de:	4b0a      	ldr	r3, [pc, #40]	; (8000808 <HAL_Delay+0x44>)
 80007e0:	781b      	ldrb	r3, [r3, #0]
 80007e2:	461a      	mov	r2, r3
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	4413      	add	r3, r2
 80007e8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80007ea:	bf00      	nop
 80007ec:	f7ff ffde 	bl	80007ac <HAL_GetTick>
 80007f0:	4602      	mov	r2, r0
 80007f2:	68bb      	ldr	r3, [r7, #8]
 80007f4:	1ad3      	subs	r3, r2, r3
 80007f6:	68fa      	ldr	r2, [r7, #12]
 80007f8:	429a      	cmp	r2, r3
 80007fa:	d8f7      	bhi.n	80007ec <HAL_Delay+0x28>
  {
  }
}
 80007fc:	bf00      	nop
 80007fe:	bf00      	nop
 8000800:	3710      	adds	r7, #16
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	20000004 	.word	0x20000004

0800080c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800080c:	b480      	push	{r7}
 800080e:	b085      	sub	sp, #20
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	f003 0307 	and.w	r3, r3, #7
 800081a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800081c:	4b0c      	ldr	r3, [pc, #48]	; (8000850 <__NVIC_SetPriorityGrouping+0x44>)
 800081e:	68db      	ldr	r3, [r3, #12]
 8000820:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000822:	68ba      	ldr	r2, [r7, #8]
 8000824:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000828:	4013      	ands	r3, r2
 800082a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000830:	68bb      	ldr	r3, [r7, #8]
 8000832:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000834:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000838:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800083c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800083e:	4a04      	ldr	r2, [pc, #16]	; (8000850 <__NVIC_SetPriorityGrouping+0x44>)
 8000840:	68bb      	ldr	r3, [r7, #8]
 8000842:	60d3      	str	r3, [r2, #12]
}
 8000844:	bf00      	nop
 8000846:	3714      	adds	r7, #20
 8000848:	46bd      	mov	sp, r7
 800084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084e:	4770      	bx	lr
 8000850:	e000ed00 	.word	0xe000ed00

08000854 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000858:	4b04      	ldr	r3, [pc, #16]	; (800086c <__NVIC_GetPriorityGrouping+0x18>)
 800085a:	68db      	ldr	r3, [r3, #12]
 800085c:	0a1b      	lsrs	r3, r3, #8
 800085e:	f003 0307 	and.w	r3, r3, #7
}
 8000862:	4618      	mov	r0, r3
 8000864:	46bd      	mov	sp, r7
 8000866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086a:	4770      	bx	lr
 800086c:	e000ed00 	.word	0xe000ed00

08000870 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000870:	b480      	push	{r7}
 8000872:	b083      	sub	sp, #12
 8000874:	af00      	add	r7, sp, #0
 8000876:	4603      	mov	r3, r0
 8000878:	6039      	str	r1, [r7, #0]
 800087a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800087c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000880:	2b00      	cmp	r3, #0
 8000882:	db0a      	blt.n	800089a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000884:	683b      	ldr	r3, [r7, #0]
 8000886:	b2da      	uxtb	r2, r3
 8000888:	490c      	ldr	r1, [pc, #48]	; (80008bc <__NVIC_SetPriority+0x4c>)
 800088a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800088e:	0112      	lsls	r2, r2, #4
 8000890:	b2d2      	uxtb	r2, r2
 8000892:	440b      	add	r3, r1
 8000894:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000898:	e00a      	b.n	80008b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800089a:	683b      	ldr	r3, [r7, #0]
 800089c:	b2da      	uxtb	r2, r3
 800089e:	4908      	ldr	r1, [pc, #32]	; (80008c0 <__NVIC_SetPriority+0x50>)
 80008a0:	79fb      	ldrb	r3, [r7, #7]
 80008a2:	f003 030f 	and.w	r3, r3, #15
 80008a6:	3b04      	subs	r3, #4
 80008a8:	0112      	lsls	r2, r2, #4
 80008aa:	b2d2      	uxtb	r2, r2
 80008ac:	440b      	add	r3, r1
 80008ae:	761a      	strb	r2, [r3, #24]
}
 80008b0:	bf00      	nop
 80008b2:	370c      	adds	r7, #12
 80008b4:	46bd      	mov	sp, r7
 80008b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ba:	4770      	bx	lr
 80008bc:	e000e100 	.word	0xe000e100
 80008c0:	e000ed00 	.word	0xe000ed00

080008c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b089      	sub	sp, #36	; 0x24
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	60f8      	str	r0, [r7, #12]
 80008cc:	60b9      	str	r1, [r7, #8]
 80008ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	f003 0307 	and.w	r3, r3, #7
 80008d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008d8:	69fb      	ldr	r3, [r7, #28]
 80008da:	f1c3 0307 	rsb	r3, r3, #7
 80008de:	2b04      	cmp	r3, #4
 80008e0:	bf28      	it	cs
 80008e2:	2304      	movcs	r3, #4
 80008e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008e6:	69fb      	ldr	r3, [r7, #28]
 80008e8:	3304      	adds	r3, #4
 80008ea:	2b06      	cmp	r3, #6
 80008ec:	d902      	bls.n	80008f4 <NVIC_EncodePriority+0x30>
 80008ee:	69fb      	ldr	r3, [r7, #28]
 80008f0:	3b03      	subs	r3, #3
 80008f2:	e000      	b.n	80008f6 <NVIC_EncodePriority+0x32>
 80008f4:	2300      	movs	r3, #0
 80008f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80008fc:	69bb      	ldr	r3, [r7, #24]
 80008fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000902:	43da      	mvns	r2, r3
 8000904:	68bb      	ldr	r3, [r7, #8]
 8000906:	401a      	ands	r2, r3
 8000908:	697b      	ldr	r3, [r7, #20]
 800090a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800090c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000910:	697b      	ldr	r3, [r7, #20]
 8000912:	fa01 f303 	lsl.w	r3, r1, r3
 8000916:	43d9      	mvns	r1, r3
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800091c:	4313      	orrs	r3, r2
         );
}
 800091e:	4618      	mov	r0, r3
 8000920:	3724      	adds	r7, #36	; 0x24
 8000922:	46bd      	mov	sp, r7
 8000924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000928:	4770      	bx	lr
	...

0800092c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b082      	sub	sp, #8
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	3b01      	subs	r3, #1
 8000938:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800093c:	d301      	bcc.n	8000942 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800093e:	2301      	movs	r3, #1
 8000940:	e00f      	b.n	8000962 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000942:	4a0a      	ldr	r2, [pc, #40]	; (800096c <SysTick_Config+0x40>)
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	3b01      	subs	r3, #1
 8000948:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800094a:	210f      	movs	r1, #15
 800094c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000950:	f7ff ff8e 	bl	8000870 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000954:	4b05      	ldr	r3, [pc, #20]	; (800096c <SysTick_Config+0x40>)
 8000956:	2200      	movs	r2, #0
 8000958:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800095a:	4b04      	ldr	r3, [pc, #16]	; (800096c <SysTick_Config+0x40>)
 800095c:	2207      	movs	r2, #7
 800095e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000960:	2300      	movs	r3, #0
}
 8000962:	4618      	mov	r0, r3
 8000964:	3708      	adds	r7, #8
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	e000e010 	.word	0xe000e010

08000970 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000978:	6878      	ldr	r0, [r7, #4]
 800097a:	f7ff ff47 	bl	800080c <__NVIC_SetPriorityGrouping>
}
 800097e:	bf00      	nop
 8000980:	3708      	adds	r7, #8
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}

08000986 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000986:	b580      	push	{r7, lr}
 8000988:	b086      	sub	sp, #24
 800098a:	af00      	add	r7, sp, #0
 800098c:	4603      	mov	r3, r0
 800098e:	60b9      	str	r1, [r7, #8]
 8000990:	607a      	str	r2, [r7, #4]
 8000992:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000994:	2300      	movs	r3, #0
 8000996:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000998:	f7ff ff5c 	bl	8000854 <__NVIC_GetPriorityGrouping>
 800099c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800099e:	687a      	ldr	r2, [r7, #4]
 80009a0:	68b9      	ldr	r1, [r7, #8]
 80009a2:	6978      	ldr	r0, [r7, #20]
 80009a4:	f7ff ff8e 	bl	80008c4 <NVIC_EncodePriority>
 80009a8:	4602      	mov	r2, r0
 80009aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009ae:	4611      	mov	r1, r2
 80009b0:	4618      	mov	r0, r3
 80009b2:	f7ff ff5d 	bl	8000870 <__NVIC_SetPriority>
}
 80009b6:	bf00      	nop
 80009b8:	3718      	adds	r7, #24
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}

080009be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009be:	b580      	push	{r7, lr}
 80009c0:	b082      	sub	sp, #8
 80009c2:	af00      	add	r7, sp, #0
 80009c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009c6:	6878      	ldr	r0, [r7, #4]
 80009c8:	f7ff ffb0 	bl	800092c <SysTick_Config>
 80009cc:	4603      	mov	r3, r0
}
 80009ce:	4618      	mov	r0, r3
 80009d0:	3708      	adds	r7, #8
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}
	...

080009d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009d8:	b480      	push	{r7}
 80009da:	b089      	sub	sp, #36	; 0x24
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
 80009e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80009e2:	2300      	movs	r3, #0
 80009e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80009e6:	2300      	movs	r3, #0
 80009e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80009ea:	2300      	movs	r3, #0
 80009ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80009ee:	2300      	movs	r3, #0
 80009f0:	61fb      	str	r3, [r7, #28]
 80009f2:	e177      	b.n	8000ce4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80009f4:	2201      	movs	r2, #1
 80009f6:	69fb      	ldr	r3, [r7, #28]
 80009f8:	fa02 f303 	lsl.w	r3, r2, r3
 80009fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	697a      	ldr	r2, [r7, #20]
 8000a04:	4013      	ands	r3, r2
 8000a06:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000a08:	693a      	ldr	r2, [r7, #16]
 8000a0a:	697b      	ldr	r3, [r7, #20]
 8000a0c:	429a      	cmp	r2, r3
 8000a0e:	f040 8166 	bne.w	8000cde <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000a12:	683b      	ldr	r3, [r7, #0]
 8000a14:	685b      	ldr	r3, [r3, #4]
 8000a16:	f003 0303 	and.w	r3, r3, #3
 8000a1a:	2b01      	cmp	r3, #1
 8000a1c:	d005      	beq.n	8000a2a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	685b      	ldr	r3, [r3, #4]
 8000a22:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000a26:	2b02      	cmp	r3, #2
 8000a28:	d130      	bne.n	8000a8c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	689b      	ldr	r3, [r3, #8]
 8000a2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000a30:	69fb      	ldr	r3, [r7, #28]
 8000a32:	005b      	lsls	r3, r3, #1
 8000a34:	2203      	movs	r2, #3
 8000a36:	fa02 f303 	lsl.w	r3, r2, r3
 8000a3a:	43db      	mvns	r3, r3
 8000a3c:	69ba      	ldr	r2, [r7, #24]
 8000a3e:	4013      	ands	r3, r2
 8000a40:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000a42:	683b      	ldr	r3, [r7, #0]
 8000a44:	68da      	ldr	r2, [r3, #12]
 8000a46:	69fb      	ldr	r3, [r7, #28]
 8000a48:	005b      	lsls	r3, r3, #1
 8000a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a4e:	69ba      	ldr	r2, [r7, #24]
 8000a50:	4313      	orrs	r3, r2
 8000a52:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	69ba      	ldr	r2, [r7, #24]
 8000a58:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	685b      	ldr	r3, [r3, #4]
 8000a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a60:	2201      	movs	r2, #1
 8000a62:	69fb      	ldr	r3, [r7, #28]
 8000a64:	fa02 f303 	lsl.w	r3, r2, r3
 8000a68:	43db      	mvns	r3, r3
 8000a6a:	69ba      	ldr	r2, [r7, #24]
 8000a6c:	4013      	ands	r3, r2
 8000a6e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000a70:	683b      	ldr	r3, [r7, #0]
 8000a72:	685b      	ldr	r3, [r3, #4]
 8000a74:	091b      	lsrs	r3, r3, #4
 8000a76:	f003 0201 	and.w	r2, r3, #1
 8000a7a:	69fb      	ldr	r3, [r7, #28]
 8000a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a80:	69ba      	ldr	r2, [r7, #24]
 8000a82:	4313      	orrs	r3, r2
 8000a84:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	69ba      	ldr	r2, [r7, #24]
 8000a8a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a8c:	683b      	ldr	r3, [r7, #0]
 8000a8e:	685b      	ldr	r3, [r3, #4]
 8000a90:	f003 0303 	and.w	r3, r3, #3
 8000a94:	2b03      	cmp	r3, #3
 8000a96:	d017      	beq.n	8000ac8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	68db      	ldr	r3, [r3, #12]
 8000a9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000a9e:	69fb      	ldr	r3, [r7, #28]
 8000aa0:	005b      	lsls	r3, r3, #1
 8000aa2:	2203      	movs	r2, #3
 8000aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa8:	43db      	mvns	r3, r3
 8000aaa:	69ba      	ldr	r2, [r7, #24]
 8000aac:	4013      	ands	r3, r2
 8000aae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	689a      	ldr	r2, [r3, #8]
 8000ab4:	69fb      	ldr	r3, [r7, #28]
 8000ab6:	005b      	lsls	r3, r3, #1
 8000ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8000abc:	69ba      	ldr	r2, [r7, #24]
 8000abe:	4313      	orrs	r3, r2
 8000ac0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	69ba      	ldr	r2, [r7, #24]
 8000ac6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ac8:	683b      	ldr	r3, [r7, #0]
 8000aca:	685b      	ldr	r3, [r3, #4]
 8000acc:	f003 0303 	and.w	r3, r3, #3
 8000ad0:	2b02      	cmp	r3, #2
 8000ad2:	d123      	bne.n	8000b1c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ad4:	69fb      	ldr	r3, [r7, #28]
 8000ad6:	08da      	lsrs	r2, r3, #3
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	3208      	adds	r2, #8
 8000adc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ae0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000ae2:	69fb      	ldr	r3, [r7, #28]
 8000ae4:	f003 0307 	and.w	r3, r3, #7
 8000ae8:	009b      	lsls	r3, r3, #2
 8000aea:	220f      	movs	r2, #15
 8000aec:	fa02 f303 	lsl.w	r3, r2, r3
 8000af0:	43db      	mvns	r3, r3
 8000af2:	69ba      	ldr	r2, [r7, #24]
 8000af4:	4013      	ands	r3, r2
 8000af6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000af8:	683b      	ldr	r3, [r7, #0]
 8000afa:	691a      	ldr	r2, [r3, #16]
 8000afc:	69fb      	ldr	r3, [r7, #28]
 8000afe:	f003 0307 	and.w	r3, r3, #7
 8000b02:	009b      	lsls	r3, r3, #2
 8000b04:	fa02 f303 	lsl.w	r3, r2, r3
 8000b08:	69ba      	ldr	r2, [r7, #24]
 8000b0a:	4313      	orrs	r3, r2
 8000b0c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000b0e:	69fb      	ldr	r3, [r7, #28]
 8000b10:	08da      	lsrs	r2, r3, #3
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	3208      	adds	r2, #8
 8000b16:	69b9      	ldr	r1, [r7, #24]
 8000b18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000b22:	69fb      	ldr	r3, [r7, #28]
 8000b24:	005b      	lsls	r3, r3, #1
 8000b26:	2203      	movs	r2, #3
 8000b28:	fa02 f303 	lsl.w	r3, r2, r3
 8000b2c:	43db      	mvns	r3, r3
 8000b2e:	69ba      	ldr	r2, [r7, #24]
 8000b30:	4013      	ands	r3, r2
 8000b32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000b34:	683b      	ldr	r3, [r7, #0]
 8000b36:	685b      	ldr	r3, [r3, #4]
 8000b38:	f003 0203 	and.w	r2, r3, #3
 8000b3c:	69fb      	ldr	r3, [r7, #28]
 8000b3e:	005b      	lsls	r3, r3, #1
 8000b40:	fa02 f303 	lsl.w	r3, r2, r3
 8000b44:	69ba      	ldr	r2, [r7, #24]
 8000b46:	4313      	orrs	r3, r2
 8000b48:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	69ba      	ldr	r2, [r7, #24]
 8000b4e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	685b      	ldr	r3, [r3, #4]
 8000b54:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	f000 80c0 	beq.w	8000cde <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b5e:	2300      	movs	r3, #0
 8000b60:	60fb      	str	r3, [r7, #12]
 8000b62:	4b66      	ldr	r3, [pc, #408]	; (8000cfc <HAL_GPIO_Init+0x324>)
 8000b64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b66:	4a65      	ldr	r2, [pc, #404]	; (8000cfc <HAL_GPIO_Init+0x324>)
 8000b68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b6c:	6453      	str	r3, [r2, #68]	; 0x44
 8000b6e:	4b63      	ldr	r3, [pc, #396]	; (8000cfc <HAL_GPIO_Init+0x324>)
 8000b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b76:	60fb      	str	r3, [r7, #12]
 8000b78:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000b7a:	4a61      	ldr	r2, [pc, #388]	; (8000d00 <HAL_GPIO_Init+0x328>)
 8000b7c:	69fb      	ldr	r3, [r7, #28]
 8000b7e:	089b      	lsrs	r3, r3, #2
 8000b80:	3302      	adds	r3, #2
 8000b82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000b88:	69fb      	ldr	r3, [r7, #28]
 8000b8a:	f003 0303 	and.w	r3, r3, #3
 8000b8e:	009b      	lsls	r3, r3, #2
 8000b90:	220f      	movs	r2, #15
 8000b92:	fa02 f303 	lsl.w	r3, r2, r3
 8000b96:	43db      	mvns	r3, r3
 8000b98:	69ba      	ldr	r2, [r7, #24]
 8000b9a:	4013      	ands	r3, r2
 8000b9c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	4a58      	ldr	r2, [pc, #352]	; (8000d04 <HAL_GPIO_Init+0x32c>)
 8000ba2:	4293      	cmp	r3, r2
 8000ba4:	d037      	beq.n	8000c16 <HAL_GPIO_Init+0x23e>
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	4a57      	ldr	r2, [pc, #348]	; (8000d08 <HAL_GPIO_Init+0x330>)
 8000baa:	4293      	cmp	r3, r2
 8000bac:	d031      	beq.n	8000c12 <HAL_GPIO_Init+0x23a>
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	4a56      	ldr	r2, [pc, #344]	; (8000d0c <HAL_GPIO_Init+0x334>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	d02b      	beq.n	8000c0e <HAL_GPIO_Init+0x236>
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	4a55      	ldr	r2, [pc, #340]	; (8000d10 <HAL_GPIO_Init+0x338>)
 8000bba:	4293      	cmp	r3, r2
 8000bbc:	d025      	beq.n	8000c0a <HAL_GPIO_Init+0x232>
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	4a54      	ldr	r2, [pc, #336]	; (8000d14 <HAL_GPIO_Init+0x33c>)
 8000bc2:	4293      	cmp	r3, r2
 8000bc4:	d01f      	beq.n	8000c06 <HAL_GPIO_Init+0x22e>
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	4a53      	ldr	r2, [pc, #332]	; (8000d18 <HAL_GPIO_Init+0x340>)
 8000bca:	4293      	cmp	r3, r2
 8000bcc:	d019      	beq.n	8000c02 <HAL_GPIO_Init+0x22a>
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	4a52      	ldr	r2, [pc, #328]	; (8000d1c <HAL_GPIO_Init+0x344>)
 8000bd2:	4293      	cmp	r3, r2
 8000bd4:	d013      	beq.n	8000bfe <HAL_GPIO_Init+0x226>
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	4a51      	ldr	r2, [pc, #324]	; (8000d20 <HAL_GPIO_Init+0x348>)
 8000bda:	4293      	cmp	r3, r2
 8000bdc:	d00d      	beq.n	8000bfa <HAL_GPIO_Init+0x222>
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	4a50      	ldr	r2, [pc, #320]	; (8000d24 <HAL_GPIO_Init+0x34c>)
 8000be2:	4293      	cmp	r3, r2
 8000be4:	d007      	beq.n	8000bf6 <HAL_GPIO_Init+0x21e>
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	4a4f      	ldr	r2, [pc, #316]	; (8000d28 <HAL_GPIO_Init+0x350>)
 8000bea:	4293      	cmp	r3, r2
 8000bec:	d101      	bne.n	8000bf2 <HAL_GPIO_Init+0x21a>
 8000bee:	2309      	movs	r3, #9
 8000bf0:	e012      	b.n	8000c18 <HAL_GPIO_Init+0x240>
 8000bf2:	230a      	movs	r3, #10
 8000bf4:	e010      	b.n	8000c18 <HAL_GPIO_Init+0x240>
 8000bf6:	2308      	movs	r3, #8
 8000bf8:	e00e      	b.n	8000c18 <HAL_GPIO_Init+0x240>
 8000bfa:	2307      	movs	r3, #7
 8000bfc:	e00c      	b.n	8000c18 <HAL_GPIO_Init+0x240>
 8000bfe:	2306      	movs	r3, #6
 8000c00:	e00a      	b.n	8000c18 <HAL_GPIO_Init+0x240>
 8000c02:	2305      	movs	r3, #5
 8000c04:	e008      	b.n	8000c18 <HAL_GPIO_Init+0x240>
 8000c06:	2304      	movs	r3, #4
 8000c08:	e006      	b.n	8000c18 <HAL_GPIO_Init+0x240>
 8000c0a:	2303      	movs	r3, #3
 8000c0c:	e004      	b.n	8000c18 <HAL_GPIO_Init+0x240>
 8000c0e:	2302      	movs	r3, #2
 8000c10:	e002      	b.n	8000c18 <HAL_GPIO_Init+0x240>
 8000c12:	2301      	movs	r3, #1
 8000c14:	e000      	b.n	8000c18 <HAL_GPIO_Init+0x240>
 8000c16:	2300      	movs	r3, #0
 8000c18:	69fa      	ldr	r2, [r7, #28]
 8000c1a:	f002 0203 	and.w	r2, r2, #3
 8000c1e:	0092      	lsls	r2, r2, #2
 8000c20:	4093      	lsls	r3, r2
 8000c22:	69ba      	ldr	r2, [r7, #24]
 8000c24:	4313      	orrs	r3, r2
 8000c26:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000c28:	4935      	ldr	r1, [pc, #212]	; (8000d00 <HAL_GPIO_Init+0x328>)
 8000c2a:	69fb      	ldr	r3, [r7, #28]
 8000c2c:	089b      	lsrs	r3, r3, #2
 8000c2e:	3302      	adds	r3, #2
 8000c30:	69ba      	ldr	r2, [r7, #24]
 8000c32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c36:	4b3d      	ldr	r3, [pc, #244]	; (8000d2c <HAL_GPIO_Init+0x354>)
 8000c38:	689b      	ldr	r3, [r3, #8]
 8000c3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000c3c:	693b      	ldr	r3, [r7, #16]
 8000c3e:	43db      	mvns	r3, r3
 8000c40:	69ba      	ldr	r2, [r7, #24]
 8000c42:	4013      	ands	r3, r2
 8000c44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	685b      	ldr	r3, [r3, #4]
 8000c4a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d003      	beq.n	8000c5a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000c52:	69ba      	ldr	r2, [r7, #24]
 8000c54:	693b      	ldr	r3, [r7, #16]
 8000c56:	4313      	orrs	r3, r2
 8000c58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000c5a:	4a34      	ldr	r2, [pc, #208]	; (8000d2c <HAL_GPIO_Init+0x354>)
 8000c5c:	69bb      	ldr	r3, [r7, #24]
 8000c5e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000c60:	4b32      	ldr	r3, [pc, #200]	; (8000d2c <HAL_GPIO_Init+0x354>)
 8000c62:	68db      	ldr	r3, [r3, #12]
 8000c64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000c66:	693b      	ldr	r3, [r7, #16]
 8000c68:	43db      	mvns	r3, r3
 8000c6a:	69ba      	ldr	r2, [r7, #24]
 8000c6c:	4013      	ands	r3, r2
 8000c6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d003      	beq.n	8000c84 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000c7c:	69ba      	ldr	r2, [r7, #24]
 8000c7e:	693b      	ldr	r3, [r7, #16]
 8000c80:	4313      	orrs	r3, r2
 8000c82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000c84:	4a29      	ldr	r2, [pc, #164]	; (8000d2c <HAL_GPIO_Init+0x354>)
 8000c86:	69bb      	ldr	r3, [r7, #24]
 8000c88:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000c8a:	4b28      	ldr	r3, [pc, #160]	; (8000d2c <HAL_GPIO_Init+0x354>)
 8000c8c:	685b      	ldr	r3, [r3, #4]
 8000c8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000c90:	693b      	ldr	r3, [r7, #16]
 8000c92:	43db      	mvns	r3, r3
 8000c94:	69ba      	ldr	r2, [r7, #24]
 8000c96:	4013      	ands	r3, r2
 8000c98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	685b      	ldr	r3, [r3, #4]
 8000c9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d003      	beq.n	8000cae <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8000ca6:	69ba      	ldr	r2, [r7, #24]
 8000ca8:	693b      	ldr	r3, [r7, #16]
 8000caa:	4313      	orrs	r3, r2
 8000cac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000cae:	4a1f      	ldr	r2, [pc, #124]	; (8000d2c <HAL_GPIO_Init+0x354>)
 8000cb0:	69bb      	ldr	r3, [r7, #24]
 8000cb2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000cb4:	4b1d      	ldr	r3, [pc, #116]	; (8000d2c <HAL_GPIO_Init+0x354>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000cba:	693b      	ldr	r3, [r7, #16]
 8000cbc:	43db      	mvns	r3, r3
 8000cbe:	69ba      	ldr	r2, [r7, #24]
 8000cc0:	4013      	ands	r3, r2
 8000cc2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d003      	beq.n	8000cd8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8000cd0:	69ba      	ldr	r2, [r7, #24]
 8000cd2:	693b      	ldr	r3, [r7, #16]
 8000cd4:	4313      	orrs	r3, r2
 8000cd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000cd8:	4a14      	ldr	r2, [pc, #80]	; (8000d2c <HAL_GPIO_Init+0x354>)
 8000cda:	69bb      	ldr	r3, [r7, #24]
 8000cdc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000cde:	69fb      	ldr	r3, [r7, #28]
 8000ce0:	3301      	adds	r3, #1
 8000ce2:	61fb      	str	r3, [r7, #28]
 8000ce4:	69fb      	ldr	r3, [r7, #28]
 8000ce6:	2b0f      	cmp	r3, #15
 8000ce8:	f67f ae84 	bls.w	80009f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000cec:	bf00      	nop
 8000cee:	bf00      	nop
 8000cf0:	3724      	adds	r7, #36	; 0x24
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr
 8000cfa:	bf00      	nop
 8000cfc:	40023800 	.word	0x40023800
 8000d00:	40013800 	.word	0x40013800
 8000d04:	40020000 	.word	0x40020000
 8000d08:	40020400 	.word	0x40020400
 8000d0c:	40020800 	.word	0x40020800
 8000d10:	40020c00 	.word	0x40020c00
 8000d14:	40021000 	.word	0x40021000
 8000d18:	40021400 	.word	0x40021400
 8000d1c:	40021800 	.word	0x40021800
 8000d20:	40021c00 	.word	0x40021c00
 8000d24:	40022000 	.word	0x40022000
 8000d28:	40022400 	.word	0x40022400
 8000d2c:	40013c00 	.word	0x40013c00

08000d30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b083      	sub	sp, #12
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
 8000d38:	460b      	mov	r3, r1
 8000d3a:	807b      	strh	r3, [r7, #2]
 8000d3c:	4613      	mov	r3, r2
 8000d3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000d40:	787b      	ldrb	r3, [r7, #1]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d003      	beq.n	8000d4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000d46:	887a      	ldrh	r2, [r7, #2]
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000d4c:	e003      	b.n	8000d56 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000d4e:	887b      	ldrh	r3, [r7, #2]
 8000d50:	041a      	lsls	r2, r3, #16
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	619a      	str	r2, [r3, #24]
}
 8000d56:	bf00      	nop
 8000d58:	370c      	adds	r7, #12
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d60:	4770      	bx	lr
	...

08000d64 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8000d6e:	2300      	movs	r3, #0
 8000d70:	603b      	str	r3, [r7, #0]
 8000d72:	4b20      	ldr	r3, [pc, #128]	; (8000df4 <HAL_PWREx_EnableOverDrive+0x90>)
 8000d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d76:	4a1f      	ldr	r2, [pc, #124]	; (8000df4 <HAL_PWREx_EnableOverDrive+0x90>)
 8000d78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d7c:	6413      	str	r3, [r2, #64]	; 0x40
 8000d7e:	4b1d      	ldr	r3, [pc, #116]	; (8000df4 <HAL_PWREx_EnableOverDrive+0x90>)
 8000d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d86:	603b      	str	r3, [r7, #0]
 8000d88:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000d8a:	4b1b      	ldr	r3, [pc, #108]	; (8000df8 <HAL_PWREx_EnableOverDrive+0x94>)
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000d90:	f7ff fd0c 	bl	80007ac <HAL_GetTick>
 8000d94:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000d96:	e009      	b.n	8000dac <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000d98:	f7ff fd08 	bl	80007ac <HAL_GetTick>
 8000d9c:	4602      	mov	r2, r0
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	1ad3      	subs	r3, r2, r3
 8000da2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000da6:	d901      	bls.n	8000dac <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8000da8:	2303      	movs	r3, #3
 8000daa:	e01f      	b.n	8000dec <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000dac:	4b13      	ldr	r3, [pc, #76]	; (8000dfc <HAL_PWREx_EnableOverDrive+0x98>)
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000db4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000db8:	d1ee      	bne.n	8000d98 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8000dba:	4b11      	ldr	r3, [pc, #68]	; (8000e00 <HAL_PWREx_EnableOverDrive+0x9c>)
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000dc0:	f7ff fcf4 	bl	80007ac <HAL_GetTick>
 8000dc4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000dc6:	e009      	b.n	8000ddc <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000dc8:	f7ff fcf0 	bl	80007ac <HAL_GetTick>
 8000dcc:	4602      	mov	r2, r0
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	1ad3      	subs	r3, r2, r3
 8000dd2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000dd6:	d901      	bls.n	8000ddc <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8000dd8:	2303      	movs	r3, #3
 8000dda:	e007      	b.n	8000dec <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000ddc:	4b07      	ldr	r3, [pc, #28]	; (8000dfc <HAL_PWREx_EnableOverDrive+0x98>)
 8000dde:	685b      	ldr	r3, [r3, #4]
 8000de0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000de4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000de8:	d1ee      	bne.n	8000dc8 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8000dea:	2300      	movs	r3, #0
}
 8000dec:	4618      	mov	r0, r3
 8000dee:	3708      	adds	r7, #8
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	40023800 	.word	0x40023800
 8000df8:	420e0040 	.word	0x420e0040
 8000dfc:	40007000 	.word	0x40007000
 8000e00:	420e0044 	.word	0x420e0044

08000e04 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b086      	sub	sp, #24
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d101      	bne.n	8000e16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e12:	2301      	movs	r3, #1
 8000e14:	e267      	b.n	80012e6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	f003 0301 	and.w	r3, r3, #1
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d075      	beq.n	8000f0e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000e22:	4b88      	ldr	r3, [pc, #544]	; (8001044 <HAL_RCC_OscConfig+0x240>)
 8000e24:	689b      	ldr	r3, [r3, #8]
 8000e26:	f003 030c 	and.w	r3, r3, #12
 8000e2a:	2b04      	cmp	r3, #4
 8000e2c:	d00c      	beq.n	8000e48 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000e2e:	4b85      	ldr	r3, [pc, #532]	; (8001044 <HAL_RCC_OscConfig+0x240>)
 8000e30:	689b      	ldr	r3, [r3, #8]
 8000e32:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000e36:	2b08      	cmp	r3, #8
 8000e38:	d112      	bne.n	8000e60 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000e3a:	4b82      	ldr	r3, [pc, #520]	; (8001044 <HAL_RCC_OscConfig+0x240>)
 8000e3c:	685b      	ldr	r3, [r3, #4]
 8000e3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000e42:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000e46:	d10b      	bne.n	8000e60 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e48:	4b7e      	ldr	r3, [pc, #504]	; (8001044 <HAL_RCC_OscConfig+0x240>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d05b      	beq.n	8000f0c <HAL_RCC_OscConfig+0x108>
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	685b      	ldr	r3, [r3, #4]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d157      	bne.n	8000f0c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	e242      	b.n	80012e6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e68:	d106      	bne.n	8000e78 <HAL_RCC_OscConfig+0x74>
 8000e6a:	4b76      	ldr	r3, [pc, #472]	; (8001044 <HAL_RCC_OscConfig+0x240>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	4a75      	ldr	r2, [pc, #468]	; (8001044 <HAL_RCC_OscConfig+0x240>)
 8000e70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e74:	6013      	str	r3, [r2, #0]
 8000e76:	e01d      	b.n	8000eb4 <HAL_RCC_OscConfig+0xb0>
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	685b      	ldr	r3, [r3, #4]
 8000e7c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e80:	d10c      	bne.n	8000e9c <HAL_RCC_OscConfig+0x98>
 8000e82:	4b70      	ldr	r3, [pc, #448]	; (8001044 <HAL_RCC_OscConfig+0x240>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	4a6f      	ldr	r2, [pc, #444]	; (8001044 <HAL_RCC_OscConfig+0x240>)
 8000e88:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e8c:	6013      	str	r3, [r2, #0]
 8000e8e:	4b6d      	ldr	r3, [pc, #436]	; (8001044 <HAL_RCC_OscConfig+0x240>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	4a6c      	ldr	r2, [pc, #432]	; (8001044 <HAL_RCC_OscConfig+0x240>)
 8000e94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e98:	6013      	str	r3, [r2, #0]
 8000e9a:	e00b      	b.n	8000eb4 <HAL_RCC_OscConfig+0xb0>
 8000e9c:	4b69      	ldr	r3, [pc, #420]	; (8001044 <HAL_RCC_OscConfig+0x240>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4a68      	ldr	r2, [pc, #416]	; (8001044 <HAL_RCC_OscConfig+0x240>)
 8000ea2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ea6:	6013      	str	r3, [r2, #0]
 8000ea8:	4b66      	ldr	r3, [pc, #408]	; (8001044 <HAL_RCC_OscConfig+0x240>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4a65      	ldr	r2, [pc, #404]	; (8001044 <HAL_RCC_OscConfig+0x240>)
 8000eae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000eb2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	685b      	ldr	r3, [r3, #4]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d013      	beq.n	8000ee4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ebc:	f7ff fc76 	bl	80007ac <HAL_GetTick>
 8000ec0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ec2:	e008      	b.n	8000ed6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ec4:	f7ff fc72 	bl	80007ac <HAL_GetTick>
 8000ec8:	4602      	mov	r2, r0
 8000eca:	693b      	ldr	r3, [r7, #16]
 8000ecc:	1ad3      	subs	r3, r2, r3
 8000ece:	2b64      	cmp	r3, #100	; 0x64
 8000ed0:	d901      	bls.n	8000ed6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000ed2:	2303      	movs	r3, #3
 8000ed4:	e207      	b.n	80012e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ed6:	4b5b      	ldr	r3, [pc, #364]	; (8001044 <HAL_RCC_OscConfig+0x240>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d0f0      	beq.n	8000ec4 <HAL_RCC_OscConfig+0xc0>
 8000ee2:	e014      	b.n	8000f0e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ee4:	f7ff fc62 	bl	80007ac <HAL_GetTick>
 8000ee8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000eea:	e008      	b.n	8000efe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000eec:	f7ff fc5e 	bl	80007ac <HAL_GetTick>
 8000ef0:	4602      	mov	r2, r0
 8000ef2:	693b      	ldr	r3, [r7, #16]
 8000ef4:	1ad3      	subs	r3, r2, r3
 8000ef6:	2b64      	cmp	r3, #100	; 0x64
 8000ef8:	d901      	bls.n	8000efe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000efa:	2303      	movs	r3, #3
 8000efc:	e1f3      	b.n	80012e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000efe:	4b51      	ldr	r3, [pc, #324]	; (8001044 <HAL_RCC_OscConfig+0x240>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d1f0      	bne.n	8000eec <HAL_RCC_OscConfig+0xe8>
 8000f0a:	e000      	b.n	8000f0e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f003 0302 	and.w	r3, r3, #2
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d063      	beq.n	8000fe2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000f1a:	4b4a      	ldr	r3, [pc, #296]	; (8001044 <HAL_RCC_OscConfig+0x240>)
 8000f1c:	689b      	ldr	r3, [r3, #8]
 8000f1e:	f003 030c 	and.w	r3, r3, #12
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d00b      	beq.n	8000f3e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000f26:	4b47      	ldr	r3, [pc, #284]	; (8001044 <HAL_RCC_OscConfig+0x240>)
 8000f28:	689b      	ldr	r3, [r3, #8]
 8000f2a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000f2e:	2b08      	cmp	r3, #8
 8000f30:	d11c      	bne.n	8000f6c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000f32:	4b44      	ldr	r3, [pc, #272]	; (8001044 <HAL_RCC_OscConfig+0x240>)
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d116      	bne.n	8000f6c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f3e:	4b41      	ldr	r3, [pc, #260]	; (8001044 <HAL_RCC_OscConfig+0x240>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	f003 0302 	and.w	r3, r3, #2
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d005      	beq.n	8000f56 <HAL_RCC_OscConfig+0x152>
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	68db      	ldr	r3, [r3, #12]
 8000f4e:	2b01      	cmp	r3, #1
 8000f50:	d001      	beq.n	8000f56 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000f52:	2301      	movs	r3, #1
 8000f54:	e1c7      	b.n	80012e6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f56:	4b3b      	ldr	r3, [pc, #236]	; (8001044 <HAL_RCC_OscConfig+0x240>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	691b      	ldr	r3, [r3, #16]
 8000f62:	00db      	lsls	r3, r3, #3
 8000f64:	4937      	ldr	r1, [pc, #220]	; (8001044 <HAL_RCC_OscConfig+0x240>)
 8000f66:	4313      	orrs	r3, r2
 8000f68:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f6a:	e03a      	b.n	8000fe2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	68db      	ldr	r3, [r3, #12]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d020      	beq.n	8000fb6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f74:	4b34      	ldr	r3, [pc, #208]	; (8001048 <HAL_RCC_OscConfig+0x244>)
 8000f76:	2201      	movs	r2, #1
 8000f78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f7a:	f7ff fc17 	bl	80007ac <HAL_GetTick>
 8000f7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f80:	e008      	b.n	8000f94 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f82:	f7ff fc13 	bl	80007ac <HAL_GetTick>
 8000f86:	4602      	mov	r2, r0
 8000f88:	693b      	ldr	r3, [r7, #16]
 8000f8a:	1ad3      	subs	r3, r2, r3
 8000f8c:	2b02      	cmp	r3, #2
 8000f8e:	d901      	bls.n	8000f94 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000f90:	2303      	movs	r3, #3
 8000f92:	e1a8      	b.n	80012e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f94:	4b2b      	ldr	r3, [pc, #172]	; (8001044 <HAL_RCC_OscConfig+0x240>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	f003 0302 	and.w	r3, r3, #2
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d0f0      	beq.n	8000f82 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fa0:	4b28      	ldr	r3, [pc, #160]	; (8001044 <HAL_RCC_OscConfig+0x240>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	691b      	ldr	r3, [r3, #16]
 8000fac:	00db      	lsls	r3, r3, #3
 8000fae:	4925      	ldr	r1, [pc, #148]	; (8001044 <HAL_RCC_OscConfig+0x240>)
 8000fb0:	4313      	orrs	r3, r2
 8000fb2:	600b      	str	r3, [r1, #0]
 8000fb4:	e015      	b.n	8000fe2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000fb6:	4b24      	ldr	r3, [pc, #144]	; (8001048 <HAL_RCC_OscConfig+0x244>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fbc:	f7ff fbf6 	bl	80007ac <HAL_GetTick>
 8000fc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fc2:	e008      	b.n	8000fd6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fc4:	f7ff fbf2 	bl	80007ac <HAL_GetTick>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	693b      	ldr	r3, [r7, #16]
 8000fcc:	1ad3      	subs	r3, r2, r3
 8000fce:	2b02      	cmp	r3, #2
 8000fd0:	d901      	bls.n	8000fd6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000fd2:	2303      	movs	r3, #3
 8000fd4:	e187      	b.n	80012e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fd6:	4b1b      	ldr	r3, [pc, #108]	; (8001044 <HAL_RCC_OscConfig+0x240>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	f003 0302 	and.w	r3, r3, #2
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d1f0      	bne.n	8000fc4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f003 0308 	and.w	r3, r3, #8
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d036      	beq.n	800105c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	695b      	ldr	r3, [r3, #20]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d016      	beq.n	8001024 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000ff6:	4b15      	ldr	r3, [pc, #84]	; (800104c <HAL_RCC_OscConfig+0x248>)
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000ffc:	f7ff fbd6 	bl	80007ac <HAL_GetTick>
 8001000:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001002:	e008      	b.n	8001016 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001004:	f7ff fbd2 	bl	80007ac <HAL_GetTick>
 8001008:	4602      	mov	r2, r0
 800100a:	693b      	ldr	r3, [r7, #16]
 800100c:	1ad3      	subs	r3, r2, r3
 800100e:	2b02      	cmp	r3, #2
 8001010:	d901      	bls.n	8001016 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001012:	2303      	movs	r3, #3
 8001014:	e167      	b.n	80012e6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001016:	4b0b      	ldr	r3, [pc, #44]	; (8001044 <HAL_RCC_OscConfig+0x240>)
 8001018:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800101a:	f003 0302 	and.w	r3, r3, #2
 800101e:	2b00      	cmp	r3, #0
 8001020:	d0f0      	beq.n	8001004 <HAL_RCC_OscConfig+0x200>
 8001022:	e01b      	b.n	800105c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001024:	4b09      	ldr	r3, [pc, #36]	; (800104c <HAL_RCC_OscConfig+0x248>)
 8001026:	2200      	movs	r2, #0
 8001028:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800102a:	f7ff fbbf 	bl	80007ac <HAL_GetTick>
 800102e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001030:	e00e      	b.n	8001050 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001032:	f7ff fbbb 	bl	80007ac <HAL_GetTick>
 8001036:	4602      	mov	r2, r0
 8001038:	693b      	ldr	r3, [r7, #16]
 800103a:	1ad3      	subs	r3, r2, r3
 800103c:	2b02      	cmp	r3, #2
 800103e:	d907      	bls.n	8001050 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001040:	2303      	movs	r3, #3
 8001042:	e150      	b.n	80012e6 <HAL_RCC_OscConfig+0x4e2>
 8001044:	40023800 	.word	0x40023800
 8001048:	42470000 	.word	0x42470000
 800104c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001050:	4b88      	ldr	r3, [pc, #544]	; (8001274 <HAL_RCC_OscConfig+0x470>)
 8001052:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001054:	f003 0302 	and.w	r3, r3, #2
 8001058:	2b00      	cmp	r3, #0
 800105a:	d1ea      	bne.n	8001032 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f003 0304 	and.w	r3, r3, #4
 8001064:	2b00      	cmp	r3, #0
 8001066:	f000 8097 	beq.w	8001198 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800106a:	2300      	movs	r3, #0
 800106c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800106e:	4b81      	ldr	r3, [pc, #516]	; (8001274 <HAL_RCC_OscConfig+0x470>)
 8001070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001072:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001076:	2b00      	cmp	r3, #0
 8001078:	d10f      	bne.n	800109a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800107a:	2300      	movs	r3, #0
 800107c:	60bb      	str	r3, [r7, #8]
 800107e:	4b7d      	ldr	r3, [pc, #500]	; (8001274 <HAL_RCC_OscConfig+0x470>)
 8001080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001082:	4a7c      	ldr	r2, [pc, #496]	; (8001274 <HAL_RCC_OscConfig+0x470>)
 8001084:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001088:	6413      	str	r3, [r2, #64]	; 0x40
 800108a:	4b7a      	ldr	r3, [pc, #488]	; (8001274 <HAL_RCC_OscConfig+0x470>)
 800108c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800108e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001092:	60bb      	str	r3, [r7, #8]
 8001094:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001096:	2301      	movs	r3, #1
 8001098:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800109a:	4b77      	ldr	r3, [pc, #476]	; (8001278 <HAL_RCC_OscConfig+0x474>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d118      	bne.n	80010d8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80010a6:	4b74      	ldr	r3, [pc, #464]	; (8001278 <HAL_RCC_OscConfig+0x474>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	4a73      	ldr	r2, [pc, #460]	; (8001278 <HAL_RCC_OscConfig+0x474>)
 80010ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80010b2:	f7ff fb7b 	bl	80007ac <HAL_GetTick>
 80010b6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010b8:	e008      	b.n	80010cc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010ba:	f7ff fb77 	bl	80007ac <HAL_GetTick>
 80010be:	4602      	mov	r2, r0
 80010c0:	693b      	ldr	r3, [r7, #16]
 80010c2:	1ad3      	subs	r3, r2, r3
 80010c4:	2b02      	cmp	r3, #2
 80010c6:	d901      	bls.n	80010cc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80010c8:	2303      	movs	r3, #3
 80010ca:	e10c      	b.n	80012e6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010cc:	4b6a      	ldr	r3, [pc, #424]	; (8001278 <HAL_RCC_OscConfig+0x474>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d0f0      	beq.n	80010ba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	689b      	ldr	r3, [r3, #8]
 80010dc:	2b01      	cmp	r3, #1
 80010de:	d106      	bne.n	80010ee <HAL_RCC_OscConfig+0x2ea>
 80010e0:	4b64      	ldr	r3, [pc, #400]	; (8001274 <HAL_RCC_OscConfig+0x470>)
 80010e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010e4:	4a63      	ldr	r2, [pc, #396]	; (8001274 <HAL_RCC_OscConfig+0x470>)
 80010e6:	f043 0301 	orr.w	r3, r3, #1
 80010ea:	6713      	str	r3, [r2, #112]	; 0x70
 80010ec:	e01c      	b.n	8001128 <HAL_RCC_OscConfig+0x324>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	689b      	ldr	r3, [r3, #8]
 80010f2:	2b05      	cmp	r3, #5
 80010f4:	d10c      	bne.n	8001110 <HAL_RCC_OscConfig+0x30c>
 80010f6:	4b5f      	ldr	r3, [pc, #380]	; (8001274 <HAL_RCC_OscConfig+0x470>)
 80010f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010fa:	4a5e      	ldr	r2, [pc, #376]	; (8001274 <HAL_RCC_OscConfig+0x470>)
 80010fc:	f043 0304 	orr.w	r3, r3, #4
 8001100:	6713      	str	r3, [r2, #112]	; 0x70
 8001102:	4b5c      	ldr	r3, [pc, #368]	; (8001274 <HAL_RCC_OscConfig+0x470>)
 8001104:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001106:	4a5b      	ldr	r2, [pc, #364]	; (8001274 <HAL_RCC_OscConfig+0x470>)
 8001108:	f043 0301 	orr.w	r3, r3, #1
 800110c:	6713      	str	r3, [r2, #112]	; 0x70
 800110e:	e00b      	b.n	8001128 <HAL_RCC_OscConfig+0x324>
 8001110:	4b58      	ldr	r3, [pc, #352]	; (8001274 <HAL_RCC_OscConfig+0x470>)
 8001112:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001114:	4a57      	ldr	r2, [pc, #348]	; (8001274 <HAL_RCC_OscConfig+0x470>)
 8001116:	f023 0301 	bic.w	r3, r3, #1
 800111a:	6713      	str	r3, [r2, #112]	; 0x70
 800111c:	4b55      	ldr	r3, [pc, #340]	; (8001274 <HAL_RCC_OscConfig+0x470>)
 800111e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001120:	4a54      	ldr	r2, [pc, #336]	; (8001274 <HAL_RCC_OscConfig+0x470>)
 8001122:	f023 0304 	bic.w	r3, r3, #4
 8001126:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	689b      	ldr	r3, [r3, #8]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d015      	beq.n	800115c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001130:	f7ff fb3c 	bl	80007ac <HAL_GetTick>
 8001134:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001136:	e00a      	b.n	800114e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001138:	f7ff fb38 	bl	80007ac <HAL_GetTick>
 800113c:	4602      	mov	r2, r0
 800113e:	693b      	ldr	r3, [r7, #16]
 8001140:	1ad3      	subs	r3, r2, r3
 8001142:	f241 3288 	movw	r2, #5000	; 0x1388
 8001146:	4293      	cmp	r3, r2
 8001148:	d901      	bls.n	800114e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800114a:	2303      	movs	r3, #3
 800114c:	e0cb      	b.n	80012e6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800114e:	4b49      	ldr	r3, [pc, #292]	; (8001274 <HAL_RCC_OscConfig+0x470>)
 8001150:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001152:	f003 0302 	and.w	r3, r3, #2
 8001156:	2b00      	cmp	r3, #0
 8001158:	d0ee      	beq.n	8001138 <HAL_RCC_OscConfig+0x334>
 800115a:	e014      	b.n	8001186 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800115c:	f7ff fb26 	bl	80007ac <HAL_GetTick>
 8001160:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001162:	e00a      	b.n	800117a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001164:	f7ff fb22 	bl	80007ac <HAL_GetTick>
 8001168:	4602      	mov	r2, r0
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	1ad3      	subs	r3, r2, r3
 800116e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001172:	4293      	cmp	r3, r2
 8001174:	d901      	bls.n	800117a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001176:	2303      	movs	r3, #3
 8001178:	e0b5      	b.n	80012e6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800117a:	4b3e      	ldr	r3, [pc, #248]	; (8001274 <HAL_RCC_OscConfig+0x470>)
 800117c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800117e:	f003 0302 	and.w	r3, r3, #2
 8001182:	2b00      	cmp	r3, #0
 8001184:	d1ee      	bne.n	8001164 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001186:	7dfb      	ldrb	r3, [r7, #23]
 8001188:	2b01      	cmp	r3, #1
 800118a:	d105      	bne.n	8001198 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800118c:	4b39      	ldr	r3, [pc, #228]	; (8001274 <HAL_RCC_OscConfig+0x470>)
 800118e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001190:	4a38      	ldr	r2, [pc, #224]	; (8001274 <HAL_RCC_OscConfig+0x470>)
 8001192:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001196:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	699b      	ldr	r3, [r3, #24]
 800119c:	2b00      	cmp	r3, #0
 800119e:	f000 80a1 	beq.w	80012e4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80011a2:	4b34      	ldr	r3, [pc, #208]	; (8001274 <HAL_RCC_OscConfig+0x470>)
 80011a4:	689b      	ldr	r3, [r3, #8]
 80011a6:	f003 030c 	and.w	r3, r3, #12
 80011aa:	2b08      	cmp	r3, #8
 80011ac:	d05c      	beq.n	8001268 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	699b      	ldr	r3, [r3, #24]
 80011b2:	2b02      	cmp	r3, #2
 80011b4:	d141      	bne.n	800123a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011b6:	4b31      	ldr	r3, [pc, #196]	; (800127c <HAL_RCC_OscConfig+0x478>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011bc:	f7ff faf6 	bl	80007ac <HAL_GetTick>
 80011c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80011c2:	e008      	b.n	80011d6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011c4:	f7ff faf2 	bl	80007ac <HAL_GetTick>
 80011c8:	4602      	mov	r2, r0
 80011ca:	693b      	ldr	r3, [r7, #16]
 80011cc:	1ad3      	subs	r3, r2, r3
 80011ce:	2b02      	cmp	r3, #2
 80011d0:	d901      	bls.n	80011d6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80011d2:	2303      	movs	r3, #3
 80011d4:	e087      	b.n	80012e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80011d6:	4b27      	ldr	r3, [pc, #156]	; (8001274 <HAL_RCC_OscConfig+0x470>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d1f0      	bne.n	80011c4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	69da      	ldr	r2, [r3, #28]
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6a1b      	ldr	r3, [r3, #32]
 80011ea:	431a      	orrs	r2, r3
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011f0:	019b      	lsls	r3, r3, #6
 80011f2:	431a      	orrs	r2, r3
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011f8:	085b      	lsrs	r3, r3, #1
 80011fa:	3b01      	subs	r3, #1
 80011fc:	041b      	lsls	r3, r3, #16
 80011fe:	431a      	orrs	r2, r3
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001204:	061b      	lsls	r3, r3, #24
 8001206:	491b      	ldr	r1, [pc, #108]	; (8001274 <HAL_RCC_OscConfig+0x470>)
 8001208:	4313      	orrs	r3, r2
 800120a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800120c:	4b1b      	ldr	r3, [pc, #108]	; (800127c <HAL_RCC_OscConfig+0x478>)
 800120e:	2201      	movs	r2, #1
 8001210:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001212:	f7ff facb 	bl	80007ac <HAL_GetTick>
 8001216:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001218:	e008      	b.n	800122c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800121a:	f7ff fac7 	bl	80007ac <HAL_GetTick>
 800121e:	4602      	mov	r2, r0
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	1ad3      	subs	r3, r2, r3
 8001224:	2b02      	cmp	r3, #2
 8001226:	d901      	bls.n	800122c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001228:	2303      	movs	r3, #3
 800122a:	e05c      	b.n	80012e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800122c:	4b11      	ldr	r3, [pc, #68]	; (8001274 <HAL_RCC_OscConfig+0x470>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001234:	2b00      	cmp	r3, #0
 8001236:	d0f0      	beq.n	800121a <HAL_RCC_OscConfig+0x416>
 8001238:	e054      	b.n	80012e4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800123a:	4b10      	ldr	r3, [pc, #64]	; (800127c <HAL_RCC_OscConfig+0x478>)
 800123c:	2200      	movs	r2, #0
 800123e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001240:	f7ff fab4 	bl	80007ac <HAL_GetTick>
 8001244:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001246:	e008      	b.n	800125a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001248:	f7ff fab0 	bl	80007ac <HAL_GetTick>
 800124c:	4602      	mov	r2, r0
 800124e:	693b      	ldr	r3, [r7, #16]
 8001250:	1ad3      	subs	r3, r2, r3
 8001252:	2b02      	cmp	r3, #2
 8001254:	d901      	bls.n	800125a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001256:	2303      	movs	r3, #3
 8001258:	e045      	b.n	80012e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800125a:	4b06      	ldr	r3, [pc, #24]	; (8001274 <HAL_RCC_OscConfig+0x470>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001262:	2b00      	cmp	r3, #0
 8001264:	d1f0      	bne.n	8001248 <HAL_RCC_OscConfig+0x444>
 8001266:	e03d      	b.n	80012e4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	699b      	ldr	r3, [r3, #24]
 800126c:	2b01      	cmp	r3, #1
 800126e:	d107      	bne.n	8001280 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001270:	2301      	movs	r3, #1
 8001272:	e038      	b.n	80012e6 <HAL_RCC_OscConfig+0x4e2>
 8001274:	40023800 	.word	0x40023800
 8001278:	40007000 	.word	0x40007000
 800127c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001280:	4b1b      	ldr	r3, [pc, #108]	; (80012f0 <HAL_RCC_OscConfig+0x4ec>)
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	699b      	ldr	r3, [r3, #24]
 800128a:	2b01      	cmp	r3, #1
 800128c:	d028      	beq.n	80012e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001298:	429a      	cmp	r2, r3
 800129a:	d121      	bne.n	80012e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012a6:	429a      	cmp	r2, r3
 80012a8:	d11a      	bne.n	80012e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80012aa:	68fa      	ldr	r2, [r7, #12]
 80012ac:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80012b0:	4013      	ands	r3, r2
 80012b2:	687a      	ldr	r2, [r7, #4]
 80012b4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80012b6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80012b8:	4293      	cmp	r3, r2
 80012ba:	d111      	bne.n	80012e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012c6:	085b      	lsrs	r3, r3, #1
 80012c8:	3b01      	subs	r3, #1
 80012ca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80012cc:	429a      	cmp	r2, r3
 80012ce:	d107      	bne.n	80012e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012da:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80012dc:	429a      	cmp	r2, r3
 80012de:	d001      	beq.n	80012e4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80012e0:	2301      	movs	r3, #1
 80012e2:	e000      	b.n	80012e6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80012e4:	2300      	movs	r3, #0
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	3718      	adds	r7, #24
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	40023800 	.word	0x40023800

080012f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b084      	sub	sp, #16
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
 80012fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d101      	bne.n	8001308 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001304:	2301      	movs	r3, #1
 8001306:	e0cc      	b.n	80014a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001308:	4b68      	ldr	r3, [pc, #416]	; (80014ac <HAL_RCC_ClockConfig+0x1b8>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f003 030f 	and.w	r3, r3, #15
 8001310:	683a      	ldr	r2, [r7, #0]
 8001312:	429a      	cmp	r2, r3
 8001314:	d90c      	bls.n	8001330 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001316:	4b65      	ldr	r3, [pc, #404]	; (80014ac <HAL_RCC_ClockConfig+0x1b8>)
 8001318:	683a      	ldr	r2, [r7, #0]
 800131a:	b2d2      	uxtb	r2, r2
 800131c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800131e:	4b63      	ldr	r3, [pc, #396]	; (80014ac <HAL_RCC_ClockConfig+0x1b8>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f003 030f 	and.w	r3, r3, #15
 8001326:	683a      	ldr	r2, [r7, #0]
 8001328:	429a      	cmp	r2, r3
 800132a:	d001      	beq.n	8001330 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800132c:	2301      	movs	r3, #1
 800132e:	e0b8      	b.n	80014a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f003 0302 	and.w	r3, r3, #2
 8001338:	2b00      	cmp	r3, #0
 800133a:	d020      	beq.n	800137e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f003 0304 	and.w	r3, r3, #4
 8001344:	2b00      	cmp	r3, #0
 8001346:	d005      	beq.n	8001354 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001348:	4b59      	ldr	r3, [pc, #356]	; (80014b0 <HAL_RCC_ClockConfig+0x1bc>)
 800134a:	689b      	ldr	r3, [r3, #8]
 800134c:	4a58      	ldr	r2, [pc, #352]	; (80014b0 <HAL_RCC_ClockConfig+0x1bc>)
 800134e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001352:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f003 0308 	and.w	r3, r3, #8
 800135c:	2b00      	cmp	r3, #0
 800135e:	d005      	beq.n	800136c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001360:	4b53      	ldr	r3, [pc, #332]	; (80014b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001362:	689b      	ldr	r3, [r3, #8]
 8001364:	4a52      	ldr	r2, [pc, #328]	; (80014b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001366:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800136a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800136c:	4b50      	ldr	r3, [pc, #320]	; (80014b0 <HAL_RCC_ClockConfig+0x1bc>)
 800136e:	689b      	ldr	r3, [r3, #8]
 8001370:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	689b      	ldr	r3, [r3, #8]
 8001378:	494d      	ldr	r1, [pc, #308]	; (80014b0 <HAL_RCC_ClockConfig+0x1bc>)
 800137a:	4313      	orrs	r3, r2
 800137c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f003 0301 	and.w	r3, r3, #1
 8001386:	2b00      	cmp	r3, #0
 8001388:	d044      	beq.n	8001414 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	2b01      	cmp	r3, #1
 8001390:	d107      	bne.n	80013a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001392:	4b47      	ldr	r3, [pc, #284]	; (80014b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800139a:	2b00      	cmp	r3, #0
 800139c:	d119      	bne.n	80013d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800139e:	2301      	movs	r3, #1
 80013a0:	e07f      	b.n	80014a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	2b02      	cmp	r3, #2
 80013a8:	d003      	beq.n	80013b2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80013ae:	2b03      	cmp	r3, #3
 80013b0:	d107      	bne.n	80013c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013b2:	4b3f      	ldr	r3, [pc, #252]	; (80014b0 <HAL_RCC_ClockConfig+0x1bc>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d109      	bne.n	80013d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013be:	2301      	movs	r3, #1
 80013c0:	e06f      	b.n	80014a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013c2:	4b3b      	ldr	r3, [pc, #236]	; (80014b0 <HAL_RCC_ClockConfig+0x1bc>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f003 0302 	and.w	r3, r3, #2
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d101      	bne.n	80013d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013ce:	2301      	movs	r3, #1
 80013d0:	e067      	b.n	80014a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013d2:	4b37      	ldr	r3, [pc, #220]	; (80014b0 <HAL_RCC_ClockConfig+0x1bc>)
 80013d4:	689b      	ldr	r3, [r3, #8]
 80013d6:	f023 0203 	bic.w	r2, r3, #3
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	4934      	ldr	r1, [pc, #208]	; (80014b0 <HAL_RCC_ClockConfig+0x1bc>)
 80013e0:	4313      	orrs	r3, r2
 80013e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013e4:	f7ff f9e2 	bl	80007ac <HAL_GetTick>
 80013e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013ea:	e00a      	b.n	8001402 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013ec:	f7ff f9de 	bl	80007ac <HAL_GetTick>
 80013f0:	4602      	mov	r2, r0
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d901      	bls.n	8001402 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80013fe:	2303      	movs	r3, #3
 8001400:	e04f      	b.n	80014a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001402:	4b2b      	ldr	r3, [pc, #172]	; (80014b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001404:	689b      	ldr	r3, [r3, #8]
 8001406:	f003 020c 	and.w	r2, r3, #12
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	685b      	ldr	r3, [r3, #4]
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	429a      	cmp	r2, r3
 8001412:	d1eb      	bne.n	80013ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001414:	4b25      	ldr	r3, [pc, #148]	; (80014ac <HAL_RCC_ClockConfig+0x1b8>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f003 030f 	and.w	r3, r3, #15
 800141c:	683a      	ldr	r2, [r7, #0]
 800141e:	429a      	cmp	r2, r3
 8001420:	d20c      	bcs.n	800143c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001422:	4b22      	ldr	r3, [pc, #136]	; (80014ac <HAL_RCC_ClockConfig+0x1b8>)
 8001424:	683a      	ldr	r2, [r7, #0]
 8001426:	b2d2      	uxtb	r2, r2
 8001428:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800142a:	4b20      	ldr	r3, [pc, #128]	; (80014ac <HAL_RCC_ClockConfig+0x1b8>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f003 030f 	and.w	r3, r3, #15
 8001432:	683a      	ldr	r2, [r7, #0]
 8001434:	429a      	cmp	r2, r3
 8001436:	d001      	beq.n	800143c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001438:	2301      	movs	r3, #1
 800143a:	e032      	b.n	80014a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f003 0304 	and.w	r3, r3, #4
 8001444:	2b00      	cmp	r3, #0
 8001446:	d008      	beq.n	800145a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001448:	4b19      	ldr	r3, [pc, #100]	; (80014b0 <HAL_RCC_ClockConfig+0x1bc>)
 800144a:	689b      	ldr	r3, [r3, #8]
 800144c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	68db      	ldr	r3, [r3, #12]
 8001454:	4916      	ldr	r1, [pc, #88]	; (80014b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001456:	4313      	orrs	r3, r2
 8001458:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f003 0308 	and.w	r3, r3, #8
 8001462:	2b00      	cmp	r3, #0
 8001464:	d009      	beq.n	800147a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001466:	4b12      	ldr	r3, [pc, #72]	; (80014b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001468:	689b      	ldr	r3, [r3, #8]
 800146a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	691b      	ldr	r3, [r3, #16]
 8001472:	00db      	lsls	r3, r3, #3
 8001474:	490e      	ldr	r1, [pc, #56]	; (80014b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001476:	4313      	orrs	r3, r2
 8001478:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800147a:	f000 f821 	bl	80014c0 <HAL_RCC_GetSysClockFreq>
 800147e:	4602      	mov	r2, r0
 8001480:	4b0b      	ldr	r3, [pc, #44]	; (80014b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001482:	689b      	ldr	r3, [r3, #8]
 8001484:	091b      	lsrs	r3, r3, #4
 8001486:	f003 030f 	and.w	r3, r3, #15
 800148a:	490a      	ldr	r1, [pc, #40]	; (80014b4 <HAL_RCC_ClockConfig+0x1c0>)
 800148c:	5ccb      	ldrb	r3, [r1, r3]
 800148e:	fa22 f303 	lsr.w	r3, r2, r3
 8001492:	4a09      	ldr	r2, [pc, #36]	; (80014b8 <HAL_RCC_ClockConfig+0x1c4>)
 8001494:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001496:	4b09      	ldr	r3, [pc, #36]	; (80014bc <HAL_RCC_ClockConfig+0x1c8>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4618      	mov	r0, r3
 800149c:	f7ff f942 	bl	8000724 <HAL_InitTick>

  return HAL_OK;
 80014a0:	2300      	movs	r3, #0
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	3710      	adds	r7, #16
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	40023c00 	.word	0x40023c00
 80014b0:	40023800 	.word	0x40023800
 80014b4:	080024ec 	.word	0x080024ec
 80014b8:	20000008 	.word	0x20000008
 80014bc:	20000000 	.word	0x20000000

080014c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80014c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80014c4:	b094      	sub	sp, #80	; 0x50
 80014c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80014c8:	2300      	movs	r3, #0
 80014ca:	647b      	str	r3, [r7, #68]	; 0x44
 80014cc:	2300      	movs	r3, #0
 80014ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80014d0:	2300      	movs	r3, #0
 80014d2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80014d4:	2300      	movs	r3, #0
 80014d6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80014d8:	4b79      	ldr	r3, [pc, #484]	; (80016c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80014da:	689b      	ldr	r3, [r3, #8]
 80014dc:	f003 030c 	and.w	r3, r3, #12
 80014e0:	2b08      	cmp	r3, #8
 80014e2:	d00d      	beq.n	8001500 <HAL_RCC_GetSysClockFreq+0x40>
 80014e4:	2b08      	cmp	r3, #8
 80014e6:	f200 80e1 	bhi.w	80016ac <HAL_RCC_GetSysClockFreq+0x1ec>
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d002      	beq.n	80014f4 <HAL_RCC_GetSysClockFreq+0x34>
 80014ee:	2b04      	cmp	r3, #4
 80014f0:	d003      	beq.n	80014fa <HAL_RCC_GetSysClockFreq+0x3a>
 80014f2:	e0db      	b.n	80016ac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80014f4:	4b73      	ldr	r3, [pc, #460]	; (80016c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80014f6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80014f8:	e0db      	b.n	80016b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80014fa:	4b73      	ldr	r3, [pc, #460]	; (80016c8 <HAL_RCC_GetSysClockFreq+0x208>)
 80014fc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80014fe:	e0d8      	b.n	80016b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001500:	4b6f      	ldr	r3, [pc, #444]	; (80016c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001508:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800150a:	4b6d      	ldr	r3, [pc, #436]	; (80016c0 <HAL_RCC_GetSysClockFreq+0x200>)
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001512:	2b00      	cmp	r3, #0
 8001514:	d063      	beq.n	80015de <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001516:	4b6a      	ldr	r3, [pc, #424]	; (80016c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	099b      	lsrs	r3, r3, #6
 800151c:	2200      	movs	r2, #0
 800151e:	63bb      	str	r3, [r7, #56]	; 0x38
 8001520:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001522:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001524:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001528:	633b      	str	r3, [r7, #48]	; 0x30
 800152a:	2300      	movs	r3, #0
 800152c:	637b      	str	r3, [r7, #52]	; 0x34
 800152e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001532:	4622      	mov	r2, r4
 8001534:	462b      	mov	r3, r5
 8001536:	f04f 0000 	mov.w	r0, #0
 800153a:	f04f 0100 	mov.w	r1, #0
 800153e:	0159      	lsls	r1, r3, #5
 8001540:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001544:	0150      	lsls	r0, r2, #5
 8001546:	4602      	mov	r2, r0
 8001548:	460b      	mov	r3, r1
 800154a:	4621      	mov	r1, r4
 800154c:	1a51      	subs	r1, r2, r1
 800154e:	6139      	str	r1, [r7, #16]
 8001550:	4629      	mov	r1, r5
 8001552:	eb63 0301 	sbc.w	r3, r3, r1
 8001556:	617b      	str	r3, [r7, #20]
 8001558:	f04f 0200 	mov.w	r2, #0
 800155c:	f04f 0300 	mov.w	r3, #0
 8001560:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001564:	4659      	mov	r1, fp
 8001566:	018b      	lsls	r3, r1, #6
 8001568:	4651      	mov	r1, sl
 800156a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800156e:	4651      	mov	r1, sl
 8001570:	018a      	lsls	r2, r1, #6
 8001572:	4651      	mov	r1, sl
 8001574:	ebb2 0801 	subs.w	r8, r2, r1
 8001578:	4659      	mov	r1, fp
 800157a:	eb63 0901 	sbc.w	r9, r3, r1
 800157e:	f04f 0200 	mov.w	r2, #0
 8001582:	f04f 0300 	mov.w	r3, #0
 8001586:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800158a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800158e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001592:	4690      	mov	r8, r2
 8001594:	4699      	mov	r9, r3
 8001596:	4623      	mov	r3, r4
 8001598:	eb18 0303 	adds.w	r3, r8, r3
 800159c:	60bb      	str	r3, [r7, #8]
 800159e:	462b      	mov	r3, r5
 80015a0:	eb49 0303 	adc.w	r3, r9, r3
 80015a4:	60fb      	str	r3, [r7, #12]
 80015a6:	f04f 0200 	mov.w	r2, #0
 80015aa:	f04f 0300 	mov.w	r3, #0
 80015ae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80015b2:	4629      	mov	r1, r5
 80015b4:	024b      	lsls	r3, r1, #9
 80015b6:	4621      	mov	r1, r4
 80015b8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80015bc:	4621      	mov	r1, r4
 80015be:	024a      	lsls	r2, r1, #9
 80015c0:	4610      	mov	r0, r2
 80015c2:	4619      	mov	r1, r3
 80015c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80015c6:	2200      	movs	r2, #0
 80015c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80015ca:	62fa      	str	r2, [r7, #44]	; 0x2c
 80015cc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80015d0:	f7fe fe0c 	bl	80001ec <__aeabi_uldivmod>
 80015d4:	4602      	mov	r2, r0
 80015d6:	460b      	mov	r3, r1
 80015d8:	4613      	mov	r3, r2
 80015da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80015dc:	e058      	b.n	8001690 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015de:	4b38      	ldr	r3, [pc, #224]	; (80016c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	099b      	lsrs	r3, r3, #6
 80015e4:	2200      	movs	r2, #0
 80015e6:	4618      	mov	r0, r3
 80015e8:	4611      	mov	r1, r2
 80015ea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80015ee:	623b      	str	r3, [r7, #32]
 80015f0:	2300      	movs	r3, #0
 80015f2:	627b      	str	r3, [r7, #36]	; 0x24
 80015f4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80015f8:	4642      	mov	r2, r8
 80015fa:	464b      	mov	r3, r9
 80015fc:	f04f 0000 	mov.w	r0, #0
 8001600:	f04f 0100 	mov.w	r1, #0
 8001604:	0159      	lsls	r1, r3, #5
 8001606:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800160a:	0150      	lsls	r0, r2, #5
 800160c:	4602      	mov	r2, r0
 800160e:	460b      	mov	r3, r1
 8001610:	4641      	mov	r1, r8
 8001612:	ebb2 0a01 	subs.w	sl, r2, r1
 8001616:	4649      	mov	r1, r9
 8001618:	eb63 0b01 	sbc.w	fp, r3, r1
 800161c:	f04f 0200 	mov.w	r2, #0
 8001620:	f04f 0300 	mov.w	r3, #0
 8001624:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001628:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800162c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001630:	ebb2 040a 	subs.w	r4, r2, sl
 8001634:	eb63 050b 	sbc.w	r5, r3, fp
 8001638:	f04f 0200 	mov.w	r2, #0
 800163c:	f04f 0300 	mov.w	r3, #0
 8001640:	00eb      	lsls	r3, r5, #3
 8001642:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001646:	00e2      	lsls	r2, r4, #3
 8001648:	4614      	mov	r4, r2
 800164a:	461d      	mov	r5, r3
 800164c:	4643      	mov	r3, r8
 800164e:	18e3      	adds	r3, r4, r3
 8001650:	603b      	str	r3, [r7, #0]
 8001652:	464b      	mov	r3, r9
 8001654:	eb45 0303 	adc.w	r3, r5, r3
 8001658:	607b      	str	r3, [r7, #4]
 800165a:	f04f 0200 	mov.w	r2, #0
 800165e:	f04f 0300 	mov.w	r3, #0
 8001662:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001666:	4629      	mov	r1, r5
 8001668:	028b      	lsls	r3, r1, #10
 800166a:	4621      	mov	r1, r4
 800166c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001670:	4621      	mov	r1, r4
 8001672:	028a      	lsls	r2, r1, #10
 8001674:	4610      	mov	r0, r2
 8001676:	4619      	mov	r1, r3
 8001678:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800167a:	2200      	movs	r2, #0
 800167c:	61bb      	str	r3, [r7, #24]
 800167e:	61fa      	str	r2, [r7, #28]
 8001680:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001684:	f7fe fdb2 	bl	80001ec <__aeabi_uldivmod>
 8001688:	4602      	mov	r2, r0
 800168a:	460b      	mov	r3, r1
 800168c:	4613      	mov	r3, r2
 800168e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001690:	4b0b      	ldr	r3, [pc, #44]	; (80016c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	0c1b      	lsrs	r3, r3, #16
 8001696:	f003 0303 	and.w	r3, r3, #3
 800169a:	3301      	adds	r3, #1
 800169c:	005b      	lsls	r3, r3, #1
 800169e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80016a0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80016a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80016a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80016a8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80016aa:	e002      	b.n	80016b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80016ac:	4b05      	ldr	r3, [pc, #20]	; (80016c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80016ae:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80016b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80016b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	3750      	adds	r7, #80	; 0x50
 80016b8:	46bd      	mov	sp, r7
 80016ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80016be:	bf00      	nop
 80016c0:	40023800 	.word	0x40023800
 80016c4:	00f42400 	.word	0x00f42400
 80016c8:	007a1200 	.word	0x007a1200

080016cc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80016cc:	480d      	ldr	r0, [pc, #52]	; (8001704 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80016ce:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80016d0:	f000 f9b4 	bl	8001a3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016d4:	480c      	ldr	r0, [pc, #48]	; (8001708 <LoopForever+0x6>)
  ldr r1, =_edata
 80016d6:	490d      	ldr	r1, [pc, #52]	; (800170c <LoopForever+0xa>)
  ldr r2, =_sidata
 80016d8:	4a0d      	ldr	r2, [pc, #52]	; (8001710 <LoopForever+0xe>)
  movs r3, #0
 80016da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016dc:	e002      	b.n	80016e4 <LoopCopyDataInit>

080016de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016e2:	3304      	adds	r3, #4

080016e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016e8:	d3f9      	bcc.n	80016de <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016ea:	4a0a      	ldr	r2, [pc, #40]	; (8001714 <LoopForever+0x12>)
  ldr r4, =_ebss
 80016ec:	4c0a      	ldr	r4, [pc, #40]	; (8001718 <LoopForever+0x16>)
  movs r3, #0
 80016ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016f0:	e001      	b.n	80016f6 <LoopFillZerobss>

080016f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016f4:	3204      	adds	r2, #4

080016f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016f8:	d3fb      	bcc.n	80016f2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80016fa:	f000 f9b7 	bl	8001a6c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80016fe:	f000 f80f 	bl	8001720 <main>

08001702 <LoopForever>:

LoopForever:
  b LoopForever
 8001702:	e7fe      	b.n	8001702 <LoopForever>
  ldr   r0, =_estack
 8001704:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001708:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800170c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001710:	08002570 	.word	0x08002570
  ldr r2, =_sbss
 8001714:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001718:	200000a4 	.word	0x200000a4

0800171c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800171c:	e7fe      	b.n	800171c <ADC_IRQHandler>
	...

08001720 <main>:
#include "main.h"


int main(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
	HAL_Init();
 8001724:	f7fe ffdc 	bl	80006e0 <HAL_Init>
	SystemClock_Config();
 8001728:	f000 f81c 	bl	8001764 <SystemClock_Config>

	Clock_Enable(GPIOG);
 800172c:	480c      	ldr	r0, [pc, #48]	; (8001760 <main+0x40>)
 800172e:	f7fe feff 	bl	8000530 <Clock_Enable>
	GPIO_Init(GPIOG, GPIO_PIN_14);
 8001732:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001736:	480a      	ldr	r0, [pc, #40]	; (8001760 <main+0x40>)
 8001738:	f7fe feda 	bl	80004f0 <GPIO_Init>
	/* Loop forever */
	for(;;)
	{
		GPIO_Pin_Set(GPIOG, GPIO_PIN_14);
 800173c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001740:	4807      	ldr	r0, [pc, #28]	; (8001760 <main+0x40>)
 8001742:	f7fe ffad 	bl	80006a0 <GPIO_Pin_Set>
		HAL_Delay(50);
 8001746:	2032      	movs	r0, #50	; 0x32
 8001748:	f7ff f83c 	bl	80007c4 <HAL_Delay>
		GPIO_Pin_Reset(GPIOG, GPIO_PIN_14);
 800174c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001750:	4803      	ldr	r0, [pc, #12]	; (8001760 <main+0x40>)
 8001752:	f7fe ffb5 	bl	80006c0 <GPIO_Pin_Reset>
		HAL_Delay(50);
 8001756:	2032      	movs	r0, #50	; 0x32
 8001758:	f7ff f834 	bl	80007c4 <HAL_Delay>
		GPIO_Pin_Set(GPIOG, GPIO_PIN_14);
 800175c:	e7ee      	b.n	800173c <main+0x1c>
 800175e:	bf00      	nop
 8001760:	40021800 	.word	0x40021800

08001764 <SystemClock_Config>:
	}
}

void SystemClock_Config(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b094      	sub	sp, #80	; 0x50
 8001768:	af00      	add	r7, sp, #0
	/*    Configure processor to run at full speed i.e 180Mhz */
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800176a:	f107 0320 	add.w	r3, r7, #32
 800176e:	2230      	movs	r2, #48	; 0x30
 8001770:	2100      	movs	r1, #0
 8001772:	4618      	mov	r0, r3
 8001774:	f000 f99e 	bl	8001ab4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001778:	f107 030c 	add.w	r3, r7, #12
 800177c:	2200      	movs	r2, #0
 800177e:	601a      	str	r2, [r3, #0]
 8001780:	605a      	str	r2, [r3, #4]
 8001782:	609a      	str	r2, [r3, #8]
 8001784:	60da      	str	r2, [r3, #12]
 8001786:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001788:	2300      	movs	r3, #0
 800178a:	60bb      	str	r3, [r7, #8]
 800178c:	4b2b      	ldr	r3, [pc, #172]	; (800183c <SystemClock_Config+0xd8>)
 800178e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001790:	4a2a      	ldr	r2, [pc, #168]	; (800183c <SystemClock_Config+0xd8>)
 8001792:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001796:	6413      	str	r3, [r2, #64]	; 0x40
 8001798:	4b28      	ldr	r3, [pc, #160]	; (800183c <SystemClock_Config+0xd8>)
 800179a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800179c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017a0:	60bb      	str	r3, [r7, #8]
 80017a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80017a4:	2300      	movs	r3, #0
 80017a6:	607b      	str	r3, [r7, #4]
 80017a8:	4b25      	ldr	r3, [pc, #148]	; (8001840 <SystemClock_Config+0xdc>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a24      	ldr	r2, [pc, #144]	; (8001840 <SystemClock_Config+0xdc>)
 80017ae:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80017b2:	6013      	str	r3, [r2, #0]
 80017b4:	4b22      	ldr	r3, [pc, #136]	; (8001840 <SystemClock_Config+0xdc>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80017bc:	607b      	str	r3, [r7, #4]
 80017be:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017c0:	2301      	movs	r3, #1
 80017c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80017c8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017ca:	2302      	movs	r3, #2
 80017cc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017ce:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80017d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80017d4:	2304      	movs	r3, #4
 80017d6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 80017d8:	23b4      	movs	r3, #180	; 0xb4
 80017da:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017dc:	2302      	movs	r3, #2
 80017de:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80017e0:	2307      	movs	r3, #7
 80017e2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017e4:	f107 0320 	add.w	r3, r7, #32
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7ff fb0b 	bl	8000e04 <HAL_RCC_OscConfig>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d001      	beq.n	80017f8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80017f4:	f000 f826 	bl	8001844 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80017f8:	f7ff fab4 	bl	8000d64 <HAL_PWREx_EnableOverDrive>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001802:	f000 f81f 	bl	8001844 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001806:	230f      	movs	r3, #15
 8001808:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800180a:	2302      	movs	r3, #2
 800180c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800180e:	2300      	movs	r3, #0
 8001810:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001812:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001816:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001818:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800181c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800181e:	f107 030c 	add.w	r3, r7, #12
 8001822:	2105      	movs	r1, #5
 8001824:	4618      	mov	r0, r3
 8001826:	f7ff fd65 	bl	80012f4 <HAL_RCC_ClockConfig>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001830:	f000 f808 	bl	8001844 <Error_Handler>
  }
}
 8001834:	bf00      	nop
 8001836:	3750      	adds	r7, #80	; 0x50
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	40023800 	.word	0x40023800
 8001840:	40007000 	.word	0x40007000

08001844 <Error_Handler>:

void Error_Handler(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001848:	b672      	cpsid	i
}
 800184a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800184c:	e7fe      	b.n	800184c <Error_Handler+0x8>
	...

08001850 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001856:	2300      	movs	r3, #0
 8001858:	607b      	str	r3, [r7, #4]
 800185a:	4b10      	ldr	r3, [pc, #64]	; (800189c <HAL_MspInit+0x4c>)
 800185c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800185e:	4a0f      	ldr	r2, [pc, #60]	; (800189c <HAL_MspInit+0x4c>)
 8001860:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001864:	6453      	str	r3, [r2, #68]	; 0x44
 8001866:	4b0d      	ldr	r3, [pc, #52]	; (800189c <HAL_MspInit+0x4c>)
 8001868:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800186a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800186e:	607b      	str	r3, [r7, #4]
 8001870:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001872:	2300      	movs	r3, #0
 8001874:	603b      	str	r3, [r7, #0]
 8001876:	4b09      	ldr	r3, [pc, #36]	; (800189c <HAL_MspInit+0x4c>)
 8001878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800187a:	4a08      	ldr	r2, [pc, #32]	; (800189c <HAL_MspInit+0x4c>)
 800187c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001880:	6413      	str	r3, [r2, #64]	; 0x40
 8001882:	4b06      	ldr	r3, [pc, #24]	; (800189c <HAL_MspInit+0x4c>)
 8001884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001886:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800188a:	603b      	str	r3, [r7, #0]
 800188c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800188e:	2007      	movs	r0, #7
 8001890:	f7ff f86e 	bl	8000970 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001894:	bf00      	nop
 8001896:	3708      	adds	r7, #8
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}
 800189c:	40023800 	.word	0x40023800

080018a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018a4:	e7fe      	b.n	80018a4 <NMI_Handler+0x4>

080018a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018a6:	b480      	push	{r7}
 80018a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018aa:	e7fe      	b.n	80018aa <HardFault_Handler+0x4>

080018ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018b0:	e7fe      	b.n	80018b0 <MemManage_Handler+0x4>

080018b2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018b2:	b480      	push	{r7}
 80018b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018b6:	e7fe      	b.n	80018b6 <BusFault_Handler+0x4>

080018b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018bc:	e7fe      	b.n	80018bc <UsageFault_Handler+0x4>

080018be <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018be:	b480      	push	{r7}
 80018c0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018c2:	bf00      	nop
 80018c4:	46bd      	mov	sp, r7
 80018c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ca:	4770      	bx	lr

080018cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018d0:	bf00      	nop
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr

080018da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018da:	b480      	push	{r7}
 80018dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018de:	bf00      	nop
 80018e0:	46bd      	mov	sp, r7
 80018e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e6:	4770      	bx	lr

080018e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018ec:	f7fe ff4a 	bl	8000784 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018f0:	bf00      	nop
 80018f2:	bd80      	pop	{r7, pc}

080018f4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b086      	sub	sp, #24
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	60f8      	str	r0, [r7, #12]
 80018fc:	60b9      	str	r1, [r7, #8]
 80018fe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001900:	2300      	movs	r3, #0
 8001902:	617b      	str	r3, [r7, #20]
 8001904:	e00a      	b.n	800191c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001906:	f3af 8000 	nop.w
 800190a:	4601      	mov	r1, r0
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	1c5a      	adds	r2, r3, #1
 8001910:	60ba      	str	r2, [r7, #8]
 8001912:	b2ca      	uxtb	r2, r1
 8001914:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001916:	697b      	ldr	r3, [r7, #20]
 8001918:	3301      	adds	r3, #1
 800191a:	617b      	str	r3, [r7, #20]
 800191c:	697a      	ldr	r2, [r7, #20]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	429a      	cmp	r2, r3
 8001922:	dbf0      	blt.n	8001906 <_read+0x12>
  }

  return len;
 8001924:	687b      	ldr	r3, [r7, #4]
}
 8001926:	4618      	mov	r0, r3
 8001928:	3718      	adds	r7, #24
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}

0800192e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800192e:	b580      	push	{r7, lr}
 8001930:	b086      	sub	sp, #24
 8001932:	af00      	add	r7, sp, #0
 8001934:	60f8      	str	r0, [r7, #12]
 8001936:	60b9      	str	r1, [r7, #8]
 8001938:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800193a:	2300      	movs	r3, #0
 800193c:	617b      	str	r3, [r7, #20]
 800193e:	e009      	b.n	8001954 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	1c5a      	adds	r2, r3, #1
 8001944:	60ba      	str	r2, [r7, #8]
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	4618      	mov	r0, r3
 800194a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	3301      	adds	r3, #1
 8001952:	617b      	str	r3, [r7, #20]
 8001954:	697a      	ldr	r2, [r7, #20]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	429a      	cmp	r2, r3
 800195a:	dbf1      	blt.n	8001940 <_write+0x12>
  }
  return len;
 800195c:	687b      	ldr	r3, [r7, #4]
}
 800195e:	4618      	mov	r0, r3
 8001960:	3718      	adds	r7, #24
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}

08001966 <_close>:

int _close(int file)
{
 8001966:	b480      	push	{r7}
 8001968:	b083      	sub	sp, #12
 800196a:	af00      	add	r7, sp, #0
 800196c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800196e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001972:	4618      	mov	r0, r3
 8001974:	370c      	adds	r7, #12
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr

0800197e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800197e:	b480      	push	{r7}
 8001980:	b083      	sub	sp, #12
 8001982:	af00      	add	r7, sp, #0
 8001984:	6078      	str	r0, [r7, #4]
 8001986:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800198e:	605a      	str	r2, [r3, #4]
  return 0;
 8001990:	2300      	movs	r3, #0
}
 8001992:	4618      	mov	r0, r3
 8001994:	370c      	adds	r7, #12
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr

0800199e <_isatty>:

int _isatty(int file)
{
 800199e:	b480      	push	{r7}
 80019a0:	b083      	sub	sp, #12
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019a6:	2301      	movs	r3, #1
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	370c      	adds	r7, #12
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b085      	sub	sp, #20
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	60f8      	str	r0, [r7, #12]
 80019bc:	60b9      	str	r1, [r7, #8]
 80019be:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80019c0:	2300      	movs	r3, #0
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3714      	adds	r7, #20
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr
	...

080019d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b086      	sub	sp, #24
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019d8:	4a14      	ldr	r2, [pc, #80]	; (8001a2c <_sbrk+0x5c>)
 80019da:	4b15      	ldr	r3, [pc, #84]	; (8001a30 <_sbrk+0x60>)
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019e4:	4b13      	ldr	r3, [pc, #76]	; (8001a34 <_sbrk+0x64>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d102      	bne.n	80019f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019ec:	4b11      	ldr	r3, [pc, #68]	; (8001a34 <_sbrk+0x64>)
 80019ee:	4a12      	ldr	r2, [pc, #72]	; (8001a38 <_sbrk+0x68>)
 80019f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019f2:	4b10      	ldr	r3, [pc, #64]	; (8001a34 <_sbrk+0x64>)
 80019f4:	681a      	ldr	r2, [r3, #0]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	4413      	add	r3, r2
 80019fa:	693a      	ldr	r2, [r7, #16]
 80019fc:	429a      	cmp	r2, r3
 80019fe:	d207      	bcs.n	8001a10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a00:	f000 f82e 	bl	8001a60 <__errno>
 8001a04:	4603      	mov	r3, r0
 8001a06:	220c      	movs	r2, #12
 8001a08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a0a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a0e:	e009      	b.n	8001a24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a10:	4b08      	ldr	r3, [pc, #32]	; (8001a34 <_sbrk+0x64>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a16:	4b07      	ldr	r3, [pc, #28]	; (8001a34 <_sbrk+0x64>)
 8001a18:	681a      	ldr	r2, [r3, #0]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	4413      	add	r3, r2
 8001a1e:	4a05      	ldr	r2, [pc, #20]	; (8001a34 <_sbrk+0x64>)
 8001a20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a22:	68fb      	ldr	r3, [r7, #12]
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	3718      	adds	r7, #24
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	20030000 	.word	0x20030000
 8001a30:	00000400 	.word	0x00000400
 8001a34:	20000090 	.word	0x20000090
 8001a38:	200000a8 	.word	0x200000a8

08001a3c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a40:	4b06      	ldr	r3, [pc, #24]	; (8001a5c <SystemInit+0x20>)
 8001a42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a46:	4a05      	ldr	r2, [pc, #20]	; (8001a5c <SystemInit+0x20>)
 8001a48:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a4c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a50:	bf00      	nop
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr
 8001a5a:	bf00      	nop
 8001a5c:	e000ed00 	.word	0xe000ed00

08001a60 <__errno>:
 8001a60:	4b01      	ldr	r3, [pc, #4]	; (8001a68 <__errno+0x8>)
 8001a62:	6818      	ldr	r0, [r3, #0]
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop
 8001a68:	2000000c 	.word	0x2000000c

08001a6c <__libc_init_array>:
 8001a6c:	b570      	push	{r4, r5, r6, lr}
 8001a6e:	4d0d      	ldr	r5, [pc, #52]	; (8001aa4 <__libc_init_array+0x38>)
 8001a70:	4c0d      	ldr	r4, [pc, #52]	; (8001aa8 <__libc_init_array+0x3c>)
 8001a72:	1b64      	subs	r4, r4, r5
 8001a74:	10a4      	asrs	r4, r4, #2
 8001a76:	2600      	movs	r6, #0
 8001a78:	42a6      	cmp	r6, r4
 8001a7a:	d109      	bne.n	8001a90 <__libc_init_array+0x24>
 8001a7c:	4d0b      	ldr	r5, [pc, #44]	; (8001aac <__libc_init_array+0x40>)
 8001a7e:	4c0c      	ldr	r4, [pc, #48]	; (8001ab0 <__libc_init_array+0x44>)
 8001a80:	f000 fd1e 	bl	80024c0 <_init>
 8001a84:	1b64      	subs	r4, r4, r5
 8001a86:	10a4      	asrs	r4, r4, #2
 8001a88:	2600      	movs	r6, #0
 8001a8a:	42a6      	cmp	r6, r4
 8001a8c:	d105      	bne.n	8001a9a <__libc_init_array+0x2e>
 8001a8e:	bd70      	pop	{r4, r5, r6, pc}
 8001a90:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a94:	4798      	blx	r3
 8001a96:	3601      	adds	r6, #1
 8001a98:	e7ee      	b.n	8001a78 <__libc_init_array+0xc>
 8001a9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a9e:	4798      	blx	r3
 8001aa0:	3601      	adds	r6, #1
 8001aa2:	e7f2      	b.n	8001a8a <__libc_init_array+0x1e>
 8001aa4:	08002568 	.word	0x08002568
 8001aa8:	08002568 	.word	0x08002568
 8001aac:	08002568 	.word	0x08002568
 8001ab0:	0800256c 	.word	0x0800256c

08001ab4 <memset>:
 8001ab4:	4402      	add	r2, r0
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d100      	bne.n	8001abe <memset+0xa>
 8001abc:	4770      	bx	lr
 8001abe:	f803 1b01 	strb.w	r1, [r3], #1
 8001ac2:	e7f9      	b.n	8001ab8 <memset+0x4>

08001ac4 <_puts_r>:
 8001ac4:	b570      	push	{r4, r5, r6, lr}
 8001ac6:	460e      	mov	r6, r1
 8001ac8:	4605      	mov	r5, r0
 8001aca:	b118      	cbz	r0, 8001ad4 <_puts_r+0x10>
 8001acc:	6983      	ldr	r3, [r0, #24]
 8001ace:	b90b      	cbnz	r3, 8001ad4 <_puts_r+0x10>
 8001ad0:	f000 fa48 	bl	8001f64 <__sinit>
 8001ad4:	69ab      	ldr	r3, [r5, #24]
 8001ad6:	68ac      	ldr	r4, [r5, #8]
 8001ad8:	b913      	cbnz	r3, 8001ae0 <_puts_r+0x1c>
 8001ada:	4628      	mov	r0, r5
 8001adc:	f000 fa42 	bl	8001f64 <__sinit>
 8001ae0:	4b2c      	ldr	r3, [pc, #176]	; (8001b94 <_puts_r+0xd0>)
 8001ae2:	429c      	cmp	r4, r3
 8001ae4:	d120      	bne.n	8001b28 <_puts_r+0x64>
 8001ae6:	686c      	ldr	r4, [r5, #4]
 8001ae8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001aea:	07db      	lsls	r3, r3, #31
 8001aec:	d405      	bmi.n	8001afa <_puts_r+0x36>
 8001aee:	89a3      	ldrh	r3, [r4, #12]
 8001af0:	0598      	lsls	r0, r3, #22
 8001af2:	d402      	bmi.n	8001afa <_puts_r+0x36>
 8001af4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001af6:	f000 fad3 	bl	80020a0 <__retarget_lock_acquire_recursive>
 8001afa:	89a3      	ldrh	r3, [r4, #12]
 8001afc:	0719      	lsls	r1, r3, #28
 8001afe:	d51d      	bpl.n	8001b3c <_puts_r+0x78>
 8001b00:	6923      	ldr	r3, [r4, #16]
 8001b02:	b1db      	cbz	r3, 8001b3c <_puts_r+0x78>
 8001b04:	3e01      	subs	r6, #1
 8001b06:	68a3      	ldr	r3, [r4, #8]
 8001b08:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001b0c:	3b01      	subs	r3, #1
 8001b0e:	60a3      	str	r3, [r4, #8]
 8001b10:	bb39      	cbnz	r1, 8001b62 <_puts_r+0x9e>
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	da38      	bge.n	8001b88 <_puts_r+0xc4>
 8001b16:	4622      	mov	r2, r4
 8001b18:	210a      	movs	r1, #10
 8001b1a:	4628      	mov	r0, r5
 8001b1c:	f000 f848 	bl	8001bb0 <__swbuf_r>
 8001b20:	3001      	adds	r0, #1
 8001b22:	d011      	beq.n	8001b48 <_puts_r+0x84>
 8001b24:	250a      	movs	r5, #10
 8001b26:	e011      	b.n	8001b4c <_puts_r+0x88>
 8001b28:	4b1b      	ldr	r3, [pc, #108]	; (8001b98 <_puts_r+0xd4>)
 8001b2a:	429c      	cmp	r4, r3
 8001b2c:	d101      	bne.n	8001b32 <_puts_r+0x6e>
 8001b2e:	68ac      	ldr	r4, [r5, #8]
 8001b30:	e7da      	b.n	8001ae8 <_puts_r+0x24>
 8001b32:	4b1a      	ldr	r3, [pc, #104]	; (8001b9c <_puts_r+0xd8>)
 8001b34:	429c      	cmp	r4, r3
 8001b36:	bf08      	it	eq
 8001b38:	68ec      	ldreq	r4, [r5, #12]
 8001b3a:	e7d5      	b.n	8001ae8 <_puts_r+0x24>
 8001b3c:	4621      	mov	r1, r4
 8001b3e:	4628      	mov	r0, r5
 8001b40:	f000 f888 	bl	8001c54 <__swsetup_r>
 8001b44:	2800      	cmp	r0, #0
 8001b46:	d0dd      	beq.n	8001b04 <_puts_r+0x40>
 8001b48:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8001b4c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001b4e:	07da      	lsls	r2, r3, #31
 8001b50:	d405      	bmi.n	8001b5e <_puts_r+0x9a>
 8001b52:	89a3      	ldrh	r3, [r4, #12]
 8001b54:	059b      	lsls	r3, r3, #22
 8001b56:	d402      	bmi.n	8001b5e <_puts_r+0x9a>
 8001b58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001b5a:	f000 faa2 	bl	80020a2 <__retarget_lock_release_recursive>
 8001b5e:	4628      	mov	r0, r5
 8001b60:	bd70      	pop	{r4, r5, r6, pc}
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	da04      	bge.n	8001b70 <_puts_r+0xac>
 8001b66:	69a2      	ldr	r2, [r4, #24]
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	dc06      	bgt.n	8001b7a <_puts_r+0xb6>
 8001b6c:	290a      	cmp	r1, #10
 8001b6e:	d004      	beq.n	8001b7a <_puts_r+0xb6>
 8001b70:	6823      	ldr	r3, [r4, #0]
 8001b72:	1c5a      	adds	r2, r3, #1
 8001b74:	6022      	str	r2, [r4, #0]
 8001b76:	7019      	strb	r1, [r3, #0]
 8001b78:	e7c5      	b.n	8001b06 <_puts_r+0x42>
 8001b7a:	4622      	mov	r2, r4
 8001b7c:	4628      	mov	r0, r5
 8001b7e:	f000 f817 	bl	8001bb0 <__swbuf_r>
 8001b82:	3001      	adds	r0, #1
 8001b84:	d1bf      	bne.n	8001b06 <_puts_r+0x42>
 8001b86:	e7df      	b.n	8001b48 <_puts_r+0x84>
 8001b88:	6823      	ldr	r3, [r4, #0]
 8001b8a:	250a      	movs	r5, #10
 8001b8c:	1c5a      	adds	r2, r3, #1
 8001b8e:	6022      	str	r2, [r4, #0]
 8001b90:	701d      	strb	r5, [r3, #0]
 8001b92:	e7db      	b.n	8001b4c <_puts_r+0x88>
 8001b94:	08002520 	.word	0x08002520
 8001b98:	08002540 	.word	0x08002540
 8001b9c:	08002500 	.word	0x08002500

08001ba0 <puts>:
 8001ba0:	4b02      	ldr	r3, [pc, #8]	; (8001bac <puts+0xc>)
 8001ba2:	4601      	mov	r1, r0
 8001ba4:	6818      	ldr	r0, [r3, #0]
 8001ba6:	f7ff bf8d 	b.w	8001ac4 <_puts_r>
 8001baa:	bf00      	nop
 8001bac:	2000000c 	.word	0x2000000c

08001bb0 <__swbuf_r>:
 8001bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001bb2:	460e      	mov	r6, r1
 8001bb4:	4614      	mov	r4, r2
 8001bb6:	4605      	mov	r5, r0
 8001bb8:	b118      	cbz	r0, 8001bc2 <__swbuf_r+0x12>
 8001bba:	6983      	ldr	r3, [r0, #24]
 8001bbc:	b90b      	cbnz	r3, 8001bc2 <__swbuf_r+0x12>
 8001bbe:	f000 f9d1 	bl	8001f64 <__sinit>
 8001bc2:	4b21      	ldr	r3, [pc, #132]	; (8001c48 <__swbuf_r+0x98>)
 8001bc4:	429c      	cmp	r4, r3
 8001bc6:	d12b      	bne.n	8001c20 <__swbuf_r+0x70>
 8001bc8:	686c      	ldr	r4, [r5, #4]
 8001bca:	69a3      	ldr	r3, [r4, #24]
 8001bcc:	60a3      	str	r3, [r4, #8]
 8001bce:	89a3      	ldrh	r3, [r4, #12]
 8001bd0:	071a      	lsls	r2, r3, #28
 8001bd2:	d52f      	bpl.n	8001c34 <__swbuf_r+0x84>
 8001bd4:	6923      	ldr	r3, [r4, #16]
 8001bd6:	b36b      	cbz	r3, 8001c34 <__swbuf_r+0x84>
 8001bd8:	6923      	ldr	r3, [r4, #16]
 8001bda:	6820      	ldr	r0, [r4, #0]
 8001bdc:	1ac0      	subs	r0, r0, r3
 8001bde:	6963      	ldr	r3, [r4, #20]
 8001be0:	b2f6      	uxtb	r6, r6
 8001be2:	4283      	cmp	r3, r0
 8001be4:	4637      	mov	r7, r6
 8001be6:	dc04      	bgt.n	8001bf2 <__swbuf_r+0x42>
 8001be8:	4621      	mov	r1, r4
 8001bea:	4628      	mov	r0, r5
 8001bec:	f000 f926 	bl	8001e3c <_fflush_r>
 8001bf0:	bb30      	cbnz	r0, 8001c40 <__swbuf_r+0x90>
 8001bf2:	68a3      	ldr	r3, [r4, #8]
 8001bf4:	3b01      	subs	r3, #1
 8001bf6:	60a3      	str	r3, [r4, #8]
 8001bf8:	6823      	ldr	r3, [r4, #0]
 8001bfa:	1c5a      	adds	r2, r3, #1
 8001bfc:	6022      	str	r2, [r4, #0]
 8001bfe:	701e      	strb	r6, [r3, #0]
 8001c00:	6963      	ldr	r3, [r4, #20]
 8001c02:	3001      	adds	r0, #1
 8001c04:	4283      	cmp	r3, r0
 8001c06:	d004      	beq.n	8001c12 <__swbuf_r+0x62>
 8001c08:	89a3      	ldrh	r3, [r4, #12]
 8001c0a:	07db      	lsls	r3, r3, #31
 8001c0c:	d506      	bpl.n	8001c1c <__swbuf_r+0x6c>
 8001c0e:	2e0a      	cmp	r6, #10
 8001c10:	d104      	bne.n	8001c1c <__swbuf_r+0x6c>
 8001c12:	4621      	mov	r1, r4
 8001c14:	4628      	mov	r0, r5
 8001c16:	f000 f911 	bl	8001e3c <_fflush_r>
 8001c1a:	b988      	cbnz	r0, 8001c40 <__swbuf_r+0x90>
 8001c1c:	4638      	mov	r0, r7
 8001c1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001c20:	4b0a      	ldr	r3, [pc, #40]	; (8001c4c <__swbuf_r+0x9c>)
 8001c22:	429c      	cmp	r4, r3
 8001c24:	d101      	bne.n	8001c2a <__swbuf_r+0x7a>
 8001c26:	68ac      	ldr	r4, [r5, #8]
 8001c28:	e7cf      	b.n	8001bca <__swbuf_r+0x1a>
 8001c2a:	4b09      	ldr	r3, [pc, #36]	; (8001c50 <__swbuf_r+0xa0>)
 8001c2c:	429c      	cmp	r4, r3
 8001c2e:	bf08      	it	eq
 8001c30:	68ec      	ldreq	r4, [r5, #12]
 8001c32:	e7ca      	b.n	8001bca <__swbuf_r+0x1a>
 8001c34:	4621      	mov	r1, r4
 8001c36:	4628      	mov	r0, r5
 8001c38:	f000 f80c 	bl	8001c54 <__swsetup_r>
 8001c3c:	2800      	cmp	r0, #0
 8001c3e:	d0cb      	beq.n	8001bd8 <__swbuf_r+0x28>
 8001c40:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8001c44:	e7ea      	b.n	8001c1c <__swbuf_r+0x6c>
 8001c46:	bf00      	nop
 8001c48:	08002520 	.word	0x08002520
 8001c4c:	08002540 	.word	0x08002540
 8001c50:	08002500 	.word	0x08002500

08001c54 <__swsetup_r>:
 8001c54:	4b32      	ldr	r3, [pc, #200]	; (8001d20 <__swsetup_r+0xcc>)
 8001c56:	b570      	push	{r4, r5, r6, lr}
 8001c58:	681d      	ldr	r5, [r3, #0]
 8001c5a:	4606      	mov	r6, r0
 8001c5c:	460c      	mov	r4, r1
 8001c5e:	b125      	cbz	r5, 8001c6a <__swsetup_r+0x16>
 8001c60:	69ab      	ldr	r3, [r5, #24]
 8001c62:	b913      	cbnz	r3, 8001c6a <__swsetup_r+0x16>
 8001c64:	4628      	mov	r0, r5
 8001c66:	f000 f97d 	bl	8001f64 <__sinit>
 8001c6a:	4b2e      	ldr	r3, [pc, #184]	; (8001d24 <__swsetup_r+0xd0>)
 8001c6c:	429c      	cmp	r4, r3
 8001c6e:	d10f      	bne.n	8001c90 <__swsetup_r+0x3c>
 8001c70:	686c      	ldr	r4, [r5, #4]
 8001c72:	89a3      	ldrh	r3, [r4, #12]
 8001c74:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8001c78:	0719      	lsls	r1, r3, #28
 8001c7a:	d42c      	bmi.n	8001cd6 <__swsetup_r+0x82>
 8001c7c:	06dd      	lsls	r5, r3, #27
 8001c7e:	d411      	bmi.n	8001ca4 <__swsetup_r+0x50>
 8001c80:	2309      	movs	r3, #9
 8001c82:	6033      	str	r3, [r6, #0]
 8001c84:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8001c88:	81a3      	strh	r3, [r4, #12]
 8001c8a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001c8e:	e03e      	b.n	8001d0e <__swsetup_r+0xba>
 8001c90:	4b25      	ldr	r3, [pc, #148]	; (8001d28 <__swsetup_r+0xd4>)
 8001c92:	429c      	cmp	r4, r3
 8001c94:	d101      	bne.n	8001c9a <__swsetup_r+0x46>
 8001c96:	68ac      	ldr	r4, [r5, #8]
 8001c98:	e7eb      	b.n	8001c72 <__swsetup_r+0x1e>
 8001c9a:	4b24      	ldr	r3, [pc, #144]	; (8001d2c <__swsetup_r+0xd8>)
 8001c9c:	429c      	cmp	r4, r3
 8001c9e:	bf08      	it	eq
 8001ca0:	68ec      	ldreq	r4, [r5, #12]
 8001ca2:	e7e6      	b.n	8001c72 <__swsetup_r+0x1e>
 8001ca4:	0758      	lsls	r0, r3, #29
 8001ca6:	d512      	bpl.n	8001cce <__swsetup_r+0x7a>
 8001ca8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001caa:	b141      	cbz	r1, 8001cbe <__swsetup_r+0x6a>
 8001cac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001cb0:	4299      	cmp	r1, r3
 8001cb2:	d002      	beq.n	8001cba <__swsetup_r+0x66>
 8001cb4:	4630      	mov	r0, r6
 8001cb6:	f000 fa5b 	bl	8002170 <_free_r>
 8001cba:	2300      	movs	r3, #0
 8001cbc:	6363      	str	r3, [r4, #52]	; 0x34
 8001cbe:	89a3      	ldrh	r3, [r4, #12]
 8001cc0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8001cc4:	81a3      	strh	r3, [r4, #12]
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	6063      	str	r3, [r4, #4]
 8001cca:	6923      	ldr	r3, [r4, #16]
 8001ccc:	6023      	str	r3, [r4, #0]
 8001cce:	89a3      	ldrh	r3, [r4, #12]
 8001cd0:	f043 0308 	orr.w	r3, r3, #8
 8001cd4:	81a3      	strh	r3, [r4, #12]
 8001cd6:	6923      	ldr	r3, [r4, #16]
 8001cd8:	b94b      	cbnz	r3, 8001cee <__swsetup_r+0x9a>
 8001cda:	89a3      	ldrh	r3, [r4, #12]
 8001cdc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8001ce0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001ce4:	d003      	beq.n	8001cee <__swsetup_r+0x9a>
 8001ce6:	4621      	mov	r1, r4
 8001ce8:	4630      	mov	r0, r6
 8001cea:	f000 fa01 	bl	80020f0 <__smakebuf_r>
 8001cee:	89a0      	ldrh	r0, [r4, #12]
 8001cf0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8001cf4:	f010 0301 	ands.w	r3, r0, #1
 8001cf8:	d00a      	beq.n	8001d10 <__swsetup_r+0xbc>
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	60a3      	str	r3, [r4, #8]
 8001cfe:	6963      	ldr	r3, [r4, #20]
 8001d00:	425b      	negs	r3, r3
 8001d02:	61a3      	str	r3, [r4, #24]
 8001d04:	6923      	ldr	r3, [r4, #16]
 8001d06:	b943      	cbnz	r3, 8001d1a <__swsetup_r+0xc6>
 8001d08:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8001d0c:	d1ba      	bne.n	8001c84 <__swsetup_r+0x30>
 8001d0e:	bd70      	pop	{r4, r5, r6, pc}
 8001d10:	0781      	lsls	r1, r0, #30
 8001d12:	bf58      	it	pl
 8001d14:	6963      	ldrpl	r3, [r4, #20]
 8001d16:	60a3      	str	r3, [r4, #8]
 8001d18:	e7f4      	b.n	8001d04 <__swsetup_r+0xb0>
 8001d1a:	2000      	movs	r0, #0
 8001d1c:	e7f7      	b.n	8001d0e <__swsetup_r+0xba>
 8001d1e:	bf00      	nop
 8001d20:	2000000c 	.word	0x2000000c
 8001d24:	08002520 	.word	0x08002520
 8001d28:	08002540 	.word	0x08002540
 8001d2c:	08002500 	.word	0x08002500

08001d30 <__sflush_r>:
 8001d30:	898a      	ldrh	r2, [r1, #12]
 8001d32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001d36:	4605      	mov	r5, r0
 8001d38:	0710      	lsls	r0, r2, #28
 8001d3a:	460c      	mov	r4, r1
 8001d3c:	d458      	bmi.n	8001df0 <__sflush_r+0xc0>
 8001d3e:	684b      	ldr	r3, [r1, #4]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	dc05      	bgt.n	8001d50 <__sflush_r+0x20>
 8001d44:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	dc02      	bgt.n	8001d50 <__sflush_r+0x20>
 8001d4a:	2000      	movs	r0, #0
 8001d4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001d50:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001d52:	2e00      	cmp	r6, #0
 8001d54:	d0f9      	beq.n	8001d4a <__sflush_r+0x1a>
 8001d56:	2300      	movs	r3, #0
 8001d58:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8001d5c:	682f      	ldr	r7, [r5, #0]
 8001d5e:	602b      	str	r3, [r5, #0]
 8001d60:	d032      	beq.n	8001dc8 <__sflush_r+0x98>
 8001d62:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001d64:	89a3      	ldrh	r3, [r4, #12]
 8001d66:	075a      	lsls	r2, r3, #29
 8001d68:	d505      	bpl.n	8001d76 <__sflush_r+0x46>
 8001d6a:	6863      	ldr	r3, [r4, #4]
 8001d6c:	1ac0      	subs	r0, r0, r3
 8001d6e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001d70:	b10b      	cbz	r3, 8001d76 <__sflush_r+0x46>
 8001d72:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001d74:	1ac0      	subs	r0, r0, r3
 8001d76:	2300      	movs	r3, #0
 8001d78:	4602      	mov	r2, r0
 8001d7a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001d7c:	6a21      	ldr	r1, [r4, #32]
 8001d7e:	4628      	mov	r0, r5
 8001d80:	47b0      	blx	r6
 8001d82:	1c43      	adds	r3, r0, #1
 8001d84:	89a3      	ldrh	r3, [r4, #12]
 8001d86:	d106      	bne.n	8001d96 <__sflush_r+0x66>
 8001d88:	6829      	ldr	r1, [r5, #0]
 8001d8a:	291d      	cmp	r1, #29
 8001d8c:	d82c      	bhi.n	8001de8 <__sflush_r+0xb8>
 8001d8e:	4a2a      	ldr	r2, [pc, #168]	; (8001e38 <__sflush_r+0x108>)
 8001d90:	40ca      	lsrs	r2, r1
 8001d92:	07d6      	lsls	r6, r2, #31
 8001d94:	d528      	bpl.n	8001de8 <__sflush_r+0xb8>
 8001d96:	2200      	movs	r2, #0
 8001d98:	6062      	str	r2, [r4, #4]
 8001d9a:	04d9      	lsls	r1, r3, #19
 8001d9c:	6922      	ldr	r2, [r4, #16]
 8001d9e:	6022      	str	r2, [r4, #0]
 8001da0:	d504      	bpl.n	8001dac <__sflush_r+0x7c>
 8001da2:	1c42      	adds	r2, r0, #1
 8001da4:	d101      	bne.n	8001daa <__sflush_r+0x7a>
 8001da6:	682b      	ldr	r3, [r5, #0]
 8001da8:	b903      	cbnz	r3, 8001dac <__sflush_r+0x7c>
 8001daa:	6560      	str	r0, [r4, #84]	; 0x54
 8001dac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001dae:	602f      	str	r7, [r5, #0]
 8001db0:	2900      	cmp	r1, #0
 8001db2:	d0ca      	beq.n	8001d4a <__sflush_r+0x1a>
 8001db4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001db8:	4299      	cmp	r1, r3
 8001dba:	d002      	beq.n	8001dc2 <__sflush_r+0x92>
 8001dbc:	4628      	mov	r0, r5
 8001dbe:	f000 f9d7 	bl	8002170 <_free_r>
 8001dc2:	2000      	movs	r0, #0
 8001dc4:	6360      	str	r0, [r4, #52]	; 0x34
 8001dc6:	e7c1      	b.n	8001d4c <__sflush_r+0x1c>
 8001dc8:	6a21      	ldr	r1, [r4, #32]
 8001dca:	2301      	movs	r3, #1
 8001dcc:	4628      	mov	r0, r5
 8001dce:	47b0      	blx	r6
 8001dd0:	1c41      	adds	r1, r0, #1
 8001dd2:	d1c7      	bne.n	8001d64 <__sflush_r+0x34>
 8001dd4:	682b      	ldr	r3, [r5, #0]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d0c4      	beq.n	8001d64 <__sflush_r+0x34>
 8001dda:	2b1d      	cmp	r3, #29
 8001ddc:	d001      	beq.n	8001de2 <__sflush_r+0xb2>
 8001dde:	2b16      	cmp	r3, #22
 8001de0:	d101      	bne.n	8001de6 <__sflush_r+0xb6>
 8001de2:	602f      	str	r7, [r5, #0]
 8001de4:	e7b1      	b.n	8001d4a <__sflush_r+0x1a>
 8001de6:	89a3      	ldrh	r3, [r4, #12]
 8001de8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001dec:	81a3      	strh	r3, [r4, #12]
 8001dee:	e7ad      	b.n	8001d4c <__sflush_r+0x1c>
 8001df0:	690f      	ldr	r7, [r1, #16]
 8001df2:	2f00      	cmp	r7, #0
 8001df4:	d0a9      	beq.n	8001d4a <__sflush_r+0x1a>
 8001df6:	0793      	lsls	r3, r2, #30
 8001df8:	680e      	ldr	r6, [r1, #0]
 8001dfa:	bf08      	it	eq
 8001dfc:	694b      	ldreq	r3, [r1, #20]
 8001dfe:	600f      	str	r7, [r1, #0]
 8001e00:	bf18      	it	ne
 8001e02:	2300      	movne	r3, #0
 8001e04:	eba6 0807 	sub.w	r8, r6, r7
 8001e08:	608b      	str	r3, [r1, #8]
 8001e0a:	f1b8 0f00 	cmp.w	r8, #0
 8001e0e:	dd9c      	ble.n	8001d4a <__sflush_r+0x1a>
 8001e10:	6a21      	ldr	r1, [r4, #32]
 8001e12:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8001e14:	4643      	mov	r3, r8
 8001e16:	463a      	mov	r2, r7
 8001e18:	4628      	mov	r0, r5
 8001e1a:	47b0      	blx	r6
 8001e1c:	2800      	cmp	r0, #0
 8001e1e:	dc06      	bgt.n	8001e2e <__sflush_r+0xfe>
 8001e20:	89a3      	ldrh	r3, [r4, #12]
 8001e22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e26:	81a3      	strh	r3, [r4, #12]
 8001e28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001e2c:	e78e      	b.n	8001d4c <__sflush_r+0x1c>
 8001e2e:	4407      	add	r7, r0
 8001e30:	eba8 0800 	sub.w	r8, r8, r0
 8001e34:	e7e9      	b.n	8001e0a <__sflush_r+0xda>
 8001e36:	bf00      	nop
 8001e38:	20400001 	.word	0x20400001

08001e3c <_fflush_r>:
 8001e3c:	b538      	push	{r3, r4, r5, lr}
 8001e3e:	690b      	ldr	r3, [r1, #16]
 8001e40:	4605      	mov	r5, r0
 8001e42:	460c      	mov	r4, r1
 8001e44:	b913      	cbnz	r3, 8001e4c <_fflush_r+0x10>
 8001e46:	2500      	movs	r5, #0
 8001e48:	4628      	mov	r0, r5
 8001e4a:	bd38      	pop	{r3, r4, r5, pc}
 8001e4c:	b118      	cbz	r0, 8001e56 <_fflush_r+0x1a>
 8001e4e:	6983      	ldr	r3, [r0, #24]
 8001e50:	b90b      	cbnz	r3, 8001e56 <_fflush_r+0x1a>
 8001e52:	f000 f887 	bl	8001f64 <__sinit>
 8001e56:	4b14      	ldr	r3, [pc, #80]	; (8001ea8 <_fflush_r+0x6c>)
 8001e58:	429c      	cmp	r4, r3
 8001e5a:	d11b      	bne.n	8001e94 <_fflush_r+0x58>
 8001e5c:	686c      	ldr	r4, [r5, #4]
 8001e5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d0ef      	beq.n	8001e46 <_fflush_r+0xa>
 8001e66:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8001e68:	07d0      	lsls	r0, r2, #31
 8001e6a:	d404      	bmi.n	8001e76 <_fflush_r+0x3a>
 8001e6c:	0599      	lsls	r1, r3, #22
 8001e6e:	d402      	bmi.n	8001e76 <_fflush_r+0x3a>
 8001e70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001e72:	f000 f915 	bl	80020a0 <__retarget_lock_acquire_recursive>
 8001e76:	4628      	mov	r0, r5
 8001e78:	4621      	mov	r1, r4
 8001e7a:	f7ff ff59 	bl	8001d30 <__sflush_r>
 8001e7e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001e80:	07da      	lsls	r2, r3, #31
 8001e82:	4605      	mov	r5, r0
 8001e84:	d4e0      	bmi.n	8001e48 <_fflush_r+0xc>
 8001e86:	89a3      	ldrh	r3, [r4, #12]
 8001e88:	059b      	lsls	r3, r3, #22
 8001e8a:	d4dd      	bmi.n	8001e48 <_fflush_r+0xc>
 8001e8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001e8e:	f000 f908 	bl	80020a2 <__retarget_lock_release_recursive>
 8001e92:	e7d9      	b.n	8001e48 <_fflush_r+0xc>
 8001e94:	4b05      	ldr	r3, [pc, #20]	; (8001eac <_fflush_r+0x70>)
 8001e96:	429c      	cmp	r4, r3
 8001e98:	d101      	bne.n	8001e9e <_fflush_r+0x62>
 8001e9a:	68ac      	ldr	r4, [r5, #8]
 8001e9c:	e7df      	b.n	8001e5e <_fflush_r+0x22>
 8001e9e:	4b04      	ldr	r3, [pc, #16]	; (8001eb0 <_fflush_r+0x74>)
 8001ea0:	429c      	cmp	r4, r3
 8001ea2:	bf08      	it	eq
 8001ea4:	68ec      	ldreq	r4, [r5, #12]
 8001ea6:	e7da      	b.n	8001e5e <_fflush_r+0x22>
 8001ea8:	08002520 	.word	0x08002520
 8001eac:	08002540 	.word	0x08002540
 8001eb0:	08002500 	.word	0x08002500

08001eb4 <std>:
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	b510      	push	{r4, lr}
 8001eb8:	4604      	mov	r4, r0
 8001eba:	e9c0 3300 	strd	r3, r3, [r0]
 8001ebe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001ec2:	6083      	str	r3, [r0, #8]
 8001ec4:	8181      	strh	r1, [r0, #12]
 8001ec6:	6643      	str	r3, [r0, #100]	; 0x64
 8001ec8:	81c2      	strh	r2, [r0, #14]
 8001eca:	6183      	str	r3, [r0, #24]
 8001ecc:	4619      	mov	r1, r3
 8001ece:	2208      	movs	r2, #8
 8001ed0:	305c      	adds	r0, #92	; 0x5c
 8001ed2:	f7ff fdef 	bl	8001ab4 <memset>
 8001ed6:	4b05      	ldr	r3, [pc, #20]	; (8001eec <std+0x38>)
 8001ed8:	6263      	str	r3, [r4, #36]	; 0x24
 8001eda:	4b05      	ldr	r3, [pc, #20]	; (8001ef0 <std+0x3c>)
 8001edc:	62a3      	str	r3, [r4, #40]	; 0x28
 8001ede:	4b05      	ldr	r3, [pc, #20]	; (8001ef4 <std+0x40>)
 8001ee0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001ee2:	4b05      	ldr	r3, [pc, #20]	; (8001ef8 <std+0x44>)
 8001ee4:	6224      	str	r4, [r4, #32]
 8001ee6:	6323      	str	r3, [r4, #48]	; 0x30
 8001ee8:	bd10      	pop	{r4, pc}
 8001eea:	bf00      	nop
 8001eec:	08002351 	.word	0x08002351
 8001ef0:	08002373 	.word	0x08002373
 8001ef4:	080023ab 	.word	0x080023ab
 8001ef8:	080023cf 	.word	0x080023cf

08001efc <_cleanup_r>:
 8001efc:	4901      	ldr	r1, [pc, #4]	; (8001f04 <_cleanup_r+0x8>)
 8001efe:	f000 b8af 	b.w	8002060 <_fwalk_reent>
 8001f02:	bf00      	nop
 8001f04:	08001e3d 	.word	0x08001e3d

08001f08 <__sfmoreglue>:
 8001f08:	b570      	push	{r4, r5, r6, lr}
 8001f0a:	2268      	movs	r2, #104	; 0x68
 8001f0c:	1e4d      	subs	r5, r1, #1
 8001f0e:	4355      	muls	r5, r2
 8001f10:	460e      	mov	r6, r1
 8001f12:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8001f16:	f000 f997 	bl	8002248 <_malloc_r>
 8001f1a:	4604      	mov	r4, r0
 8001f1c:	b140      	cbz	r0, 8001f30 <__sfmoreglue+0x28>
 8001f1e:	2100      	movs	r1, #0
 8001f20:	e9c0 1600 	strd	r1, r6, [r0]
 8001f24:	300c      	adds	r0, #12
 8001f26:	60a0      	str	r0, [r4, #8]
 8001f28:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8001f2c:	f7ff fdc2 	bl	8001ab4 <memset>
 8001f30:	4620      	mov	r0, r4
 8001f32:	bd70      	pop	{r4, r5, r6, pc}

08001f34 <__sfp_lock_acquire>:
 8001f34:	4801      	ldr	r0, [pc, #4]	; (8001f3c <__sfp_lock_acquire+0x8>)
 8001f36:	f000 b8b3 	b.w	80020a0 <__retarget_lock_acquire_recursive>
 8001f3a:	bf00      	nop
 8001f3c:	20000095 	.word	0x20000095

08001f40 <__sfp_lock_release>:
 8001f40:	4801      	ldr	r0, [pc, #4]	; (8001f48 <__sfp_lock_release+0x8>)
 8001f42:	f000 b8ae 	b.w	80020a2 <__retarget_lock_release_recursive>
 8001f46:	bf00      	nop
 8001f48:	20000095 	.word	0x20000095

08001f4c <__sinit_lock_acquire>:
 8001f4c:	4801      	ldr	r0, [pc, #4]	; (8001f54 <__sinit_lock_acquire+0x8>)
 8001f4e:	f000 b8a7 	b.w	80020a0 <__retarget_lock_acquire_recursive>
 8001f52:	bf00      	nop
 8001f54:	20000096 	.word	0x20000096

08001f58 <__sinit_lock_release>:
 8001f58:	4801      	ldr	r0, [pc, #4]	; (8001f60 <__sinit_lock_release+0x8>)
 8001f5a:	f000 b8a2 	b.w	80020a2 <__retarget_lock_release_recursive>
 8001f5e:	bf00      	nop
 8001f60:	20000096 	.word	0x20000096

08001f64 <__sinit>:
 8001f64:	b510      	push	{r4, lr}
 8001f66:	4604      	mov	r4, r0
 8001f68:	f7ff fff0 	bl	8001f4c <__sinit_lock_acquire>
 8001f6c:	69a3      	ldr	r3, [r4, #24]
 8001f6e:	b11b      	cbz	r3, 8001f78 <__sinit+0x14>
 8001f70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001f74:	f7ff bff0 	b.w	8001f58 <__sinit_lock_release>
 8001f78:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8001f7c:	6523      	str	r3, [r4, #80]	; 0x50
 8001f7e:	4b13      	ldr	r3, [pc, #76]	; (8001fcc <__sinit+0x68>)
 8001f80:	4a13      	ldr	r2, [pc, #76]	; (8001fd0 <__sinit+0x6c>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	62a2      	str	r2, [r4, #40]	; 0x28
 8001f86:	42a3      	cmp	r3, r4
 8001f88:	bf04      	itt	eq
 8001f8a:	2301      	moveq	r3, #1
 8001f8c:	61a3      	streq	r3, [r4, #24]
 8001f8e:	4620      	mov	r0, r4
 8001f90:	f000 f820 	bl	8001fd4 <__sfp>
 8001f94:	6060      	str	r0, [r4, #4]
 8001f96:	4620      	mov	r0, r4
 8001f98:	f000 f81c 	bl	8001fd4 <__sfp>
 8001f9c:	60a0      	str	r0, [r4, #8]
 8001f9e:	4620      	mov	r0, r4
 8001fa0:	f000 f818 	bl	8001fd4 <__sfp>
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	60e0      	str	r0, [r4, #12]
 8001fa8:	2104      	movs	r1, #4
 8001faa:	6860      	ldr	r0, [r4, #4]
 8001fac:	f7ff ff82 	bl	8001eb4 <std>
 8001fb0:	68a0      	ldr	r0, [r4, #8]
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	2109      	movs	r1, #9
 8001fb6:	f7ff ff7d 	bl	8001eb4 <std>
 8001fba:	68e0      	ldr	r0, [r4, #12]
 8001fbc:	2202      	movs	r2, #2
 8001fbe:	2112      	movs	r1, #18
 8001fc0:	f7ff ff78 	bl	8001eb4 <std>
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	61a3      	str	r3, [r4, #24]
 8001fc8:	e7d2      	b.n	8001f70 <__sinit+0xc>
 8001fca:	bf00      	nop
 8001fcc:	080024fc 	.word	0x080024fc
 8001fd0:	08001efd 	.word	0x08001efd

08001fd4 <__sfp>:
 8001fd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fd6:	4607      	mov	r7, r0
 8001fd8:	f7ff ffac 	bl	8001f34 <__sfp_lock_acquire>
 8001fdc:	4b1e      	ldr	r3, [pc, #120]	; (8002058 <__sfp+0x84>)
 8001fde:	681e      	ldr	r6, [r3, #0]
 8001fe0:	69b3      	ldr	r3, [r6, #24]
 8001fe2:	b913      	cbnz	r3, 8001fea <__sfp+0x16>
 8001fe4:	4630      	mov	r0, r6
 8001fe6:	f7ff ffbd 	bl	8001f64 <__sinit>
 8001fea:	3648      	adds	r6, #72	; 0x48
 8001fec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8001ff0:	3b01      	subs	r3, #1
 8001ff2:	d503      	bpl.n	8001ffc <__sfp+0x28>
 8001ff4:	6833      	ldr	r3, [r6, #0]
 8001ff6:	b30b      	cbz	r3, 800203c <__sfp+0x68>
 8001ff8:	6836      	ldr	r6, [r6, #0]
 8001ffa:	e7f7      	b.n	8001fec <__sfp+0x18>
 8001ffc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002000:	b9d5      	cbnz	r5, 8002038 <__sfp+0x64>
 8002002:	4b16      	ldr	r3, [pc, #88]	; (800205c <__sfp+0x88>)
 8002004:	60e3      	str	r3, [r4, #12]
 8002006:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800200a:	6665      	str	r5, [r4, #100]	; 0x64
 800200c:	f000 f847 	bl	800209e <__retarget_lock_init_recursive>
 8002010:	f7ff ff96 	bl	8001f40 <__sfp_lock_release>
 8002014:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002018:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800201c:	6025      	str	r5, [r4, #0]
 800201e:	61a5      	str	r5, [r4, #24]
 8002020:	2208      	movs	r2, #8
 8002022:	4629      	mov	r1, r5
 8002024:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002028:	f7ff fd44 	bl	8001ab4 <memset>
 800202c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002030:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002034:	4620      	mov	r0, r4
 8002036:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002038:	3468      	adds	r4, #104	; 0x68
 800203a:	e7d9      	b.n	8001ff0 <__sfp+0x1c>
 800203c:	2104      	movs	r1, #4
 800203e:	4638      	mov	r0, r7
 8002040:	f7ff ff62 	bl	8001f08 <__sfmoreglue>
 8002044:	4604      	mov	r4, r0
 8002046:	6030      	str	r0, [r6, #0]
 8002048:	2800      	cmp	r0, #0
 800204a:	d1d5      	bne.n	8001ff8 <__sfp+0x24>
 800204c:	f7ff ff78 	bl	8001f40 <__sfp_lock_release>
 8002050:	230c      	movs	r3, #12
 8002052:	603b      	str	r3, [r7, #0]
 8002054:	e7ee      	b.n	8002034 <__sfp+0x60>
 8002056:	bf00      	nop
 8002058:	080024fc 	.word	0x080024fc
 800205c:	ffff0001 	.word	0xffff0001

08002060 <_fwalk_reent>:
 8002060:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002064:	4606      	mov	r6, r0
 8002066:	4688      	mov	r8, r1
 8002068:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800206c:	2700      	movs	r7, #0
 800206e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002072:	f1b9 0901 	subs.w	r9, r9, #1
 8002076:	d505      	bpl.n	8002084 <_fwalk_reent+0x24>
 8002078:	6824      	ldr	r4, [r4, #0]
 800207a:	2c00      	cmp	r4, #0
 800207c:	d1f7      	bne.n	800206e <_fwalk_reent+0xe>
 800207e:	4638      	mov	r0, r7
 8002080:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002084:	89ab      	ldrh	r3, [r5, #12]
 8002086:	2b01      	cmp	r3, #1
 8002088:	d907      	bls.n	800209a <_fwalk_reent+0x3a>
 800208a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800208e:	3301      	adds	r3, #1
 8002090:	d003      	beq.n	800209a <_fwalk_reent+0x3a>
 8002092:	4629      	mov	r1, r5
 8002094:	4630      	mov	r0, r6
 8002096:	47c0      	blx	r8
 8002098:	4307      	orrs	r7, r0
 800209a:	3568      	adds	r5, #104	; 0x68
 800209c:	e7e9      	b.n	8002072 <_fwalk_reent+0x12>

0800209e <__retarget_lock_init_recursive>:
 800209e:	4770      	bx	lr

080020a0 <__retarget_lock_acquire_recursive>:
 80020a0:	4770      	bx	lr

080020a2 <__retarget_lock_release_recursive>:
 80020a2:	4770      	bx	lr

080020a4 <__swhatbuf_r>:
 80020a4:	b570      	push	{r4, r5, r6, lr}
 80020a6:	460e      	mov	r6, r1
 80020a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80020ac:	2900      	cmp	r1, #0
 80020ae:	b096      	sub	sp, #88	; 0x58
 80020b0:	4614      	mov	r4, r2
 80020b2:	461d      	mov	r5, r3
 80020b4:	da08      	bge.n	80020c8 <__swhatbuf_r+0x24>
 80020b6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80020ba:	2200      	movs	r2, #0
 80020bc:	602a      	str	r2, [r5, #0]
 80020be:	061a      	lsls	r2, r3, #24
 80020c0:	d410      	bmi.n	80020e4 <__swhatbuf_r+0x40>
 80020c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020c6:	e00e      	b.n	80020e6 <__swhatbuf_r+0x42>
 80020c8:	466a      	mov	r2, sp
 80020ca:	f000 f9a7 	bl	800241c <_fstat_r>
 80020ce:	2800      	cmp	r0, #0
 80020d0:	dbf1      	blt.n	80020b6 <__swhatbuf_r+0x12>
 80020d2:	9a01      	ldr	r2, [sp, #4]
 80020d4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80020d8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80020dc:	425a      	negs	r2, r3
 80020de:	415a      	adcs	r2, r3
 80020e0:	602a      	str	r2, [r5, #0]
 80020e2:	e7ee      	b.n	80020c2 <__swhatbuf_r+0x1e>
 80020e4:	2340      	movs	r3, #64	; 0x40
 80020e6:	2000      	movs	r0, #0
 80020e8:	6023      	str	r3, [r4, #0]
 80020ea:	b016      	add	sp, #88	; 0x58
 80020ec:	bd70      	pop	{r4, r5, r6, pc}
	...

080020f0 <__smakebuf_r>:
 80020f0:	898b      	ldrh	r3, [r1, #12]
 80020f2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80020f4:	079d      	lsls	r5, r3, #30
 80020f6:	4606      	mov	r6, r0
 80020f8:	460c      	mov	r4, r1
 80020fa:	d507      	bpl.n	800210c <__smakebuf_r+0x1c>
 80020fc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002100:	6023      	str	r3, [r4, #0]
 8002102:	6123      	str	r3, [r4, #16]
 8002104:	2301      	movs	r3, #1
 8002106:	6163      	str	r3, [r4, #20]
 8002108:	b002      	add	sp, #8
 800210a:	bd70      	pop	{r4, r5, r6, pc}
 800210c:	ab01      	add	r3, sp, #4
 800210e:	466a      	mov	r2, sp
 8002110:	f7ff ffc8 	bl	80020a4 <__swhatbuf_r>
 8002114:	9900      	ldr	r1, [sp, #0]
 8002116:	4605      	mov	r5, r0
 8002118:	4630      	mov	r0, r6
 800211a:	f000 f895 	bl	8002248 <_malloc_r>
 800211e:	b948      	cbnz	r0, 8002134 <__smakebuf_r+0x44>
 8002120:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002124:	059a      	lsls	r2, r3, #22
 8002126:	d4ef      	bmi.n	8002108 <__smakebuf_r+0x18>
 8002128:	f023 0303 	bic.w	r3, r3, #3
 800212c:	f043 0302 	orr.w	r3, r3, #2
 8002130:	81a3      	strh	r3, [r4, #12]
 8002132:	e7e3      	b.n	80020fc <__smakebuf_r+0xc>
 8002134:	4b0d      	ldr	r3, [pc, #52]	; (800216c <__smakebuf_r+0x7c>)
 8002136:	62b3      	str	r3, [r6, #40]	; 0x28
 8002138:	89a3      	ldrh	r3, [r4, #12]
 800213a:	6020      	str	r0, [r4, #0]
 800213c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002140:	81a3      	strh	r3, [r4, #12]
 8002142:	9b00      	ldr	r3, [sp, #0]
 8002144:	6163      	str	r3, [r4, #20]
 8002146:	9b01      	ldr	r3, [sp, #4]
 8002148:	6120      	str	r0, [r4, #16]
 800214a:	b15b      	cbz	r3, 8002164 <__smakebuf_r+0x74>
 800214c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002150:	4630      	mov	r0, r6
 8002152:	f000 f975 	bl	8002440 <_isatty_r>
 8002156:	b128      	cbz	r0, 8002164 <__smakebuf_r+0x74>
 8002158:	89a3      	ldrh	r3, [r4, #12]
 800215a:	f023 0303 	bic.w	r3, r3, #3
 800215e:	f043 0301 	orr.w	r3, r3, #1
 8002162:	81a3      	strh	r3, [r4, #12]
 8002164:	89a0      	ldrh	r0, [r4, #12]
 8002166:	4305      	orrs	r5, r0
 8002168:	81a5      	strh	r5, [r4, #12]
 800216a:	e7cd      	b.n	8002108 <__smakebuf_r+0x18>
 800216c:	08001efd 	.word	0x08001efd

08002170 <_free_r>:
 8002170:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002172:	2900      	cmp	r1, #0
 8002174:	d044      	beq.n	8002200 <_free_r+0x90>
 8002176:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800217a:	9001      	str	r0, [sp, #4]
 800217c:	2b00      	cmp	r3, #0
 800217e:	f1a1 0404 	sub.w	r4, r1, #4
 8002182:	bfb8      	it	lt
 8002184:	18e4      	addlt	r4, r4, r3
 8002186:	f000 f97d 	bl	8002484 <__malloc_lock>
 800218a:	4a1e      	ldr	r2, [pc, #120]	; (8002204 <_free_r+0x94>)
 800218c:	9801      	ldr	r0, [sp, #4]
 800218e:	6813      	ldr	r3, [r2, #0]
 8002190:	b933      	cbnz	r3, 80021a0 <_free_r+0x30>
 8002192:	6063      	str	r3, [r4, #4]
 8002194:	6014      	str	r4, [r2, #0]
 8002196:	b003      	add	sp, #12
 8002198:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800219c:	f000 b978 	b.w	8002490 <__malloc_unlock>
 80021a0:	42a3      	cmp	r3, r4
 80021a2:	d908      	bls.n	80021b6 <_free_r+0x46>
 80021a4:	6825      	ldr	r5, [r4, #0]
 80021a6:	1961      	adds	r1, r4, r5
 80021a8:	428b      	cmp	r3, r1
 80021aa:	bf01      	itttt	eq
 80021ac:	6819      	ldreq	r1, [r3, #0]
 80021ae:	685b      	ldreq	r3, [r3, #4]
 80021b0:	1949      	addeq	r1, r1, r5
 80021b2:	6021      	streq	r1, [r4, #0]
 80021b4:	e7ed      	b.n	8002192 <_free_r+0x22>
 80021b6:	461a      	mov	r2, r3
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	b10b      	cbz	r3, 80021c0 <_free_r+0x50>
 80021bc:	42a3      	cmp	r3, r4
 80021be:	d9fa      	bls.n	80021b6 <_free_r+0x46>
 80021c0:	6811      	ldr	r1, [r2, #0]
 80021c2:	1855      	adds	r5, r2, r1
 80021c4:	42a5      	cmp	r5, r4
 80021c6:	d10b      	bne.n	80021e0 <_free_r+0x70>
 80021c8:	6824      	ldr	r4, [r4, #0]
 80021ca:	4421      	add	r1, r4
 80021cc:	1854      	adds	r4, r2, r1
 80021ce:	42a3      	cmp	r3, r4
 80021d0:	6011      	str	r1, [r2, #0]
 80021d2:	d1e0      	bne.n	8002196 <_free_r+0x26>
 80021d4:	681c      	ldr	r4, [r3, #0]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	6053      	str	r3, [r2, #4]
 80021da:	4421      	add	r1, r4
 80021dc:	6011      	str	r1, [r2, #0]
 80021de:	e7da      	b.n	8002196 <_free_r+0x26>
 80021e0:	d902      	bls.n	80021e8 <_free_r+0x78>
 80021e2:	230c      	movs	r3, #12
 80021e4:	6003      	str	r3, [r0, #0]
 80021e6:	e7d6      	b.n	8002196 <_free_r+0x26>
 80021e8:	6825      	ldr	r5, [r4, #0]
 80021ea:	1961      	adds	r1, r4, r5
 80021ec:	428b      	cmp	r3, r1
 80021ee:	bf04      	itt	eq
 80021f0:	6819      	ldreq	r1, [r3, #0]
 80021f2:	685b      	ldreq	r3, [r3, #4]
 80021f4:	6063      	str	r3, [r4, #4]
 80021f6:	bf04      	itt	eq
 80021f8:	1949      	addeq	r1, r1, r5
 80021fa:	6021      	streq	r1, [r4, #0]
 80021fc:	6054      	str	r4, [r2, #4]
 80021fe:	e7ca      	b.n	8002196 <_free_r+0x26>
 8002200:	b003      	add	sp, #12
 8002202:	bd30      	pop	{r4, r5, pc}
 8002204:	20000098 	.word	0x20000098

08002208 <sbrk_aligned>:
 8002208:	b570      	push	{r4, r5, r6, lr}
 800220a:	4e0e      	ldr	r6, [pc, #56]	; (8002244 <sbrk_aligned+0x3c>)
 800220c:	460c      	mov	r4, r1
 800220e:	6831      	ldr	r1, [r6, #0]
 8002210:	4605      	mov	r5, r0
 8002212:	b911      	cbnz	r1, 800221a <sbrk_aligned+0x12>
 8002214:	f000 f88c 	bl	8002330 <_sbrk_r>
 8002218:	6030      	str	r0, [r6, #0]
 800221a:	4621      	mov	r1, r4
 800221c:	4628      	mov	r0, r5
 800221e:	f000 f887 	bl	8002330 <_sbrk_r>
 8002222:	1c43      	adds	r3, r0, #1
 8002224:	d00a      	beq.n	800223c <sbrk_aligned+0x34>
 8002226:	1cc4      	adds	r4, r0, #3
 8002228:	f024 0403 	bic.w	r4, r4, #3
 800222c:	42a0      	cmp	r0, r4
 800222e:	d007      	beq.n	8002240 <sbrk_aligned+0x38>
 8002230:	1a21      	subs	r1, r4, r0
 8002232:	4628      	mov	r0, r5
 8002234:	f000 f87c 	bl	8002330 <_sbrk_r>
 8002238:	3001      	adds	r0, #1
 800223a:	d101      	bne.n	8002240 <sbrk_aligned+0x38>
 800223c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8002240:	4620      	mov	r0, r4
 8002242:	bd70      	pop	{r4, r5, r6, pc}
 8002244:	2000009c 	.word	0x2000009c

08002248 <_malloc_r>:
 8002248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800224c:	1ccd      	adds	r5, r1, #3
 800224e:	f025 0503 	bic.w	r5, r5, #3
 8002252:	3508      	adds	r5, #8
 8002254:	2d0c      	cmp	r5, #12
 8002256:	bf38      	it	cc
 8002258:	250c      	movcc	r5, #12
 800225a:	2d00      	cmp	r5, #0
 800225c:	4607      	mov	r7, r0
 800225e:	db01      	blt.n	8002264 <_malloc_r+0x1c>
 8002260:	42a9      	cmp	r1, r5
 8002262:	d905      	bls.n	8002270 <_malloc_r+0x28>
 8002264:	230c      	movs	r3, #12
 8002266:	603b      	str	r3, [r7, #0]
 8002268:	2600      	movs	r6, #0
 800226a:	4630      	mov	r0, r6
 800226c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002270:	4e2e      	ldr	r6, [pc, #184]	; (800232c <_malloc_r+0xe4>)
 8002272:	f000 f907 	bl	8002484 <__malloc_lock>
 8002276:	6833      	ldr	r3, [r6, #0]
 8002278:	461c      	mov	r4, r3
 800227a:	bb34      	cbnz	r4, 80022ca <_malloc_r+0x82>
 800227c:	4629      	mov	r1, r5
 800227e:	4638      	mov	r0, r7
 8002280:	f7ff ffc2 	bl	8002208 <sbrk_aligned>
 8002284:	1c43      	adds	r3, r0, #1
 8002286:	4604      	mov	r4, r0
 8002288:	d14d      	bne.n	8002326 <_malloc_r+0xde>
 800228a:	6834      	ldr	r4, [r6, #0]
 800228c:	4626      	mov	r6, r4
 800228e:	2e00      	cmp	r6, #0
 8002290:	d140      	bne.n	8002314 <_malloc_r+0xcc>
 8002292:	6823      	ldr	r3, [r4, #0]
 8002294:	4631      	mov	r1, r6
 8002296:	4638      	mov	r0, r7
 8002298:	eb04 0803 	add.w	r8, r4, r3
 800229c:	f000 f848 	bl	8002330 <_sbrk_r>
 80022a0:	4580      	cmp	r8, r0
 80022a2:	d13a      	bne.n	800231a <_malloc_r+0xd2>
 80022a4:	6821      	ldr	r1, [r4, #0]
 80022a6:	3503      	adds	r5, #3
 80022a8:	1a6d      	subs	r5, r5, r1
 80022aa:	f025 0503 	bic.w	r5, r5, #3
 80022ae:	3508      	adds	r5, #8
 80022b0:	2d0c      	cmp	r5, #12
 80022b2:	bf38      	it	cc
 80022b4:	250c      	movcc	r5, #12
 80022b6:	4629      	mov	r1, r5
 80022b8:	4638      	mov	r0, r7
 80022ba:	f7ff ffa5 	bl	8002208 <sbrk_aligned>
 80022be:	3001      	adds	r0, #1
 80022c0:	d02b      	beq.n	800231a <_malloc_r+0xd2>
 80022c2:	6823      	ldr	r3, [r4, #0]
 80022c4:	442b      	add	r3, r5
 80022c6:	6023      	str	r3, [r4, #0]
 80022c8:	e00e      	b.n	80022e8 <_malloc_r+0xa0>
 80022ca:	6822      	ldr	r2, [r4, #0]
 80022cc:	1b52      	subs	r2, r2, r5
 80022ce:	d41e      	bmi.n	800230e <_malloc_r+0xc6>
 80022d0:	2a0b      	cmp	r2, #11
 80022d2:	d916      	bls.n	8002302 <_malloc_r+0xba>
 80022d4:	1961      	adds	r1, r4, r5
 80022d6:	42a3      	cmp	r3, r4
 80022d8:	6025      	str	r5, [r4, #0]
 80022da:	bf18      	it	ne
 80022dc:	6059      	strne	r1, [r3, #4]
 80022de:	6863      	ldr	r3, [r4, #4]
 80022e0:	bf08      	it	eq
 80022e2:	6031      	streq	r1, [r6, #0]
 80022e4:	5162      	str	r2, [r4, r5]
 80022e6:	604b      	str	r3, [r1, #4]
 80022e8:	4638      	mov	r0, r7
 80022ea:	f104 060b 	add.w	r6, r4, #11
 80022ee:	f000 f8cf 	bl	8002490 <__malloc_unlock>
 80022f2:	f026 0607 	bic.w	r6, r6, #7
 80022f6:	1d23      	adds	r3, r4, #4
 80022f8:	1af2      	subs	r2, r6, r3
 80022fa:	d0b6      	beq.n	800226a <_malloc_r+0x22>
 80022fc:	1b9b      	subs	r3, r3, r6
 80022fe:	50a3      	str	r3, [r4, r2]
 8002300:	e7b3      	b.n	800226a <_malloc_r+0x22>
 8002302:	6862      	ldr	r2, [r4, #4]
 8002304:	42a3      	cmp	r3, r4
 8002306:	bf0c      	ite	eq
 8002308:	6032      	streq	r2, [r6, #0]
 800230a:	605a      	strne	r2, [r3, #4]
 800230c:	e7ec      	b.n	80022e8 <_malloc_r+0xa0>
 800230e:	4623      	mov	r3, r4
 8002310:	6864      	ldr	r4, [r4, #4]
 8002312:	e7b2      	b.n	800227a <_malloc_r+0x32>
 8002314:	4634      	mov	r4, r6
 8002316:	6876      	ldr	r6, [r6, #4]
 8002318:	e7b9      	b.n	800228e <_malloc_r+0x46>
 800231a:	230c      	movs	r3, #12
 800231c:	603b      	str	r3, [r7, #0]
 800231e:	4638      	mov	r0, r7
 8002320:	f000 f8b6 	bl	8002490 <__malloc_unlock>
 8002324:	e7a1      	b.n	800226a <_malloc_r+0x22>
 8002326:	6025      	str	r5, [r4, #0]
 8002328:	e7de      	b.n	80022e8 <_malloc_r+0xa0>
 800232a:	bf00      	nop
 800232c:	20000098 	.word	0x20000098

08002330 <_sbrk_r>:
 8002330:	b538      	push	{r3, r4, r5, lr}
 8002332:	4d06      	ldr	r5, [pc, #24]	; (800234c <_sbrk_r+0x1c>)
 8002334:	2300      	movs	r3, #0
 8002336:	4604      	mov	r4, r0
 8002338:	4608      	mov	r0, r1
 800233a:	602b      	str	r3, [r5, #0]
 800233c:	f7ff fb48 	bl	80019d0 <_sbrk>
 8002340:	1c43      	adds	r3, r0, #1
 8002342:	d102      	bne.n	800234a <_sbrk_r+0x1a>
 8002344:	682b      	ldr	r3, [r5, #0]
 8002346:	b103      	cbz	r3, 800234a <_sbrk_r+0x1a>
 8002348:	6023      	str	r3, [r4, #0]
 800234a:	bd38      	pop	{r3, r4, r5, pc}
 800234c:	200000a0 	.word	0x200000a0

08002350 <__sread>:
 8002350:	b510      	push	{r4, lr}
 8002352:	460c      	mov	r4, r1
 8002354:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002358:	f000 f8a0 	bl	800249c <_read_r>
 800235c:	2800      	cmp	r0, #0
 800235e:	bfab      	itete	ge
 8002360:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002362:	89a3      	ldrhlt	r3, [r4, #12]
 8002364:	181b      	addge	r3, r3, r0
 8002366:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800236a:	bfac      	ite	ge
 800236c:	6563      	strge	r3, [r4, #84]	; 0x54
 800236e:	81a3      	strhlt	r3, [r4, #12]
 8002370:	bd10      	pop	{r4, pc}

08002372 <__swrite>:
 8002372:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002376:	461f      	mov	r7, r3
 8002378:	898b      	ldrh	r3, [r1, #12]
 800237a:	05db      	lsls	r3, r3, #23
 800237c:	4605      	mov	r5, r0
 800237e:	460c      	mov	r4, r1
 8002380:	4616      	mov	r6, r2
 8002382:	d505      	bpl.n	8002390 <__swrite+0x1e>
 8002384:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002388:	2302      	movs	r3, #2
 800238a:	2200      	movs	r2, #0
 800238c:	f000 f868 	bl	8002460 <_lseek_r>
 8002390:	89a3      	ldrh	r3, [r4, #12]
 8002392:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002396:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800239a:	81a3      	strh	r3, [r4, #12]
 800239c:	4632      	mov	r2, r6
 800239e:	463b      	mov	r3, r7
 80023a0:	4628      	mov	r0, r5
 80023a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80023a6:	f000 b817 	b.w	80023d8 <_write_r>

080023aa <__sseek>:
 80023aa:	b510      	push	{r4, lr}
 80023ac:	460c      	mov	r4, r1
 80023ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80023b2:	f000 f855 	bl	8002460 <_lseek_r>
 80023b6:	1c43      	adds	r3, r0, #1
 80023b8:	89a3      	ldrh	r3, [r4, #12]
 80023ba:	bf15      	itete	ne
 80023bc:	6560      	strne	r0, [r4, #84]	; 0x54
 80023be:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80023c2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80023c6:	81a3      	strheq	r3, [r4, #12]
 80023c8:	bf18      	it	ne
 80023ca:	81a3      	strhne	r3, [r4, #12]
 80023cc:	bd10      	pop	{r4, pc}

080023ce <__sclose>:
 80023ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80023d2:	f000 b813 	b.w	80023fc <_close_r>
	...

080023d8 <_write_r>:
 80023d8:	b538      	push	{r3, r4, r5, lr}
 80023da:	4d07      	ldr	r5, [pc, #28]	; (80023f8 <_write_r+0x20>)
 80023dc:	4604      	mov	r4, r0
 80023de:	4608      	mov	r0, r1
 80023e0:	4611      	mov	r1, r2
 80023e2:	2200      	movs	r2, #0
 80023e4:	602a      	str	r2, [r5, #0]
 80023e6:	461a      	mov	r2, r3
 80023e8:	f7ff faa1 	bl	800192e <_write>
 80023ec:	1c43      	adds	r3, r0, #1
 80023ee:	d102      	bne.n	80023f6 <_write_r+0x1e>
 80023f0:	682b      	ldr	r3, [r5, #0]
 80023f2:	b103      	cbz	r3, 80023f6 <_write_r+0x1e>
 80023f4:	6023      	str	r3, [r4, #0]
 80023f6:	bd38      	pop	{r3, r4, r5, pc}
 80023f8:	200000a0 	.word	0x200000a0

080023fc <_close_r>:
 80023fc:	b538      	push	{r3, r4, r5, lr}
 80023fe:	4d06      	ldr	r5, [pc, #24]	; (8002418 <_close_r+0x1c>)
 8002400:	2300      	movs	r3, #0
 8002402:	4604      	mov	r4, r0
 8002404:	4608      	mov	r0, r1
 8002406:	602b      	str	r3, [r5, #0]
 8002408:	f7ff faad 	bl	8001966 <_close>
 800240c:	1c43      	adds	r3, r0, #1
 800240e:	d102      	bne.n	8002416 <_close_r+0x1a>
 8002410:	682b      	ldr	r3, [r5, #0]
 8002412:	b103      	cbz	r3, 8002416 <_close_r+0x1a>
 8002414:	6023      	str	r3, [r4, #0]
 8002416:	bd38      	pop	{r3, r4, r5, pc}
 8002418:	200000a0 	.word	0x200000a0

0800241c <_fstat_r>:
 800241c:	b538      	push	{r3, r4, r5, lr}
 800241e:	4d07      	ldr	r5, [pc, #28]	; (800243c <_fstat_r+0x20>)
 8002420:	2300      	movs	r3, #0
 8002422:	4604      	mov	r4, r0
 8002424:	4608      	mov	r0, r1
 8002426:	4611      	mov	r1, r2
 8002428:	602b      	str	r3, [r5, #0]
 800242a:	f7ff faa8 	bl	800197e <_fstat>
 800242e:	1c43      	adds	r3, r0, #1
 8002430:	d102      	bne.n	8002438 <_fstat_r+0x1c>
 8002432:	682b      	ldr	r3, [r5, #0]
 8002434:	b103      	cbz	r3, 8002438 <_fstat_r+0x1c>
 8002436:	6023      	str	r3, [r4, #0]
 8002438:	bd38      	pop	{r3, r4, r5, pc}
 800243a:	bf00      	nop
 800243c:	200000a0 	.word	0x200000a0

08002440 <_isatty_r>:
 8002440:	b538      	push	{r3, r4, r5, lr}
 8002442:	4d06      	ldr	r5, [pc, #24]	; (800245c <_isatty_r+0x1c>)
 8002444:	2300      	movs	r3, #0
 8002446:	4604      	mov	r4, r0
 8002448:	4608      	mov	r0, r1
 800244a:	602b      	str	r3, [r5, #0]
 800244c:	f7ff faa7 	bl	800199e <_isatty>
 8002450:	1c43      	adds	r3, r0, #1
 8002452:	d102      	bne.n	800245a <_isatty_r+0x1a>
 8002454:	682b      	ldr	r3, [r5, #0]
 8002456:	b103      	cbz	r3, 800245a <_isatty_r+0x1a>
 8002458:	6023      	str	r3, [r4, #0]
 800245a:	bd38      	pop	{r3, r4, r5, pc}
 800245c:	200000a0 	.word	0x200000a0

08002460 <_lseek_r>:
 8002460:	b538      	push	{r3, r4, r5, lr}
 8002462:	4d07      	ldr	r5, [pc, #28]	; (8002480 <_lseek_r+0x20>)
 8002464:	4604      	mov	r4, r0
 8002466:	4608      	mov	r0, r1
 8002468:	4611      	mov	r1, r2
 800246a:	2200      	movs	r2, #0
 800246c:	602a      	str	r2, [r5, #0]
 800246e:	461a      	mov	r2, r3
 8002470:	f7ff faa0 	bl	80019b4 <_lseek>
 8002474:	1c43      	adds	r3, r0, #1
 8002476:	d102      	bne.n	800247e <_lseek_r+0x1e>
 8002478:	682b      	ldr	r3, [r5, #0]
 800247a:	b103      	cbz	r3, 800247e <_lseek_r+0x1e>
 800247c:	6023      	str	r3, [r4, #0]
 800247e:	bd38      	pop	{r3, r4, r5, pc}
 8002480:	200000a0 	.word	0x200000a0

08002484 <__malloc_lock>:
 8002484:	4801      	ldr	r0, [pc, #4]	; (800248c <__malloc_lock+0x8>)
 8002486:	f7ff be0b 	b.w	80020a0 <__retarget_lock_acquire_recursive>
 800248a:	bf00      	nop
 800248c:	20000094 	.word	0x20000094

08002490 <__malloc_unlock>:
 8002490:	4801      	ldr	r0, [pc, #4]	; (8002498 <__malloc_unlock+0x8>)
 8002492:	f7ff be06 	b.w	80020a2 <__retarget_lock_release_recursive>
 8002496:	bf00      	nop
 8002498:	20000094 	.word	0x20000094

0800249c <_read_r>:
 800249c:	b538      	push	{r3, r4, r5, lr}
 800249e:	4d07      	ldr	r5, [pc, #28]	; (80024bc <_read_r+0x20>)
 80024a0:	4604      	mov	r4, r0
 80024a2:	4608      	mov	r0, r1
 80024a4:	4611      	mov	r1, r2
 80024a6:	2200      	movs	r2, #0
 80024a8:	602a      	str	r2, [r5, #0]
 80024aa:	461a      	mov	r2, r3
 80024ac:	f7ff fa22 	bl	80018f4 <_read>
 80024b0:	1c43      	adds	r3, r0, #1
 80024b2:	d102      	bne.n	80024ba <_read_r+0x1e>
 80024b4:	682b      	ldr	r3, [r5, #0]
 80024b6:	b103      	cbz	r3, 80024ba <_read_r+0x1e>
 80024b8:	6023      	str	r3, [r4, #0]
 80024ba:	bd38      	pop	{r3, r4, r5, pc}
 80024bc:	200000a0 	.word	0x200000a0

080024c0 <_init>:
 80024c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024c2:	bf00      	nop
 80024c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024c6:	bc08      	pop	{r3}
 80024c8:	469e      	mov	lr, r3
 80024ca:	4770      	bx	lr

080024cc <_fini>:
 80024cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024ce:	bf00      	nop
 80024d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024d2:	bc08      	pop	{r3}
 80024d4:	469e      	mov	lr, r3
 80024d6:	4770      	bx	lr
