// Seed: 661611000
module module_0 (
    input  tri  id_0,
    input  wor  id_1,
    output wand id_2
);
  wire id_4;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    output uwire id_2,
    input wor id_3,
    input wor id_4,
    input uwire id_5
    , id_17,
    output tri id_6,
    input wire id_7,
    input wor id_8,
    input supply0 id_9,
    output logic id_10,
    output supply1 id_11,
    inout wand id_12,
    input supply1 id_13,
    input supply0 id_14,
    output supply1 id_15
);
  always @(posedge (id_0)) begin : id_18
    id_10 <= id_17 - id_5;
  end
  module_0(
      id_0, id_5, id_2
  );
endmodule
