/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire [22:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  reg [10:0] celloutsig_0_6z;
  wire [18:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_12z;
  wire [14:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [26:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[116:105] + in_data[125:114];
  assign celloutsig_1_14z = { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_7z } + { in_data[111:107], celloutsig_1_8z, celloutsig_1_12z };
  assign celloutsig_0_8z = celloutsig_0_7z[7:2] >= { celloutsig_0_6z[8:4], celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[20:11], celloutsig_0_0z, celloutsig_0_0z } >= { in_data[61:53], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_9z = celloutsig_1_0z[4:0] >= { celloutsig_1_0z[9], celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_1_1z = ! in_data[148:136];
  assign celloutsig_1_2z = ! { celloutsig_1_0z[1], celloutsig_1_0z };
  assign celloutsig_1_3z = celloutsig_1_2z & ~(celloutsig_1_0z[10]);
  assign celloutsig_0_10z = { in_data[17:12], celloutsig_0_9z } * { celloutsig_0_6z[9:4], celloutsig_0_9z };
  assign celloutsig_0_2z = { in_data[62:43], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } * in_data[70:48];
  assign celloutsig_1_18z = ~ { celloutsig_1_14z[2:1], celloutsig_1_3z };
  assign celloutsig_0_9z = | { celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_1_19z = | { celloutsig_1_16z, celloutsig_1_12z };
  assign celloutsig_0_5z = celloutsig_0_2z[10] & in_data[87];
  assign celloutsig_0_0z = ~^ in_data[16:14];
  assign celloutsig_1_7z = ~^ { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_6z = ^ { celloutsig_1_0z[6:4], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_16z = ^ { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_4z = { celloutsig_1_0z[7:0], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } >> { in_data[153:128], celloutsig_1_3z };
  assign celloutsig_1_8z = { in_data[111:110], celloutsig_1_6z } >> celloutsig_1_0z[2:0];
  assign celloutsig_0_7z = { celloutsig_0_2z[21:4], celloutsig_0_3z } ~^ { celloutsig_0_2z[3:0], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_1_12z = { celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_1z } ^ { celloutsig_1_4z[7:2], celloutsig_1_2z };
  always_latch
    if (clkin_data[32]) celloutsig_0_6z = 11'h000;
    else if (!celloutsig_1_19z) celloutsig_0_6z = in_data[34:24];
  assign celloutsig_0_3z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_1z & celloutsig_0_0z));
  assign { out_data[130:128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
