make[3]: Nothing to be done for `bdw_work/wrappers/dut_wrap.h'.
make --no-print-directory -f Makefile -j1 CWBExec_hls=1 hls_dut_DPO_AUTO_OP
Generating dependencies for HLS config DPO_AUTO_OP of dut.cc
bdw_exec -jobproject project.tcl -job hls.dut.DPO_AUTO_OP.s make --no-print-directory -f Makefile -j1 CWBExec_hlsc=1 bdw_work/modules/dut/DPO_AUTO_OP/dut_rtl.cc bdw_work/modules/dut/DPO_AUTO_OP/dut_rtl.v bdw_work/modules/dut/DPO_AUTO_OP/stratus_hls.bdr
BDW_HLS_CONFIG=DPO_AUTO_OP BDW_CYNTH_CONFIG=DPO_AUTO_OP \
BDW_VRTL_FILE=bdw_work/modules/dut/DPO_AUTO_OP/dut_rtl.v BDW_CRTL_FILE=bdw_work/modules/dut/DPO_AUTO_OP/dut_rtl.cc BDW_MODULE=dut BDW_CYNTH_CONFIG=DPO_AUTO_OP BDW_CYNTH_CONFIG_DIR=bdw_work/modules/dut/DPO_AUTO_OP BDW_HLS_CONFIG=DPO_AUTO_OP BDW_HLS_CONFIG_DIR=bdw_work/modules/dut/DPO_AUTO_OP \
stratus_hls --logfile=stratus_hls.log -I. -Ibdw_work/wrappers -I/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include --c++14  --tl=/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib --balance_expr=delay --clock_period=5.000 --cycle_slack=0.500 --dpopt_auto=op --flatten_arrays=all --ignore_scan_cells=on --inline_partial_constants=on --lsb_trimming=on --message_detail=1 --path_delay_limit=111.000 --rtl_annotation=op,stack --undef_func=error --unroll_loops=off -DDPO_AUTO_OP=1 -DBDW_RTL_dut_DPO_AUTO_OP=1 -DLAT=3 --dpopt_auto=op  \
	-d bdw_work/modules/dut/DPO_AUTO_OP -o dut_rtl.cc \
	--hls_module=dut --hls_config=DPO_AUTO_OP --project=project.tcl \
	 \
	 \
	 \
	 \
	 \
	 dut.cc

stratus_hls 21.20-p100  (96289.240513)
Copyright (c) 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

        00481: -D is set to "__x86_64__, STRATUS=1, STRATUS_HLS=1, CYNTHESIZER,
        00481.   CYNTHHL, DPO_AUTO_OP=1, BDW_RTL_dut_DPO_AUTO_OP=1, LAT=3".
        00481: -I is set to "., bdw_work/wrappers,
        00481.   /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include,
        00481.   /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include,
        00481.   /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/systemc/2.3.3/include".
        00481: -U is not set.
        00481: --abort_level is set to "FATAL".
        00481: --allow_pipeline_loop_expansion is set to "on".
        00481: --attrib_value is not set.
        00481: --balance_expr is set to "delay".
        00481: --cachelib is set to "on".
        00481: --cachelib_dir is not set.
        00481: --cap_table_file is not set.
        00481: --characterize_with_driver is not set.
        00481: --clock_gating_module is not set.
        00481: --clock_period is set to "5.000".
        00481: --comm_subexp_elim is set to "off".
        00481: --constrain_multiport_mem_distance is set to "on".
        00481: --cycle_slack is set to "0.500".
        00481: --default_input_delay is not set.
        00481: --default_preserve_io is set to "off".
        00481: --default_protocol is set to "off".
        00481: --default_stable_input_delay is not set.
        00481: --dont_ungroup_name is not set.
        00481: --dont_ungroup_type is set to "none".
        00481: --dpopt_auto is set to "op".
        00481: --dpopt_effort is set to "normal".
        00481: --dpopt_with_enable is set to "off".
        00481: --eco_baseline is not set.
        00481: --eco_sharing is set to "off".
        00481: --fail_level is set to "ERROR".
        00481: --fixed_reset is set to "off".
        00481: --flatten_arrays is set to "all".
        00481: --fpga_dsp_latency is set to "2".
        00481: --fpga_dsp_min_widths is set to "12,12".
        00481: --fpga_part is not set.
        00481: --fpga_tool is not set.
        00481: --fpga_use_dsp is set to "off".
        00481: --fuse_loops is set to "on".
        00481: --global_state_encoding is set to "binary".
        00481: --help is not set.
        00481: --hls_config is set to "DPO_AUTO_OP".
        00481: --hls_module is set to "dut".
        00481: --ignore_cells is not set.
        00481: --ignore_scan_cells is set to "on".
        00481: --inline_partial_constants is set to "on".
        00481: --interconnect_mode is set to "wireload".
        00481: --lef_library is not set.
        00481: --logfile is set to "bdw_work/modules/dut/DPO_AUTO_OP/stratus_hls.log".
        00481: --lsb_trimming is set to "on".
        00481: --message_detail is set to "1".
        00481: --message_level is not set.
        00481: --message_suppress is not set.
        00481: --method_processing is set to "synthesize".
        00481: --mux_pushing is set to "on".
        00481: --number_of_routing_layers is not set.
        00481: --output is set to "dut_rtl.cc".
        00481: --output_dir is set to "bdw_work/modules/dut/DPO_AUTO_OP".
        00481: --output_style_fp_rtl_same_arch is set to "off".
        00481: --output_style_fsm_increment is set to "on".
        00481: --output_style_mem is set to "array".
        00481: --output_style_mux is set to "impl_case".
        00481: --output_style_parts is set to "rtl".
        00481: --output_style_pipelined_parts is set to "generic".
        00481: --output_style_reset_all is set to "off".
        00481: --output_style_reset_all_async is set to "off".
        00481: --output_style_reset_all_sync is set to "off".
        00481: --output_style_separate_behaviors is set to "off".
        00481: --output_style_separate_debug is set to "off".
        00481: --output_style_separate_memories is set to "off".
        00481: --output_style_starc is set to "S2.2.2.2,S2.2.3.1,S2.3.1.1".
        00481: --output_style_structure_only is set to "off".
        00481: --output_style_two_part_fsm is set to "on".
        00481: --output_style_ungroup_parts is set to "on".
        00481: --output_style_verbose_names is set to "off".
        00481: --parts_effort is set to "high".
        00481: --parts_lib is not set.
        00481: --parts_lib_path is not set.
        00481: --path_delay_limit is set to "111".
        00481: --path_delay_limit_unshare_regs is set to "on".
        00481: --pipelined_parts is set to "on".
        00481: --port_conns is set to "named".
        00481: --power is set to "off".
        00481: --power_clock_gating is set to "off".
        00481: --power_fsm is set to "off".
        00481: --power_memory is set to "off".
        00481: --prints is set to "off".
        00481: --project is set to "project.tcl".
        00481: --qrc_tech_file is not set.
        00481: --register_fsm_mux_selects is set to "on".
        00481: --relax_timing is set to "off".
        00481: --require_pipeline_boundary_wait is set to "on".
        00481: --rtl_annotation is set to "op,stack".
        00481: --run_through is set to "rtl".
        00481: --scale_of_cap_per_unit_len is not set.
        00481: --scale_of_res_per_unit_len is not set.
        00481: --sched_analysis is set to "on_failure".
        00481: --sched_asap is set to "off".
        00481: --sched_effort is set to "medium".
        00481: --sched_optim_slack is set to "none".
        00481: --sharing_effort_parts is set to "high".
        00481: --sharing_effort_regs is set to "high".
        00481: --shift_trimming is set to "standard".
        00481: --simple_index_mapping is set to "off".
        00481: --split_add is set to "0".
        00481: --split_multiply is set to "0".
        00481: --src_file is set to "dut.cc".
        00481: --summary_level is set to "WARNING".
        00481: --switch_optimizer is set to "on".
        00481: --synthesize_asserts is set to "off".
        00481: --tech_lib is set to "/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib".
        00481: --undef_func is set to "error".
        00481: --unroll_loops is set to "off".
        00481: --unsupported_lib_func is set to "error".
        00481: --verilog_dialect is set to "1995".
        00481: --wireload is not set.
   NOTE 03065: Control flow zipping is enabled
   NOTE 01483: Using cmdesigner 21.05.01.8348 (09020908).
   NOTE 01727: Using Genus 19.16-s111_1.

        01425: Loading design and library files:
        01279:   All time values are in "ns".
   NOTE 01277:   Using a clock period of 4.500ns (5.000ns less 0.500ns slack).
        01824:     Physical estimation options:
        01825:       interconnect_mode .......... wireload
        01825:       techlib ....................
        01825.         /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib
        00967:   Processing library
        02788:       Using cached results for cyn_reg_estimate
        01472:       Register Metrics:
        01440:          Register Type          Area              Delay (ns)
        01440.         --------------   -------------------   ---------------
        01440.         EN SS SC AS AC   Total   Comb    Seq     Prop    Setup
        01440.         -- -- -- -- --   -----  -----  -----   ------   ------
        01438:          0  0  0  0  0     5.5    0.0    5.5    0.114    0.066
        01438:          0  0  0  0  1     6.2    0.0    6.2    0.131    0.067
        01438:          0  0  0  1  0     6.5    0.0    6.5    0.127    0.067
        01438:          0  0  0  1  1    12.0    0.7   11.3    0.141    0.098
        01438:          0  0  1  0  0     6.8    1.4    5.5    0.114    0.123
        01438:          0  0  1  0  1     7.5    1.4    6.2    0.131    0.125
        01438:          0  0  1  1  0     7.9    1.0    6.8    0.161    0.089
        01438:          0  0  1  1  1    12.3    1.0   11.3    0.141    0.106
        01438:          0  1  0  0  0     6.8    1.4    5.5    0.114    0.104
        01438:          0  1  0  0  1     7.5    1.4    6.2    0.131    0.105
        01438:          0  1  0  1  0     7.9    1.0    6.8    0.161    0.100
        01438:          0  1  0  1  1    12.3    1.0   11.3    0.141    0.115
        01438:          0  1  1  0  0     7.5    2.1    5.5    0.114    0.147
        01438:          0  1  1  0  1     8.2    2.1    6.2    0.131    0.149
        01438:          0  1  1  1  0     8.6    1.7    6.8    0.161    0.111
        01438:          0  1  1  1  1    13.0    1.7   11.3    0.141    0.127
        01438:          1  0  0  0  0     7.9    2.4    5.5    0.116    0.141
        01438:          1  0  0  0  1     8.6    2.4    6.2    0.133    0.143
        01438:          1  0  0  1  0     8.9    2.4    6.5    0.129    0.143
        01438:          1  0  0  1  1    13.7    2.4   11.3    0.143    0.133
        01438:          1  0  1  0  0     9.2    3.8    5.5    0.116    0.197
        01438:          1  0  1  0  1     9.9    3.8    6.2    0.133    0.198
        01438:          1  0  1  1  0     9.9    3.1    6.8    0.164    0.156
        01438:          1  0  1  1  1    14.4    3.1   11.3    0.146    0.182
        01438:          1  1  0  0  0     9.2    3.8    5.5    0.116    0.177
        01438:          1  1  0  0  1     9.9    3.8    6.2    0.133    0.179
        01438:          1  1  0  1  0    10.3    3.8    6.5    0.129    0.189
        01438:          1  1  0  1  1    15.0    3.8   11.3    0.143    0.185
        01438:          1  1  1  0  0     9.6    4.1    5.5    0.117    0.190
        01438:          1  1  1  0  1    10.3    4.1    6.2    0.134    0.192
        01438:          1  1  1  1  0    10.6    4.1    6.5    0.130    0.192
        01438:          1  1  1  1  1    15.7    4.4   11.3    0.143    0.209
   NOTE 01037:     Characterizing multiplexors up to 1 bits by 33 inputs.
        02788:       Using cached results for cyn_mux_estimate

        00148: Normalization and optimization:
   NOTE 00860:   Long int data types are being implemented with 64 bits.
        02923:   Dissolving function boundaries.
        02924:   Dissolved 364 function calls.
        01351:   at dut.cc line 29
        01351.     Preprocessing thread dut::thread1
        00116:   at dut.cc line 29
        00116.     Optimizing thread dut::thread1
        00305:     556 nodes
        00306:     Optimize: pass 1.
        00305:     514 nodes
        00306:     Optimize: pass 2.
        00305:     510 nodes
        00306:     Optimize: pass 3...
        00305:     512 nodes
        00306:     Optimize: pass 4.
        00305:     512 nodes
        00306:     Optimize: pass 5.
        00258:       at dut.cc line 49
        00258.         Array dp, 8 words x 16 bits (128 total bits), HAS been
        00258.         flattened into 8, 16 bit scalar variables because the
        00258.         --flatten_array level allows flattening of arrays with
        00258.         variable reads and writes.
   NOTE 00260:       at dut.cc line 65
   NOTE 00260.         This is the first of 2 variable writes to dp.
        00261:       at dut.cc line 65
        00261.         This is the first of 2 variable reads from dp.
        00305:     708 nodes
        00306:     Optimize: pass 6...
        00305:     692 nodes
        00306:     Optimize: pass 7.
        00305:     676 nodes
        00306:     Optimize: pass 8..
        00305:     676 nodes
        00306:     Optimize: pass 9.
        00305:     674 nodes
        00306:     Optimize: pass 10.
        00305:     672 nodes
        00306:     Optimize: pass 11.
        00305:     672 nodes
        00306:     Optimize: pass 12.
        02831:       at dut.cc line 64
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     706 nodes
        00306:     Optimize: pass 13.
        02831:       at dut.cc line 62
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     696 nodes
        00306:     Optimize: pass 14...
        00305:     693 nodes
        00306:     Optimize: pass 15.
        00305:     677 nodes
        00306:     Optimize: pass 16..
        00305:     645 nodes
        00306:     Optimize: pass 17.
        00305:     638 nodes
        00306:     Optimize: pass 18.
        00305:     638 nodes
        00306:     Optimize: pass 19.
        00289:       at dut.cc line 60
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at dut.cc line 59
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at dut.cc line 40
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
               ....................................................................................................
               .......................................................
        01352:   at dut.cc line 29
        01352.     Postprocessing thread dut::thread1
   NOTE 00487: Created 22 dpopt operator parts

        00182: Initial resource mapping:
   NOTE 01037:     Characterizing multiplexors up to 32 bits by 33 inputs.
        02788:       Using cached results for cyn_mux_estimate_3
        00968:   Matching resources
        02788:       Using cached results for dut_Xor_1Ux1U_1U_4
        02790:         Area =     2.74  Latency = 0  Delay =    0.107ns
        02788:       Using cached results for dut_Or_1Ux1U_1U_4
        02790:         Area =     1.37  Latency = 0  Delay =    0.070ns
        02788:       Using cached results for dut_gen_busy_r_4
        02790:         Area =     4.10  Latency = 0  Delay =    0.165ns
        02788:       Using cached results for dut_LessThan_5Sx5S_1U_4
        02790:         Area =    23.60  Latency = 0  Delay =    0.407ns
        02788:       Using cached results for dut_Add_3Ux1U_4U_4
        02790:         Area =    11.29  Latency = 0  Delay =    0.205ns
        02788:       Using cached results for dut_N_Mux_16_2_26_4
        02790:         Area =    21.89  Latency = 0  Delay =    0.071ns
        02788:       Using cached results for dut_Not_1U_1U_4
        02790:         Area =     0.68  Latency = 0  Delay =    0.029ns
        02788:       Using cached results for dut_OrReduction_3U_1U_4
        02790:         Area =     2.05  Latency = 0  Delay =    0.107ns
        02788:       Using cached results for dut_Equal_3Ux1U_1U_4
        02790:         Area =     4.45  Latency = 0  Delay =    0.190ns
        02788:       Using cached results for dut_Equal_3Ux2U_1U_4
        02790:         Area =     6.84  Latency = 0  Delay =    0.179ns
        02788:       Using cached results for dut_N_Mux_16_2_25_4
        02790:         Area =    38.30  Latency = 0  Delay =    0.090ns
        02788:       Using cached results for dut_N_Mux_16_2_24_4
        02790:         Area =    21.89  Latency = 0  Delay =    0.063ns
        02788:       Using cached results for dut_And_1Ux1U_1U_4
        02790:         Area =     1.37  Latency = 0  Delay =    0.071ns
        02788:       Using cached results for dut_Equal_3Ux3U_1U_4
        02790:         Area =     9.23  Latency = 0  Delay =    0.212ns
        02788:       Using cached results for dut_Add_16Ux16U_16U_4
        02790:         Area =   127.91  Latency = 0  Delay =    0.873ns
        02788:       Using cached results for dut_N_Mux_16_8_23_4
        02790:         Area =   175.45  Latency = 0  Delay =    0.349ns
        02788:       Using cached results for dut_N_Mux_16_8_22_4
        02790:         Area =   175.45  Latency = 0  Delay =    0.349ns
        02788:       Using cached results for dut_GreaterThan_5Sx2S_1U_4
        02790:         Area =    21.89  Latency = 0  Delay =    0.403ns
        02788:       Using cached results for dut_Equal_1U_5_4
        02790:         Area =     2.05  Latency = 0  Delay =    0.089ns
        02788:       Using cached results for dut_Add_4U_6_4
        02790:         Area =     8.21  Latency = 0  Delay =    0.164ns
        02788:       Using cached results for dut_Equal_1U_8_4
        02790:         Area =     2.05  Latency = 0  Delay =    0.089ns
        02788:       Using cached results for dut_Equal_1U_10_4
        02790:         Area =     2.74  Latency = 0  Delay =    0.089ns
        02788:       Using cached results for dut_Equal_1U_11_4
        02790:         Area =     2.05  Latency = 0  Delay =    0.089ns
        02788:       Using cached results for dut_Equal_1U_12_4
        02790:         Area =     2.74  Latency = 0  Delay =    0.089ns
        02788:       Using cached results for dut_Equal_1U_13_4
        02790:         Area =     2.05  Latency = 0  Delay =    0.079ns
        02788:       Using cached results for dut_Equal_1U_14_4
        02790:         Area =     2.05  Latency = 0  Delay =    0.112ns
        02788:       Using cached results for dut_GreaterThan_1U_15_4
        02790:         Area =     4.10  Latency = 0  Delay =    0.155ns
        02788:       Using cached results for dut_N_Muxb_1_2_16_4
        02790:         Area =     2.39  Latency = 0  Delay =    0.090ns
        02788:       Using cached results for dut_LessThan_1U_17_4
        02790:         Area =     3.42  Latency = 0  Delay =    0.137ns
        02788:       Using cached results for dut_Xor_1Ux1U_1U_1
        02790:         Area =     4.45  Latency = 0  Delay =    0.071ns
        02788:       Using cached results for dut_Or_1Ux1U_1U_1
        02790:         Area =     4.45  Latency = 0  Delay =    0.051ns
        02788:       Using cached results for dut_gen_busy_r_1
        02790:         Area =    18.47  Latency = 0  Delay =    0.101ns
        02788:       Using cached results for dut_LessThan_5Sx5S_1U_1
        02790:         Area =    29.75  Latency = 0  Delay =    0.249ns
        02788:       Using cached results for dut_Add_3Ux1U_4U_1
        02790:         Area =    18.59  Latency = 0  Delay =    0.123ns
        02788:       Using cached results for dut_N_Mux_16_2_26_1
        02790:         Area =    46.85  Latency = 0  Delay =    0.065ns
        02788:       Using cached results for dut_Not_1U_1U_1
        02790:         Area =     4.10  Latency = 0  Delay =    0.019ns
        02788:       Using cached results for dut_OrReduction_3U_1U_1
        02790:         Area =     5.47  Latency = 0  Delay =    0.068ns
        02788:       Using cached results for dut_Equal_3Ux1U_1U_1
        02790:         Area =    14.02  Latency = 0  Delay =    0.089ns
        02788:       Using cached results for dut_Equal_3Ux2U_1U_1
        02790:         Area =    21.55  Latency = 0  Delay =    0.114ns
        02788:       Using cached results for dut_N_Mux_16_2_25_1
        02790:         Area =   187.96  Latency = 0  Delay =    0.060ns
        02788:       Using cached results for dut_N_Mux_16_2_24_1
        02790:         Area =   114.91  Latency = 0  Delay =    0.039ns
        02788:       Using cached results for dut_And_1Ux1U_1U_1
        02790:         Area =     8.89  Latency = 0  Delay =    0.046ns
        02788:       Using cached results for dut_Equal_3Ux3U_1U_1
        02790:         Area =    31.46  Latency = 0  Delay =    0.120ns
        02788:       Using cached results for dut_Add_16Ux16U_16U_1
        02790:         Area =   214.55  Latency = 0  Delay =    0.345ns
        02788:       Using cached results for dut_N_Mux_16_8_23_1
        02790:         Area =   273.05  Latency = 0  Delay =    0.220ns
        02788:       Using cached results for dut_N_Mux_16_8_22_1
        02790:         Area =   273.05  Latency = 0  Delay =    0.220ns
        02788:       Using cached results for dut_GreaterThan_5Sx2S_1U_1
        02790:         Area =    29.07  Latency = 0  Delay =    0.249ns
        02788:       Using cached results for dut_Equal_1U_5_1
        02790:         Area =     8.89  Latency = 0  Delay =    0.052ns
        02788:       Using cached results for dut_Add_4U_6_1
        02790:         Area =    13.46  Latency = 0  Delay =    0.098ns
        02788:       Using cached results for dut_Equal_1U_8_1
        02790:         Area =     8.89  Latency = 0  Delay =    0.052ns
        02788:       Using cached results for dut_Equal_1U_10_1
        02790:         Area =    11.41  Latency = 0  Delay =    0.073ns
        02788:       Using cached results for dut_Equal_1U_11_1
        02790:         Area =     8.89  Latency = 0  Delay =    0.052ns
        02788:       Using cached results for dut_Equal_1U_12_1
        02790:         Area =    11.41  Latency = 0  Delay =    0.073ns
        02788:       Using cached results for dut_Equal_1U_13_1
        02790:         Area =     8.33  Latency = 0  Delay =    0.063ns
        02788:       Using cached results for dut_Equal_1U_14_1
        02790:         Area =     5.88  Latency = 0  Delay =    0.070ns
        02788:       Using cached results for dut_GreaterThan_1U_15_1
        02790:         Area =    10.94  Latency = 0  Delay =    0.101ns
        02788:       Using cached results for dut_N_Muxb_1_2_16_1
        02790:         Area =    11.75  Latency = 0  Delay =    0.060ns
        02788:       Using cached results for dut_LessThan_1U_17_1
        02790:         Area =     1.37  Latency = 0  Delay =    0.063ns

        00969: Scheduling:...............
        01171:   Scheduling thread dut::thread1

WARNING 01120: at dut.cc line 56
WARNING 01120.   Unexpected use of latency constraint "computation". The
WARNING 01120.   constrained block contains one or more nested loops [that have
WARNING 01120.   not been unrolled]. One iteration of each loop body is counted
WARNING 01120.   toward the constrained delay.
   NOTE 02392:   at dut.cc line 59
   NOTE 02392.     This loop is nested in "computation".
   NOTE 02392:   at dut.cc line 60
   NOTE 02392.     This loop is nested in "computation".
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02080:       sched_optim_slack     none    
        02080:       timing_analysis       on      
        00907: ................................................................
        00907: . Loop carried dependencies report for loop:     dut.cc:40,2   .
        00907: .                                                              .
        00907: . <No loop carried dependencies found>                         .
        00907: ................................................................
        00907: ................................................................
        00907: . Loop carried dependencies report for loop:     dut.cc:59,3   .
        00907: .                                                              .
        00907: . Loop carried variables                                       .
        00907: . -------------------------                                    .
        00907: . dp[1]                                                        .
        00907: . dp[2]                                                        .
        00907: . dp[3]                                                        .
        00907: . dp[4]                                                        .
        00907: . dp[5]                                                        .
        00907: . dp[6]                                                        .
        00907: . dp[7]                                                        .
        00907: . dp[0]                                                        .
        00907: . i                                                            .
        00907: .                                                              .
        00907: . Total loop carried dependencies: 9                           .
        00907: ................................................................
        00907: ................................................................
        00907: . Loop carried dependencies report for loop:     dut.cc:60,4   .
        00907: .                                                              .
        00907: . Loop carried variables                                       .
        00907: . -------------------------                                    .
        00907: . dp[1]                                                        .
        00907: . dp[2]                                                        .
        00907: . dp[3]                                                        .
        00907: . dp[4]                                                        .
        00907: . dp[5]                                                        .
        00907: . dp[6]                                                        .
        00907: . dp[7]                                                        .
        00907: . dp[0]                                                        .
        00907: . j                                                            .
        00907: .                                                              .
        00907: . Total loop carried dependencies: 9                           .
        00907: ................................................................
        02098:     Total op count: 100
        03257:     Sharable op count: 13
        01170:     Unsharable op count: 87
        01166:     Estimated intrinsic mux area: 4382
        01158:     Checking feasibility of constraints
        01155:     "computation" is currently constrained from 0 to 3 cycle(s).
        01155.       The fastest achievable schedule is 1 cycle(s).
        01159:     Constraint Check Complete
        01117:     Initialized resource counts
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1...
        01230:     Optimize: pass 2.

        00970: Allocation & binding:
        02974:     Generated 0 gate enable expressions for 0 operations
        02973:     Optimize clock gating - process completed
        01131:     Scheduled constraint "computation" in 3 cycle(s).

WARNING 01133: at dut.cc line 56
WARNING 01133.   Constraint "computation" contains nested loop(s) that are not
WARNING 01133.   completely unrolled. The reported latency includes only one
WARNING 01133.   iteration of each nested loop.

        01218:     Scheduling Resources:
        01219:                      Resource Quantity
        01220:           dut_N_Mux_16_2_25_4       16
        01220:           dut_N_Mux_16_2_24_4        7
        01220:            dut_And_1Ux1U_1U_1        3
        01220:             dut_Equal_1U_10_1        2
        01220:             dut_Equal_1U_11_1        2
        01220:             dut_Equal_1U_12_1        2
        01220:             dut_Equal_1U_13_1        2
        01220:             dut_Equal_1U_14_1        2
        01220:              dut_Equal_1U_5_1        2
        01220:              dut_Equal_1U_8_1        2
        01220:          dut_LessThan_1U_17_1        2
        01220:         dut_Add_16Ux16U_16U_1        1
        01220:       dut_GreaterThan_1U_15_1        1
        01220:           dut_N_Mux_16_2_26_1        1
        01220:           dut_N_Mux_16_8_22_1        1
        01220:           dut_N_Mux_16_8_23_1        1
        01220:               dut_Not_1U_1U_1        1
        01220:       dut_OrReduction_3U_1U_1        1
               ..........

        02918: RTL Generation & Optimization:
        02917:   Preparing thread dut::thread1 for final RTL output
        01006:     States: 7
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               .....................................................................
               .                                                                   .
        00802: . Allocation Report for thread "thread1":                           .
        00805: .                                       Area/Instance               .
        00805: .                                 ------------------------    Total .
        00805: .                Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . -----------------------  -----  ----------  ------  ----  ------- .
        00807: .     dut_N_Mux_16_2_25_4     16                38.3          612.9 .
        00807: .     dut_N_Mux_16_8_23_4      1               175.4          175.4 .
        00807: .     dut_N_Mux_16_8_22_4      1               175.4          175.4 .
        00807: .     dut_N_Mux_16_2_24_4      7                21.9          153.2 .
        00807: .   dut_Add_16Ux16U_16U_4      1               127.9          127.9 .
        00807: .     dut_N_Mux_16_2_26_4      1                21.9           21.9 .
        00807: .          dut_Add_4U_6_4      2                 8.2           16.4 .
        00807: .      dut_And_1Ux1U_1U_4      8                 1.4           10.9 .
        00807: .       dut_Equal_1U_12_4      2                 2.7            5.5 .
        00807: . dut_GreaterThan_1U_15_4      1                 4.1            4.1 .
        00807: .       dut_Equal_1U_14_4      2                 2.1            4.1 .
        00807: .       dut_Equal_1U_13_4      2                 2.1            4.1 .
        00807: .    dut_LessThan_1U_17_1      2                 1.4            2.7 .
        00807: .       dut_Equal_1U_10_4      1                 2.7            2.7 .
        00807: . dut_OrReduction_3U_1U_4      1                 2.1            2.1 .
        00807: .        dut_Equal_1U_8_4      1                 2.1            2.1 .
        00807: .        dut_Equal_1U_5_4      1                 2.1            2.1 .
        00807: .       dut_Equal_1U_11_4      1                 2.1            2.1 .
        00807: .         dut_Not_1U_1U_4      1                 0.7            0.7 .
        00810: .          implicit muxes                                    1057.9 .
        00808: .               registers     26                                    .
        00809: .           register bits    156    5.5(1)       0.0          853.6 .
        00811: . ----------------------------------------------------------------- .
        00812: .              Total Area         853.6(156)  2384.1   0.0   3237.8 .
               .                                                                   .
               .....................................................................


        01677:     Building RTL structures, pass 3
        00971:   Cleaning up
        00144:     Global optimizations..............................................................
        00144:     Global optimizations....................
        02788:       Using cached results for dut_Add_3U_27_4
        02790:         Area =     6.84  Latency = 0  Delay =    0.135ns

               +-------------------------------------------------------------------+
               |                                                                   |
        00803: | Allocation Report for all threads:                                |
        00805: |                                       Area/Instance               |
        00805: |                                 ------------------------    Total |
        00805: |                Resource  Count    Seq(#FF)    Comb    BB     Area |
        00805: | -----------------------  -----  ----------  ------  ----  ------- |
        00807: |     dut_N_Mux_16_2_25_4     16                38.3          612.9 |
        00807: |            mux_16bx2i1c      8                43.5          347.7 |
        00807: |     dut_N_Mux_16_8_23_4      1               175.4          175.4 |
        00807: |     dut_N_Mux_16_8_22_4      1               175.4          175.4 |
        00807: |     dut_N_Mux_16_2_24_4      7                21.9          153.2 |
        00807: |   dut_Add_16Ux16U_16U_4      1               127.9          127.9 |
        00807: |             mux_3bx2i1c      3                 8.1           24.4 |
        00807: |     dut_N_Mux_16_2_26_4      1                21.9           21.9 |
        00807: |             mux_4bx2i1c      2                10.9           21.7 |
        00807: |          dut_Add_4U_6_4      2                 8.2           16.4 |
        00807: |      dut_And_1Ux1U_1U_4      9                 1.4           12.3 |
        00807: |             mux_3bx4i3c      1                11.9           11.9 |
        00807: |             mux_1bx2i2c      3                 2.3            7.0 |
        00807: |             mux_1bx2i0c      2                 3.1            6.2 |
        00807: |       dut_Equal_1U_12_4      2                 2.7            5.5 |
        00807: |      dut_Xor_1Ux1U_1U_1      1                 4.4            4.4 |
        00807: |         dut_Not_1U_1U_1      1                 4.1            4.1 |
        00807: |        dut_gen_busy_r_4      1                 4.1            4.1 |
        00807: |       dut_Equal_1U_13_4      2                 2.1            4.1 |
        00807: |       dut_Equal_1U_14_4      2                 2.1            4.1 |
        00807: | dut_GreaterThan_1U_15_4      1                 4.1            4.1 |
        00807: |             mux_1bx3i1c      1                 3.8            3.8 |
        00807: |    dut_LessThan_1U_17_1      2                 1.4            2.7 |
        00807: |       dut_Equal_1U_10_4      1                 2.7            2.7 |
        00807: |     dut_N_Muxb_1_2_16_4      1                 2.4            2.4 |
        00807: |        dut_Equal_1U_5_4      1                 2.1            2.1 |
        00807: |        dut_Equal_1U_8_4      1                 2.1            2.1 |
        00807: |       dut_Equal_1U_11_4      1                 2.1            2.1 |
        00807: | dut_OrReduction_3U_1U_4      1                 2.1            2.1 |
        00807: |       dut_Or_1Ux1U_1U_4      1                 1.4            1.4 |
        00807: |         dut_Not_1U_1U_4      1                 0.7            0.7 |
        00808: |               registers     32                                    |
        01442: |       Reg bits by type:                                           |
        01442. |          EN SS SC AS AC                                           |
        00809: |           0  0  1  0  0      2    5.5(1)       1.4                |
        00809: |           0  1  0  0  0      1    5.5(1)       1.4                |
        00809: |           1  0  0  0  0    152    5.5(1)       2.4                |
        00809: |           1  0  1  0  0      6    5.5(1)       3.8                |
        00809: |           1  1  0  0  0      1    5.5(1)       3.8                |
        00809: |       all register bits    162    5.5(1)       2.4         1280.8 |
        02604: |         estimated cntrl      1                19.6           19.6 |
        00811: | ----------------------------------------------------------------- |
        00812: |              Total Area         886.5(162)  2180.8   0.0   3067.3 |
               |                                                                   |
               +-------------------------------------------------------------------+



        00195: Writing RTL files:
        01766:   bdw_work/modules/dut/DPO_AUTO_OP/dut_rtl.h
        01767:   bdw_work/modules/dut/DPO_AUTO_OP/dut_rtl.cc
        01768:   bdw_work/modules/dut/DPO_AUTO_OP/dut_rtl.v

        01445: Summary of messages of severity WARNING or greater:
        01193:   SEVERITY MSGID CNT
        01198:    WARNING 01120   1
        01198:    WARNING 01133   1

stratus_hls succeeded with 0 errors and 2 warnings.

make[5]: `bdw_work/modules/dut/DPO_AUTO_OP/dut_rtl.v' is up to date.
make[5]: `bdw_work/modules/dut/DPO_AUTO_OP/stratus_hls.bdr' is up to date.
/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/bin/bdw_makegen project.tcl -scsim builtin -lib bdw_work/modules/dut/DPO_AUTO_OP -o bdw_work/modules/dut/DPO_AUTO_OP/Makefile -module dut -cynthconfig DPO_AUTO_OP   
/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/bin/bdw_shell /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/tcl/bdw_siminfo.tcl project.tcl DPO_AUTO_OP_V
Generating dependencies for tb.cc
Generating dependencies for system.cc
Generating dependencies for main.cc
Generating dependencies for dut.cc 
make[4]: Nothing to be done for `bdw_work/wrappers/dut_wrap.h'.
make[4]: `bdw_work/modules/dut/DPO_AUTO_OP/dut_rtl.v' is up to date.
/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/gcc/6.3/bin/g++ -TP -o bdw_work/sims/DPO_AUTO_OP_V/main.o -I./ -Ibdw_work/wrappers    -DBDW_RTL_dut_DPO_AUTO_OP  -c -g -DCLOCK_PERIOD=5.0    -fPIC  -I/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include -I/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/systemc/2.3.3/include  -DBDW_HUB=1    -DBDW_USE_SCV=0 main.cc
/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/gcc/6.3/bin/g++ -TP -o bdw_work/sims/DPO_AUTO_OP_V/system.o -I./ -Ibdw_work/wrappers    -DBDW_RTL_dut_DPO_AUTO_OP  -c -g -DCLOCK_PERIOD=5.0    -fPIC  -I/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include -I/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/systemc/2.3.3/include  -DBDW_HUB=1    -DBDW_USE_SCV=0 system.cc
/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/gcc/6.3/bin/g++ -TP -o bdw_work/sims/DPO_AUTO_OP_V/tb.o -I./ -Ibdw_work/wrappers    -DBDW_RTL_dut_DPO_AUTO_OP  -c -g -DCLOCK_PERIOD=5.0    -fPIC  -I/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include -I/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/systemc/2.3.3/include  -DBDW_HUB=1    -DBDW_USE_SCV=0 tb.cc
bdw_wrapgen -project project.tcl -simconfig DPO_AUTO_OP_V -top top
/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/gcc/6.3/bin/g++  -Ibdw_work/modules/dut/DPO_AUTO_OP -I./ -I./ -Ibdw_work/wrappers  -DBDW_CC_SPEC=1 -Ibdw_work/modules/dut/DPO_AUTO_OP/c_parts -DDPO_AUTO_OP=1 -DBDW_RTL_dut_DPO_AUTO_OP=1 -DLAT=3   -c -g -DCLOCK_PERIOD=5.0    -fPIC  -I/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include -I/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/systemc/2.3.3/include  -DBDW_HUB=1    -DBDW_USE_SCV=0 -o bdw_work/modules/dut/DPO_AUTO_OP/dut.o  bdw_work/wrappers/dut_wrap.cc
/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/gcc/6.3/bin/g++ -shared -Wl,-Bsymbolic  \
        -Wl,-rpath,/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/lib/64bit \
        -Wl,-rpath,/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/lib/64bit \
        -Wl,-rpath,/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/systemc/2.3.3/lib-linux64 \
        -Wl,--enable-new-dtags \
	-o bdw_work/sims/DPO_AUTO_OP_V/sim_DPO_AUTO_OP_V.so \
	bdw_work/modules/dut/DPO_AUTO_OP/dut.o bdw_work/sims/DPO_AUTO_OP_V/main.o bdw_work/sims/DPO_AUTO_OP_V/system.o bdw_work/sims/DPO_AUTO_OP_V/tb.o  \
	 \
	 \
        bdw_work/libesc/libesc.a \
	 \
	-L /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/lib/64bit -L /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/lib/64bit  -L /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/systemc/2.3.3/lib-linux64 -lscv -lsystemc  -lbdw_st   \
	-lm -lcrypt -ldl \
	2>&1 | perl /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/lib/hub_link_filter.pl
make --no-print-directory -f Makefile xcelium

BDW_SIM_CONFIG_DIR=bdw_work/sims/DPO_AUTO_OP_V \
bdw_exec -jobproject project.tcl -job sim.DPO_AUTO_OP_V.s \
/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/bin/hub_ncverilog \
	-f bdw_work/sims/DPO_AUTO_OP_V/siminfo \
+libext+.v   +define+ioConfig +define+BDW_RTL_dut_DPO_AUTO_OP \
	+nowarn+LIBNOU  +hubSetOption+libdef=bdw_work/sims/DPO_AUTO_OP_V/sim_DPO_AUTO_OP_V.so +hubSetOption+bdr=bdw_work/sims/DPO_AUTO_OP_V/sim.bdr \
	-l bdw_work/sims/DPO_AUTO_OP_V/bdw_sim_verilog.log \
	2>&1 | tee bdw_work/sims/DPO_AUTO_OP_V/bdw_sim.log
TOOL:	xrun(64)	22.03-s003: Started on May 26, 2023 at 15:15:07 CST
xrun(64): 22.03-s003: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
file: bdw_work/sims/top_DPO_AUTO_OP_V.v
			$value$plusargs("BDW_VLOG_DUMPFILE+%s",dump_file);
			              |
xmvlog: *W,NOSYST (bdw_work/sims/top_DPO_AUTO_OP_V.v,41|17): System function '$value$plusargs' invoked as a task. Return value will be ignored.
	module worklib.top:v
		errors: 0, warnings: 1
file: bdw_work/wrappers/dut_cosim.v
	module worklib.dut_cosim:v
		errors: 0, warnings: 0
file: bdw_work/modules/dut/DPO_AUTO_OP/dut_rtl.v
	module worklib.dut:v
		errors: 0, warnings: 0
xmvlog: *W,SPDUSD: Include directory bdw_work/wrappers given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
*** Registering Hub PLI1.0 Interface***
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		top
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.top:v <0x688e0c32>
			streams: 114, words: 104070
		worklib.dut:v <0x6f4fbc9c>
			streams: 100, words: 36111
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 3       3
		Registers:             188     188
		Scalar wires:           37       -
		Vectored wires:          7       -
		Always blocks:          72      72
		Initial blocks:          7       7
		Cont. assignments:      21      38
		Pseudo assignments:      5       5
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.top:v
Loading snapshot worklib.top:v .................... Done
*** Registering Hub PLI1.0 Interface***
xcelium> source /usr/cadtool/cadence/XCELIUM/XCELIUM_22.03.003/tools/xcelium/files/xmsimrc
xcelium> 
xcelium> run

        SystemC 2.3.3-Accellera --- Jun 11 2021 12:51:14
        Copyright (c) 1996-2018 by all Contributors,
        ALL RIGHTS RESERVED
NOTE: Cadence Design Systems Hub Simulation Platform : version 21.20-p100
Latency for sample 0 is 2
Latency for sample 1 is 2
Latency for sample 2 is 2
Latency for sample 3 is 2
Latency for sample 4 is 2
Latency for sample 5 is 2
Latency for sample 6 is 2
Latency for sample 7 is 2
Latency for sample 8 is 2
Latency for sample 9 is 2
Average latency 2.
Simulated time == 9615 ns
Simulation stopped via $stop(1) at time 9615100 PS + 0
./bdw_work/sims/top_DPO_AUTO_OP_V.v:67 		#100 $stop;
xcelium> quit
TOOL:	xrun(64)	22.03-s003: Exiting on May 26, 2023 at 15:15:08 CST  (total: 00:00:01)
BDW_SIM_CONFIG_DIR=bdw_work/sims/DPO_AUTO_OP_V make cmp_result 2>&1 | tee -a bdw_work/sims/DPO_AUTO_OP_V/bdw_sim.log
****************************************
Fri May 26 15:15:08 CST 2023
Performing Simulation Results Comparison
for DPO_AUTO_OP_V Simulation...
  DPO_AUTO_OP_V: SIMULATION PASSED
****************************************
