[12/10 02:05:56      0s] 
[12/10 02:05:56      0s] Cadence Innovus(TM) Implementation System.
[12/10 02:05:56      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/10 02:05:56      0s] 
[12/10 02:05:56      0s] Version:	v21.10-p004_1, built Tue May 18 11:58:29 PDT 2021
[12/10 02:05:56      0s] Options:	-init encounter.tcl 
[12/10 02:05:56      0s] Date:		Sat Dec 10 02:05:56 2022
[12/10 02:05:56      0s] Host:		ece-498hk-01.ece.illinois.edu (x86_64 w/Linux 4.18.0-372.26.1.el8_6.x86_64) (1core*4cpus*Intel(R) Xeon(R) Silver 4216 CPU @ 2.10GHz 22528KB)
[12/10 02:05:56      0s] OS:		AlmaLinux release 8.6 (Sky Tiger)
[12/10 02:05:56      0s] 
[12/10 02:05:56      0s] License:
[12/10 02:05:56      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[12/10 02:05:56      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/10 02:06:12     13s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
[12/10 02:06:15     16s] @(#)CDS: NanoRoute 21.10-p004_1 NR210506-1544/21_10-UB (database version 18.20.544) {superthreading v2.14}
[12/10 02:06:15     16s] @(#)CDS: AAE 21.10-p006 (64bit) 05/18/2021 (Linux 3.10.0-693.el7.x86_64)
[12/10 02:06:15     16s] @(#)CDS: CTE 21.10-p004_1 () May 13 2021 20:04:41 ( )
[12/10 02:06:15     16s] @(#)CDS: SYNTECH 21.10-b006_1 () Apr 18 2021 22:44:07 ( )
[12/10 02:06:15     16s] @(#)CDS: CPE v21.10-p004
[12/10 02:06:15     16s] @(#)CDS: IQuantus/TQuantus 20.1.2-s510 (64bit) Sun Apr 18 10:29:16 PDT 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/10 02:06:15     16s] @(#)CDS: OA 22.60-p052 Thu Feb 25 10:35:13 2021
[12/10 02:06:15     16s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/10 02:06:15     16s] @(#)CDS: RCDB 11.15.0
[12/10 02:06:15     16s] @(#)CDS: STYLUS 21.10-d038_1 (02/12/2021 04:34 PST)
[12/10 02:06:15     16s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH.

[12/10 02:06:15     16s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[12/10 02:06:18     18s] 
[12/10 02:06:18     18s] **INFO:  MMMC transition support version v31-84 
[12/10 02:06:18     18s] 
[12/10 02:06:18     18s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/10 02:06:18     18s] <CMD> suppressMessage ENCEXT-2799
[12/10 02:06:18     18s] <CMD> getVersion
[12/10 02:06:18     18s] <CMD> getVersion
[12/10 02:06:18     19s] <CMD> getVersion
[12/10 02:06:19     19s] [INFO] Loading PVS 21.10 fill procedures
[12/10 02:06:20     19s] Sourcing file "encounter.tcl" ...
[12/10 02:06:20     19s] <CMD> set init_lef_file {/ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc65_rvt_sc_adv10_macro.lef}
[12/10 02:06:20     19s] <CMD> set init_verilog .././vlogout/toplevel_498.gate.v
[12/10 02:06:20     19s] <CMD> set init_top_cell toplevel_498
[12/10 02:06:20     19s] <CMD> set init_design_netlisttype Verilog
[12/10 02:06:20     19s] <CMD> set init_design_settop 1
[12/10 02:06:20     19s] Set Using Default Delay Limit as 1000.
[12/10 02:06:20     19s] <CMD> set delaycal_use_default_delay_limit 1000
[12/10 02:06:20     19s] Set Default Net Delay as 1000 ps.
[12/10 02:06:20     19s] <CMD> set delaycal_default_net_delay 1000.0ps
[12/10 02:06:20     19s] Set Default Net Load as 0.5 pF. 
[12/10 02:06:20     19s] <CMD> set delaycal_default_net_load 0.5pf
[12/10 02:06:20     19s] Set Default Input Pin Transition as 120 ps.
[12/10 02:06:20     19s] <CMD> set delaycal_input_transition_delay 120.0ps
[12/10 02:06:20     19s] <CMD> set extract_shrink_factor 1.0
[12/10 02:06:20     19s] <CMD> setLibraryUnit -time 1ns
[12/10 02:06:20     19s] <CMD> setLibraryUnit -cap 1pf
[12/10 02:06:20     19s] <CMD> set init_pwr_net vdd
[12/10 02:06:20     19s] <CMD> set init_gnd_net vss
[12/10 02:06:20     19s] <CMD> set init_assign_buffer 0
[12/10 02:06:20     19s] <CMD> set init_mmmc_file timingSetup.viewDefinition
[12/10 02:06:20     19s] <CMD> init_design
[12/10 02:06:20     19s] #% Begin Load MMMC data ... (date=12/10 02:06:20, mem=814.9M)
[12/10 02:06:20     19s] #% End Load MMMC data ... (date=12/10 02:06:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=815.8M, current mem=815.8M)
[12/10 02:06:20     19s] 
[12/10 02:06:20     19s] Loading LEF file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef ...
[12/10 02:06:20     19s] WARNING (LEFPARS-2009): USEMINSPACING PIN statement is obsolete in version 5.6 or later.
[12/10 02:06:20     19s]  The USEMINSPACING PIN statement will be ignored. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 57.
[12/10 02:06:20     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/10 02:06:20     19s] The LEF parser will ignore this statement.
[12/10 02:06:20     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1382.
[12/10 02:06:20     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/10 02:06:20     19s] The LEF parser will ignore this statement.
[12/10 02:06:20     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1385.
[12/10 02:06:20     19s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[12/10 02:06:20     19s] The LEF parser will ignore this statement.
[12/10 02:06:20     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1386.
[12/10 02:06:20     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/10 02:06:20     19s] The LEF parser will ignore this statement.
[12/10 02:06:20     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1390.
[12/10 02:06:20     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/10 02:06:20     19s] The LEF parser will ignore this statement.
[12/10 02:06:20     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1393.
[12/10 02:06:20     19s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[12/10 02:06:20     19s] The LEF parser will ignore this statement.
[12/10 02:06:20     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1394.
[12/10 02:06:20     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/10 02:06:20     19s] The LEF parser will ignore this statement.
[12/10 02:06:20     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1398.
[12/10 02:06:20     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/10 02:06:20     19s] The LEF parser will ignore this statement.
[12/10 02:06:20     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1401.
[12/10 02:06:20     19s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[12/10 02:06:20     19s] The LEF parser will ignore this statement.
[12/10 02:06:20     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1402.
[12/10 02:06:20     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/10 02:06:20     19s] The LEF parser will ignore this statement.
[12/10 02:06:20     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1406.
[12/10 02:06:20     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/10 02:06:20     19s] The LEF parser will ignore this statement.
[12/10 02:06:20     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1409.
[12/10 02:06:20     19s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[12/10 02:06:20     19s] The LEF parser will ignore this statement.
[12/10 02:06:20     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1410.
[12/10 02:06:20     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/10 02:06:20     19s] The LEF parser will ignore this statement.
[12/10 02:06:20     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1414.
[12/10 02:06:20     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/10 02:06:20     19s] The LEF parser will ignore this statement.
[12/10 02:06:20     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1417.
[12/10 02:06:20     19s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[12/10 02:06:20     19s] The LEF parser will ignore this statement.
[12/10 02:06:20     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1418.
[12/10 02:06:20     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/10 02:06:20     19s] The LEF parser will ignore this statement.
[12/10 02:06:20     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1422.
[12/10 02:06:20     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/10 02:06:20     19s] The LEF parser will ignore this statement.
[12/10 02:06:20     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1425.
[12/10 02:06:20     19s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[12/10 02:06:20     19s] The LEF parser will ignore this statement.
[12/10 02:06:20     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1426.
[12/10 02:06:20     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/10 02:06:20     19s] The LEF parser will ignore this statement.
[12/10 02:06:20     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1430.
[12/10 02:06:20     19s] 
[12/10 02:06:20     19s] Loading LEF file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc65_rvt_sc_adv10_macro.lef ...
[12/10 02:06:20     19s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/10 02:06:20     19s] The LEF parser will ignore this statement.
[12/10 02:06:20     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc65_rvt_sc_adv10_macro.lef at line 2.
[12/10 02:06:20     19s] Set DBUPerIGU to M2 pitch 400.
[12/10 02:06:20     19s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA2A10TR' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/10 02:06:20     19s] Type 'man IMPLF-200' for more detail.
[12/10 02:06:20     19s] 
[12/10 02:06:20     19s] viaInitial starts at Sat Dec 10 02:06:20 2022
viaInitial ends at Sat Dec 10 02:06:20 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[12/10 02:06:20     19s] Loading view definition file from timingSetup.viewDefinition
[12/10 02:06:20     19s] Reading slowLib timing library '/ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib' ...
[12/10 02:06:21     20s] Both ff/latch and statetable are present in cell 'RF1R2WSX1MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/10 02:06:21     20s] Both ff/latch and statetable are present in cell 'RF1R2WSX1P4MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/10 02:06:21     20s] Both ff/latch and statetable are present in cell 'RF1R2WSX2MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/10 02:06:21     20s] Both ff/latch and statetable are present in cell 'RF2R2WSX1MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/10 02:06:21     20s] Both ff/latch and statetable are present in cell 'RF2R2WSX1P4MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/10 02:06:21     20s] Both ff/latch and statetable are present in cell 'RF2R2WSX2MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/10 02:06:21     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE8A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/10 02:06:21     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE6A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/10 02:06:21     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE64A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/10 02:06:21     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE32A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/10 02:06:21     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE16A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/10 02:06:21     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE128A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/10 02:06:21     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP8A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/10 02:06:21     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP64A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/10 02:06:21     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP4A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/10 02:06:21     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP3A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/10 02:06:21     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP32A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/10 02:06:21     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP16A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/10 02:06:21     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP128A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/10 02:06:21     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE64A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/10 02:06:21     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE32A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/10 02:06:21     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE16A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/10 02:06:21     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE12A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/10 02:06:21     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE128A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/10 02:06:21     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAP64A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/10 02:06:21     21s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAP32A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/10 02:06:21     21s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/10 02:06:22     21s] Read 890 cells in library 'scadv10_cln65gp_rvt_ss_0p9v_125c' 
[12/10 02:06:22     21s] Reading fastLib timing library '/ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib' ...
[12/10 02:06:23     22s] Both ff/latch and statetable are present in cell 'RF1R2WSX1MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
[12/10 02:06:23     22s] Both ff/latch and statetable are present in cell 'RF1R2WSX1P4MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
[12/10 02:06:23     22s] Both ff/latch and statetable are present in cell 'RF1R2WSX2MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
[12/10 02:06:23     22s] Both ff/latch and statetable are present in cell 'RF2R2WSX1MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
[12/10 02:06:23     22s] Both ff/latch and statetable are present in cell 'RF2R2WSX1P4MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
[12/10 02:06:23     22s] Both ff/latch and statetable are present in cell 'RF2R2WSX2MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
[12/10 02:06:23     22s] Read 890 cells in library 'scadv10_cln65gp_rvt_ff_1p1v_m40c' 
[12/10 02:06:23     22s] Ending "PreSetAnalysisView" (total cpu=0:00:03.1, real=0:00:03.0, peak res=944.1M, current mem=845.3M)
[12/10 02:06:23     22s] *** End library_loading (cpu=0.05min, real=0.05min, mem=67.3M, fe_cpu=0.38min, fe_real=0.45min, fe_mem=872.2M) ***
[12/10 02:06:23     22s] #% Begin Load netlist data ... (date=12/10 02:06:23, mem=845.3M)
[12/10 02:06:23     22s] *** Begin netlist parsing (mem=872.2M) ***
[12/10 02:06:23     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4MA10TR' is defined in LEF but not in the timing library.
[12/10 02:06:23     22s] Type 'man IMPVL-159' for more detail.
[12/10 02:06:23     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4MA10TR' is defined in LEF but not in the timing library.
[12/10 02:06:23     22s] Type 'man IMPVL-159' for more detail.
[12/10 02:06:23     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X3MA10TR' is defined in LEF but not in the timing library.
[12/10 02:06:23     22s] Type 'man IMPVL-159' for more detail.
[12/10 02:06:23     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X3MA10TR' is defined in LEF but not in the timing library.
[12/10 02:06:23     22s] Type 'man IMPVL-159' for more detail.
[12/10 02:06:23     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2MA10TR' is defined in LEF but not in the timing library.
[12/10 02:06:23     22s] Type 'man IMPVL-159' for more detail.
[12/10 02:06:23     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2MA10TR' is defined in LEF but not in the timing library.
[12/10 02:06:23     22s] Type 'man IMPVL-159' for more detail.
[12/10 02:06:23     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1P4MA10TR' is defined in LEF but not in the timing library.
[12/10 02:06:23     22s] Type 'man IMPVL-159' for more detail.
[12/10 02:06:23     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1P4MA10TR' is defined in LEF but not in the timing library.
[12/10 02:06:23     22s] Type 'man IMPVL-159' for more detail.
[12/10 02:06:23     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1MA10TR' is defined in LEF but not in the timing library.
[12/10 02:06:23     22s] Type 'man IMPVL-159' for more detail.
[12/10 02:06:23     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1MA10TR' is defined in LEF but not in the timing library.
[12/10 02:06:23     22s] Type 'man IMPVL-159' for more detail.
[12/10 02:06:23     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X0P7MA10TR' is defined in LEF but not in the timing library.
[12/10 02:06:23     22s] Type 'man IMPVL-159' for more detail.
[12/10 02:06:23     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X0P7MA10TR' is defined in LEF but not in the timing library.
[12/10 02:06:23     22s] Type 'man IMPVL-159' for more detail.
[12/10 02:06:23     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X0P5MA10TR' is defined in LEF but not in the timing library.
[12/10 02:06:23     22s] Type 'man IMPVL-159' for more detail.
[12/10 02:06:23     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X0P5MA10TR' is defined in LEF but not in the timing library.
[12/10 02:06:23     22s] Type 'man IMPVL-159' for more detail.
[12/10 02:06:23     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4MA10TR' is defined in LEF but not in the timing library.
[12/10 02:06:23     22s] Type 'man IMPVL-159' for more detail.
[12/10 02:06:23     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4MA10TR' is defined in LEF but not in the timing library.
[12/10 02:06:23     22s] Type 'man IMPVL-159' for more detail.
[12/10 02:06:23     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X3MA10TR' is defined in LEF but not in the timing library.
[12/10 02:06:23     22s] Type 'man IMPVL-159' for more detail.
[12/10 02:06:23     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X3MA10TR' is defined in LEF but not in the timing library.
[12/10 02:06:23     22s] Type 'man IMPVL-159' for more detail.
[12/10 02:06:23     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2MA10TR' is defined in LEF but not in the timing library.
[12/10 02:06:23     22s] Type 'man IMPVL-159' for more detail.
[12/10 02:06:23     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2MA10TR' is defined in LEF but not in the timing library.
[12/10 02:06:23     22s] Type 'man IMPVL-159' for more detail.
[12/10 02:06:23     22s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/10 02:06:23     22s] To increase the message display limit, refer to the product command reference manual.
[12/10 02:06:23     22s] Created 890 new cells from 2 timing libraries.
[12/10 02:06:23     22s] Reading netlist ...
[12/10 02:06:23     22s] Backslashed names will retain backslash and a trailing blank character.
[12/10 02:06:24     23s] Reading verilog netlist '.././vlogout/toplevel_498.gate.v'
[12/10 02:06:24     24s] 
[12/10 02:06:24     24s] *** Memory Usage v#1 (Current mem = 942.238M, initial mem = 316.102M) ***
[12/10 02:06:24     24s] *** End netlist parsing (cpu=0:00:01.2, real=0:00:01.0, mem=942.2M) ***
[12/10 02:06:24     24s] #% End Load netlist data ... (date=12/10 02:06:24, total cpu=0:00:01.2, real=0:00:01.0, peak res=950.3M, current mem=949.4M)
[12/10 02:06:24     24s] Set top cell to toplevel_498.
[12/10 02:06:25     24s] Hooked 1780 DB cells to tlib cells.
[12/10 02:06:25     24s] Ending "BindLib:" (total cpu=0:00:00.3, real=0:00:00.0, peak res=964.3M, current mem=964.3M)
[12/10 02:06:25     24s] Starting recursive module instantiation check.
[12/10 02:06:25     24s] No recursion found.
[12/10 02:06:25     24s] Building hierarchical netlist for Cell toplevel_498 ...
[12/10 02:06:25     24s] *** Netlist is unique.
[12/10 02:06:25     24s] Setting Std. cell height to 4000 DBU (smallest netlist inst).
[12/10 02:06:25     24s] ** info: there are 1823 modules.
[12/10 02:06:25     24s] ** info: there are 156095 stdCell insts.
[12/10 02:06:26     24s] 
[12/10 02:06:26     24s] *** Memory Usage v#1 (Current mem = 1072.152M, initial mem = 316.102M) ***
[12/10 02:06:26     25s] Set Default Net Delay as 1000 ps.
[12/10 02:06:26     25s] Set Default Net Load as 0.5 pF. 
[12/10 02:06:26     25s] Set Default Input Pin Transition as 0.1 ps.
[12/10 02:06:26     25s] Extraction setup Started 
[12/10 02:06:26     25s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/10 02:06:26     25s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/10 02:06:26     25s] Type 'man IMPEXT-2773' for more detail.
[12/10 02:06:26     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/10 02:06:26     25s] Type 'man IMPEXT-2776' for more detail.
[12/10 02:06:26     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/10 02:06:26     25s] Type 'man IMPEXT-2776' for more detail.
[12/10 02:06:26     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/10 02:06:26     25s] Type 'man IMPEXT-2776' for more detail.
[12/10 02:06:26     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/10 02:06:26     25s] Type 'man IMPEXT-2776' for more detail.
[12/10 02:06:26     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/10 02:06:26     25s] Type 'man IMPEXT-2776' for more detail.
[12/10 02:06:26     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/10 02:06:26     25s] Type 'man IMPEXT-2776' for more detail.
[12/10 02:06:26     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.22 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/10 02:06:26     25s] Type 'man IMPEXT-2776' for more detail.
[12/10 02:06:26     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.22 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/10 02:06:26     25s] Type 'man IMPEXT-2776' for more detail.
[12/10 02:06:26     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.16 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/10 02:06:26     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/10 02:06:26     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/10 02:06:26     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/10 02:06:26     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/10 02:06:26     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/10 02:06:26     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/10 02:06:26     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.022 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/10 02:06:26     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.022 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/10 02:06:26     25s] Summary of Active RC-Corners : 
[12/10 02:06:26     25s]  
[12/10 02:06:26     25s]  Analysis View: slowView
[12/10 02:06:26     25s]     RC-Corner Name        : default_rc_corner
[12/10 02:06:26     25s]     RC-Corner Index       : 0
[12/10 02:06:26     25s]     RC-Corner Temperature : 25 Celsius
[12/10 02:06:26     25s]     RC-Corner Cap Table   : ''
[12/10 02:06:26     25s]     RC-Corner PreRoute Res Factor         : 1
[12/10 02:06:26     25s]     RC-Corner PreRoute Cap Factor         : 1
[12/10 02:06:26     25s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/10 02:06:26     25s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/10 02:06:26     25s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/10 02:06:26     25s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/10 02:06:26     25s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/10 02:06:26     25s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/10 02:06:26     25s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/10 02:06:26     25s]  
[12/10 02:06:26     25s]  Analysis View: fastView
[12/10 02:06:26     25s]     RC-Corner Name        : default_rc_corner
[12/10 02:06:26     25s]     RC-Corner Index       : 0
[12/10 02:06:26     25s]     RC-Corner Temperature : 25 Celsius
[12/10 02:06:26     25s]     RC-Corner Cap Table   : ''
[12/10 02:06:26     25s]     RC-Corner PreRoute Res Factor         : 1
[12/10 02:06:26     25s]     RC-Corner PreRoute Cap Factor         : 1
[12/10 02:06:26     25s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/10 02:06:26     25s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/10 02:06:26     25s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/10 02:06:26     25s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/10 02:06:26     25s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/10 02:06:26     25s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/10 02:06:26     25s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/10 02:06:26     25s] LayerId::1 widthSet size::1
[12/10 02:06:26     25s] LayerId::2 widthSet size::1
[12/10 02:06:26     25s] LayerId::3 widthSet size::1
[12/10 02:06:26     25s] LayerId::4 widthSet size::1
[12/10 02:06:26     25s] LayerId::5 widthSet size::1
[12/10 02:06:26     25s] LayerId::6 widthSet size::1
[12/10 02:06:26     25s] LayerId::7 widthSet size::1
[12/10 02:06:26     25s] LayerId::8 widthSet size::1
[12/10 02:06:26     25s] LayerId::9 widthSet size::1
[12/10 02:06:26     25s] Updating RC grid for preRoute extraction ...
[12/10 02:06:26     25s] eee: pegSigSF::1.070000
[12/10 02:06:26     25s] Initializing multi-corner resistance tables ...
[12/10 02:06:26     25s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:06:26     25s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:06:26     25s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:06:26     25s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:06:26     25s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:06:26     25s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:06:26     25s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:06:26     25s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:06:26     25s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:06:26     25s] **Info: Trial Route has Max Route Layer 15/9.
[12/10 02:06:26     25s] {RT default_rc_corner 0 9 9 {8 0} 1}
[12/10 02:06:26     25s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[12/10 02:06:26     25s] *Info: initialize multi-corner CTS.
[12/10 02:06:26     25s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1293.7M, current mem=1044.0M)
[12/10 02:06:27     25s] Reading timing constraints file '.././sdcout/toplevel_498.gate.sdc' ...
[12/10 02:06:27     25s] Current (total cpu=0:00:26.0, real=0:00:31.0, peak res=1324.9M, current mem=1324.9M)
[12/10 02:06:27     25s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File .././sdcout/toplevel_498.gate.sdc, Line 8).
[12/10 02:06:27     25s] 
[12/10 02:06:27     25s] **ERROR: (TCLCMD-290):	Could not find technology library 'scadv10_cln65gp_rvt_ss_0p9v_125c' (File .././sdcout/toplevel_498.gate.sdc, Line 9).

**WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'mmu_storage_controller_qspi_controller/s_pclk' (File .././sdcout/toplevel_498.gate.sdc, Line 70).
[12/10 02:06:27     26s] 
[12/10 02:06:27     26s] **WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'mmu_storage_controller_qspi_controller/qspi_ck_o' (File .././sdcout/toplevel_498.gate.sdc, Line 70).
[12/10 02:06:27     26s] 
[12/10 02:06:27     26s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File .././sdcout/toplevel_498.gate.sdc, Line 80).
[12/10 02:06:27     26s] 
[12/10 02:06:27     26s] INFO (CTE): Reading of timing constraints file .././sdcout/toplevel_498.gate.sdc completed, with 4 Warnings and 1 Errors.
[12/10 02:06:27     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1367.9M, current mem=1367.9M)
[12/10 02:06:27     26s] Current (total cpu=0:00:26.2, real=0:00:31.0, peak res=1367.9M, current mem=1367.9M)
[12/10 02:06:27     26s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/10 02:06:27     26s] 
[12/10 02:06:27     26s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/10 02:06:27     26s] Summary for sequential cells identification: 
[12/10 02:06:27     26s]   Identified SBFF number: 148
[12/10 02:06:27     26s]   Identified MBFF number: 0
[12/10 02:06:27     26s]   Identified SB Latch number: 0
[12/10 02:06:27     26s]   Identified MB Latch number: 0
[12/10 02:06:27     26s]   Not identified SBFF number: 0
[12/10 02:06:27     26s]   Not identified MBFF number: 0
[12/10 02:06:27     26s]   Not identified SB Latch number: 0
[12/10 02:06:27     26s]   Not identified MB Latch number: 0
[12/10 02:06:27     26s]   Number of sequential cells which are not FFs: 106
[12/10 02:06:27     26s] Total number of combinational cells: 627
[12/10 02:06:27     26s] Total number of sequential cells: 254
[12/10 02:06:27     26s] Total number of tristate cells: 9
[12/10 02:06:27     26s] Total number of level shifter cells: 0
[12/10 02:06:27     26s] Total number of power gating cells: 0
[12/10 02:06:27     26s] Total number of isolation cells: 0
[12/10 02:06:27     26s] Total number of power switch cells: 0
[12/10 02:06:27     26s] Total number of pulse generator cells: 0
[12/10 02:06:27     26s] Total number of always on buffers: 0
[12/10 02:06:27     26s] Total number of retention cells: 0
[12/10 02:06:27     26s] List of usable buffers: FRICGX0P5BA10TR FRICGX0P6BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX11BA10TR FRICGX13BA10TR FRICGX16BA10TR FRICGX1BA10TR FRICGX1P2BA10TR FRICGX1P4BA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX3BA10TR FRICGX2P5BA10TR FRICGX4BA10TR FRICGX3P5BA10TR FRICGX5BA10TR FRICGX6BA10TR FRICGX7P5BA10TR FRICGX9BA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFHX11MA10TR BUFHX13MA10TR BUFHX16MA10TR BUFHX1MA10TR BUFHX1P2MA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX2MA10TR BUFHX3MA10TR BUFHX2P5MA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFHX5MA10TR BUFHX6MA10TR BUFHX7P5MA10TR BUFHX9MA10TR BUFX0P7BA10TR BUFX0P7MA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16BA10TR BUFX16MA10TR BUFX1MA10TR BUFX1BA10TR BUFX1P2BA10TR BUFX1P2MA10TR BUFX1P4BA10TR BUFX1P4MA10TR BUFX1P7BA10TR BUFX1P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX2P5BA10TR BUFX2P5MA10TR BUFX3MA10TR BUFX3BA10TR BUFX3P5BA10TR BUFX3P5MA10TR BUFX4MA10TR BUFX4BA10TR BUFX5MA10TR BUFX5BA10TR BUFX6MA10TR BUFX6BA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9BA10TR BUFX9MA10TR
[12/10 02:06:27     26s] Total number of usable buffers: 74
[12/10 02:06:27     26s] List of unusable buffers:
[12/10 02:06:27     26s] Total number of unusable buffers: 0
[12/10 02:06:27     26s] List of usable inverters: INVX0P5BA10TR INVX0P5MA10TR INVX0P6BA10TR INVX0P6MA10TR INVX0P7BA10TR INVX0P7MA10TR INVX0P8MA10TR INVX0P8BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16BA10TR INVX16MA10TR INVX1MA10TR INVX1BA10TR INVX1P2BA10TR INVX1P2MA10TR INVX1P4BA10TR INVX1P4MA10TR INVX1P7BA10TR INVX1P7MA10TR INVX2MA10TR INVX2BA10TR INVX2P5BA10TR INVX2P5MA10TR INVX3MA10TR INVX3BA10TR INVX3P5BA10TR INVX3P5MA10TR INVX4MA10TR INVX4BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR
[12/10 02:06:27     26s] Total number of usable inverters: 40
[12/10 02:06:27     26s] List of unusable inverters:
[12/10 02:06:27     26s] Total number of unusable inverters: 0
[12/10 02:06:27     26s] List of identified usable delay cells: DLY2X0P5MA10TR DLY4X0P5MA10TR
[12/10 02:06:27     26s] Total number of identified usable delay cells: 2
[12/10 02:06:27     26s] List of identified unusable delay cells:
[12/10 02:06:27     26s] Total number of identified unusable delay cells: 0
[12/10 02:06:27     26s] 
[12/10 02:06:27     26s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/10 02:06:27     26s] 
[12/10 02:06:27     26s] TimeStamp Deleting Cell Server Begin ...
[12/10 02:06:27     26s] 
[12/10 02:06:27     26s] TimeStamp Deleting Cell Server End ...
[12/10 02:06:27     26s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1369.4M, current mem=1369.3M)
[12/10 02:06:27     26s] 
[12/10 02:06:27     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/10 02:06:27     26s] Summary for sequential cells identification: 
[12/10 02:06:27     26s]   Identified SBFF number: 148
[12/10 02:06:27     26s]   Identified MBFF number: 0
[12/10 02:06:27     26s]   Identified SB Latch number: 0
[12/10 02:06:27     26s]   Identified MB Latch number: 0
[12/10 02:06:27     26s]   Not identified SBFF number: 0
[12/10 02:06:27     26s]   Not identified MBFF number: 0
[12/10 02:06:27     26s]   Not identified SB Latch number: 0
[12/10 02:06:27     26s]   Not identified MB Latch number: 0
[12/10 02:06:27     26s]   Number of sequential cells which are not FFs: 106
[12/10 02:06:27     26s]  Visiting view : slowView
[12/10 02:06:27     26s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/10 02:06:27     26s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/10 02:06:27     26s]  Visiting view : fastView
[12/10 02:06:27     26s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/10 02:06:27     26s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/10 02:06:27     26s] TLC MultiMap info (StdDelay):
[12/10 02:06:27     26s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/10 02:06:27     26s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/10 02:06:27     26s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/10 02:06:27     26s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/10 02:06:27     26s]  Setting StdDelay to: 15.6ps
[12/10 02:06:27     26s] 
[12/10 02:06:27     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/10 02:06:27     26s] 
[12/10 02:06:27     26s] *** Summary of all messages that are not suppressed in this session:
[12/10 02:06:27     26s] Severity  ID               Count  Summary                                  
[12/10 02:06:27     26s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/10 02:06:27     26s] WARNING   IMPEXT-2766          9  The sheet resistance for layer %s is not...
[12/10 02:06:27     26s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[12/10 02:06:27     26s] WARNING   IMPEXT-2776          8  The via resistance between layers %s and...
[12/10 02:06:27     26s] WARNING   IMPVL-159         1780  Pin '%s' of cell '%s' is defined in LEF ...
[12/10 02:06:27     26s] ERROR     TCLCMD-290           1  Could not find technology library '%s'   
[12/10 02:06:27     26s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/10 02:06:27     26s] WARNING   TCLCMD-1531          2  '%s' has been applied on hierarchical pi...
[12/10 02:06:27     26s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[12/10 02:06:27     26s] WARNING   TECHLIB-302         46  No function defined for cell '%s'. The c...
[12/10 02:06:27     26s] *** Message Summary: 1849 warning(s), 1 error(s)
[12/10 02:06:27     26s] 
[12/10 02:06:27     26s] <CMD> saveDesign toplevel_498.init.enc
[12/10 02:06:27     26s] #% Begin save design ... (date=12/10 02:06:27, mem=1373.5M)
[12/10 02:06:27     26s] % Begin Save ccopt configuration ... (date=12/10 02:06:27, mem=1373.5M)
[12/10 02:06:27     26s] % End Save ccopt configuration ... (date=12/10 02:06:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1375.1M, current mem=1375.1M)
[12/10 02:06:27     26s] % Begin Save netlist data ... (date=12/10 02:06:27, mem=1375.1M)
[12/10 02:06:27     26s] Writing Binary DB to toplevel_498.init.enc.dat/toplevel_498.v.bin in single-threaded mode...
[12/10 02:06:28     26s] % End Save netlist data ... (date=12/10 02:06:28, total cpu=0:00:00.3, real=0:00:01.0, peak res=1377.6M, current mem=1375.2M)
[12/10 02:06:28     26s] Saving symbol-table file ...
[12/10 02:06:28     26s] Saving congestion map file toplevel_498.init.enc.dat/toplevel_498.route.congmap.gz ...
[12/10 02:06:28     27s] % Begin Save AAE data ... (date=12/10 02:06:28, mem=1377.7M)
[12/10 02:06:28     27s] Saving AAE Data ...
[12/10 02:06:28     27s] % End Save AAE data ... (date=12/10 02:06:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1378.0M, current mem=1378.0M)
[12/10 02:06:28     27s] Saving preference file toplevel_498.init.enc.dat/gui.pref.tcl ...
[12/10 02:06:28     27s] Saving mode setting ...
[12/10 02:06:29     27s] Saving global file ...
[12/10 02:06:29     27s] % Begin Save floorplan data ... (date=12/10 02:06:29, mem=1381.2M)
[12/10 02:06:29     27s] Saving floorplan file ...
[12/10 02:06:29     27s] % End Save floorplan data ... (date=12/10 02:06:29, total cpu=0:00:00.2, real=0:00:00.0, peak res=1383.2M, current mem=1383.2M)
[12/10 02:06:29     27s] Saving Drc markers ...
[12/10 02:06:29     27s] ... No Drc file written since there is no markers found.
[12/10 02:06:29     27s] % Begin Save placement data ... (date=12/10 02:06:29, mem=1383.3M)
[12/10 02:06:29     27s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/10 02:06:29     27s] Save Adaptive View Pruning View Names to Binary file
[12/10 02:06:29     27s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1385.5M) ***
[12/10 02:06:29     27s] % End Save placement data ... (date=12/10 02:06:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1383.8M, current mem=1383.8M)
[12/10 02:06:29     27s] % Begin Save routing data ... (date=12/10 02:06:29, mem=1383.8M)
[12/10 02:06:29     27s] Saving route file ...
[12/10 02:06:29     27s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=1382.5M) ***
[12/10 02:06:29     27s] % End Save routing data ... (date=12/10 02:06:29, total cpu=0:00:00.2, real=0:00:00.0, peak res=1384.7M, current mem=1384.7M)
[12/10 02:06:29     27s] Saving property file toplevel_498.init.enc.dat/toplevel_498.prop
[12/10 02:06:29     27s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1385.5M) ***
[12/10 02:06:30     28s] % Begin Save power constraints data ... (date=12/10 02:06:29, mem=1386.0M)
[12/10 02:06:30     28s] % End Save power constraints data ... (date=12/10 02:06:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1386.2M, current mem=1386.2M)
[12/10 02:06:30     28s] Generated self-contained design toplevel_498.init.enc.dat
[12/10 02:06:30     28s] #% End save design ... (date=12/10 02:06:30, total cpu=0:00:02.0, real=0:00:03.0, peak res=1412.0M, current mem=1389.2M)
[12/10 02:06:30     28s] *** Message Summary: 0 warning(s), 0 error(s)
[12/10 02:06:30     28s] 
[12/10 02:06:30     28s] <CMD> floorPlan -s 825 825 0 0 0 0
[12/10 02:06:30     28s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/10 02:06:31     28s] <CMD> setObjFPlanPolygon cell toplevel_498 0 0 825 825
[12/10 02:06:31     28s] **ERROR: (IMPFP-10102):	Design boundary shape cannot be adjusted due to the design has rectilinear shape.  Do "setFPlanMode -enableRectilinearDesign true" and re-run the command again.
[12/10 02:06:31     28s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 4 -pin external_qspi_ck_o
[12/10 02:06:31     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/10 02:06:31     29s] #create default rule from bind_ndr_rule rule=0x7efed7ba45e0 0x7efed3a3aa88
[12/10 02:06:31     29s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/10 02:06:31     29s] Successfully spread [1] pins.
[12/10 02:06:31     29s] editPin : finished (cpu = 0:00:00.6 real = 0:00:00.0, mem = 1424.3M).
[12/10 02:06:31     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 4.4 -pin external_qspi_cs_o
[12/10 02:06:31     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/10 02:06:31     29s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/10 02:06:31     29s] Successfully spread [1] pins.
[12/10 02:06:31     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1425.3M).
[12/10 02:06:31     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 7 -pin {gpio_pins[0]}
[12/10 02:06:31     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/10 02:06:31     29s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/10 02:06:31     29s] Successfully spread [1] pins.
[12/10 02:06:31     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1425.3M).
[12/10 02:06:31     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 7.2 -pin {gpio_pins[1]}
[12/10 02:06:31     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/10 02:06:31     29s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/10 02:06:31     29s] Successfully spread [1] pins.
[12/10 02:06:31     29s] **WARN: (IMPPTN-1520):	Pin 'gpio_pins[1]' of partition 'toplevel_498' cannot be placed at the constrained location [825.00 7.20] due to a blocked pin slot close to the location. Placing the pin at location [825.00 7.50].
[12/10 02:06:31     29s] Type 'man IMPPTN-1520' for more detail.
[12/10 02:06:31     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1425.3M).
[12/10 02:06:31     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 7.4 -pin {gpio_pins[2]}
[12/10 02:06:31     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/10 02:06:31     29s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/10 02:06:31     29s] Successfully spread [1] pins.
[12/10 02:06:31     29s] **WARN: (IMPPTN-1520):	Pin 'gpio_pins[2]' of partition 'toplevel_498' cannot be placed at the constrained location [825.00 7.40] due to a blocked pin slot close to the location. Placing the pin at location [825.00 7.90].
[12/10 02:06:31     29s] Type 'man IMPPTN-1520' for more detail.
[12/10 02:06:31     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1425.3M).
[12/10 02:06:31     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 7.6 -pin {gpio_pins[3]}
[12/10 02:06:31     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/10 02:06:31     29s] ### import design signature (6): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/10 02:06:31     29s] Successfully spread [1] pins.
[12/10 02:06:31     29s] **WARN: (IMPPTN-1520):	Pin 'gpio_pins[3]' of partition 'toplevel_498' cannot be placed at the constrained location [825.00 7.60] due to a blocked pin slot close to the location. Placing the pin at location [825.00 8.30].
[12/10 02:06:31     29s] Type 'man IMPPTN-1520' for more detail.
[12/10 02:06:31     29s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1425.3M).
[12/10 02:06:31     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 7.8 -pin {gpio_pins[4]}
[12/10 02:06:31     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/10 02:06:31     29s] ### import design signature (7): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/10 02:06:31     29s] Successfully spread [1] pins.
[12/10 02:06:31     29s] **WARN: (IMPPTN-1520):	Pin 'gpio_pins[4]' of partition 'toplevel_498' cannot be placed at the constrained location [825.00 7.80] due to a blocked pin slot close to the location. Placing the pin at location [825.00 8.70].
[12/10 02:06:31     29s] Type 'man IMPPTN-1520' for more detail.
[12/10 02:06:31     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1425.3M).
[12/10 02:06:31     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 8 -pin {gpio_pins[5]}
[12/10 02:06:31     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/10 02:06:32     29s] ### import design signature (8): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/10 02:06:32     29s] Successfully spread [1] pins.
[12/10 02:06:32     29s] **WARN: (IMPPTN-1520):	Pin 'gpio_pins[5]' of partition 'toplevel_498' cannot be placed at the constrained location [825.00 8.00] due to a blocked pin slot close to the location. Placing the pin at location [825.00 9.10].
[12/10 02:06:32     29s] Type 'man IMPPTN-1520' for more detail.
[12/10 02:06:32     29s] editPin : finished (cpu = 0:00:00.1 real = 0:00:01.0, mem = 1425.3M).
[12/10 02:06:32     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 8.2 -pin {gpio_pins[6]}
[12/10 02:06:32     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/10 02:06:32     29s] ### import design signature (9): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/10 02:06:32     29s] Successfully spread [1] pins.
[12/10 02:06:32     29s] **WARN: (IMPPTN-1520):	Pin 'gpio_pins[6]' of partition 'toplevel_498' cannot be placed at the constrained location [825.00 8.20] due to a blocked pin slot close to the location. Placing the pin at location [825.00 9.50].
[12/10 02:06:32     29s] Type 'man IMPPTN-1520' for more detail.
[12/10 02:06:32     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1425.3M).
[12/10 02:06:32     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 8.4 -pin {gpio_pins[7]}
[12/10 02:06:32     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/10 02:06:32     29s] ### import design signature (10): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/10 02:06:32     29s] Successfully spread [1] pins.
[12/10 02:06:32     29s] **WARN: (IMPPTN-1520):	Pin 'gpio_pins[7]' of partition 'toplevel_498' cannot be placed at the constrained location [825.00 8.40] due to a blocked pin slot close to the location. Placing the pin at location [825.00 9.90].
[12/10 02:06:32     29s] Type 'man IMPPTN-1520' for more detail.
[12/10 02:06:32     29s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1425.3M).
[12/10 02:06:32     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 8.6 -pin {gpio_pins[8]}
[12/10 02:06:32     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/10 02:06:32     29s] ### import design signature (11): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/10 02:06:32     29s] Successfully spread [1] pins.
[12/10 02:06:32     29s] **WARN: (IMPPTN-1520):	Pin 'gpio_pins[8]' of partition 'toplevel_498' cannot be placed at the constrained location [825.00 8.60] due to a blocked pin slot close to the location. Placing the pin at location [825.00 10.30].
[12/10 02:06:32     29s] Type 'man IMPPTN-1520' for more detail.
[12/10 02:06:32     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1425.3M).
[12/10 02:06:32     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 8.8 -pin {gpio_pins[9]}
[12/10 02:06:32     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/10 02:06:32     29s] ### import design signature (12): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/10 02:06:32     29s] Successfully spread [1] pins.
[12/10 02:06:32     29s] **WARN: (IMPPTN-1520):	Pin 'gpio_pins[9]' of partition 'toplevel_498' cannot be placed at the constrained location [825.00 8.80] due to a blocked pin slot close to the location. Placing the pin at location [825.00 10.70].
[12/10 02:06:32     29s] Type 'man IMPPTN-1520' for more detail.
[12/10 02:06:32     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1425.3M).
[12/10 02:06:32     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 10 -pin {external_qspi_pins[0]}
[12/10 02:06:32     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/10 02:06:32     29s] ### import design signature (13): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/10 02:06:32     30s] Successfully spread [1] pins.
[12/10 02:06:32     30s] **WARN: (IMPPTN-1520):	Pin 'external_qspi_pins[0]' of partition 'toplevel_498' cannot be placed at the constrained location [825.00 10.00] due to a blocked pin slot close to the location. Placing the pin at location [825.00 11.10].
[12/10 02:06:32     30s] Type 'man IMPPTN-1520' for more detail.
[12/10 02:06:32     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1425.3M).
[12/10 02:06:32     30s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 10.2 -pin {external_qspi_pins[1]}
[12/10 02:06:32     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/10 02:06:32     30s] ### import design signature (14): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/10 02:06:32     30s] Successfully spread [1] pins.
[12/10 02:06:32     30s] **WARN: (IMPPTN-1520):	Pin 'external_qspi_pins[1]' of partition 'toplevel_498' cannot be placed at the constrained location [825.00 10.20] due to a blocked pin slot close to the location. Placing the pin at location [825.00 11.50].
[12/10 02:06:32     30s] Type 'man IMPPTN-1520' for more detail.
[12/10 02:06:32     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1425.3M).
[12/10 02:06:32     30s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 10.4 -pin {external_qspi_pins[2]}
[12/10 02:06:32     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/10 02:06:32     30s] ### import design signature (15): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/10 02:06:32     30s] Successfully spread [1] pins.
[12/10 02:06:32     30s] **WARN: (IMPPTN-1520):	Pin 'external_qspi_pins[2]' of partition 'toplevel_498' cannot be placed at the constrained location [825.00 10.40] due to a blocked pin slot close to the location. Placing the pin at location [825.00 11.90].
[12/10 02:06:32     30s] Type 'man IMPPTN-1520' for more detail.
[12/10 02:06:32     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1425.3M).
[12/10 02:06:32     30s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 825 10.8 -pin {external_qspi_pins[3]}
[12/10 02:06:32     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/10 02:06:32     30s] ### import design signature (16): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/10 02:06:32     30s] Successfully spread [1] pins.
[12/10 02:06:32     30s] **WARN: (IMPPTN-1520):	Pin 'external_qspi_pins[3]' of partition 'toplevel_498' cannot be placed at the constrained location [825.00 10.80] due to a blocked pin slot close to the location. Placing the pin at location [825.00 12.30].
[12/10 02:06:32     30s] Type 'man IMPPTN-1520' for more detail.
[12/10 02:06:32     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1425.3M).
[12/10 02:06:32     30s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 0 1 -pin clk
[12/10 02:06:32     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/10 02:06:32     30s] ### import design signature (17): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/10 02:06:32     30s] Successfully spread [1] pins.
[12/10 02:06:32     30s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1425.3M).
[12/10 02:06:32     30s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 0 1.4 -pin rst
[12/10 02:06:32     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/10 02:06:32     30s] ### import design signature (18): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/10 02:06:32     30s] Successfully spread [1] pins.
[12/10 02:06:32     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1425.3M).
[12/10 02:06:32     30s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 0 1.8 -pin set_programming_mode
[12/10 02:06:32     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/10 02:06:32     30s] ### import design signature (19): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/10 02:06:32     30s] Successfully spread [1] pins.
[12/10 02:06:32     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1425.3M).
[12/10 02:06:32     30s] <CMD> setMultiCpuUsage -localCpu 4
[12/10 02:06:32     30s] <CMD> timeDesign -preplace
[12/10 02:06:32     30s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:30.3/0:00:34.5 (0.9), mem = 1425.3M
[12/10 02:06:32     30s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/10 02:06:32     30s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/10 02:06:32     30s] Multithreaded Timing Analysis is initialized with 4 threads
[12/10 02:06:32     30s] 
[12/10 02:06:32     30s] Set Using Default Delay Limit as 101.
[12/10 02:06:32     30s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/10 02:06:32     30s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[12/10 02:06:32     30s] Set Default Net Delay as 0 ps.
[12/10 02:06:32     30s] Set Default Net Load as 0 pF. 
[12/10 02:06:32     30s] 
[12/10 02:06:32     30s] TimeStamp Deleting Cell Server Begin ...
[12/10 02:06:32     30s] 
[12/10 02:06:32     30s] TimeStamp Deleting Cell Server End ...
[12/10 02:06:33     30s] Effort level <high> specified for reg2reg path_group
[12/10 02:06:35     38s] Effort level <high> specified for reg2cgate path_group
[12/10 02:06:35     38s] All LLGs are deleted
[12/10 02:06:35     38s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1679.7M, EPOCH TIME: 1670659595.607541
[12/10 02:06:35     38s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.002, MEM:1679.7M, EPOCH TIME: 1670659595.609572
[12/10 02:06:35     38s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1679.7M, EPOCH TIME: 1670659595.668475
[12/10 02:06:35     38s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1679.7M, EPOCH TIME: 1670659595.669643
[12/10 02:06:35     38s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1679.7M, EPOCH TIME: 1670659595.710485
[12/10 02:06:35     38s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.005, MEM:1711.7M, EPOCH TIME: 1670659595.715491
[12/10 02:06:35     38s] Use non-trimmed site array because memory saving is not enough.
[12/10 02:06:35     38s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1718.5M, EPOCH TIME: 1670659595.749567
[12/10 02:06:35     38s] Process 0 wires and vias for routing blockage analysis
[12/10 02:06:35     38s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.002, REAL:0.002, MEM:1718.5M, EPOCH TIME: 1670659595.751485
[12/10 02:06:35     38s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.111, REAL:0.099, MEM:1718.5M, EPOCH TIME: 1670659595.768234
[12/10 02:06:35     38s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.148, REAL:0.137, MEM:1718.5M, EPOCH TIME: 1670659595.805223
[12/10 02:06:35     38s] All LLGs are deleted
[12/10 02:06:35     38s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1718.5M, EPOCH TIME: 1670659595.870408
[12/10 02:06:35     38s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1718.5M, EPOCH TIME: 1670659595.871054
[12/10 02:06:35     38s] Starting delay calculation for Setup views
[12/10 02:06:36     38s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/10 02:06:36     39s] AAE DB initialization (MEM=1722.32 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/10 02:06:36     39s] #################################################################################
[12/10 02:06:36     39s] # Design Stage: PreRoute
[12/10 02:06:36     39s] # Design Name: toplevel_498
[12/10 02:06:36     39s] # Design Mode: 90nm
[12/10 02:06:36     39s] # Analysis Mode: MMMC Non-OCV 
[12/10 02:06:36     39s] # Parasitics Mode: No SPEF/RCDB 
[12/10 02:06:36     39s] # Signoff Settings: SI Off 
[12/10 02:06:36     39s] #################################################################################
[12/10 02:06:37     42s] Topological Sorting (REAL = 0:00:00.0, MEM = 1738.9M, InitMEM = 1724.3M)
[12/10 02:06:38     44s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/10 02:06:38     44s] Calculate delays in BcWc mode...
[12/10 02:06:38     44s] Start delay calculation (fullDC) (4 T). (MEM=1754.95)
[12/10 02:06:39     45s] Start AAE Lib Loading. (MEM=1768.47)
[12/10 02:06:39     45s] End AAE Lib Loading. (MEM=1797.09 CPU=0:00:00.0 Real=0:00:00.0)
[12/10 02:06:39     45s] End AAE Lib Interpolated Model. (MEM=1797.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:06:45     66s] Total number of fetched objects 157137
[12/10 02:06:45     67s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:00.0)
[12/10 02:06:45     67s] End delay calculation. (MEM=2188.82 CPU=0:00:19.4 REAL=0:00:05.0)
[12/10 02:06:45     67s] End delay calculation (fullDC). (MEM=2188.82 CPU=0:00:23.1 REAL=0:00:07.0)
[12/10 02:06:45     67s] *** CDM Built up (cpu=0:00:27.8  real=0:00:09.0  mem= 2188.8M) ***
[12/10 02:06:46     71s] *** Done Building Timing Graph (cpu=0:00:33.0 real=0:00:11.0 totSessionCpu=0:01:12 mem=2187.8M)
[12/10 02:06:48     74s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 29.320  | 33.073  | 32.853  | 29.320  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32087  |  32081  |    2    |    4    |
+--------------------+---------+---------+---------+---------+

Density: 88.034%
------------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[12/10 02:06:49     75s] Resetting back High Fanout Nets as non-ideal
[12/10 02:06:49     75s] Set Default Net Delay as 1000 ps.
[12/10 02:06:49     75s] Set Default Net Load as 0.5 pF. 
[12/10 02:06:49     75s] Reported timing to dir ./timingReports
[12/10 02:06:49     75s] Total CPU time: 44.83 sec
[12/10 02:06:49     75s] Total Real time: 17.0 sec
[12/10 02:06:49     75s] Total Memory Usage: 1885.296875 Mbytes
[12/10 02:06:49     75s] *** timeDesign #1 [finish] : cpu/real = 0:00:44.8/0:00:17.4 (2.6), totSession cpu/real = 0:01:15.1/0:00:51.9 (1.4), mem = 1885.3M
[12/10 02:06:49     75s] 
[12/10 02:06:49     75s] =============================================================================================
[12/10 02:06:49     75s]  Final TAT Report for timeDesign #1                                             21.10-p004_1
[12/10 02:06:49     75s] =============================================================================================
[12/10 02:06:49     75s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:06:49     75s] ---------------------------------------------------------------------------------------------
[12/10 02:06:49     75s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:06:49     75s] [ OptSummaryReport       ]      1   0:00:00.4  (   2.5 % )     0:00:13.5 /  0:00:35.9    2.7
[12/10 02:06:49     75s] [ TimingUpdate           ]      1   0:00:01.1  (   6.5 % )     0:00:11.0 /  0:00:33.0    3.0
[12/10 02:06:49     75s] [ FullDelayCalc          ]      1   0:00:09.9  (  56.5 % )     0:00:09.9 /  0:00:28.9    2.9
[12/10 02:06:49     75s] [ TimingReport           ]      1   0:00:00.5  (   2.7 % )     0:00:00.5 /  0:00:00.9    2.0
[12/10 02:06:49     75s] [ GenerateReports        ]      1   0:00:01.6  (   9.2 % )     0:00:01.6 /  0:00:01.6    1.0
[12/10 02:06:49     75s] [ MISC                   ]          0:00:03.9  (  22.5 % )     0:00:03.9 /  0:00:08.9    2.3
[12/10 02:06:49     75s] ---------------------------------------------------------------------------------------------
[12/10 02:06:49     75s]  timeDesign #1 TOTAL                0:00:17.4  ( 100.0 % )     0:00:17.4 /  0:00:44.8    2.6
[12/10 02:06:49     75s] ---------------------------------------------------------------------------------------------
[12/10 02:06:49     75s] 
[12/10 02:06:50     75s] <CMD> setPlaceMode -congEffort high
[12/10 02:06:50     75s] <CMD> setPlaceMode -clkGateAware false
[12/10 02:06:50     75s] <CMD> setPlaceMode -placeIoPins false
[12/10 02:06:50     75s] <CMD> setPlaceMode -timingDriven true
[12/10 02:06:50     75s] <CMD> setPlaceMode -fp true
[12/10 02:06:50     75s] <CMD> setOptMode -preserveAssertions false
[12/10 02:06:50     75s] <CMD> setOptMode -leakagePowerEffort none
[12/10 02:06:50     75s] **ERROR: (IMPOPT-7109):	The "-leakagePowerEffort" & "-dynamicPowerEffort" switches are obsolete, pls use "setOptMode -powerEffort <none | low | high> -leakageToDynamicRatio <0.0 -> 1.0>"
<CMD> setOptMode -allEndPoints true
[12/10 02:06:50     75s] <CMD> setOptMode -fixFanoutLoad true
[12/10 02:06:50     75s] <CMD> setOptMode -holdFixingEffort high
[12/10 02:06:50     75s] **WARN: (IMPTCM-125):	Option "-holdFixingEffort" for command setOptMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[12/10 02:06:50     75s] <CMD> setOptMode -effort high
[12/10 02:06:50     75s] <CMD> setOptMode -fixHoldAllowSetupTnsDegrade false
[12/10 02:06:50     75s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 6
[12/10 02:06:50     75s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/10 02:06:50     75s] <CMD> setPinAssignMode -maxLayer 6
[12/10 02:06:50     75s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[12/10 02:06:50     75s] <CMD> setNanoRouteMode -routeTopRoutingLayer 6
[12/10 02:06:50     75s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[12/10 02:06:50     75s] <CMD> setDesignMode -topRoutingLayer M6
[12/10 02:06:50     75s] **WARN: (IMPSYT-21024):	Command "setMaxRouteLayer" has become obsolete. It will be removed in the next release and is replaced by "setDesignMode -topRoutingLayer". The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your scripts.
[12/10 02:06:50     75s] <CMD> setViaGenMode -invoke_verifyGeometry true -create_double_row_cut_via 1 -add_pin_to_pin_via true -respect_signal_routes 1
[12/10 02:06:50     75s] Setting -add_pin_to_pin_via to 1. ViaGen will drop vias between pins of different cover macro cell.
[12/10 02:06:50     75s] **WARN: (IMPPP-5022):	Option "-create_double_row_cut_via" is obsolete and can be replaced by "-optimize_cross_via". To avoid this warning and ensure compatibility with future releases, please update your script to use "-optimize_cross_via".
[12/10 02:06:50     75s] Setting -create_double_row_cut_via to 1. ViaGen will try to fit vias with an additional cut than original by allowing via-metal enclosure to overlap existing metal wires outside the intersection area for one-row or one-column vias.
[12/10 02:06:50     75s] Setting -invoke_verifyGeometry to 1. ViaGen will call verify_drc at the end to detect minStep violations and then fixVia to fix them. This may impact its performance negatively.
[12/10 02:06:50     75s] Setting -respect_signal_routes to 1. ViaGen will read pre-existing signal routes and will avoid DRC violations with them. This may impact its performance negatively.
[12/10 02:06:50     75s] <CMD> setAddRingOption -avoid_short 1
[12/10 02:06:50     75s] **WARN: (IMPPP-4018):	Command "setAddRingOption" is obsolete and has been replaced by "setAddRingMode". The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode".
[12/10 02:06:50     75s] addRing command will avoid shorts while creating rings.
[12/10 02:06:50     75s] <CMD> addRing -spacing {top 0.2 bottom 0.2 left 0.2 right 0.2} -width {top 0.6 bottom 0.6 left 0.6 right 0.6} -layer {top M1 bottom M1 left M2 right M2} -center 1 -nets {vss vdd}
[12/10 02:06:50     75s] #% Begin addRing (date=12/10 02:06:50, mem=1650.0M)
[12/10 02:06:50     75s] 
[12/10 02:06:50     75s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1885.3M)
[12/10 02:06:50     75s] **WARN: (IMPPP-193):	The currently specified top spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer M1 is 0.200000. If violation happens, increase the spacing to around 0.497214. The recommended spacing is the square root of min enclosure area.
[12/10 02:06:50     75s] **WARN: (IMPPP-193):	The currently specified bottom spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer M1 is 0.200000. If violation happens, increase the spacing to around 0.497214. The recommended spacing is the square root of min enclosure area.
[12/10 02:06:50     75s] **WARN: (IMPPP-193):	The currently specified left spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer M2 is 0.200000. If violation happens, increase the spacing to around 0.497214. The recommended spacing is the square root of min enclosure area.
[12/10 02:06:50     75s] **WARN: (IMPPP-193):	The currently specified right spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer M2 is 0.200000. If violation happens, increase the spacing to around 0.497214. The recommended spacing is the square root of min enclosure area.
[12/10 02:06:50     75s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[12/10 02:06:50     75s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[12/10 02:06:50     75s] Type 'man IMPPP-4051' for more detail.
[12/10 02:06:50     75s] #% End addRing (date=12/10 02:06:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1650.8M, current mem=1650.8M)
[12/10 02:06:50     75s] <CMD> addStripe -block_ring_top_layer_limit M5 -max_same_layer_jog_length 0.56 -padcore_ring_bottom_layer_limit M1 -number_of_sets 6 -padcore_ring_top_layer_limit M4 -spacing 1.84 -merge_stripes_value 0.28 -layer M5 -block_ring_bottom_layer_limit M1 -width 1 -nets { vss vdd }
[12/10 02:06:50     75s] #% Begin addStripe (date=12/10 02:06:50, mem=1650.8M)
[12/10 02:06:50     75s] 
[12/10 02:06:50     75s] Initialize fgc environment(mem: 1885.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1885.3M)
[12/10 02:06:50     75s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1885.3M)
[12/10 02:06:50     75s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1885.3M)
[12/10 02:06:50     75s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1885.3M)
[12/10 02:06:50     75s] Starting stripe generation ...
[12/10 02:06:50     75s] Non-Default Mode Option Settings :
[12/10 02:06:50     75s]   NONE
[12/10 02:06:50     75s] The core ring for vss is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/10 02:06:50     75s] The core ring for vdd is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/10 02:06:50     75s] Multi-CPU acceleration using 4 CPU(s).
[12/10 02:06:50     75s] Multi-CPU acceleration using 4 CPU(s).
[12/10 02:06:50     75s] Stripe generation is complete.
[12/10 02:06:50     75s] vias are now being generated.
[12/10 02:06:50     75s] **WARN: (IMPPP-4063):	Multi-CPU is set to 2 in addStripe automatically according to the free memory on the current machine.  When the number of CPU in setMultiCpuUsage is more than 2, addStripe gets worse runtime caused by data exchange and other time consuming operations
[12/10 02:06:50     75s] Multi-CPU acceleration using 2 CPU(s).
[12/10 02:06:50     75s] Multi-CPU acceleration using 2 CPU(s).
[12/10 02:06:50     75s] Multi-CPU acceleration using 2 CPU(s).
[12/10 02:06:50     75s] Multi-CPU acceleration using 2 CPU(s).
[12/10 02:06:50     75s] addStripe created 12 wires.
[12/10 02:06:50     75s] ViaGen created 0 via, deleted 0 via to avoid violation.
[12/10 02:06:50     75s] +--------+----------------+----------------+
[12/10 02:06:50     75s] |  Layer |     Created    |     Deleted    |
[12/10 02:06:50     75s] +--------+----------------+----------------+
[12/10 02:06:50     75s] |   M5   |       12       |       NA       |
[12/10 02:06:50     75s] +--------+----------------+----------------+
[12/10 02:06:50     75s] #% End addStripe (date=12/10 02:06:50, total cpu=0:00:00.4, real=0:00:00.0, peak res=1651.9M, current mem=1651.9M)
[12/10 02:06:50     75s] <CMD> sroute
[12/10 02:06:50     75s] #% Begin sroute (date=12/10 02:06:50, mem=1651.9M)
[12/10 02:06:50     75s] *** Begin SPECIAL ROUTE on Sat Dec 10 02:06:50 2022 ***
[12/10 02:06:50     75s] SPECIAL ROUTE ran on directory: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/pnr
[12/10 02:06:50     75s] SPECIAL ROUTE ran on machine: ece-498hk-01.ece.illinois.edu (Linux 4.18.0-372.26.1.el8_6.x86_64 Xeon 2.10Ghz)
[12/10 02:06:50     75s] 
[12/10 02:06:50     75s] Begin option processing ...
[12/10 02:06:50     75s] srouteConnectPowerBump set to false
[12/10 02:06:50     75s] routeSpecial set to true
[12/10 02:06:50     75s] srouteConnectConverterPin set to false
[12/10 02:06:50     75s] srouteFollowCorePinEnd set to 3
[12/10 02:06:50     75s] srouteJogControl set to "preferWithChanges differentLayer"
[12/10 02:06:50     75s] sroutePadPinAllPorts set to true
[12/10 02:06:50     75s] sroutePreserveExistingRoutes set to true
[12/10 02:06:50     75s] srouteRoutePowerBarPortOnBothDir set to true
[12/10 02:06:50     75s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3226.00 megs.
[12/10 02:06:50     75s] 
[12/10 02:06:50     75s] Reading DB technology information...
[12/10 02:06:51     75s] Finished reading DB technology information.
[12/10 02:06:51     75s] Reading floorplan and netlist information...
[12/10 02:06:51     76s] Finished reading floorplan and netlist information.
[12/10 02:06:51     76s] Read in 18 layers, 9 routing layers, 1 overlap layer
[12/10 02:06:51     76s] Read in 916 macros, 291 used
[12/10 02:06:51     76s] Read in 290 components
[12/10 02:06:51     76s]   290 core components: 290 unplaced, 0 placed, 0 fixed
[12/10 02:06:51     76s] Read in 43 physical pins
[12/10 02:06:51     76s]   43 physical pins: 0 unplaced, 19 placed, 24 fixed
[12/10 02:06:51     76s] Read in 21 nets
[12/10 02:06:51     76s] Read in 2 special nets, 2 routed
[12/10 02:06:51     76s] Read in 43 terminals
[12/10 02:06:51     76s] Begin power routing ...
[12/10 02:06:51     76s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the vdd net.
[12/10 02:06:51     76s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[12/10 02:06:51     76s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/10 02:06:51     76s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/10 02:06:51     76s] Type 'man IMPSR-1256' for more detail.
[12/10 02:06:51     76s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/10 02:06:51     76s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the vss net.
[12/10 02:06:51     76s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[12/10 02:06:51     76s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vss net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/10 02:06:51     76s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vss net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/10 02:06:51     76s] Type 'man IMPSR-1256' for more detail.
[12/10 02:06:51     76s] Cannot find any AREAIO class pad pin of net vss. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/10 02:06:51     76s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[12/10 02:06:51     76s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/10 02:06:51     76s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[12/10 02:06:51     76s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/10 02:06:51     76s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss.
[12/10 02:06:51     76s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/10 02:06:51     76s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss.
[12/10 02:06:51     76s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/10 02:06:51     76s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[12/10 02:06:51     76s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/10 02:06:51     76s] CPU time for vdd FollowPin 0 seconds
[12/10 02:06:51     76s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss.
[12/10 02:06:51     76s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/10 02:06:51     76s] CPU time for vss FollowPin 0 seconds
[12/10 02:06:51     76s]   Number of IO ports routed: 0
[12/10 02:06:51     76s]   Number of Block ports routed: 0
[12/10 02:06:51     76s]   Number of Stripe ports routed: 0
[12/10 02:06:51     76s]   Number of Core ports routed: 0
[12/10 02:06:51     76s]   Number of Pad ports routed: 0
[12/10 02:06:51     76s]   Number of Power Bump ports routed: 0
[12/10 02:06:51     76s]   Number of Followpin connections: 413
[12/10 02:06:51     76s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3228.00 megs.
[12/10 02:06:51     76s] 
[12/10 02:06:51     76s] 
[12/10 02:06:51     76s] 
[12/10 02:06:51     76s]  Begin updating DB with routing results ...
[12/10 02:06:51     76s]  Updating DB with 43 io pins ...
[12/10 02:06:51     76s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/10 02:06:51     76s] Pin and blockage extraction finished
[12/10 02:06:51     76s] 
[12/10 02:06:51     76s] 
[12/10 02:06:51     76s] Calling verify_drc with messages suppressed...
[12/10 02:06:51     76s] verify_drc starts at Sat Dec 10 02:06:51 2022
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {334.080 0.000 417.600 83.520} 5 of 100  Thread : 2
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {668.160 0.000 751.680 83.520} 9 of 100  Thread : 2
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 83.520 83.520} 1 of 100  Thread : 1
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {334.080 83.520 417.600 167.040} 15 of 100  Thread : 1
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {751.680 0.000 825.000 83.520} 10 of 100  Thread : 2
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {668.160 83.520 751.680 167.040} 19 of 100  Thread : 2
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {167.040 0.000 250.560 83.520} 3 of 100  Thread : 0
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {0.000 167.040 83.520 250.560} 21 of 100  Thread : 1
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {751.680 83.520 825.000 167.040} 20 of 100  Thread : 2
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {83.520 0.000 167.040 83.520} 2 of 100  Thread : 0
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {250.560 0.000 334.080 83.520} 4 of 100  Thread : 1
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {83.520 167.040 167.040 250.560} 22 of 100  Thread : 2
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {250.560 167.040 334.080 250.560} 24 of 100  Thread : 0
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {417.600 167.040 501.120 250.560} 26 of 100  Thread : 1
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {334.080 167.040 417.600 250.560} 25 of 100  Thread : 1
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {0.000 83.520 83.520 167.040} 11 of 100  Thread : 2
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {501.120 167.040 584.640 250.560} 27 of 100  Thread : 1
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {668.160 167.040 751.680 250.560} 29 of 100  Thread : 2
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {83.520 83.520 167.040 167.040} 12 of 100  Thread : 0
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {584.640 167.040 668.160 250.560} 28 of 100  Thread : 2
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {250.560 83.520 334.080 167.040} 14 of 100  Thread : 1
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {751.680 167.040 825.000 250.560} 30 of 100  Thread : 0
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {83.520 250.560 167.040 334.080} 32 of 100  Thread : 2
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {250.560 250.560 334.080 334.080} 34 of 100  Thread : 1
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {417.600 250.560 501.120 334.080} 36 of 100  Thread : 0
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {167.040 167.040 250.560 250.560} 23 of 100  Thread : 1
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {501.120 250.560 584.640 334.080} 37 of 100  Thread : 0
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {167.040 250.560 250.560 334.080} 33 of 100  Thread : 1
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {0.000 250.560 83.520 334.080} 31 of 100  Thread : 2
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {584.640 250.560 668.160 334.080} 38 of 100  Thread : 0
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {751.680 250.560 825.000 334.080} 40 of 100  Thread : 1
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {668.160 250.560 751.680 334.080} 39 of 100  Thread : 1
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {250.560 334.080 334.080 417.600} 44 of 100  Thread : 0
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {417.600 334.080 501.120 417.600} 46 of 100  Thread : 1
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {334.080 334.080 417.600 417.600} 45 of 100  Thread : 1
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {751.680 334.080 825.000 417.600} 50 of 100  Thread : 0
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {501.120 334.080 584.640 417.600} 47 of 100  Thread : 2
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {83.520 417.600 167.040 501.120} 52 of 100  Thread : 1
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {250.560 417.600 334.080 501.120} 54 of 100  Thread : 2
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {417.600 417.600 501.120 501.120} 56 of 100  Thread : 0
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {0.000 417.600 83.520 501.120} 51 of 100  Thread : 1
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {334.080 417.600 417.600 501.120} 55 of 100  Thread : 0
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {501.120 417.600 584.640 501.120} 57 of 100  Thread : 1
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {668.160 417.600 751.680 501.120} 59 of 100  Thread : 0
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {167.040 417.600 250.560 501.120} 53 of 100  Thread : 2
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {751.680 417.600 825.000 501.120} 60 of 100  Thread : 2
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {83.520 501.120 167.040 584.640} 62 of 100  Thread : 1
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {250.560 501.120 334.080 584.640} 64 of 100  Thread : 0
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {417.600 501.120 501.120 584.640} 66 of 100  Thread : 2
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {334.080 501.120 417.600 584.640} 65 of 100  Thread : 2
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {167.040 501.120 250.560 584.640} 63 of 100  Thread : 0
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {584.640 501.120 668.160 584.640} 68 of 100  Thread : 1
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {501.120 501.120 584.640 584.640} 67 of 100  Thread : 1
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {751.680 501.120 825.000 584.640} 70 of 100  Thread : 2
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {668.160 501.120 751.680 584.640} 69 of 100  Thread : 2
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {250.560 584.640 334.080 668.160} 74 of 100  Thread : 1
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {0.000 584.640 83.520 668.160} 71 of 100  Thread : 0
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {417.600 584.640 501.120 668.160} 76 of 100  Thread : 2
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {334.080 584.640 417.600 668.160} 75 of 100  Thread : 2
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {167.040 584.640 250.560 668.160} 73 of 100  Thread : 1
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {584.640 584.640 668.160 668.160} 78 of 100  Thread : 0
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {751.680 584.640 825.000 668.160} 80 of 100  Thread : 2
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {83.520 668.160 167.040 751.680} 82 of 100  Thread : 1
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {250.560 668.160 334.080 751.680} 84 of 100  Thread : 0
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {417.600 668.160 501.120 751.680} 86 of 100  Thread : 2
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {0.000 668.160 83.520 751.680} 81 of 100  Thread : 1
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {334.080 668.160 417.600 751.680} 85 of 100  Thread : 2
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {668.160 668.160 751.680 751.680} 89 of 100  Thread : 2
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {167.040 751.680 250.560 825.000} 93 of 100  Thread : 1
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {0.000 751.680 83.520 825.000} 91 of 100  Thread : 0
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {584.640 668.160 668.160 751.680} 88 of 100  Thread : 2
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {751.680 668.160 825.000 751.680} 90 of 100  Thread : 1
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {83.520 751.680 167.040 825.000} 92 of 100  Thread : 0
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {250.560 751.680 334.080 825.000} 94 of 100  Thread : 2
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {417.600 751.680 501.120 825.000} 96 of 100  Thread : 1
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {584.640 751.680 668.160 825.000} 98 of 100  Thread : 0
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {334.080 751.680 417.600 825.000} 95 of 100  Thread : 1
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {501.120 0.000 584.640 83.520} 7 of 100  Thread : 3
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {668.160 751.680 751.680 825.000} 99 of 100  Thread : 2
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {584.640 83.520 668.160 167.040} 18 of 100  Thread : 0
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {417.600 83.520 501.120 167.040} 16 of 100  Thread : 3
[12/10 02:06:51     76s]  VERIFY DRC ...... Thread : 0 finished.
[12/10 02:06:51     76s]  VERIFY DRC ...... Sub-Area: {501.120 83.520 584.640 167.040} 17 of 100  Thread : 3
[12/10 02:06:51     76s]  VERIFY DRC ...... Thread : 3 finished.
[12/10 02:06:51     76s]  VERIFY DRC ...... Thread : 1 finished.

[12/10 02:06:51     76s]   Verification Complete : 0 Viols.
[12/10 02:06:51     76s] 
[12/10 02:06:51     76s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: -7.0M) ***
[12/10 02:06:51     76s] 
[12/10 02:06:51     76s] Un-suppress "**DIAG ..." messages.
[12/10 02:06:51     76s] Un-suppress "**WARN ..." messages.
[12/10 02:06:51     76s] verify_drc ends at Sat Dec 10 02:06:51 2022
sroute created 413 wires.
[12/10 02:06:51     76s] ViaGen created 9912 vias, deleted 0 via to avoid violation.
[12/10 02:06:51     76s] +--------+----------------+----------------+
[12/10 02:06:51     76s] |  Layer |     Created    |     Deleted    |
[12/10 02:06:51     76s] +--------+----------------+----------------+
[12/10 02:06:51     76s] |   M1   |       413      |       NA       |
[12/10 02:06:51     76s] |  VIA1  |      2478      |        0       |
[12/10 02:06:51     76s] |  VIA2  |      2478      |        0       |
[12/10 02:06:51     76s] |  VIA3  |      2478      |        0       |
[12/10 02:06:51     76s] |  VIA4  |      2478      |        0       |
[12/10 02:06:51     76s] +--------+----------------+----------------+
[12/10 02:06:51     76s] #% End sroute (date=12/10 02:06:51, total cpu=0:00:01.0, real=0:00:01.0, peak res=1662.1M, current mem=1662.1M)
[12/10 02:06:51     76s] <CMD> addEndCap -prefix PwrCap -preCap FILLCAP16A10TR -postCap FILLCAP16A10TR -flipY
[12/10 02:06:51     76s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[12/10 02:06:51     76s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[12/10 02:06:51     76s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[12/10 02:06:51     76s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[12/10 02:06:51     76s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[12/10 02:06:51     76s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[12/10 02:06:51     76s] **WARN: (IMPSP-5224):	Option '-flipY' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -flipY true'. 
[12/10 02:06:51     76s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[12/10 02:06:51     76s] update your script to use 'setEndCapMode -flipY true' and 'addEndCap'.
[12/10 02:06:51     76s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[12/10 02:06:51     76s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[12/10 02:06:51     76s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[12/10 02:06:51     76s] OPERPROF: Starting DPlace-Init at level 1, MEM:1873.6M, EPOCH TIME: 1670659611.885591
[12/10 02:06:51     76s] z: 2, totalTracks: 1
[12/10 02:06:51     76s] z: 4, totalTracks: 1
[12/10 02:06:51     76s] z: 6, totalTracks: 1
[12/10 02:06:51     76s] z: 8, totalTracks: 1
[12/10 02:06:51     76s] #spOpts: VtWidth mergeVia=F 
[12/10 02:06:51     76s] All LLGs are deleted
[12/10 02:06:51     76s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1891.6M, EPOCH TIME: 1670659611.970744
[12/10 02:06:51     76s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:1891.6M, EPOCH TIME: 1670659611.971598
[12/10 02:06:52     76s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1898.6M, EPOCH TIME: 1670659612.027920
[12/10 02:06:52     76s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1898.6M, EPOCH TIME: 1670659612.028217
[12/10 02:06:52     76s] Core basic site is TSMC65ADV10TSITE
[12/10 02:06:52     76s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1898.6M, EPOCH TIME: 1670659612.037325
[12/10 02:06:52     76s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.005, MEM:1906.6M, EPOCH TIME: 1670659612.041970
[12/10 02:06:52     76s] SiteArray: non-trimmed site array dimensions = 412 x 4125
[12/10 02:06:52     76s] SiteArray: use 7,172,096 bytes
[12/10 02:06:52     76s] SiteArray: current memory after site array memory allocation 1906.6M
[12/10 02:06:52     76s] SiteArray: FP blocked sites are writable
[12/10 02:06:52     77s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.071, REAL:0.057, MEM:1906.6M, EPOCH TIME: 1670659612.085374
[12/10 02:06:52     77s] 
[12/10 02:06:52     77s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:06:52     77s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.106, REAL:0.093, MEM:1906.6M, EPOCH TIME: 1670659612.120844
[12/10 02:06:52     77s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=1906.6MB).
[12/10 02:06:52     77s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.258, MEM:1906.6M, EPOCH TIME: 1670659612.143910
[12/10 02:06:52     77s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1906.6M, EPOCH TIME: 1670659612.165654
[12/10 02:06:52     77s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.008, REAL:0.008, MEM:1906.6M, EPOCH TIME: 1670659612.173927
[12/10 02:06:52     77s] Minimum row-size in sites for endcap insertion = 33.
[12/10 02:06:52     77s] Minimum number of sites for row blockage       = 1.
[12/10 02:06:52     77s] Inserted 412 pre-endcap <FILLCAP16A10TR> cells (prefix PwrCap).
[12/10 02:06:52     77s] Inserted 412 post-endcap <FILLCAP16A10TR> cells (prefix PwrCap).
[12/10 02:06:52     77s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1906.6M, EPOCH TIME: 1670659612.199017
[12/10 02:06:52     77s] For 824 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[12/10 02:06:52     77s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.003, REAL:0.003, MEM:1906.6M, EPOCH TIME: 1670659612.202444
[12/10 02:06:52     77s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1906.6M, EPOCH TIME: 1670659612.202517
[12/10 02:06:52     77s] All LLGs are deleted
[12/10 02:06:52     77s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1906.6M, EPOCH TIME: 1670659612.220743
[12/10 02:06:52     77s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:1906.6M, EPOCH TIME: 1670659612.221621
[12/10 02:06:52     77s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.024, REAL:0.024, MEM:1890.6M, EPOCH TIME: 1670659612.226470
[12/10 02:06:52     77s] <CMD> addWellTap -cell FILLTIE2A10TR -cellInterval 30 -prefix TAP
[12/10 02:06:52     77s] OPERPROF: Starting DPlace-Init at level 1, MEM:1890.6M, EPOCH TIME: 1670659612.235778
[12/10 02:06:52     77s] z: 2, totalTracks: 1
[12/10 02:06:52     77s] z: 4, totalTracks: 1
[12/10 02:06:52     77s] z: 6, totalTracks: 1
[12/10 02:06:52     77s] z: 8, totalTracks: 1
[12/10 02:06:52     77s] #spOpts: VtWidth mergeVia=F 
[12/10 02:06:52     77s] All LLGs are deleted
[12/10 02:06:52     77s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1898.6M, EPOCH TIME: 1670659612.313850
[12/10 02:06:52     77s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:1898.6M, EPOCH TIME: 1670659612.314678
[12/10 02:06:52     77s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1905.6M, EPOCH TIME: 1670659612.370720
[12/10 02:06:52     77s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1905.6M, EPOCH TIME: 1670659612.371019
[12/10 02:06:52     77s] Core basic site is TSMC65ADV10TSITE
[12/10 02:06:52     77s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1905.6M, EPOCH TIME: 1670659612.380054
[12/10 02:06:52     77s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.006, MEM:1906.6M, EPOCH TIME: 1670659612.385941
[12/10 02:06:52     77s] Fast DP-INIT is on for default
[12/10 02:06:52     77s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.069, REAL:0.057, MEM:1906.6M, EPOCH TIME: 1670659612.428349
[12/10 02:06:52     77s] 
[12/10 02:06:52     77s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:06:52     77s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.106, REAL:0.095, MEM:1906.6M, EPOCH TIME: 1670659612.465232
[12/10 02:06:52     77s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1906.6MB).
[12/10 02:06:52     77s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.262, REAL:0.252, MEM:1906.6M, EPOCH TIME: 1670659612.487908
[12/10 02:06:52     77s] For 11536 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[12/10 02:06:52     77s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1910.4M, EPOCH TIME: 1670659612.610305
[12/10 02:06:52     77s] All LLGs are deleted
[12/10 02:06:52     77s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1910.4M, EPOCH TIME: 1670659612.629652
[12/10 02:06:52     77s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.002, REAL:0.002, MEM:1910.4M, EPOCH TIME: 1670659612.632104
[12/10 02:06:52     77s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.026, REAL:0.026, MEM:1908.4M, EPOCH TIME: 1670659612.636032
[12/10 02:06:52     77s] Inserted 11536 well-taps <FILLTIE2A10TR> cells (prefix TAP).
[12/10 02:06:52     77s] <CMD> setNanoRouteMode -routeInsertAntennaDiode false
[12/10 02:06:52     77s] <CMD> getPlaceMode -place_hierarchical_flow -quiet
[12/10 02:06:52     77s] <CMD> report_message -start_cmd
[12/10 02:06:52     77s] <CMD> getRouteMode -maxRouteLayer -quiet
[12/10 02:06:52     77s] <CMD> getRouteMode -user -maxRouteLayer
[12/10 02:06:52     77s] <CMD> getPlaceMode -place_global_place_io_pins -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -user -maxRouteLayer
[12/10 02:06:52     77s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/10 02:06:52     77s] <CMD> getPlaceMode -timingDriven -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -adaptive -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/10 02:06:52     77s] <CMD> getPlaceMode -ignoreScan -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -user -ignoreScan
[12/10 02:06:52     77s] <CMD> getPlaceMode -repairPlace -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -user -repairPlace
[12/10 02:06:52     77s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/10 02:06:52     77s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/10 02:06:52     77s] <CMD> um::push_snapshot_stack
[12/10 02:06:52     77s] <CMD> getDesignMode -quiet -flowEffort
[12/10 02:06:52     77s] <CMD> getDesignMode -highSpeedCore -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -quiet -adaptive
[12/10 02:06:52     77s] <CMD> set spgFlowInInitialPlace 1
[12/10 02:06:52     77s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -softGuide -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/10 02:06:52     77s] <CMD> getPlaceMode -sdpPlace -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -sdpPlace -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/10 02:06:52     77s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/10 02:06:52     77s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/10 02:06:52     77s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 30792, percentage of missing scan cell = 0.00% (0 / 30792)
[12/10 02:06:52     77s] <CMD> getPlaceMode -place_check_library -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -trimView -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/10 02:06:52     77s] <CMD> getPlaceMode -congEffort -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/10 02:06:52     77s] <CMD> getPlaceMode -ignoreScan -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -user -ignoreScan
[12/10 02:06:52     77s] <CMD> getPlaceMode -repairPlace -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -user -repairPlace
[12/10 02:06:52     77s] <CMD> getPlaceMode -congEffort -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -fp -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -timingDriven -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -user -timingDriven
[12/10 02:06:52     77s] <CMD> getPlaceMode -fastFp -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -clusterMode -quiet
[12/10 02:06:52     77s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/10 02:06:52     77s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/10 02:06:52     77s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -forceTiming -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -fp -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -fp -quiet
[12/10 02:06:52     77s] <CMD> getExtractRCMode -quiet -engine
[12/10 02:06:52     77s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/10 02:06:52     77s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/10 02:06:52     77s] <CMD> getAnalysisMode -quiet -cppr
[12/10 02:06:52     77s] <CMD> setExtractRCMode -engine preRoute
[12/10 02:06:52     77s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/10 02:06:52     77s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/10 02:06:52     77s] <CMD_INTERNAL> isAnalysisModeSetup
[12/10 02:06:52     77s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[12/10 02:06:52     77s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[12/10 02:06:52     77s] <CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
[12/10 02:06:52     77s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -quiet -clusterMode
[12/10 02:06:52     77s] <CMD> getPlaceMode -wl_budget_mode -quiet
[12/10 02:06:52     77s] <CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
[12/10 02:06:52     77s] <CMD> getPlaceMode -wl_budget_mode -quiet
[12/10 02:06:52     77s] <CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
[12/10 02:06:52     77s] <CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -user -resetCombineRFLevel
[12/10 02:06:52     77s] <CMD> getPlaceMode -quiet -resetCombineRFLevel
[12/10 02:06:52     77s] <CMD> setPlaceMode -resetCombineRFLevel 1000
[12/10 02:06:52     77s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
[12/10 02:06:52     77s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/10 02:06:52     77s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/10 02:06:52     77s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/10 02:06:52     77s] <CMD> setPlaceMode -reset -ignoreScan
[12/10 02:06:52     77s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[12/10 02:06:52     77s] <CMD_INTERNAL> colorizeGeometry
[12/10 02:06:52     77s] #Start colorize_geometry on Sat Dec 10 02:06:52 2022
[12/10 02:06:52     77s] #
[12/10 02:06:52     77s] ### Time Record (colorize_geometry) is installed.
[12/10 02:06:52     77s] ### Time Record (Pre Callback) is installed.
[12/10 02:06:52     77s] ### Time Record (Pre Callback) is uninstalled.
[12/10 02:06:52     77s] ### Time Record (DB Import) is installed.
[12/10 02:06:52     77s] ### info: trigger incremental cell import ( 916 new cells ).
[12/10 02:06:52     77s] ### info: trigger incremental reloading library data ( #cell = 916 ).
[12/10 02:06:53     78s] #WARNING (NRDB-166) Boundary for CELL_VIEW toplevel_498,init is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[12/10 02:06:53     79s] ### import design signature (20): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=915752812 placement=1390044872 pin_access=1 inst_pattern=1
[12/10 02:06:53     79s] ### Time Record (DB Import) is uninstalled.
[12/10 02:06:53     79s] ### Time Record (DB Export) is installed.
[12/10 02:06:53     79s] Extracting standard cell pins and blockage ...... 
[12/10 02:06:54     79s] Pin and blockage extraction finished
[12/10 02:06:54     79s] ### export design design signature (21): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=915752812 placement=1390044872 pin_access=1 inst_pattern=1
[12/10 02:06:54     79s] ### Time Record (DB Export) is uninstalled.
[12/10 02:06:54     79s] ### Time Record (Post Callback) is installed.
[12/10 02:06:54     79s] ### Time Record (Post Callback) is uninstalled.
[12/10 02:06:54     79s] #
[12/10 02:06:54     79s] #colorize_geometry statistics:
[12/10 02:06:54     79s] #Cpu time = 00:00:01
[12/10 02:06:54     79s] #Elapsed time = 00:00:01
[12/10 02:06:54     79s] #Increased memory = 101.46 (MB)
[12/10 02:06:54     79s] #Total memory = 1790.23 (MB)
[12/10 02:06:54     79s] #Peak memory = 1906.19 (MB)
[12/10 02:06:54     79s] #Number of warnings = 1
[12/10 02:06:54     79s] #Total number of warnings = 2
[12/10 02:06:54     79s] #Number of fails = 0
[12/10 02:06:54     79s] #Total number of fails = 0
[12/10 02:06:54     79s] #Complete colorize_geometry on Sat Dec 10 02:06:54 2022
[12/10 02:06:54     79s] #
[12/10 02:06:54     79s] ### import design signature (22): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/10 02:06:54     79s] ### Time Record (colorize_geometry) is uninstalled.
[12/10 02:06:54     79s] ### 
[12/10 02:06:54     79s] ###   Scalability Statistics
[12/10 02:06:54     79s] ### 
[12/10 02:06:54     79s] ### ------------------------+----------------+----------------+----------------+
[12/10 02:06:54     79s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/10 02:06:54     79s] ### ------------------------+----------------+----------------+----------------+
[12/10 02:06:54     79s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/10 02:06:54     79s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/10 02:06:54     79s] ###   DB Import             |        00:00:01|        00:00:01|             1.1|
[12/10 02:06:54     79s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/10 02:06:54     79s] ###   Entire Command        |        00:00:01|        00:00:01|             1.1|
[12/10 02:06:54     79s] ### ------------------------+----------------+----------------+----------------+
[12/10 02:06:54     79s] ### 
[12/10 02:06:54     79s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/10 02:06:54     79s] *** Starting placeDesign default flow ***
[12/10 02:06:54     79s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[12/10 02:06:54     79s] <CMD> set_global timing_enable_zero_delay_analysis_mode true
[12/10 02:06:54     79s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/10 02:06:54     79s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[12/10 02:06:54     79s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[12/10 02:06:54     79s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[12/10 02:06:54     79s] <CMD> deleteBufferTree -decloneInv
[12/10 02:06:54     79s] ### Creating LA Mngr. totSessionCpu=0:01:19 mem=2008.9M
[12/10 02:06:54     79s] ### Creating LA Mngr, finished. totSessionCpu=0:01:19 mem=2008.9M
[12/10 02:06:54     79s] *** Start deleteBufferTree ***
[12/10 02:06:59     85s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/10 02:07:00     85s] Info: Detect buffers to remove automatically.
[12/10 02:07:00     85s] Analyzing netlist ...
[12/10 02:07:02     87s] Updating netlist
[12/10 02:07:02     87s] 
[12/10 02:07:04     89s] *summary: 4469 instances (buffers/inverters) removed
[12/10 02:07:04     89s] *** Finish deleteBufferTree (0:00:10.0) ***
[12/10 02:07:04     89s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[12/10 02:07:04     89s] <CMD> set_global timing_enable_zero_delay_analysis_mode false
[12/10 02:07:04     89s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/10 02:07:04     89s] <CMD> all_setup_analysis_views
[12/10 02:07:04     89s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[12/10 02:07:04     89s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/10 02:07:04     89s] <CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
[12/10 02:07:04     89s] <CMD> getPlaceMode -quiet -expSkipGP
[12/10 02:07:04     89s] Enhanced MH flow has been turned off for floorplan mode.
[12/10 02:07:04     89s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2066.6M, EPOCH TIME: 1670659624.610030
[12/10 02:07:04     89s] Deleted 0 physical inst  (cell - / prefix -).
[12/10 02:07:04     89s] Did not delete 12360 physical insts as they were marked preplaced.
[12/10 02:07:04     89s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.008, REAL:0.008, MEM:2066.6M, EPOCH TIME: 1670659624.618270
[12/10 02:07:04     89s] INFO: #ExclusiveGroups=0
[12/10 02:07:04     89s] INFO: There are no Exclusive Groups.
[12/10 02:07:04     89s] *** Starting "NanoPlace(TM) placement v#2 (mem=2066.6M)" ...
[12/10 02:07:04     89s] <CMD> setDelayCalMode -engine feDc
[12/10 02:07:04     89s] No user-set net weight.
[12/10 02:07:04     89s] Net fanout histogram:
[12/10 02:07:04     89s] 2		: 90977 (59.5%) nets
[12/10 02:07:04     89s] 3		: 39250 (25.7%) nets
[12/10 02:07:04     89s] 4     -	14	: 19419 (12.7%) nets
[12/10 02:07:04     89s] 15    -	39	: 2883 (1.9%) nets
[12/10 02:07:04     89s] 40    -	79	: 155 (0.1%) nets
[12/10 02:07:04     89s] 80    -	159	: 192 (0.1%) nets
[12/10 02:07:04     89s] 160   -	319	: 68 (0.0%) nets
[12/10 02:07:04     89s] 320   -	639	: 18 (0.0%) nets
[12/10 02:07:04     89s] 640   -	1279	: 1 (0.0%) nets
[12/10 02:07:04     89s] 1280  -	2559	: 2 (0.0%) nets
[12/10 02:07:04     89s] 2560  -	5119	: 0 (0.0%) nets
[12/10 02:07:04     89s] 5120+		: 1 (0.0%) nets
[12/10 02:07:04     89s] no activity file in design. spp won't run.
[12/10 02:07:04     89s] Options: ignoreScan pinGuide congEffort=low gpeffort=fp 
[12/10 02:07:04     89s] Scan chains were not defined.
[12/10 02:07:04     89s] z: 2, totalTracks: 1
[12/10 02:07:04     89s] z: 4, totalTracks: 1
[12/10 02:07:04     89s] z: 6, totalTracks: 1
[12/10 02:07:04     89s] z: 8, totalTracks: 1
[12/10 02:07:04     90s] All LLGs are deleted
[12/10 02:07:04     90s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2066.6M, EPOCH TIME: 1670659624.877455
[12/10 02:07:04     90s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2066.6M, EPOCH TIME: 1670659624.878261
[12/10 02:07:04     90s] #std cell=164303 (12360 fixed + 151943 movable) #buf cell=0 #inv cell=14194 #block=0 (0 floating + 0 preplaced)
[12/10 02:07:04     90s] #ioInst=0 #net=152966 #term=574855 #term/net=3.76, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=19
[12/10 02:07:04     90s] stdCell: 164303 single + 0 double + 0 multi
[12/10 02:07:04     90s] Total standard cell length = 301.8118 (mm), area = 0.6036 (mm^2)
[12/10 02:07:04     90s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2066.6M, EPOCH TIME: 1670659624.953540
[12/10 02:07:04     90s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2066.6M, EPOCH TIME: 1670659624.953792
[12/10 02:07:04     90s] Core basic site is TSMC65ADV10TSITE
[12/10 02:07:04     90s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2066.6M, EPOCH TIME: 1670659624.964223
[12/10 02:07:04     90s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.008, REAL:0.006, MEM:2066.6M, EPOCH TIME: 1670659624.970121
[12/10 02:07:04     90s] SiteArray: non-trimmed site array dimensions = 412 x 4125
[12/10 02:07:04     90s] SiteArray: use 7,172,096 bytes
[12/10 02:07:04     90s] SiteArray: current memory after site array memory allocation 2066.6M
[12/10 02:07:04     90s] SiteArray: FP blocked sites are writable
[12/10 02:07:05     90s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.077, REAL:0.063, MEM:2066.6M, EPOCH TIME: 1670659625.017213
[12/10 02:07:05     90s] 
[12/10 02:07:05     90s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:07:05     90s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.134, REAL:0.121, MEM:2066.6M, EPOCH TIME: 1670659625.074611
[12/10 02:07:05     90s] OPERPROF: Starting pre-place ADS at level 1, MEM:2066.6M, EPOCH TIME: 1670659625.075435
[12/10 02:07:05     90s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2066.6M, EPOCH TIME: 1670659625.163010
[12/10 02:07:05     90s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2066.6M, EPOCH TIME: 1670659625.163141
[12/10 02:07:05     90s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2066.6M, EPOCH TIME: 1670659625.163388
[12/10 02:07:05     90s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2066.6M, EPOCH TIME: 1670659625.163423
[12/10 02:07:05     90s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2066.6M, EPOCH TIME: 1670659625.163461
[12/10 02:07:05     90s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.011, REAL:0.011, MEM:2066.6M, EPOCH TIME: 1670659625.174659
[12/10 02:07:05     90s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2066.6M, EPOCH TIME: 1670659625.174780
[12/10 02:07:05     90s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.001, REAL:0.001, MEM:2066.6M, EPOCH TIME: 1670659625.175606
[12/10 02:07:05     90s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.012, REAL:0.012, MEM:2066.6M, EPOCH TIME: 1670659625.175659
[12/10 02:07:05     90s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.013, REAL:0.013, MEM:2066.6M, EPOCH TIME: 1670659625.176453
[12/10 02:07:05     90s] ADSU 0.886 -> 0.895. GS 16.000
[12/10 02:07:05     90s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.279, REAL:0.282, MEM:2066.6M, EPOCH TIME: 1670659625.357823
[12/10 02:07:05     90s] Average module density = 0.895.
[12/10 02:07:05     90s] Density for the design = 0.895.
[12/10 02:07:05     90s]        = stdcell_area 1472803 sites (589121 um^2) / alloc_area 1645369 sites (658148 um^2).
[12/10 02:07:05     90s] Pin Density = 0.3382.
[12/10 02:07:05     90s]             = total # of pins 574855 / total area 1699500.
[12/10 02:07:05     90s] OPERPROF: Starting spMPad at level 1, MEM:2014.6M, EPOCH TIME: 1670659625.437798
[12/10 02:07:05     90s] OPERPROF:   Starting spContextMPad at level 2, MEM:2014.6M, EPOCH TIME: 1670659625.450248
[12/10 02:07:05     90s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2014.6M, EPOCH TIME: 1670659625.450366
[12/10 02:07:05     90s] OPERPROF: Finished spMPad at level 1, CPU:0.013, REAL:0.013, MEM:2014.6M, EPOCH TIME: 1670659625.450401
[12/10 02:07:05     90s] Initial padding reaches pin density 0.625 for top
[12/10 02:07:05     90s] InitPadU 0.895 -> 0.950 for top
[12/10 02:07:05     90s] Enabling multi-CPU acceleration with 4 CPU(s) for placement
[12/10 02:07:05     91s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2016.1M, EPOCH TIME: 1670659625.817979
[12/10 02:07:05     91s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.024, REAL:0.024, MEM:2016.1M, EPOCH TIME: 1670659625.842148
[12/10 02:07:05     91s] === lastAutoLevel = 10 
[12/10 02:07:06     91s] OPERPROF: Starting spInitNetWt at level 1, MEM:2016.1M, EPOCH TIME: 1670659626.062736
[12/10 02:07:06     91s] no activity file in design. spp won't run.
[12/10 02:07:06     91s] [spp] 0
[12/10 02:07:06     91s] [adp] 0:1:1:3
[12/10 02:07:06     91s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.048, REAL:0.048, MEM:2016.1M, EPOCH TIME: 1670659626.111200
[12/10 02:07:06     91s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/10 02:07:06     91s] OPERPROF: Starting npMain at level 1, MEM:2016.1M, EPOCH TIME: 1670659626.143250
[12/10 02:07:07     92s] OPERPROF:   Starting npPlace at level 2, MEM:2273.6M, EPOCH TIME: 1670659627.621878
[12/10 02:07:09     96s] Iteration  1: Total net bbox = 5.184e+04 (2.36e+04 2.82e+04)
[12/10 02:07:09     96s]               Est.  stn bbox = 6.130e+04 (2.83e+04 3.30e+04)
[12/10 02:07:09     96s]               cpu = 0:00:04.5 real = 0:00:02.0 mem = 2520.8M
[12/10 02:07:09     96s] Iteration  2: Total net bbox = 5.184e+04 (2.36e+04 2.82e+04)
[12/10 02:07:09     96s]               Est.  stn bbox = 6.130e+04 (2.83e+04 3.30e+04)
[12/10 02:07:09     96s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2523.1M
[12/10 02:07:10     97s] exp_mt_sequential is set from setPlaceMode option to 1
[12/10 02:07:10     97s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=4)
[12/10 02:07:10     97s] place_exp_mt_interval set to default 32
[12/10 02:07:10     97s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/10 02:07:13    107s] Iteration  3: Total net bbox = 7.285e+04 (3.60e+04 3.69e+04)
[12/10 02:07:13    107s]               Est.  stn bbox = 9.797e+04 (4.85e+04 4.95e+04)
[12/10 02:07:13    107s]               cpu = 0:00:10.9 real = 0:00:04.0 mem = 2864.0M
[12/10 02:07:18    125s] Iteration  4: Total net bbox = 1.577e+06 (8.93e+05 6.83e+05)
[12/10 02:07:18    125s]               Est.  stn bbox = 2.136e+06 (1.21e+06 9.25e+05)
[12/10 02:07:18    125s]               cpu = 0:00:18.2 real = 0:00:05.0 mem = 2864.5M
[12/10 02:07:23    144s] Iteration  5: Total net bbox = 1.532e+06 (8.45e+05 6.87e+05)
[12/10 02:07:23    144s]               Est.  stn bbox = 2.119e+06 (1.16e+06 9.56e+05)
[12/10 02:07:23    144s]               cpu = 0:00:18.2 real = 0:00:05.0 mem = 2865.1M
[12/10 02:07:23    144s] OPERPROF:   Finished npPlace at level 2, CPU:51.899, REAL:16.275, MEM:2833.1M, EPOCH TIME: 1670659643.897161
[12/10 02:07:24    144s] OPERPROF: Finished npMain at level 1, CPU:52.972, REAL:17.920, MEM:2833.1M, EPOCH TIME: 1670659644.063135
[12/10 02:07:24    144s] OPERPROF: Starting npMain at level 1, MEM:2833.1M, EPOCH TIME: 1670659644.152866
[12/10 02:07:24    145s] OPERPROF:   Starting npPlace at level 2, MEM:2865.1M, EPOCH TIME: 1670659644.841450
[12/10 02:07:33    175s] Iteration  6: Total net bbox = 1.730e+06 (9.12e+05 8.18e+05)
[12/10 02:07:33    175s]               Est.  stn bbox = 2.434e+06 (1.27e+06 1.16e+06)
[12/10 02:07:33    175s]               cpu = 0:00:29.2 real = 0:00:09.0 mem = 2998.6M
[12/10 02:07:33    175s] OPERPROF:   Finished npPlace at level 2, CPU:29.487, REAL:8.470, MEM:2962.6M, EPOCH TIME: 1670659653.311020
[12/10 02:07:33    175s] OPERPROF: Finished npMain at level 1, CPU:31.207, REAL:9.334, MEM:2898.6M, EPOCH TIME: 1670659653.486953
[12/10 02:07:33    175s] Iteration  7: Total net bbox = 1.810e+06 (9.84e+05 8.26e+05)
[12/10 02:07:33    175s]               Est.  stn bbox = 2.514e+06 (1.35e+06 1.17e+06)
[12/10 02:07:33    175s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2898.6M
[12/10 02:07:33    176s] Iteration  8: Total net bbox = 1.810e+06 (9.84e+05 8.26e+05)
[12/10 02:07:33    176s]               Est.  stn bbox = 2.514e+06 (1.35e+06 1.17e+06)
[12/10 02:07:33    176s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2898.6M
[12/10 02:07:34    176s] OPERPROF: Starting npMain at level 1, MEM:2898.6M, EPOCH TIME: 1670659654.034833
[12/10 02:07:34    177s] OPERPROF:   Starting npPlace at level 2, MEM:2930.6M, EPOCH TIME: 1670659654.758056
[12/10 02:07:43    207s] OPERPROF:   Finished npPlace at level 2, CPU:29.982, REAL:8.597, MEM:2962.6M, EPOCH TIME: 1670659663.354974
[12/10 02:07:43    207s] OPERPROF: Finished npMain at level 1, CPU:31.747, REAL:9.505, MEM:2898.6M, EPOCH TIME: 1670659663.539479
[12/10 02:07:43    208s] Iteration  9: Total net bbox = 1.928e+06 (1.03e+06 8.97e+05)
[12/10 02:07:43    208s]               Est.  stn bbox = 2.710e+06 (1.43e+06 1.28e+06)
[12/10 02:07:43    208s]               cpu = 0:00:32.0 real = 0:00:10.0 mem = 2898.6M
[12/10 02:07:44    208s] Iteration 10: Total net bbox = 1.928e+06 (1.03e+06 8.97e+05)
[12/10 02:07:44    208s]               Est.  stn bbox = 2.710e+06 (1.43e+06 1.28e+06)
[12/10 02:07:44    208s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 2898.6M
[12/10 02:07:44    208s] OPERPROF: Starting npMain at level 1, MEM:2898.6M, EPOCH TIME: 1670659664.090045
[12/10 02:07:44    209s] OPERPROF:   Starting npPlace at level 2, MEM:2930.6M, EPOCH TIME: 1670659664.828295
[12/10 02:07:57    254s] OPERPROF:   Finished npPlace at level 2, CPU:44.396, REAL:12.449, MEM:2962.6M, EPOCH TIME: 1670659677.276843
[12/10 02:07:57    254s] OPERPROF: Finished npMain at level 1, CPU:46.191, REAL:13.383, MEM:2898.6M, EPOCH TIME: 1670659677.473312
[12/10 02:07:57    254s] Iteration 11: Total net bbox = 2.097e+06 (1.12e+06 9.81e+05)
[12/10 02:07:57    254s]               Est.  stn bbox = 2.925e+06 (1.54e+06 1.38e+06)
[12/10 02:07:57    254s]               cpu = 0:00:46.5 real = 0:00:13.0 mem = 2898.6M
[12/10 02:07:57    255s] Iteration 12: Total net bbox = 2.097e+06 (1.12e+06 9.81e+05)
[12/10 02:07:57    255s]               Est.  stn bbox = 2.925e+06 (1.54e+06 1.38e+06)
[12/10 02:07:57    255s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2898.6M
[12/10 02:07:58    255s] OPERPROF: Starting npMain at level 1, MEM:2898.6M, EPOCH TIME: 1670659678.029347
[12/10 02:07:58    256s] OPERPROF:   Starting npPlace at level 2, MEM:2930.6M, EPOCH TIME: 1670659678.794213
[12/10 02:08:10    298s] OPERPROF:   Finished npPlace at level 2, CPU:41.688, REAL:11.653, MEM:2962.6M, EPOCH TIME: 1670659690.447702
[12/10 02:08:10    298s] OPERPROF: Finished npMain at level 1, CPU:43.494, REAL:12.613, MEM:2898.6M, EPOCH TIME: 1670659690.642383
[12/10 02:08:10    298s] Iteration 13: Total net bbox = 2.154e+06 (1.15e+06 1.01e+06)
[12/10 02:08:10    298s]               Est.  stn bbox = 2.993e+06 (1.58e+06 1.42e+06)
[12/10 02:08:10    298s]               cpu = 0:00:43.8 real = 0:00:13.0 mem = 2898.6M
[12/10 02:08:11    299s] Iteration 14: Total net bbox = 2.154e+06 (1.15e+06 1.01e+06)
[12/10 02:08:11    299s]               Est.  stn bbox = 2.993e+06 (1.58e+06 1.42e+06)
[12/10 02:08:11    299s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 2898.6M
[12/10 02:08:11    299s] [adp] clock
[12/10 02:08:11    299s] [adp] weight, nr nets, wire length
[12/10 02:08:11    299s] [adp]      0       11  2566.030500
[12/10 02:08:11    299s] [adp] data
[12/10 02:08:11    299s] [adp] weight, nr nets, wire length
[12/10 02:08:11    299s] [adp]      0   152955  2151367.489500
[12/10 02:08:11    299s] [adp] 0.000000|0.000000|0.000000
[12/10 02:08:11    299s] Iteration 15: Total net bbox = 2.154e+06 (1.15e+06 1.01e+06)
[12/10 02:08:11    299s]               Est.  stn bbox = 2.993e+06 (1.58e+06 1.42e+06)
[12/10 02:08:11    299s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 2898.6M
[12/10 02:08:11    299s] *** cost = 2.154e+06 (1.15e+06 1.01e+06) (cpu for global=0:03:28) real=0:01:05***
[12/10 02:08:11    299s] Placement multithread real runtime: 0:01:05 with 4 threads.
[12/10 02:08:11    299s] Saved padding area to DB
[12/10 02:08:11    299s] All LLGs are deleted
[12/10 02:08:11    299s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2898.6M, EPOCH TIME: 1670659691.682976
[12/10 02:08:11    299s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:2898.6M, EPOCH TIME: 1670659691.685592
[12/10 02:08:11    299s] Solver runtime cpu: 0:03:07 real: 0:00:51.4
[12/10 02:08:11    299s] Core Placement runtime cpu: 0:03:26 real: 0:01:01
[12/10 02:08:11    299s] *** End of Placement (cpu=0:03:30, real=0:01:07, mem=2898.6M) ***
[12/10 02:08:11    299s] <CMD> setDelayCalMode -engine aae
[12/10 02:08:11    299s] <CMD> all_setup_analysis_views
[12/10 02:08:11    299s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/10 02:08:11    299s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/10 02:08:11    299s] <CMD> get_ccopt_clock_trees *
[12/10 02:08:11    299s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[12/10 02:08:11    299s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[12/10 02:08:11    299s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[12/10 02:08:11    299s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[12/10 02:08:11    299s] <CMD> getPlaceMode -quiet -timingEffort
[12/10 02:08:11    299s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/10 02:08:11    299s] <CMD> all_setup_analysis_views
[12/10 02:08:11    299s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[12/10 02:08:11    299s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/10 02:08:11    299s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/10 02:08:11    299s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/10 02:08:11    299s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/10 02:08:11    299s] <CMD> setPlaceMode -reset -improveWithPsp
[12/10 02:08:11    299s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/10 02:08:11    299s] <CMD> getPlaceMode -congRepair -quiet
[12/10 02:08:11    299s] <CMD> getPlaceMode -fp -quiet
[12/10 02:08:11    299s] <CMD> getPlaceMode -nrgrAware -quiet
[12/10 02:08:11    299s] <CMD> getPlaceMode -fp -quiet
[12/10 02:08:11    299s] <CMD> getPlaceMode -enableCongRepairV3 -quiet
[12/10 02:08:11    299s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/10 02:08:11    299s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/10 02:08:11    299s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/10 02:08:11    299s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/10 02:08:11    299s] <CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
[12/10 02:08:11    299s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/10 02:08:11    299s] <CMD> getPlaceMode -quiet -congRepair
[12/10 02:08:11    299s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/10 02:08:11    299s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/10 02:08:11    299s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/10 02:08:11    299s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/10 02:08:11    299s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/10 02:08:11    299s] <CMD> all_setup_analysis_views
[12/10 02:08:11    299s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/10 02:08:11    299s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[12/10 02:08:11    299s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[12/10 02:08:11    299s] <CMD> getPlaceMode -quiet -timingEffort
[12/10 02:08:11    299s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[12/10 02:08:11    299s] *** Finishing placeDesign default flow ***
[12/10 02:08:11    299s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/10 02:08:11    299s] **placeDesign ... cpu = 0: 3:42, real = 0: 1:19, mem = 2236.6M **
[12/10 02:08:11    299s] <CMD> getPlaceMode -trimView -quiet
[12/10 02:08:11    299s] <CMD> getOptMode -quiet -viewOptPolishing
[12/10 02:08:11    299s] <CMD> getOptMode -quiet -fastViewOpt
[12/10 02:08:11    299s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/10 02:08:11    299s] <CMD_INTERNAL> spInternalUse tdgp clearSkpData
[12/10 02:08:11    299s] Tdgp not successfully inited but do clear! skip clearing
[12/10 02:08:11    299s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/10 02:08:11    299s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/10 02:08:11    299s] <CMD> setExtractRCMode -engine preRoute
[12/10 02:08:11    299s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/10 02:08:11    299s] <CMD> setPlaceMode -reset -ignoreScan
[12/10 02:08:11    299s] <CMD> setPlaceMode -reset -repairPlace
[12/10 02:08:11    299s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[12/10 02:08:11    299s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
[12/10 02:08:11    299s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/10 02:08:11    299s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[12/10 02:08:11    299s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/10 02:08:11    299s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/10 02:08:11    299s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/10 02:08:11    299s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[12/10 02:08:11    299s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[12/10 02:08:11    299s] <CMD> setPlaceMode -reset -resetCombineRFLevel
[12/10 02:08:11    299s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/10 02:08:11    299s] <CMD> getPlaceMode -quiet -clusterMode
[12/10 02:08:11    299s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[12/10 02:08:11    299s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/10 02:08:11    299s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/10 02:08:11    299s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/10 02:08:11    299s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/10 02:08:11    299s] <CMD> getPlaceMode -fp -quiet
[12/10 02:08:11    299s] INFO: Finished place_design in floorplan mode - no legalization done.
[12/10 02:08:11    299s] 
[12/10 02:08:11    299s] <CMD> getPlaceMode -quickCTS -quiet
[12/10 02:08:11    299s] <CMD> set spgFlowInInitialPlace 0
[12/10 02:08:11    299s] <CMD> getPlaceMode -user -maxRouteLayer
[12/10 02:08:11    299s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/10 02:08:11    299s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[12/10 02:08:11    299s] <CMD> getDesignMode -quiet -flowEffort
[12/10 02:08:11    299s] <CMD> report_message -end_cmd
[12/10 02:08:11    299s] 
[12/10 02:08:11    299s] *** Summary of all messages that are not suppressed in this session:
[12/10 02:08:11    299s] Severity  ID               Count  Summary                                  
[12/10 02:08:11    299s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/10 02:08:11    299s] *** Message Summary: 1 warning(s), 0 error(s)
[12/10 02:08:11    299s] 
[12/10 02:08:11    299s] <CMD> um::create_snapshot -name final -auto min
[12/10 02:08:11    299s] <CMD> um::pop_snapshot_stack
[12/10 02:08:11    299s] <CMD> um::create_snapshot -name place_design
[12/10 02:08:11    299s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/10 02:08:11    299s] <CMD> refinePlace -checkRoute 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0 -checkPinLayerForAccess 1
[12/10 02:08:11    299s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command refinePlace is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[12/10 02:08:11    299s] Enhanced MH flow has been turned off for floorplan mode.
[12/10 02:08:11    299s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2236.6M, EPOCH TIME: 1670659691.981638
[12/10 02:08:11    299s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2236.6M, EPOCH TIME: 1670659691.982329
[12/10 02:08:11    299s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2236.6M, EPOCH TIME: 1670659691.982391
[12/10 02:08:11    299s] z: 2, totalTracks: 1
[12/10 02:08:11    299s] z: 4, totalTracks: 1
[12/10 02:08:11    299s] z: 6, totalTracks: 1
[12/10 02:08:11    299s] z: 8, totalTracks: 1
[12/10 02:08:12    300s] All LLGs are deleted
[12/10 02:08:12    300s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2236.6M, EPOCH TIME: 1670659692.062101
[12/10 02:08:12    300s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.001, REAL:0.001, MEM:2236.6M, EPOCH TIME: 1670659692.062920
[12/10 02:08:12    300s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2236.6M, EPOCH TIME: 1670659692.117971
[12/10 02:08:12    300s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2236.6M, EPOCH TIME: 1670659692.123900
[12/10 02:08:12    300s] Core basic site is TSMC65ADV10TSITE
[12/10 02:08:12    300s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2236.6M, EPOCH TIME: 1670659692.133868
[12/10 02:08:12    300s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.008, REAL:0.006, MEM:2236.6M, EPOCH TIME: 1670659692.139789
[12/10 02:08:12    300s] Fast DP-INIT is on for default
[12/10 02:08:12    300s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.070, REAL:0.054, MEM:2236.6M, EPOCH TIME: 1670659692.178339
[12/10 02:08:12    300s] 
[12/10 02:08:12    300s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:08:12    300s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.139, REAL:0.124, MEM:2236.6M, EPOCH TIME: 1670659692.241581
[12/10 02:08:12    300s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2236.6MB).
[12/10 02:08:12    300s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.362, REAL:0.348, MEM:2236.6M, EPOCH TIME: 1670659692.330326
[12/10 02:08:12    300s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.363, REAL:0.348, MEM:2236.6M, EPOCH TIME: 1670659692.330382
[12/10 02:08:12    300s] TDRefine: refinePlace mode is spiral
[12/10 02:08:12    300s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1561211.1
[12/10 02:08:12    300s] OPERPROF:   Starting RefinePlace at level 2, MEM:2236.6M, EPOCH TIME: 1670659692.338814
[12/10 02:08:12    300s] *** Starting refinePlace (0:05:00 mem=2236.6M) ***
[12/10 02:08:12    300s] Total net bbox length = 2.154e+06 (1.146e+06 1.008e+06) (ext = 1.569e+03)
[12/10 02:08:12    300s] 
[12/10 02:08:12    300s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:08:12    300s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/10 02:08:12    300s] (I)      Default power domain name = toplevel_498
[12/10 02:08:12    300s] .Default power domain name = toplevel_498
[12/10 02:08:12    300s] .OPERPROF:     Starting RefinePlace2 at level 3, MEM:2236.6M, EPOCH TIME: 1670659692.620105
[12/10 02:08:12    300s] Starting refinePlace ...
[12/10 02:08:12    300s] Default power domain name = toplevel_498
[12/10 02:08:12    300s] .One DDP V2 for no tweak run.
[12/10 02:08:12    300s] Default power domain name = toplevel_498
[12/10 02:08:12    300s] .** Cut row section cpu time 0:00:00.0.
[12/10 02:08:13    301s]    Spread Effort: high, standalone mode, useDDP on.
[12/10 02:08:14    302s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.0, real=0:00:02.0, mem=2282.4MB) @(0:05:01 - 0:05:03).
[12/10 02:08:14    302s] Move report: preRPlace moves 151943 insts, mean move: 2.67 um, max move: 17.06 um 
[12/10 02:08:14    302s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/stage_state_q_reg_2__op_flags__5__shift_): (385.17, 246.71) --> (371.40, 250.00)
[12/10 02:08:14    302s] 	Length: 31 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: EDFFQX0P5MA10TR
[12/10 02:08:14    302s] 	Violation at original loc: Placement Blockage Violation
[12/10 02:08:14    302s] wireLenOptFixPriorityInst 0 inst fixed
[12/10 02:08:15    303s] 
[12/10 02:08:15    303s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/10 02:08:16    306s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/10 02:08:16    306s] [CPU] RefinePlace/Spiral (cpu=0:00:00.9, real=0:00:01.0)
[12/10 02:08:16    306s] [CPU] RefinePlace/Commit (cpu=0:00:01.9, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.9, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/10 02:08:16    306s] [CPU] RefinePlace/Legalization (cpu=0:00:03.6, real=0:00:02.0, mem=2282.4MB) @(0:05:03 - 0:05:06).
[12/10 02:08:16    306s] Move report: Detail placement moves 151943 insts, mean move: 2.67 um, max move: 17.06 um 
[12/10 02:08:16    306s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/stage_state_q_reg_2__op_flags__5__shift_): (385.17, 246.71) --> (371.40, 250.00)
[12/10 02:08:16    306s] 	Runtime: CPU: 0:00:05.8 REAL: 0:00:04.0 MEM: 2282.4MB
[12/10 02:08:16    306s] Statistics of distance of Instance movement in refine placement:
[12/10 02:08:16    306s]   maximum (X+Y) =        17.06 um
[12/10 02:08:16    306s]   inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/stage_state_q_reg_2__op_flags__5__shift_) with max move: (385.171, 246.707) -> (371.4, 250)
[12/10 02:08:16    306s]   mean    (X+Y) =         2.67 um
[12/10 02:08:16    306s] Summary Report:
[12/10 02:08:16    306s] Instances move: 151943 (out of 151943 movable)
[12/10 02:08:16    306s] Instances flipped: 0
[12/10 02:08:16    306s] Mean displacement: 2.67 um
[12/10 02:08:16    306s] Max displacement: 17.06 um (Instance: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/stage_state_q_reg_2__op_flags__5__shift_) (385.171, 246.707) -> (371.4, 250)
[12/10 02:08:16    306s] 	Length: 31 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: EDFFQX0P5MA10TR
[12/10 02:08:16    306s] 	Violation at original loc: Placement Blockage Violation
[12/10 02:08:16    306s] Total instances moved : 151943
[12/10 02:08:16    306s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:5.873, REAL:4.265, MEM:2282.4M, EPOCH TIME: 1670659696.885083
[12/10 02:08:16    306s] Total net bbox length = 2.479e+06 (1.315e+06 1.165e+06) (ext = 1.612e+03)
[12/10 02:08:16    306s] Runtime: CPU: 0:00:06.1 REAL: 0:00:04.0 MEM: 2282.4MB
[12/10 02:08:16    306s] [CPU] RefinePlace/total (cpu=0:00:06.1, real=0:00:04.0, mem=2282.4MB) @(0:05:00 - 0:05:07).
[12/10 02:08:16    306s] *** Finished refinePlace (0:05:07 mem=2282.4M) ***
[12/10 02:08:16    306s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1561211.1
[12/10 02:08:16    306s] OPERPROF:   Finished RefinePlace at level 2, CPU:6.243, REAL:4.640, MEM:2282.4M, EPOCH TIME: 1670659696.979040
[12/10 02:08:16    306s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2282.4M, EPOCH TIME: 1670659696.987396
[12/10 02:08:17    306s] All LLGs are deleted
[12/10 02:08:17    306s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2282.4M, EPOCH TIME: 1670659697.007430
[12/10 02:08:17    306s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.082, REAL:0.082, MEM:2282.4M, EPOCH TIME: 1670659697.089875
[12/10 02:08:17    306s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.110, REAL:0.111, MEM:2230.4M, EPOCH TIME: 1670659697.098269
[12/10 02:08:17    306s] OPERPROF: Finished RefinePlace2 at level 1, CPU:6.733, REAL:5.117, MEM:2230.4M, EPOCH TIME: 1670659697.098391
[12/10 02:08:17    306s] <CMD> addTieHiLo -cell {TIEHIX1MA10TR TIELOX1MA10TR} -createHierPort true -reportHierPort true
[12/10 02:08:17    306s] OPERPROF: Starting DPlace-Init at level 1, MEM:2230.4M, EPOCH TIME: 1670659697.108078
[12/10 02:08:17    306s] z: 2, totalTracks: 1
[12/10 02:08:17    306s] z: 4, totalTracks: 1
[12/10 02:08:17    306s] z: 6, totalTracks: 1
[12/10 02:08:17    306s] z: 8, totalTracks: 1
[12/10 02:08:17    306s] All LLGs are deleted
[12/10 02:08:17    306s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2230.4M, EPOCH TIME: 1670659697.189016
[12/10 02:08:17    306s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2230.4M, EPOCH TIME: 1670659697.190010
[12/10 02:08:17    306s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2230.4M, EPOCH TIME: 1670659697.254204
[12/10 02:08:17    306s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2230.4M, EPOCH TIME: 1670659697.259923
[12/10 02:08:17    306s] Core basic site is TSMC65ADV10TSITE
[12/10 02:08:17    306s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2230.4M, EPOCH TIME: 1670659697.269923
[12/10 02:08:17    306s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.006, MEM:2230.4M, EPOCH TIME: 1670659697.275594
[12/10 02:08:17    306s] Fast DP-INIT is on for default
[12/10 02:08:17    306s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.069, REAL:0.055, MEM:2230.4M, EPOCH TIME: 1670659697.314918
[12/10 02:08:17    306s] 
[12/10 02:08:17    306s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:08:17    307s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.133, REAL:0.119, MEM:2230.4M, EPOCH TIME: 1670659697.373690
[12/10 02:08:17    307s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2230.4MB).
[12/10 02:08:17    307s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.367, REAL:0.356, MEM:2230.4M, EPOCH TIME: 1670659697.464401
[12/10 02:08:17    307s] Options: No distance constraint, No Fan-out constraint.
[12/10 02:08:17    307s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2230.4M, EPOCH TIME: 1670659697.464508
[12/10 02:08:17    307s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.007, REAL:0.007, MEM:2230.4M, EPOCH TIME: 1670659697.471095
[12/10 02:08:17    307s] ### Creating TopoMgr, started
[12/10 02:08:17    307s] ### Creating TopoMgr, finished
[12/10 02:08:18    307s] #optDebug: Start CG creation (mem=2233.5M)
[12/10 02:08:18    307s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 14.000000 
[12/10 02:08:18    307s] (cpu=0:00:00.1, mem=2325.6M)
[12/10 02:08:18    307s]  ...processing cgPrt (cpu=0:00:00.1, mem=2325.6M)
[12/10 02:08:18    307s]  ...processing cgEgp (cpu=0:00:00.1, mem=2325.6M)
[12/10 02:08:18    307s]  ...processing cgPbk (cpu=0:00:00.1, mem=2325.6M)
[12/10 02:08:18    307s]  ...processing cgNrb(cpu=0:00:00.1, mem=2325.6M)
[12/10 02:08:18    307s]  ...processing cgObs (cpu=0:00:00.1, mem=2325.6M)
[12/10 02:08:18    307s]  ...processing cgCon (cpu=0:00:00.1, mem=2325.6M)
[12/10 02:08:18    307s]  ...processing cgPdm (cpu=0:00:00.1, mem=2325.6M)
[12/10 02:08:18    307s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2325.6M)
[12/10 02:08:41    331s] Re-routed 152967 nets
[12/10 02:08:41    331s] INFO: Total Number of Tie Cells (TIEHIX1MA10TR) placed: 1  
[12/10 02:08:41    331s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2371.6M, EPOCH TIME: 1670659721.550307
[12/10 02:08:41    331s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.007, REAL:0.007, MEM:2371.6M, EPOCH TIME: 1670659721.557243
[12/10 02:08:41    331s] Re-routed 1 nets
[12/10 02:08:41    331s] INFO: Total Number of Tie Cells (TIELOX1MA10TR) placed: 1  
[12/10 02:08:41    331s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2371.6M, EPOCH TIME: 1670659721.837740
[12/10 02:08:41    331s] All LLGs are deleted
[12/10 02:08:41    331s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2371.6M, EPOCH TIME: 1670659721.857411
[12/10 02:08:41    331s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.054, REAL:0.054, MEM:2371.6M, EPOCH TIME: 1670659721.911337
[12/10 02:08:41    331s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.077, REAL:0.078, MEM:2368.6M, EPOCH TIME: 1670659721.915417
[12/10 02:08:42    331s] <CMD> optDesign -preCTS
[12/10 02:08:42    331s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2027.5M, totSessionCpu=0:05:32 **
[12/10 02:08:42    331s] Executing: place_opt_design -opt
[12/10 02:08:42    331s] **ERROR: (IMPSP-9537):	'setPlaceMode -place_design_floorplan_mode true' is not supported in place_opt_design. Please use place_design instead.<CMD> optDesign -preCTS -drv
[12/10 02:08:42    331s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2027.5M, totSessionCpu=0:05:32 **
[12/10 02:08:42    331s] **INFO: User settings:
[12/10 02:08:42    331s] setDesignMode -topRoutingLayer               M6
[12/10 02:08:42    331s] setExtractRCMode -engine                     preRoute
[12/10 02:08:42    331s] setDelayCalMode -enable_high_fanout          true
[12/10 02:08:42    331s] setDelayCalMode -engine                      aae
[12/10 02:08:42    331s] setDelayCalMode -ignoreNetLoad               false
[12/10 02:08:42    331s] setDelayCalMode -socv_accuracy_mode          low
[12/10 02:08:42    331s] setOptMode -allEndPoints                     true
[12/10 02:08:42    331s] setOptMode -effort                           high
[12/10 02:08:42    331s] setOptMode -fixFanoutLoad                    true
[12/10 02:08:42    331s] setOptMode -fixHoldAllowSetupTnsDegrade      false
[12/10 02:08:42    331s] setOptMode -leakagePowerEffort               none
[12/10 02:08:42    331s] setOptMode -preserveAssertions               false
[12/10 02:08:42    331s] setPlaceMode -place_design_floorplan_mode    true
[12/10 02:08:42    331s] setPlaceMode -place_global_clock_gate_aware  false
[12/10 02:08:42    331s] setPlaceMode -place_global_cong_effort       high
[12/10 02:08:42    331s] setPlaceMode -place_global_place_io_pins     false
[12/10 02:08:42    331s] setPlaceMode -timingDriven                   true
[12/10 02:08:42    331s] setAnalysisMode -analysisType                bcwc
[12/10 02:08:42    331s] setAnalysisMode -checkType                   setup
[12/10 02:08:42    331s] setAnalysisMode -clkSrcPath                  false
[12/10 02:08:42    331s] setAnalysisMode -clockPropagation            forcedIdeal
[12/10 02:08:42    331s] setRouteMode -earlyGlobalMaxRouteLayer       6
[12/10 02:08:42    331s] 
[12/10 02:08:42    331s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[12/10 02:08:42    331s] [EEQ-INFO] #EEQ #Cell
[12/10 02:08:42    331s] [EEQ-INFO] 1    868
[12/10 02:08:42    331s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/10 02:08:42    331s] *** optDesign #1 [begin] : totSession cpu/real = 0:05:31.7/0:02:44.1 (2.0), mem = 2368.6M
[12/10 02:08:42    331s] *** InitOpt #1 [begin] : totSession cpu/real = 0:05:31.7/0:02:44.1 (2.0), mem = 2368.6M
[12/10 02:08:42    331s] GigaOpt running with 4 threads.
[12/10 02:08:42    331s] Info: 4 threads available for lower-level modules during optimization.
[12/10 02:08:42    331s] OPERPROF: Starting DPlace-Init at level 1, MEM:2368.6M, EPOCH TIME: 1670659722.188834
[12/10 02:08:42    331s] z: 2, totalTracks: 1
[12/10 02:08:42    331s] z: 4, totalTracks: 1
[12/10 02:08:42    331s] z: 6, totalTracks: 1
[12/10 02:08:42    331s] z: 8, totalTracks: 1
[12/10 02:08:42    331s] All LLGs are deleted
[12/10 02:08:42    331s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2368.6M, EPOCH TIME: 1670659722.268173
[12/10 02:08:42    331s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2368.6M, EPOCH TIME: 1670659722.269007
[12/10 02:08:42    331s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2368.6M, EPOCH TIME: 1670659722.325367
[12/10 02:08:42    331s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2368.6M, EPOCH TIME: 1670659722.331246
[12/10 02:08:42    331s] Core basic site is TSMC65ADV10TSITE
[12/10 02:08:42    331s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2368.6M, EPOCH TIME: 1670659722.341099
[12/10 02:08:42    331s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.006, MEM:2368.6M, EPOCH TIME: 1670659722.346937
[12/10 02:08:42    331s] Fast DP-INIT is on for default
[12/10 02:08:42    331s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.067, REAL:0.053, MEM:2368.6M, EPOCH TIME: 1670659722.384069
[12/10 02:08:42    331s] 
[12/10 02:08:42    331s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:08:42    331s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.131, REAL:0.118, MEM:2368.6M, EPOCH TIME: 1670659722.442909
[12/10 02:08:42    332s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2368.6MB).
[12/10 02:08:42    332s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.353, REAL:0.341, MEM:2368.6M, EPOCH TIME: 1670659722.529594
[12/10 02:08:42    332s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2368.6M, EPOCH TIME: 1670659722.529981
[12/10 02:08:42    332s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.022, REAL:0.023, MEM:2368.6M, EPOCH TIME: 1670659722.552583
[12/10 02:08:42    332s] 
[12/10 02:08:42    332s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/10 02:08:42    332s] Summary for sequential cells identification: 
[12/10 02:08:42    332s]   Identified SBFF number: 148
[12/10 02:08:42    332s]   Identified MBFF number: 0
[12/10 02:08:42    332s]   Identified SB Latch number: 0
[12/10 02:08:42    332s]   Identified MB Latch number: 0
[12/10 02:08:42    332s]   Not identified SBFF number: 0
[12/10 02:08:42    332s]   Not identified MBFF number: 0
[12/10 02:08:42    332s]   Not identified SB Latch number: 0
[12/10 02:08:42    332s]   Not identified MB Latch number: 0
[12/10 02:08:42    332s]   Number of sequential cells which are not FFs: 106
[12/10 02:08:42    332s]  Visiting view : slowView
[12/10 02:08:42    332s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/10 02:08:42    332s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/10 02:08:42    332s]  Visiting view : fastView
[12/10 02:08:42    332s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/10 02:08:42    332s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/10 02:08:42    332s] TLC MultiMap info (StdDelay):
[12/10 02:08:42    332s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/10 02:08:42    332s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/10 02:08:42    332s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/10 02:08:42    332s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/10 02:08:42    332s]  Setting StdDelay to: 15.6ps
[12/10 02:08:42    332s] 
[12/10 02:08:42    332s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/10 02:08:42    332s] 
[12/10 02:08:42    332s] Creating Lib Analyzer ...
[12/10 02:08:42    332s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/10 02:08:42    332s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/10 02:08:42    332s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/10 02:08:42    332s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/10 02:08:42    332s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/10 02:08:42    332s] 
[12/10 02:08:42    332s] {RT default_rc_corner 0 6 6 0}
[12/10 02:08:44    334s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:34 mem=2372.6M
[12/10 02:08:44    334s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:34 mem=2372.6M
[12/10 02:08:44    334s] Creating Lib Analyzer, finished. 
[12/10 02:08:44    334s] #optDebug: fT-S <1 1 0 0 0>
[12/10 02:08:44    334s] **optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 1987.6M, totSessionCpu=0:05:34 **
[12/10 02:08:44    334s] *** optDesign -preCTS ***
[12/10 02:08:44    334s] DRC Margin: user margin 0.0; extra margin 0.2
[12/10 02:08:44    334s] Setup Target Slack: user slack 0; extra slack 0.0
[12/10 02:08:44    334s] Hold Target Slack: user slack 0
[12/10 02:08:44    334s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/10 02:08:45    334s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2332.6M, EPOCH TIME: 1670659725.143497
[12/10 02:08:45    334s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.095, REAL:0.095, MEM:2332.6M, EPOCH TIME: 1670659725.238760
[12/10 02:08:45    334s] 
[12/10 02:08:45    334s] TimeStamp Deleting Cell Server Begin ...
[12/10 02:08:45    334s] Deleting Lib Analyzer.
[12/10 02:08:45    334s] 
[12/10 02:08:45    334s] TimeStamp Deleting Cell Server End ...
[12/10 02:08:45    334s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/10 02:08:45    334s] 
[12/10 02:08:45    334s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/10 02:08:45    334s] Summary for sequential cells identification: 
[12/10 02:08:45    334s]   Identified SBFF number: 148
[12/10 02:08:45    334s]   Identified MBFF number: 0
[12/10 02:08:45    334s]   Identified SB Latch number: 0
[12/10 02:08:45    334s]   Identified MB Latch number: 0
[12/10 02:08:45    334s]   Not identified SBFF number: 0
[12/10 02:08:45    334s]   Not identified MBFF number: 0
[12/10 02:08:45    334s]   Not identified SB Latch number: 0
[12/10 02:08:45    334s]   Not identified MB Latch number: 0
[12/10 02:08:45    334s]   Number of sequential cells which are not FFs: 106
[12/10 02:08:45    334s]  Visiting view : slowView
[12/10 02:08:45    334s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/10 02:08:45    334s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/10 02:08:45    334s]  Visiting view : fastView
[12/10 02:08:45    334s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/10 02:08:45    334s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/10 02:08:45    334s] TLC MultiMap info (StdDelay):
[12/10 02:08:45    334s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/10 02:08:45    334s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/10 02:08:45    334s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/10 02:08:45    334s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/10 02:08:45    334s]  Setting StdDelay to: 15.6ps
[12/10 02:08:45    334s] 
[12/10 02:08:45    334s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/10 02:08:45    335s] 
[12/10 02:08:45    335s] TimeStamp Deleting Cell Server Begin ...
[12/10 02:08:45    335s] 
[12/10 02:08:45    335s] TimeStamp Deleting Cell Server End ...
[12/10 02:08:45    335s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2332.6M, EPOCH TIME: 1670659725.522290
[12/10 02:08:45    335s] All LLGs are deleted
[12/10 02:08:45    335s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2332.6M, EPOCH TIME: 1670659725.522404
[12/10 02:08:45    335s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.002, REAL:0.002, MEM:2332.6M, EPOCH TIME: 1670659725.524266
[12/10 02:08:45    335s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.003, REAL:0.003, MEM:2326.6M, EPOCH TIME: 1670659725.524827
[12/10 02:08:45    335s] Start to check current routing status for nets...
[12/10 02:08:46    335s] All nets are already routed correctly.
[12/10 02:08:46    335s] End to check current routing status for nets (mem=2326.6M)
[12/10 02:08:46    335s] Extraction called for design 'toplevel_498' of instances=164305 and nets=155450 using extraction engine 'preRoute' .
[12/10 02:08:46    335s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/10 02:08:46    335s] Type 'man IMPEXT-3530' for more detail.
[12/10 02:08:46    335s] PreRoute RC Extraction called for design toplevel_498.
[12/10 02:08:46    335s] RC Extraction called in multi-corner(1) mode.
[12/10 02:08:46    335s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/10 02:08:46    335s] Type 'man IMPEXT-6197' for more detail.
[12/10 02:08:46    335s] RCMode: PreRoute
[12/10 02:08:46    335s]       RC Corner Indexes            0   
[12/10 02:08:46    335s] Capacitance Scaling Factor   : 1.00000 
[12/10 02:08:46    335s] Resistance Scaling Factor    : 1.00000 
[12/10 02:08:46    335s] Clock Cap. Scaling Factor    : 1.00000 
[12/10 02:08:46    335s] Clock Res. Scaling Factor    : 1.00000 
[12/10 02:08:46    335s] Shrink Factor                : 1.00000
[12/10 02:08:46    335s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/10 02:08:46    336s] LayerId::1 widthSet size::1
[12/10 02:08:46    336s] LayerId::2 widthSet size::1
[12/10 02:08:46    336s] LayerId::3 widthSet size::1
[12/10 02:08:46    336s] LayerId::4 widthSet size::1
[12/10 02:08:46    336s] LayerId::5 widthSet size::1
[12/10 02:08:46    336s] LayerId::6 widthSet size::1
[12/10 02:08:46    336s] LayerId::7 widthSet size::1
[12/10 02:08:46    336s] LayerId::8 widthSet size::1
[12/10 02:08:46    336s] LayerId::9 widthSet size::1
[12/10 02:08:46    336s] Updating RC grid for preRoute extraction ...
[12/10 02:08:46    336s] eee: pegSigSF::1.070000
[12/10 02:08:46    336s] Initializing multi-corner resistance tables ...
[12/10 02:08:46    336s] eee: l::1 avDens::0.109843 usedTrk::19376.250000 availTrk::176400.000000 sigTrk::19376.250000
[12/10 02:08:46    336s] eee: l::2 avDens::0.447131 usedTrk::78873.912925 availTrk::176400.000000 sigTrk::78910.677551
[12/10 02:08:46    336s] eee: l::3 avDens::0.491997 usedTrk::86788.325968 availTrk::176400.000000 sigTrk::86845.283472
[12/10 02:08:46    336s] eee: l::4 avDens::0.021000 usedTrk::2.100000 availTrk::100.000000 sigTrk::2.100000
[12/10 02:08:46    336s] eee: l::5 avDens::0.001306 usedTrk::38.400000 availTrk::29400.000000 sigTrk::38.400000
[12/10 02:08:46    336s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:08:46    336s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:08:46    336s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:08:46    336s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:08:46    336s] {RT default_rc_corner 0 6 6 0}
[12/10 02:08:46    336s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[12/10 02:08:47    336s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2326.641M)
[12/10 02:08:47    336s] All LLGs are deleted
[12/10 02:08:47    336s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2326.6M, EPOCH TIME: 1670659727.145072
[12/10 02:08:47    336s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2326.6M, EPOCH TIME: 1670659727.145910
[12/10 02:08:47    336s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2326.6M, EPOCH TIME: 1670659727.202267
[12/10 02:08:47    336s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2326.6M, EPOCH TIME: 1670659727.208048
[12/10 02:08:47    336s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2326.6M, EPOCH TIME: 1670659727.217927
[12/10 02:08:47    336s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.006, MEM:2326.6M, EPOCH TIME: 1670659727.223629
[12/10 02:08:47    336s] Fast DP-INIT is on for default
[12/10 02:08:47    336s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.066, REAL:0.053, MEM:2326.6M, EPOCH TIME: 1670659727.261083
[12/10 02:08:47    336s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.117, MEM:2326.6M, EPOCH TIME: 1670659727.319262
[12/10 02:08:47    336s] Starting delay calculation for Setup views
[12/10 02:08:47    337s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/10 02:08:47    337s] #################################################################################
[12/10 02:08:47    337s] # Design Stage: PreRoute
[12/10 02:08:47    337s] # Design Name: toplevel_498
[12/10 02:08:47    337s] # Design Mode: 90nm
[12/10 02:08:47    337s] # Analysis Mode: MMMC Non-OCV 
[12/10 02:08:47    337s] # Parasitics Mode: No SPEF/RCDB 
[12/10 02:08:47    337s] # Signoff Settings: SI Off 
[12/10 02:08:47    337s] #################################################################################
[12/10 02:08:49    342s] Topological Sorting (REAL = 0:00:01.0, MEM = 2410.2M, InitMEM = 2393.7M)
[12/10 02:08:49    344s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/10 02:08:49    344s] Calculate delays in BcWc mode...
[12/10 02:08:49    344s] Start delay calculation (fullDC) (4 T). (MEM=2410.25)
[12/10 02:08:50    345s] End AAE Lib Interpolated Model. (MEM=2423.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:08:58    374s] Total number of fetched objects 152987
[12/10 02:08:58    374s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/10 02:08:58    374s] End delay calculation. (MEM=2653.36 CPU=0:00:25.2 REAL=0:00:06.0)
[12/10 02:08:58    374s] End delay calculation (fullDC). (MEM=2653.36 CPU=0:00:30.6 REAL=0:00:09.0)
[12/10 02:08:58    374s] *** CDM Built up (cpu=0:00:37.8  real=0:00:11.0  mem= 2653.4M) ***
[12/10 02:08:59    378s] *** Done Building Timing Graph (cpu=0:00:41.8 real=0:00:12.0 totSessionCpu=0:06:19 mem=2684.4M)
[12/10 02:09:01    381s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 10.634  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  32087  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    984 (984)     |   -4.952   |    986 (986)     |
|   max_tran     |  11810 (107078)  |  -55.924   |  11810 (107200)  |
|   max_fanout   |      2 (2)       |    -79     |      3 (3)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.551%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:50, real = 0:00:19, mem = 2142.8M, totSessionCpu=0:06:22 **
[12/10 02:09:01    381s] *** InitOpt #1 [finish] : cpu/real = 0:00:50.2/0:00:19.5 (2.6), totSession cpu/real = 0:06:22.0/0:03:03.6 (2.1), mem = 2444.9M
[12/10 02:09:01    381s] 
[12/10 02:09:01    381s] =============================================================================================
[12/10 02:09:01    381s]  Step TAT Report for InitOpt #1                                                 21.10-p004_1
[12/10 02:09:01    381s] =============================================================================================
[12/10 02:09:01    381s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:09:01    381s] ---------------------------------------------------------------------------------------------
[12/10 02:09:01    381s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:09:01    381s] [ OptSummaryReport       ]      1   0:00:00.3  (   1.7 % )     0:00:14.6 /  0:00:45.3    3.1
[12/10 02:09:01    381s] [ DrvReport              ]      1   0:00:01.5  (   7.5 % )     0:00:01.5 /  0:00:02.7    1.9
[12/10 02:09:01    381s] [ CellServerInit         ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[12/10 02:09:01    381s] [ LibAnalyzerInit        ]      1   0:00:02.2  (  11.3 % )     0:00:02.2 /  0:00:02.2    1.0
[12/10 02:09:01    381s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:09:01    381s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:09:01    381s] [ ExtractRC              ]      1   0:00:00.8  (   3.9 % )     0:00:00.8 /  0:00:00.8    1.0
[12/10 02:09:01    381s] [ TimingUpdate           ]      1   0:00:01.1  (   5.6 % )     0:00:12.6 /  0:00:41.8    3.3
[12/10 02:09:01    381s] [ FullDelayCalc          ]      1   0:00:11.5  (  59.1 % )     0:00:11.5 /  0:00:38.0    3.3
[12/10 02:09:01    381s] [ TimingReport           ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.4    2.1
[12/10 02:09:01    381s] [ MISC                   ]          0:00:01.9  (   9.6 % )     0:00:01.9 /  0:00:01.9    1.0
[12/10 02:09:01    381s] ---------------------------------------------------------------------------------------------
[12/10 02:09:01    381s]  InitOpt #1 TOTAL                   0:00:19.5  ( 100.0 % )     0:00:19.5 /  0:00:50.2    2.6
[12/10 02:09:01    381s] ---------------------------------------------------------------------------------------------
[12/10 02:09:01    381s] 
[12/10 02:09:01    381s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/10 02:09:01    381s] ### Creating PhyDesignMc. totSessionCpu=0:06:22 mem=2444.9M
[12/10 02:09:01    381s] OPERPROF: Starting DPlace-Init at level 1, MEM:2444.9M, EPOCH TIME: 1670659741.663643
[12/10 02:09:01    381s] z: 2, totalTracks: 1
[12/10 02:09:01    381s] z: 4, totalTracks: 1
[12/10 02:09:01    381s] z: 6, totalTracks: 1
[12/10 02:09:01    381s] z: 8, totalTracks: 1
[12/10 02:09:01    381s] #spOpts: VtWidth mergeVia=F 
[12/10 02:09:01    382s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2444.9M, EPOCH TIME: 1670659741.799780
[12/10 02:09:01    382s] 
[12/10 02:09:01    382s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:09:01    382s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.128, REAL:0.129, MEM:2444.9M, EPOCH TIME: 1670659741.929009
[12/10 02:09:01    382s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2444.9MB).
[12/10 02:09:01    382s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.325, REAL:0.327, MEM:2444.9M, EPOCH TIME: 1670659741.990497
[12/10 02:09:02    382s] TotalInstCnt at PhyDesignMc Initialization: 151,945
[12/10 02:09:02    382s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:23 mem=2444.9M
[12/10 02:09:02    382s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2444.9M, EPOCH TIME: 1670659742.519852
[12/10 02:09:02    382s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.024, REAL:0.024, MEM:2444.9M, EPOCH TIME: 1670659742.543708
[12/10 02:09:02    382s] TotalInstCnt at PhyDesignMc Destruction: 151,945
[12/10 02:09:02    382s] *** Starting optimizing excluded clock nets MEM= 2444.9M) ***
[12/10 02:09:03    384s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:01.9  MEM= 2447.3M) ***
[12/10 02:09:03    384s] 
[12/10 02:09:03    384s] Creating Lib Analyzer ...
[12/10 02:09:03    384s] 
[12/10 02:09:03    384s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/10 02:09:03    384s] Summary for sequential cells identification: 
[12/10 02:09:03    384s]   Identified SBFF number: 148
[12/10 02:09:03    384s]   Identified MBFF number: 0
[12/10 02:09:03    384s]   Identified SB Latch number: 0
[12/10 02:09:03    384s]   Identified MB Latch number: 0
[12/10 02:09:03    384s]   Not identified SBFF number: 0
[12/10 02:09:03    384s]   Not identified MBFF number: 0
[12/10 02:09:03    384s]   Not identified SB Latch number: 0
[12/10 02:09:03    384s]   Not identified MB Latch number: 0
[12/10 02:09:03    384s]   Number of sequential cells which are not FFs: 106
[12/10 02:09:03    384s]  Visiting view : slowView
[12/10 02:09:03    384s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/10 02:09:03    384s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/10 02:09:03    384s]  Visiting view : fastView
[12/10 02:09:03    384s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/10 02:09:03    384s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/10 02:09:03    384s] TLC MultiMap info (StdDelay):
[12/10 02:09:03    384s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/10 02:09:03    384s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/10 02:09:03    384s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/10 02:09:03    384s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/10 02:09:03    384s]  Setting StdDelay to: 15.6ps
[12/10 02:09:03    384s] 
[12/10 02:09:03    384s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/10 02:09:03    384s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/10 02:09:03    384s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/10 02:09:03    384s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/10 02:09:03    384s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/10 02:09:03    384s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/10 02:09:03    384s] 
[12/10 02:09:03    384s] {RT default_rc_corner 0 6 6 0}
[12/10 02:09:04    386s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:26 mem=2454.7M
[12/10 02:09:04    386s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:26 mem=2454.7M
[12/10 02:09:04    386s] Creating Lib Analyzer, finished. 
[12/10 02:09:04    386s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2454.7M, EPOCH TIME: 1670659744.604233
[12/10 02:09:04    386s] All LLGs are deleted
[12/10 02:09:04    386s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2454.7M, EPOCH TIME: 1670659744.604297
[12/10 02:09:04    386s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.008, REAL:0.008, MEM:2454.7M, EPOCH TIME: 1670659744.612759
[12/10 02:09:04    386s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.009, REAL:0.009, MEM:2452.7M, EPOCH TIME: 1670659744.613311
[12/10 02:09:04    386s] ### Creating LA Mngr. totSessionCpu=0:06:26 mem=2452.7M
[12/10 02:09:04    386s] ### Creating LA Mngr, finished. totSessionCpu=0:06:26 mem=2452.7M
[12/10 02:09:04    386s] Started Early Global Route kernel ( Curr Mem: 2452.75 MB )
[12/10 02:09:04    386s] (I)      ==================== Layers =====================
[12/10 02:09:04    386s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:09:04    386s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/10 02:09:04    386s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:09:04    386s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/10 02:09:04    386s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/10 02:09:04    386s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/10 02:09:04    386s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/10 02:09:04    386s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/10 02:09:04    386s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/10 02:09:04    386s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/10 02:09:04    386s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/10 02:09:04    386s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/10 02:09:04    386s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/10 02:09:04    386s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/10 02:09:04    386s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/10 02:09:04    386s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/10 02:09:04    386s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/10 02:09:04    386s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/10 02:09:04    386s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/10 02:09:04    386s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/10 02:09:04    386s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:09:04    386s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/10 02:09:04    386s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/10 02:09:04    386s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/10 02:09:04    386s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/10 02:09:04    386s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/10 02:09:04    386s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:09:04    386s] (I)      Started Import and model ( Curr Mem: 2452.75 MB )
[12/10 02:09:04    386s] (I)      Default power domain name = toplevel_498
[12/10 02:09:04    386s] .Number of ignored instance 0
[12/10 02:09:05    386s] (I)      Number of inbound cells 0
[12/10 02:09:05    386s] (I)      Number of opened ILM blockages 0
[12/10 02:09:05    386s] (I)      Number of instances temporarily fixed by detailed placement 12360
[12/10 02:09:05    386s] (I)      numMoveCells=151945, numMacros=0  numPads=21  numMultiRowHeightInsts=0
[12/10 02:09:05    386s] (I)      cell height: 4000, count: 151945
[12/10 02:09:05    387s] (I)      Number of nets = 152968 ( 0 ignored )
[12/10 02:09:05    387s] (I)      Read rows... (mem=2587.7M)
[12/10 02:09:05    387s] (I)      rowRegion is not equal to core box, resetting core box
[12/10 02:09:05    387s] (I)      rowRegion : (0, 0) - (1650000, 1648000)
[12/10 02:09:05    387s] (I)      coreBox   : (0, 0) - (1650000, 1650000)
[12/10 02:09:05    387s] (I)      Done Read rows (cpu=0.000s, mem=2587.7M)
[12/10 02:09:05    387s] (I)      Identified Clock instances: Flop 30789, Clock buffer/inverter 2, Gate 0, Logic 8
[12/10 02:09:05    387s] (I)      Read module constraints... (mem=2587.7M)
[12/10 02:09:05    387s] (I)      Done Read module constraints (cpu=0.000s, mem=2587.7M)
[12/10 02:09:05    387s] (I)      == Non-default Options ==
[12/10 02:09:05    387s] (I)      Maximum routing layer                              : 6
[12/10 02:09:05    387s] (I)      Buffering-aware routing                            : true
[12/10 02:09:05    387s] (I)      Spread congestion away from blockages              : true
[12/10 02:09:05    387s] (I)      Number of threads                                  : 4
[12/10 02:09:05    387s] (I)      Overflow penalty cost                              : 10
[12/10 02:09:05    387s] (I)      Source-to-sink ratio                               : 0.300000
[12/10 02:09:05    387s] (I)      Method to set GCell size                           : row
[12/10 02:09:05    387s] (I)      Counted 10337 PG shapes. We will not process PG shapes layer by layer.
[12/10 02:09:05    387s] (I)      Use row-based GCell size
[12/10 02:09:05    387s] (I)      Use row-based GCell align
[12/10 02:09:05    387s] (I)      layer 0 area = 168000
[12/10 02:09:05    387s] (I)      layer 1 area = 208000
[12/10 02:09:05    387s] (I)      layer 2 area = 208000
[12/10 02:09:05    387s] (I)      layer 3 area = 208000
[12/10 02:09:05    387s] (I)      layer 4 area = 208000
[12/10 02:09:05    387s] (I)      layer 5 area = 208000
[12/10 02:09:05    387s] (I)      GCell unit size   : 4000
[12/10 02:09:05    387s] (I)      GCell multiplier  : 1
[12/10 02:09:05    387s] (I)      GCell row height  : 4000
[12/10 02:09:05    387s] (I)      Actual row height : 4000
[12/10 02:09:05    387s] (I)      GCell align ref   : 0 0
[12/10 02:09:05    387s] [NR-eGR] Track table information for default rule: 
[12/10 02:09:05    387s] [NR-eGR] M1 has no routable track
[12/10 02:09:05    387s] [NR-eGR] M2 has single uniform track structure
[12/10 02:09:05    387s] [NR-eGR] M3 has single uniform track structure
[12/10 02:09:05    387s] [NR-eGR] M4 has single uniform track structure
[12/10 02:09:05    387s] [NR-eGR] M5 has single uniform track structure
[12/10 02:09:05    387s] [NR-eGR] M6 has single uniform track structure
[12/10 02:09:05    387s] (I)      =============== Default via ================
[12/10 02:09:05    387s] (I)      +---+------------------+-------------------+
[12/10 02:09:05    387s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/10 02:09:05    387s] (I)      +---+------------------+-------------------+
[12/10 02:09:05    387s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/10 02:09:05    387s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/10 02:09:05    387s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/10 02:09:05    387s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/10 02:09:05    387s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/10 02:09:05    387s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/10 02:09:05    387s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/10 02:09:05    387s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/10 02:09:05    387s] (I)      +---+------------------+-------------------+
[12/10 02:09:05    387s] [NR-eGR] Read 17358 PG shapes
[12/10 02:09:05    387s] [NR-eGR] Read 0 clock shapes
[12/10 02:09:05    387s] [NR-eGR] Read 0 other shapes
[12/10 02:09:05    387s] [NR-eGR] #Routing Blockages  : 0
[12/10 02:09:05    387s] [NR-eGR] #Instance Blockages : 0
[12/10 02:09:05    387s] [NR-eGR] #PG Blockages       : 17358
[12/10 02:09:05    387s] [NR-eGR] #Halo Blockages     : 0
[12/10 02:09:05    387s] [NR-eGR] #Boundary Blockages : 0
[12/10 02:09:05    387s] [NR-eGR] #Clock Blockages    : 0
[12/10 02:09:05    387s] [NR-eGR] #Other Blockages    : 0
[12/10 02:09:05    387s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/10 02:09:05    387s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/10 02:09:05    387s] [NR-eGR] Read 152968 nets ( ignored 0 )
[12/10 02:09:05    387s] (I)      early_global_route_priority property id does not exist.
[12/10 02:09:05    387s] (I)      Read Num Blocks=17358  Num Prerouted Wires=0  Num CS=0
[12/10 02:09:05    387s] (I)      Layer 1 (V) : #blockages 4956 : #preroutes 0
[12/10 02:09:06    387s] (I)      Layer 2 (H) : #blockages 4956 : #preroutes 0
[12/10 02:09:06    387s] (I)      Layer 3 (V) : #blockages 4956 : #preroutes 0
[12/10 02:09:06    387s] (I)      Layer 4 (H) : #blockages 2490 : #preroutes 0
[12/10 02:09:06    387s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/10 02:09:06    387s] (I)      Number of ignored nets                =      0
[12/10 02:09:06    387s] (I)      Number of connected nets              =      0
[12/10 02:09:06    387s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/10 02:09:06    387s] (I)      Number of clock nets                  =     11.  Ignored: No
[12/10 02:09:06    387s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/10 02:09:06    387s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/10 02:09:06    387s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/10 02:09:06    387s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/10 02:09:06    387s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/10 02:09:06    387s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/10 02:09:06    387s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/10 02:09:06    387s] (I)      Constructing bin map
[12/10 02:09:06    387s] (I)      Initialize bin information with width=8000 height=8000
[12/10 02:09:06    387s] (I)      Done constructing bin map
[12/10 02:09:06    387s] [NR-eGR] There are 11 clock nets ( 0 with NDR ).
[12/10 02:09:06    387s] (I)      Ndr track 0 does not exist
[12/10 02:09:06    387s] (I)      ---------------------Grid Graph Info--------------------
[12/10 02:09:06    387s] (I)      Routing area        : (0, 0) - (1650000, 1650000)
[12/10 02:09:06    387s] (I)      Core area           : (0, 0) - (1650000, 1648000)
[12/10 02:09:06    387s] (I)      Site width          :   400  (dbu)
[12/10 02:09:06    387s] (I)      Row height          :  4000  (dbu)
[12/10 02:09:06    387s] (I)      GCell row height    :  4000  (dbu)
[12/10 02:09:06    387s] (I)      GCell width         :  4000  (dbu)
[12/10 02:09:06    387s] (I)      GCell height        :  4000  (dbu)
[12/10 02:09:06    387s] (I)      Grid                :   413   413     6
[12/10 02:09:06    387s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/10 02:09:06    387s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/10 02:09:06    387s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/10 02:09:06    387s] (I)      Default wire width  :   180   200   200   200   200   200
[12/10 02:09:06    387s] (I)      Default wire space  :   180   200   200   200   200   200
[12/10 02:09:06    387s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/10 02:09:06    387s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/10 02:09:06    387s] (I)      First track coord   :     0   200   200   200   200   200
[12/10 02:09:06    387s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/10 02:09:06    387s] (I)      Total num of tracks :     0  4125  4125  4125  4125  4125
[12/10 02:09:06    387s] (I)      Num of masks        :     1     1     1     1     1     1
[12/10 02:09:06    387s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/10 02:09:06    387s] (I)      --------------------------------------------------------
[12/10 02:09:06    387s] 
[12/10 02:09:06    387s] [NR-eGR] ============ Routing rule table ============
[12/10 02:09:06    387s] [NR-eGR] Rule id: 0  Nets: 152968
[12/10 02:09:06    387s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/10 02:09:06    387s] (I)                    Layer    2    3    4    5    6 
[12/10 02:09:06    387s] (I)                    Pitch  400  400  400  400  400 
[12/10 02:09:06    387s] (I)             #Used tracks    1    1    1    1    1 
[12/10 02:09:06    387s] (I)       #Fully used tracks    1    1    1    1    1 
[12/10 02:09:06    387s] [NR-eGR] ========================================
[12/10 02:09:06    387s] [NR-eGR] 
[12/10 02:09:06    387s] (I)      =============== Blocked Tracks ===============
[12/10 02:09:06    387s] (I)      +-------+---------+----------+---------------+
[12/10 02:09:06    387s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/10 02:09:06    387s] (I)      +-------+---------+----------+---------------+
[12/10 02:09:06    387s] (I)      |     1 |       0 |        0 |         0.00% |
[12/10 02:09:06    387s] (I)      |     2 | 1703625 |    31762 |         1.86% |
[12/10 02:09:06    387s] (I)      |     3 | 1703625 |    15678 |         0.92% |
[12/10 02:09:06    387s] (I)      |     4 | 1703625 |    31762 |         1.86% |
[12/10 02:09:06    387s] (I)      |     5 | 1703625 |    70125 |         4.12% |
[12/10 02:09:06    387s] (I)      |     6 | 1703625 |        0 |         0.00% |
[12/10 02:09:06    387s] (I)      +-------+---------+----------+---------------+
[12/10 02:09:06    387s] (I)      Finished Import and model ( CPU: 1.27 sec, Real: 1.28 sec, Curr Mem: 2623.86 MB )
[12/10 02:09:06    387s] (I)      Reset routing kernel
[12/10 02:09:06    387s] (I)      Started Global Routing ( Curr Mem: 2623.86 MB )
[12/10 02:09:06    387s] (I)      totalPins=576313  totalGlobalPin=556532 (96.57%)
[12/10 02:09:06    388s] (I)      total 2D Cap : 8445936 = (3356924 H, 5089012 V)
[12/10 02:09:06    388s] (I)      #blocked areas for congestion spreading : 0
[12/10 02:09:06    388s] [NR-eGR] Layer group 1: route 152968 net(s) in layer range [2, 6]
[12/10 02:09:06    388s] (I)      
[12/10 02:09:06    388s] (I)      ============  Phase 1a Route ============
[12/10 02:09:07    389s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/10 02:09:07    389s] (I)      Usage: 1662214 = (868967 H, 793247 V) = (25.89% H, 15.59% V) = (1.738e+06um H, 1.586e+06um V)
[12/10 02:09:07    389s] (I)      
[12/10 02:09:07    389s] (I)      ============  Phase 1b Route ============
[12/10 02:09:07    389s] (I)      Usage: 1662354 = (869030 H, 793324 V) = (25.89% H, 15.59% V) = (1.738e+06um H, 1.587e+06um V)
[12/10 02:09:07    389s] (I)      Overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 3.324708e+06um
[12/10 02:09:07    389s] (I)      Congestion metric : 0.04%H 0.00%V, 0.04%HV
[12/10 02:09:07    389s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/10 02:09:07    389s] (I)      
[12/10 02:09:07    389s] (I)      ============  Phase 1c Route ============
[12/10 02:09:07    389s] (I)      Level2 Grid: 83 x 83
[12/10 02:09:07    389s] (I)      Usage: 1662354 = (869030 H, 793324 V) = (25.89% H, 15.59% V) = (1.738e+06um H, 1.587e+06um V)
[12/10 02:09:07    389s] (I)      
[12/10 02:09:07    389s] (I)      ============  Phase 1d Route ============
[12/10 02:09:07    389s] (I)      Usage: 1662396 = (868987 H, 793409 V) = (25.89% H, 15.59% V) = (1.738e+06um H, 1.587e+06um V)
[12/10 02:09:07    389s] (I)      
[12/10 02:09:07    389s] (I)      ============  Phase 1e Route ============
[12/10 02:09:07    389s] (I)      Usage: 1662396 = (868987 H, 793409 V) = (25.89% H, 15.59% V) = (1.738e+06um H, 1.587e+06um V)
[12/10 02:09:07    389s] [NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 3.324792e+06um
[12/10 02:09:07    389s] (I)      
[12/10 02:09:07    389s] (I)      ============  Phase 1l Route ============
[12/10 02:09:08    391s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/10 02:09:08    391s] (I)      Layer  2:    1689983    703460        80           0     1701560    ( 0.00%) 
[12/10 02:09:08    391s] (I)      Layer  3:    1688982    691360       104           0     1701560    ( 0.00%) 
[12/10 02:09:08    391s] (I)      Layer  4:    1689983    309745         0           0     1701560    ( 0.00%) 
[12/10 02:09:08    391s] (I)      Layer  5:    1665914    207980       262           0     1701560    ( 0.00%) 
[12/10 02:09:08    391s] (I)      Layer  6:    1699500     25391         0           0     1701560    ( 0.00%) 
[12/10 02:09:08    391s] (I)      Total:       8434362   1937936       446           0     8507800    ( 0.00%) 
[12/10 02:09:08    391s] (I)      
[12/10 02:09:08    391s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/10 02:09:08    391s] [NR-eGR]                        OverCon           OverCon            
[12/10 02:09:08    391s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/10 02:09:08    391s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[12/10 02:09:08    391s] [NR-eGR] ---------------------------------------------------------------
[12/10 02:09:08    391s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/10 02:09:08    391s] [NR-eGR]      M2 ( 2)        70( 0.04%)         0( 0.00%)   ( 0.04%) 
[12/10 02:09:08    391s] [NR-eGR]      M3 ( 3)        83( 0.05%)         2( 0.00%)   ( 0.05%) 
[12/10 02:09:08    391s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/10 02:09:08    391s] [NR-eGR]      M5 ( 5)       152( 0.09%)        21( 0.01%)   ( 0.10%) 
[12/10 02:09:08    391s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/10 02:09:08    391s] [NR-eGR] ---------------------------------------------------------------
[12/10 02:09:08    391s] [NR-eGR]        Total       305( 0.04%)        23( 0.00%)   ( 0.04%) 
[12/10 02:09:08    391s] [NR-eGR] 
[12/10 02:09:08    391s] (I)      Finished Global Routing ( CPU: 3.48 sec, Real: 2.18 sec, Curr Mem: 2667.86 MB )
[12/10 02:09:08    391s] (I)      total 2D Cap : 8450895 = (3359407 H, 5091488 V)
[12/10 02:09:08    391s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[12/10 02:09:08    391s] (I)      ============= Track Assignment ============
[12/10 02:09:08    391s] (I)      Started Track Assignment (4T) ( Curr Mem: 2667.86 MB )
[12/10 02:09:08    391s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/10 02:09:08    391s] (I)      Run Multi-thread track assignment
[12/10 02:09:09    394s] (I)      Finished Track Assignment (4T) ( CPU: 3.39 sec, Real: 0.91 sec, Curr Mem: 2718.09 MB )
[12/10 02:09:09    394s] (I)      Started Export ( Curr Mem: 2718.09 MB )
[12/10 02:09:09    395s] [NR-eGR]             Length (um)     Vias 
[12/10 02:09:09    395s] [NR-eGR] ---------------------------------
[12/10 02:09:09    395s] [NR-eGR]  M1  (1H)             0   576294 
[12/10 02:09:09    395s] [NR-eGR]  M2  (2V)       1049621   857465 
[12/10 02:09:09    395s] [NR-eGR]  M3  (3H)       1365041    91914 
[12/10 02:09:09    395s] [NR-eGR]  M4  (4V)        605485    33167 
[12/10 02:09:09    395s] [NR-eGR]  M5  (5H)        416677     2617 
[12/10 02:09:09    395s] [NR-eGR]  M6  (6V)         50917        0 
[12/10 02:09:09    395s] [NR-eGR]  M7  (7H)             0        0 
[12/10 02:09:09    395s] [NR-eGR]  M8  (8V)             0        0 
[12/10 02:09:09    395s] [NR-eGR]  M9  (9H)             0        0 
[12/10 02:09:09    395s] [NR-eGR] ---------------------------------
[12/10 02:09:09    395s] [NR-eGR]      Total      3487740  1561457 
[12/10 02:09:09    395s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:09:09    395s] [NR-eGR] Total half perimeter of net bounding box: 2481754um
[12/10 02:09:09    395s] [NR-eGR] Total length: 3487740um, number of vias: 1561457
[12/10 02:09:09    395s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:09:09    395s] [NR-eGR] Total eGR-routed clock nets wire length: 116032um, number of vias: 84637
[12/10 02:09:09    395s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:09:10    397s] (I)      Finished Export ( CPU: 2.42 sec, Real: 1.63 sec, Curr Mem: 2757.57 MB )
[12/10 02:09:11    397s] [NR-eGR] Finished Early Global Route kernel ( CPU: 10.70 sec, Real: 6.14 sec, Curr Mem: 2757.57 MB )
[12/10 02:09:11    397s] (I)      ========================================== Runtime Summary ==========================================
[12/10 02:09:11    397s] (I)       Step                                                     %     Start    Finish      Real        CPU 
[12/10 02:09:11    397s] (I)      -----------------------------------------------------------------------------------------------------
[12/10 02:09:11    397s] (I)       Early Global Route kernel                          100.00%  0.00 sec  6.14 sec  6.14 sec  10.70 sec 
[12/10 02:09:11    397s] (I)       +-Import and model                                  20.83%  0.00 sec  1.28 sec  1.28 sec   1.27 sec 
[12/10 02:09:11    397s] (I)       | +-Create place DB                                 14.70%  0.00 sec  0.91 sec  0.90 sec   0.90 sec 
[12/10 02:09:11    397s] (I)       | | +-Import place data                             14.70%  0.00 sec  0.91 sec  0.90 sec   0.90 sec 
[12/10 02:09:11    397s] (I)       | | | +-Read instances and placement                 3.83%  0.01 sec  0.24 sec  0.23 sec   0.23 sec 
[12/10 02:09:11    397s] (I)       | | | +-Read nets                                    8.90%  0.24 sec  0.79 sec  0.55 sec   0.54 sec 
[12/10 02:09:11    397s] (I)       | +-Create route DB                                  4.76%  0.91 sec  1.20 sec  0.29 sec   0.29 sec 
[12/10 02:09:11    397s] (I)       | | +-Import route data (4T)                         4.76%  0.91 sec  1.20 sec  0.29 sec   0.29 sec 
[12/10 02:09:11    397s] (I)       | | | +-Read blockages ( Layer 2-6 )                 0.59%  0.92 sec  0.95 sec  0.04 sec   0.04 sec 
[12/10 02:09:11    397s] (I)       | | | | +-Read routing blockages                     0.00%  0.92 sec  0.92 sec  0.00 sec   0.00 sec 
[12/10 02:09:11    397s] (I)       | | | | +-Read instance blockages                    0.54%  0.92 sec  0.95 sec  0.03 sec   0.03 sec 
[12/10 02:09:11    397s] (I)       | | | | +-Read PG blockages                          0.05%  0.95 sec  0.95 sec  0.00 sec   0.00 sec 
[12/10 02:09:11    397s] (I)       | | | | +-Read clock blockages                       0.00%  0.95 sec  0.95 sec  0.00 sec   0.00 sec 
[12/10 02:09:11    397s] (I)       | | | | +-Read other blockages                       0.00%  0.95 sec  0.95 sec  0.00 sec   0.00 sec 
[12/10 02:09:11    397s] (I)       | | | | +-Read boundary cut boxes                    0.00%  0.95 sec  0.95 sec  0.00 sec   0.00 sec 
[12/10 02:09:11    397s] (I)       | | | +-Read blackboxes                              0.00%  0.95 sec  0.95 sec  0.00 sec   0.00 sec 
[12/10 02:09:11    397s] (I)       | | | +-Read prerouted                               0.11%  0.95 sec  0.96 sec  0.01 sec   0.01 sec 
[12/10 02:09:11    397s] (I)       | | | +-Read unlegalized nets                        0.60%  0.96 sec  1.00 sec  0.04 sec   0.04 sec 
[12/10 02:09:11    397s] (I)       | | | +-Read nets                                    1.08%  1.00 sec  1.06 sec  0.07 sec   0.07 sec 
[12/10 02:09:11    397s] (I)       | | | +-Set up via pillars                           0.04%  1.08 sec  1.08 sec  0.00 sec   0.00 sec 
[12/10 02:09:11    397s] (I)       | | | +-Initialize 3D grid graph                     0.02%  1.10 sec  1.10 sec  0.00 sec   0.00 sec 
[12/10 02:09:11    397s] (I)       | | | +-Model blockage capacity                      1.37%  1.10 sec  1.18 sec  0.08 sec   0.08 sec 
[12/10 02:09:11    397s] (I)       | | | | +-Initialize 3D capacity                     1.32%  1.10 sec  1.18 sec  0.08 sec   0.08 sec 
[12/10 02:09:11    397s] (I)       | +-Read aux data                                    0.53%  1.20 sec  1.23 sec  0.03 sec   0.03 sec 
[12/10 02:09:11    397s] (I)       | +-Others data preparation                          0.24%  1.23 sec  1.25 sec  0.01 sec   0.01 sec 
[12/10 02:09:11    397s] (I)       | +-Create route kernel                              0.08%  1.25 sec  1.25 sec  0.00 sec   0.00 sec 
[12/10 02:09:11    397s] (I)       +-Global Routing                                    35.47%  1.28 sec  3.46 sec  2.18 sec   3.48 sec 
[12/10 02:09:11    397s] (I)       | +-Initialization                                   0.86%  1.28 sec  1.34 sec  0.05 sec   0.05 sec 
[12/10 02:09:11    397s] (I)       | +-Net group 1                                     34.02%  1.34 sec  3.43 sec  2.09 sec   3.40 sec 
[12/10 02:09:11    397s] (I)       | | +-Generate topology (4T)                         2.55%  1.34 sec  1.50 sec  0.16 sec   0.34 sec 
[12/10 02:09:11    397s] (I)       | | +-Phase 1a                                      13.30%  1.54 sec  2.35 sec  0.82 sec   1.22 sec 
[12/10 02:09:11    397s] (I)       | | | +-Pattern routing (4T)                         9.49%  1.54 sec  2.12 sec  0.58 sec   0.99 sec 
[12/10 02:09:11    397s] (I)       | | | +-Pattern Routing Avoiding Blockages           1.93%  2.12 sec  2.24 sec  0.12 sec   0.12 sec 
[12/10 02:09:11    397s] (I)       | | | +-Add via demand to 2D                         1.87%  2.24 sec  2.35 sec  0.12 sec   0.11 sec 
[12/10 02:09:11    397s] (I)       | | +-Phase 1b                                       4.07%  2.35 sec  2.60 sec  0.25 sec   0.31 sec 
[12/10 02:09:11    397s] (I)       | | | +-Monotonic routing (4T)                       4.02%  2.35 sec  2.60 sec  0.25 sec   0.30 sec 
[12/10 02:09:11    397s] (I)       | | +-Phase 1c                                       1.04%  2.60 sec  2.67 sec  0.06 sec   0.06 sec 
[12/10 02:09:11    397s] (I)       | | | +-Two level Routing                            1.03%  2.60 sec  2.67 sec  0.06 sec   0.06 sec 
[12/10 02:09:11    397s] (I)       | | | | +-Two Level Routing (Regular)                0.57%  2.60 sec  2.64 sec  0.03 sec   0.03 sec 
[12/10 02:09:11    397s] (I)       | | | | +-Two Level Routing (Strong)                 0.20%  2.64 sec  2.65 sec  0.01 sec   0.01 sec 
[12/10 02:09:11    397s] (I)       | | | | +-Two Level Routing ( Reach Aware Clean )    0.22%  2.65 sec  2.67 sec  0.01 sec   0.01 sec 
[12/10 02:09:11    397s] (I)       | | +-Phase 1d                                       3.11%  2.67 sec  2.86 sec  0.19 sec   0.19 sec 
[12/10 02:09:11    397s] (I)       | | | +-Detoured routing                             3.11%  2.67 sec  2.86 sec  0.19 sec   0.19 sec 
[12/10 02:09:11    397s] (I)       | | +-Phase 1e                                       0.28%  2.86 sec  2.87 sec  0.02 sec   0.02 sec 
[12/10 02:09:11    397s] (I)       | | | +-Route legalization                           0.26%  2.86 sec  2.87 sec  0.02 sec   0.02 sec 
[12/10 02:09:11    397s] (I)       | | | | +-Legalize Reach Aware Violations            0.26%  2.86 sec  2.87 sec  0.02 sec   0.02 sec 
[12/10 02:09:11    397s] (I)       | | +-Phase 1l                                       9.04%  2.87 sec  3.43 sec  0.55 sec   1.22 sec 
[12/10 02:09:11    397s] (I)       | | | +-Layer assignment (4T)                        8.85%  2.89 sec  3.43 sec  0.54 sec   1.21 sec 
[12/10 02:09:11    397s] (I)       | +-Clean cong LA                                    0.00%  3.43 sec  3.43 sec  0.00 sec   0.00 sec 
[12/10 02:09:11    397s] (I)       +-Export 3D cong map                                 0.63%  3.46 sec  3.50 sec  0.04 sec   0.04 sec 
[12/10 02:09:11    397s] (I)       | +-Export 2D cong map                               0.09%  3.49 sec  3.50 sec  0.01 sec   0.01 sec 
[12/10 02:09:11    397s] (I)       +-Extract Global 3D Wires                            0.61%  3.51 sec  3.54 sec  0.04 sec   0.04 sec 
[12/10 02:09:11    397s] (I)       +-Track Assignment (4T)                             14.79%  3.54 sec  4.45 sec  0.91 sec   3.39 sec 
[12/10 02:09:11    397s] (I)       | +-Initialization                                   0.17%  3.54 sec  3.56 sec  0.01 sec   0.01 sec 
[12/10 02:09:11    397s] (I)       | +-Track Assignment Kernel                         14.61%  3.56 sec  4.45 sec  0.90 sec   3.38 sec 
[12/10 02:09:11    397s] (I)       | +-Free Memory                                      0.01%  4.45 sec  4.45 sec  0.00 sec   0.00 sec 
[12/10 02:09:11    397s] (I)       +-Export                                            26.56%  4.45 sec  6.08 sec  1.63 sec   2.42 sec 
[12/10 02:09:11    397s] (I)       | +-Export DB wires                                  4.99%  4.45 sec  4.76 sec  0.31 sec   0.90 sec 
[12/10 02:09:11    397s] (I)       | | +-Export all nets (4T)                           3.37%  4.51 sec  4.71 sec  0.21 sec   0.70 sec 
[12/10 02:09:11    397s] (I)       | | +-Set wire vias (4T)                             0.71%  4.71 sec  4.76 sec  0.04 sec   0.15 sec 
[12/10 02:09:11    397s] (I)       | +-Report wirelength                                4.29%  4.76 sec  5.02 sec  0.26 sec   0.26 sec 
[12/10 02:09:11    397s] (I)       | +-Update net boxes                                 1.58%  5.02 sec  5.12 sec  0.10 sec   0.31 sec 
[12/10 02:09:11    397s] (I)       | +-Update timing                                   15.69%  5.12 sec  6.08 sec  0.96 sec   0.95 sec 
[12/10 02:09:11    397s] (I)       +-Postprocess design                                 0.00%  6.08 sec  6.08 sec  0.00 sec   0.00 sec 
[12/10 02:09:11    397s] (I)      ========================== Summary by functions ===========================
[12/10 02:09:11    397s] (I)       Lv  Step                                           %      Real        CPU 
[12/10 02:09:11    397s] (I)      ---------------------------------------------------------------------------
[12/10 02:09:11    397s] (I)        0  Early Global Route kernel                100.00%  6.14 sec  10.70 sec 
[12/10 02:09:11    397s] (I)        1  Global Routing                            35.47%  2.18 sec   3.48 sec 
[12/10 02:09:11    397s] (I)        1  Export                                    26.56%  1.63 sec   2.42 sec 
[12/10 02:09:11    397s] (I)        1  Import and model                          20.83%  1.28 sec   1.27 sec 
[12/10 02:09:11    397s] (I)        1  Track Assignment (4T)                     14.79%  0.91 sec   3.39 sec 
[12/10 02:09:11    397s] (I)        1  Export 3D cong map                         0.63%  0.04 sec   0.04 sec 
[12/10 02:09:11    397s] (I)        1  Extract Global 3D Wires                    0.61%  0.04 sec   0.04 sec 
[12/10 02:09:11    397s] (I)        1  Postprocess design                         0.00%  0.00 sec   0.00 sec 
[12/10 02:09:11    397s] (I)        2  Net group 1                               34.02%  2.09 sec   3.40 sec 
[12/10 02:09:11    397s] (I)        2  Update timing                             15.69%  0.96 sec   0.95 sec 
[12/10 02:09:11    397s] (I)        2  Create place DB                           14.70%  0.90 sec   0.90 sec 
[12/10 02:09:11    397s] (I)        2  Track Assignment Kernel                   14.61%  0.90 sec   3.38 sec 
[12/10 02:09:11    397s] (I)        2  Export DB wires                            4.99%  0.31 sec   0.90 sec 
[12/10 02:09:11    397s] (I)        2  Create route DB                            4.76%  0.29 sec   0.29 sec 
[12/10 02:09:11    397s] (I)        2  Report wirelength                          4.29%  0.26 sec   0.26 sec 
[12/10 02:09:11    397s] (I)        2  Update net boxes                           1.58%  0.10 sec   0.31 sec 
[12/10 02:09:11    397s] (I)        2  Initialization                             1.03%  0.06 sec   0.06 sec 
[12/10 02:09:11    397s] (I)        2  Read aux data                              0.53%  0.03 sec   0.03 sec 
[12/10 02:09:11    397s] (I)        2  Others data preparation                    0.24%  0.01 sec   0.01 sec 
[12/10 02:09:11    397s] (I)        2  Export 2D cong map                         0.09%  0.01 sec   0.01 sec 
[12/10 02:09:11    397s] (I)        2  Create route kernel                        0.08%  0.00 sec   0.00 sec 
[12/10 02:09:11    397s] (I)        2  Free Memory                                0.01%  0.00 sec   0.00 sec 
[12/10 02:09:11    397s] (I)        2  Clean cong LA                              0.00%  0.00 sec   0.00 sec 
[12/10 02:09:11    397s] (I)        3  Import place data                         14.70%  0.90 sec   0.90 sec 
[12/10 02:09:11    397s] (I)        3  Phase 1a                                  13.30%  0.82 sec   1.22 sec 
[12/10 02:09:11    397s] (I)        3  Phase 1l                                   9.04%  0.55 sec   1.22 sec 
[12/10 02:09:11    397s] (I)        3  Import route data (4T)                     4.76%  0.29 sec   0.29 sec 
[12/10 02:09:11    397s] (I)        3  Phase 1b                                   4.07%  0.25 sec   0.31 sec 
[12/10 02:09:11    397s] (I)        3  Export all nets (4T)                       3.37%  0.21 sec   0.70 sec 
[12/10 02:09:11    397s] (I)        3  Phase 1d                                   3.11%  0.19 sec   0.19 sec 
[12/10 02:09:11    397s] (I)        3  Generate topology (4T)                     2.55%  0.16 sec   0.34 sec 
[12/10 02:09:11    397s] (I)        3  Phase 1c                                   1.04%  0.06 sec   0.06 sec 
[12/10 02:09:11    397s] (I)        3  Set wire vias (4T)                         0.71%  0.04 sec   0.15 sec 
[12/10 02:09:11    397s] (I)        3  Phase 1e                                   0.28%  0.02 sec   0.02 sec 
[12/10 02:09:11    397s] (I)        4  Read nets                                  9.98%  0.61 sec   0.61 sec 
[12/10 02:09:11    397s] (I)        4  Pattern routing (4T)                       9.49%  0.58 sec   0.99 sec 
[12/10 02:09:11    397s] (I)        4  Layer assignment (4T)                      8.85%  0.54 sec   1.21 sec 
[12/10 02:09:11    397s] (I)        4  Monotonic routing (4T)                     4.02%  0.25 sec   0.30 sec 
[12/10 02:09:11    397s] (I)        4  Read instances and placement               3.83%  0.23 sec   0.23 sec 
[12/10 02:09:11    397s] (I)        4  Detoured routing                           3.11%  0.19 sec   0.19 sec 
[12/10 02:09:11    397s] (I)        4  Pattern Routing Avoiding Blockages         1.93%  0.12 sec   0.12 sec 
[12/10 02:09:11    397s] (I)        4  Add via demand to 2D                       1.87%  0.12 sec   0.11 sec 
[12/10 02:09:11    397s] (I)        4  Model blockage capacity                    1.37%  0.08 sec   0.08 sec 
[12/10 02:09:11    397s] (I)        4  Two level Routing                          1.03%  0.06 sec   0.06 sec 
[12/10 02:09:11    397s] (I)        4  Read unlegalized nets                      0.60%  0.04 sec   0.04 sec 
[12/10 02:09:11    397s] (I)        4  Read blockages ( Layer 2-6 )               0.59%  0.04 sec   0.04 sec 
[12/10 02:09:11    397s] (I)        4  Route legalization                         0.26%  0.02 sec   0.02 sec 
[12/10 02:09:11    397s] (I)        4  Read prerouted                             0.11%  0.01 sec   0.01 sec 
[12/10 02:09:11    397s] (I)        4  Set up via pillars                         0.04%  0.00 sec   0.00 sec 
[12/10 02:09:11    397s] (I)        4  Initialize 3D grid graph                   0.02%  0.00 sec   0.00 sec 
[12/10 02:09:11    397s] (I)        4  Read blackboxes                            0.00%  0.00 sec   0.00 sec 
[12/10 02:09:11    397s] (I)        5  Initialize 3D capacity                     1.32%  0.08 sec   0.08 sec 
[12/10 02:09:11    397s] (I)        5  Two Level Routing (Regular)                0.57%  0.03 sec   0.03 sec 
[12/10 02:09:11    397s] (I)        5  Read instance blockages                    0.54%  0.03 sec   0.03 sec 
[12/10 02:09:11    397s] (I)        5  Legalize Reach Aware Violations            0.26%  0.02 sec   0.02 sec 
[12/10 02:09:11    397s] (I)        5  Two Level Routing ( Reach Aware Clean )    0.22%  0.01 sec   0.01 sec 
[12/10 02:09:11    397s] (I)        5  Two Level Routing (Strong)                 0.20%  0.01 sec   0.01 sec 
[12/10 02:09:11    397s] (I)        5  Read PG blockages                          0.05%  0.00 sec   0.00 sec 
[12/10 02:09:11    397s] (I)        5  Read clock blockages                       0.00%  0.00 sec   0.00 sec 
[12/10 02:09:11    397s] (I)        5  Read other blockages                       0.00%  0.00 sec   0.00 sec 
[12/10 02:09:11    397s] (I)        5  Read routing blockages                     0.00%  0.00 sec   0.00 sec 
[12/10 02:09:11    397s] (I)        5  Read boundary cut boxes                    0.00%  0.00 sec   0.00 sec 
[12/10 02:09:11    397s] Extraction called for design 'toplevel_498' of instances=164305 and nets=155450 using extraction engine 'preRoute' .
[12/10 02:09:11    397s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/10 02:09:11    397s] Type 'man IMPEXT-3530' for more detail.
[12/10 02:09:11    397s] PreRoute RC Extraction called for design toplevel_498.
[12/10 02:09:11    397s] RC Extraction called in multi-corner(1) mode.
[12/10 02:09:11    397s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/10 02:09:11    397s] Type 'man IMPEXT-6197' for more detail.
[12/10 02:09:11    397s] RCMode: PreRoute
[12/10 02:09:11    397s]       RC Corner Indexes            0   
[12/10 02:09:11    397s] Capacitance Scaling Factor   : 1.00000 
[12/10 02:09:11    397s] Resistance Scaling Factor    : 1.00000 
[12/10 02:09:11    397s] Clock Cap. Scaling Factor    : 1.00000 
[12/10 02:09:11    397s] Clock Res. Scaling Factor    : 1.00000 
[12/10 02:09:11    397s] Shrink Factor                : 1.00000
[12/10 02:09:11    397s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/10 02:09:11    397s] LayerId::1 widthSet size::1
[12/10 02:09:11    397s] LayerId::2 widthSet size::1
[12/10 02:09:11    397s] LayerId::3 widthSet size::1
[12/10 02:09:11    397s] LayerId::4 widthSet size::1
[12/10 02:09:11    397s] LayerId::5 widthSet size::1
[12/10 02:09:11    397s] LayerId::6 widthSet size::1
[12/10 02:09:11    397s] LayerId::7 widthSet size::1
[12/10 02:09:11    397s] LayerId::8 widthSet size::1
[12/10 02:09:11    397s] LayerId::9 widthSet size::1
[12/10 02:09:11    397s] Updating RC grid for preRoute extraction ...
[12/10 02:09:11    397s] eee: pegSigSF::1.070000
[12/10 02:09:11    397s] Initializing multi-corner resistance tables ...
[12/10 02:09:11    397s] eee: l::1 avDens::0.109843 usedTrk::19376.250000 availTrk::176400.000000 sigTrk::19376.250000
[12/10 02:09:11    397s] eee: l::2 avDens::0.301631 usedTrk::53207.779000 availTrk::176400.000000 sigTrk::53207.779000
[12/10 02:09:11    397s] eee: l::3 avDens::0.391816 usedTrk::69116.325036 availTrk::176400.000000 sigTrk::69116.325036
[12/10 02:09:11    397s] eee: l::4 avDens::0.174344 usedTrk::30440.404256 availTrk::174600.000000 sigTrk::30440.404256
[12/10 02:09:11    397s] eee: l::5 avDens::0.121263 usedTrk::20966.384990 availTrk::172900.000000 sigTrk::20966.384990
[12/10 02:09:11    397s] eee: l::6 avDens::0.040984 usedTrk::2549.229995 availTrk::62200.000000 sigTrk::2549.229995
[12/10 02:09:11    397s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:09:11    397s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:09:11    397s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:09:11    397s] {RT default_rc_corner 0 6 6 0}
[12/10 02:09:11    397s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.289961 ; uaWl: 1.000000 ; uaWlH: 0.307671 ; aWlH: 0.000000 ; Pmax: 0.846900 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/10 02:09:12    398s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:01.0  MEM: 2757.566M)
[12/10 02:09:12    398s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/10 02:09:12    398s] #################################################################################
[12/10 02:09:12    398s] # Design Stage: PreRoute
[12/10 02:09:12    398s] # Design Name: toplevel_498
[12/10 02:09:12    398s] # Design Mode: 90nm
[12/10 02:09:12    398s] # Analysis Mode: MMMC Non-OCV 
[12/10 02:09:12    398s] # Parasitics Mode: No SPEF/RCDB 
[12/10 02:09:12    398s] # Signoff Settings: SI Off 
[12/10 02:09:12    398s] #################################################################################
[12/10 02:09:14    404s] Topological Sorting (REAL = 0:00:01.0, MEM = 2755.6M, InitMEM = 2755.6M)
[12/10 02:09:14    405s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/10 02:09:14    405s] Calculate delays in BcWc mode...
[12/10 02:09:14    405s] Start delay calculation (fullDC) (4 T). (MEM=2755.57)
[12/10 02:09:15    406s] End AAE Lib Interpolated Model. (MEM=2769.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:09:23    436s] Total number of fetched objects 152987
[12/10 02:09:24    437s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:01.0)
[12/10 02:09:24    437s] End delay calculation. (MEM=2870.64 CPU=0:00:25.0 REAL=0:00:07.0)
[12/10 02:09:24    437s] End delay calculation (fullDC). (MEM=2870.64 CPU=0:00:31.2 REAL=0:00:10.0)
[12/10 02:09:24    437s] *** CDM Built up (cpu=0:00:38.5  real=0:00:12.0  mem= 2870.6M) ***
[12/10 02:09:28    445s] 
[12/10 02:09:28    445s] TimeStamp Deleting Cell Server Begin ...
[12/10 02:09:28    445s] Deleting Lib Analyzer.
[12/10 02:09:28    445s] 
[12/10 02:09:28    445s] TimeStamp Deleting Cell Server End ...
[12/10 02:09:28    445s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/10 02:09:28    445s] 
[12/10 02:09:28    445s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/10 02:09:28    445s] Summary for sequential cells identification: 
[12/10 02:09:28    445s]   Identified SBFF number: 148
[12/10 02:09:28    445s]   Identified MBFF number: 0
[12/10 02:09:28    445s]   Identified SB Latch number: 0
[12/10 02:09:28    445s]   Identified MB Latch number: 0
[12/10 02:09:28    445s]   Not identified SBFF number: 0
[12/10 02:09:28    445s]   Not identified MBFF number: 0
[12/10 02:09:28    445s]   Not identified SB Latch number: 0
[12/10 02:09:28    445s]   Not identified MB Latch number: 0
[12/10 02:09:28    445s]   Number of sequential cells which are not FFs: 106
[12/10 02:09:28    445s]  Visiting view : slowView
[12/10 02:09:28    445s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/10 02:09:28    445s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/10 02:09:28    445s]  Visiting view : fastView
[12/10 02:09:28    445s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/10 02:09:28    445s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/10 02:09:28    445s] TLC MultiMap info (StdDelay):
[12/10 02:09:28    445s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/10 02:09:28    445s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/10 02:09:28    445s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/10 02:09:28    445s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/10 02:09:28    445s]  Setting StdDelay to: 15.6ps
[12/10 02:09:28    445s] 
[12/10 02:09:28    445s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/10 02:09:28    445s] 
[12/10 02:09:28    445s] TimeStamp Deleting Cell Server Begin ...
[12/10 02:09:28    445s] 
[12/10 02:09:28    445s] TimeStamp Deleting Cell Server End ...
[12/10 02:09:28    445s] Begin: GigaOpt high fanout net optimization
[12/10 02:09:28    445s] GigaOpt HFN: use maxLocalDensity 1.2
[12/10 02:09:28    445s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 4 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/10 02:09:28    445s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:07:25.7/0:03:30.4 (2.1), mem = 2901.6M
[12/10 02:09:28    445s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/10 02:09:28    446s] Info: 11 clock nets excluded from IPO operation.
[12/10 02:09:28    446s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1561211.1
[12/10 02:09:28    446s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/10 02:09:28    446s] ### Creating PhyDesignMc. totSessionCpu=0:07:26 mem=2901.6M
[12/10 02:09:28    446s] OPERPROF: Starting DPlace-Init at level 1, MEM:2901.6M, EPOCH TIME: 1670659768.951153
[12/10 02:09:28    446s] z: 2, totalTracks: 1
[12/10 02:09:28    446s] z: 4, totalTracks: 1
[12/10 02:09:28    446s] z: 6, totalTracks: 1
[12/10 02:09:28    446s] z: 8, totalTracks: 1
[12/10 02:09:28    446s] #spOpts: VtWidth mergeVia=F 
[12/10 02:09:29    446s] All LLGs are deleted
[12/10 02:09:29    446s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2901.6M, EPOCH TIME: 1670659769.035549
[12/10 02:09:29    446s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2901.6M, EPOCH TIME: 1670659769.036393
[12/10 02:09:29    446s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2901.6M, EPOCH TIME: 1670659769.092542
[12/10 02:09:29    446s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2901.6M, EPOCH TIME: 1670659769.098363
[12/10 02:09:29    446s] Core basic site is TSMC65ADV10TSITE
[12/10 02:09:29    446s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2901.6M, EPOCH TIME: 1670659769.108531
[12/10 02:09:29    446s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.006, MEM:2902.6M, EPOCH TIME: 1670659769.114197
[12/10 02:09:29    446s] Fast DP-INIT is on for default
[12/10 02:09:29    446s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.067, REAL:0.053, MEM:2902.6M, EPOCH TIME: 1670659769.151683
[12/10 02:09:29    446s] 
[12/10 02:09:29    446s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:09:29    446s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.129, REAL:0.117, MEM:2902.6M, EPOCH TIME: 1670659769.209046
[12/10 02:09:29    446s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2902.6MB).
[12/10 02:09:29    446s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.312, REAL:0.300, MEM:2902.6M, EPOCH TIME: 1670659769.251316
[12/10 02:09:30    448s] TotalInstCnt at PhyDesignMc Initialization: 151,945
[12/10 02:09:30    448s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:28 mem=2902.6M
[12/10 02:09:30    448s] 
[12/10 02:09:30    448s] Footprint cell information for calculating maxBufDist
[12/10 02:09:30    448s] 
[12/10 02:09:30    448s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/10 02:09:30    448s] Summary for sequential cells identification: 
[12/10 02:09:30    448s]   Identified SBFF number: 148
[12/10 02:09:30    448s]   Identified MBFF number: 0
[12/10 02:09:30    448s]   Identified SB Latch number: 0
[12/10 02:09:30    448s]   Identified MB Latch number: 0
[12/10 02:09:30    448s]   Not identified SBFF number: 0
[12/10 02:09:30    448s]   Not identified MBFF number: 0
[12/10 02:09:30    448s]   Not identified SB Latch number: 0
[12/10 02:09:30    448s]   Not identified MB Latch number: 0
[12/10 02:09:30    448s]   Number of sequential cells which are not FFs: 106
[12/10 02:09:30    448s]  Visiting view : slowView
[12/10 02:09:30    448s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/10 02:09:30    448s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/10 02:09:30    448s]  Visiting view : fastView
[12/10 02:09:30    448s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/10 02:09:30    448s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/10 02:09:30    448s] TLC MultiMap info (StdDelay):
[12/10 02:09:30    448s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/10 02:09:30    448s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/10 02:09:30    448s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/10 02:09:30    448s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/10 02:09:30    448s]  Setting StdDelay to: 15.6ps
[12/10 02:09:30    448s] 
[12/10 02:09:30    448s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/10 02:09:30    448s] *info: There are 28 candidate Buffer cells
[12/10 02:09:30    448s] *info: There are 20 candidate Inverter cells
[12/10 02:09:30    448s] 
[12/10 02:09:30    448s] #optDebug: Start CG creation (mem=2902.6M)
[12/10 02:09:30    448s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 14.000000 
[12/10 02:09:30    448s] (cpu=0:00:00.1, mem=2902.6M)
[12/10 02:09:30    448s]  ...processing cgPrt (cpu=0:00:00.1, mem=2902.6M)
[12/10 02:09:30    448s]  ...processing cgEgp (cpu=0:00:00.1, mem=2902.6M)
[12/10 02:09:30    448s]  ...processing cgPbk (cpu=0:00:00.1, mem=2902.6M)
[12/10 02:09:30    448s]  ...processing cgNrb(cpu=0:00:00.1, mem=2902.6M)
[12/10 02:09:30    448s]  ...processing cgObs (cpu=0:00:00.1, mem=2902.6M)
[12/10 02:09:30    448s]  ...processing cgCon (cpu=0:00:00.1, mem=2902.6M)
[12/10 02:09:30    448s]  ...processing cgPdm (cpu=0:00:00.1, mem=2902.6M)
[12/10 02:09:30    448s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2902.6M)
[12/10 02:09:30    448s] ### Creating RouteCongInterface, started
[12/10 02:09:30    448s] 
[12/10 02:09:30    448s] Creating Lib Analyzer ...
[12/10 02:09:30    448s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/10 02:09:30    448s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/10 02:09:30    448s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/10 02:09:30    448s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/10 02:09:30    448s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/10 02:09:30    448s] 
[12/10 02:09:30    448s] {RT default_rc_corner 0 6 6 0}
[12/10 02:09:31    450s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:30 mem=2902.6M
[12/10 02:09:31    450s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:30 mem=2902.6M
[12/10 02:09:31    450s] Creating Lib Analyzer, finished. 
[12/10 02:09:32    450s] 
[12/10 02:09:32    450s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/10 02:09:32    450s] 
[12/10 02:09:32    450s] #optDebug: {0, 1.000}
[12/10 02:09:32    450s] ### Creating RouteCongInterface, finished
[12/10 02:09:35    455s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/10 02:09:35    455s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/10 02:09:35    455s] Info: violation cost 2.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[12/10 02:09:35    455s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3012.1M, EPOCH TIME: 1670659775.036994
[12/10 02:09:35    455s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.004, MEM:3012.1M, EPOCH TIME: 1670659775.041039
[12/10 02:09:36    456s] +---------+---------+--------+--------+------------+--------+
[12/10 02:09:36    456s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/10 02:09:36    456s] +---------+---------+--------+--------+------------+--------+
[12/10 02:09:36    456s] |   88.55%|        -|   0.000|   0.000|   0:00:00.0| 3012.1M|
[12/10 02:09:36    456s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/10 02:09:36    457s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/10 02:09:36    457s] Info: violation cost 2.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[12/10 02:09:38    463s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/10 02:09:38    463s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/10 02:09:38    463s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 02:09:38    463s] |   88.68%|      264|   0.000|   0.000|   0:00:02.0| 3036.1M|
[12/10 02:09:38    463s] +---------+---------+--------+--------+------------+--------+
[12/10 02:09:38    463s] 
[12/10 02:09:38    463s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:06.6 real=0:00:02.0 mem=3036.1M) ***
[12/10 02:09:38    463s] 
[12/10 02:09:38    463s] ###############################################################################
[12/10 02:09:38    463s] #
[12/10 02:09:38    463s] #  Large fanout net report:  
[12/10 02:09:38    463s] #     - there are 5 high fanout ( > 75) nets in the design. (excluding clock nets)
[12/10 02:09:38    463s] #     - current density: 88.68
[12/10 02:09:38    463s] #
[12/10 02:09:38    463s] #  List of high fanout nets:
[12/10 02:09:38    463s] #        Net(1):  vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/n248: (fanouts = 129)
[12/10 02:09:38    463s] #        Net(2):  vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/FE_DBTN314_n389: (fanouts = 121)
[12/10 02:09:38    463s] #        Net(3):  vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/FE_DBTN313_n287: (fanouts = 104)
[12/10 02:09:38    463s] #        Net(4):  vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/n628: (fanouts = 99)
[12/10 02:09:38    463s] #        Net(5):  vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/n350: (fanouts = 96)
[12/10 02:09:38    463s] #
[12/10 02:09:38    463s] ###############################################################################
[12/10 02:09:38    463s] 
[12/10 02:09:38    463s] 
[12/10 02:09:38    463s] =======================================================================
[12/10 02:09:38    463s]                 Reasons for remaining drv violations
[12/10 02:09:38    463s] =======================================================================
[12/10 02:09:38    463s] *info: Total 5 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[12/10 02:09:38    463s] 
[12/10 02:09:38    463s] Total-nets :: 153232, Stn-nets :: 285, ratio :: 0.185992 %
[12/10 02:09:38    463s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2925.2M, EPOCH TIME: 1670659778.993027
[12/10 02:09:39    463s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.038, REAL:0.038, MEM:2703.2M, EPOCH TIME: 1670659779.031085
[12/10 02:09:39    463s] TotalInstCnt at PhyDesignMc Destruction: 152,209
[12/10 02:09:39    463s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1561211.1
[12/10 02:09:39    463s] *** DrvOpt #1 [finish] : cpu/real = 0:00:17.8/0:00:10.6 (1.7), totSession cpu/real = 0:07:43.5/0:03:41.0 (2.1), mem = 2703.2M
[12/10 02:09:39    463s] 
[12/10 02:09:39    463s] =============================================================================================
[12/10 02:09:39    463s]  Step TAT Report for DrvOpt #1                                                  21.10-p004_1
[12/10 02:09:39    463s] =============================================================================================
[12/10 02:09:39    463s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:09:39    463s] ---------------------------------------------------------------------------------------------
[12/10 02:09:39    463s] [ SlackTraversorInit     ]      1   0:00:01.0  (   9.5 % )     0:00:01.0 /  0:00:01.0    1.0
[12/10 02:09:39    463s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[12/10 02:09:39    463s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  12.0 % )     0:00:01.3 /  0:00:01.3    1.0
[12/10 02:09:39    463s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:09:39    463s] [ PlacerInterfaceInit    ]      1   0:00:01.1  (  10.8 % )     0:00:01.1 /  0:00:01.9    1.6
[12/10 02:09:39    463s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   4.3 % )     0:00:01.7 /  0:00:01.8    1.0
[12/10 02:09:39    463s] [ SteinerInterfaceInit   ]      1   0:00:00.6  (   5.5 % )     0:00:00.6 /  0:00:00.6    1.0
[12/10 02:09:39    463s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:02.3 /  0:00:06.4    2.8
[12/10 02:09:39    463s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:09:39    463s] [ OptEval                ]      1   0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.8    3.4
[12/10 02:09:39    463s] [ OptCommit              ]      1   0:00:00.4  (   4.1 % )     0:00:00.4 /  0:00:00.4    1.0
[12/10 02:09:39    463s] [ PostCommitDelayUpdate  ]      1   0:00:00.2  (   1.9 % )     0:00:00.9 /  0:00:02.7    3.1
[12/10 02:09:39    463s] [ IncrDelayCalc          ]     10   0:00:00.7  (   6.2 % )     0:00:00.7 /  0:00:02.5    3.8
[12/10 02:09:39    463s] [ DrvFindVioNets         ]      3   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.3    2.6
[12/10 02:09:39    463s] [ IncrTimingUpdate       ]      1   0:00:00.8  (   7.5 % )     0:00:00.8 /  0:00:02.5    3.2
[12/10 02:09:39    463s] [ MISC                   ]          0:00:03.7  (  35.1 % )     0:00:03.7 /  0:00:05.9    1.6
[12/10 02:09:39    463s] ---------------------------------------------------------------------------------------------
[12/10 02:09:39    463s]  DrvOpt #1 TOTAL                    0:00:10.6  ( 100.0 % )     0:00:10.6 /  0:00:17.8    1.7
[12/10 02:09:39    463s] ---------------------------------------------------------------------------------------------
[12/10 02:09:39    463s] 
[12/10 02:09:39    463s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/10 02:09:39    463s] End: GigaOpt high fanout net optimization
[12/10 02:09:39    463s] Begin: GigaOpt DRV Optimization
[12/10 02:09:39    463s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 4 -largeScaleFixing -maxIter 2 -max_fanout -preCTS
[12/10 02:09:39    463s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:07:43.5/0:03:41.0 (2.1), mem = 2703.2M
[12/10 02:09:39    463s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/10 02:09:39    463s] Info: 11 clock nets excluded from IPO operation.
[12/10 02:09:39    463s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1561211.2
[12/10 02:09:39    463s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/10 02:09:39    463s] ### Creating PhyDesignMc. totSessionCpu=0:07:44 mem=2703.2M
[12/10 02:09:39    463s] OPERPROF: Starting DPlace-Init at level 1, MEM:2703.2M, EPOCH TIME: 1670659779.479597
[12/10 02:09:39    463s] z: 2, totalTracks: 1
[12/10 02:09:39    463s] z: 4, totalTracks: 1
[12/10 02:09:39    463s] z: 6, totalTracks: 1
[12/10 02:09:39    463s] z: 8, totalTracks: 1
[12/10 02:09:39    463s] #spOpts: VtWidth mergeVia=F 
[12/10 02:09:39    464s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2703.2M, EPOCH TIME: 1670659779.619550
[12/10 02:09:39    464s] 
[12/10 02:09:39    464s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:09:39    464s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.143, REAL:0.144, MEM:2703.2M, EPOCH TIME: 1670659779.763358
[12/10 02:09:39    464s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2703.2MB).
[12/10 02:09:39    464s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.324, REAL:0.326, MEM:2703.2M, EPOCH TIME: 1670659779.805177
[12/10 02:09:40    465s] TotalInstCnt at PhyDesignMc Initialization: 152,209
[12/10 02:09:40    465s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:46 mem=2711.9M
[12/10 02:09:40    465s] ### Creating RouteCongInterface, started
[12/10 02:09:41    466s] 
[12/10 02:09:41    466s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/10 02:09:41    466s] 
[12/10 02:09:41    466s] #optDebug: {0, 1.000}
[12/10 02:09:41    466s] ### Creating RouteCongInterface, finished
[12/10 02:09:43    471s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2902.8M, EPOCH TIME: 1670659783.699473
[12/10 02:09:43    471s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:2902.8M, EPOCH TIME: 1670659783.703081
[12/10 02:09:45    472s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 02:09:45    472s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/10 02:09:45    472s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 02:09:45    472s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/10 02:09:45    472s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 02:09:45    472s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/10 02:09:45    473s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/10 02:09:45    473s] Info: violation cost 666857.187500 (cap = 1509.382324, tran = 665099.125000, len = 0.000000, fanout load = 80.000000, fanout count = 169.000000, glitch 0.000000)
[12/10 02:09:45    473s] | 10593|101920|   -19.61|  1082|  1082|    -0.69|     2|     2|     0|     0|    28.35|     0.00|       0|       0|       0| 88.68%|          |         |
[12/10 02:10:09    548s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/10 02:10:09    549s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/10 02:10:09    549s] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[12/10 02:10:09    549s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    28.67|     0.00|    1424|     200|    1373| 89.13%| 0:00:24.0|  3142.7M|
[12/10 02:10:09    549s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/10 02:10:09    549s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/10 02:10:09    549s] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[12/10 02:10:09    549s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    28.67|     0.00|       0|       0|       0| 89.13%| 0:00:00.0|  3142.7M|
[12/10 02:10:09    549s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 02:10:09    549s] 
[12/10 02:10:09    549s] ###############################################################################
[12/10 02:10:09    549s] #
[12/10 02:10:09    549s] #  Large fanout net report:  
[12/10 02:10:09    549s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[12/10 02:10:09    549s] #     - current density: 89.13
[12/10 02:10:09    549s] #
[12/10 02:10:09    549s] #  List of high fanout nets:
[12/10 02:10:09    549s] #        Net(1):  vproc_top_genblk3_icache_way1/FE_DBTN210_n319: (fanouts = 150)
[12/10 02:10:09    549s] #
[12/10 02:10:09    549s] ###############################################################################
[12/10 02:10:10    549s] 
[12/10 02:10:10    549s] 
[12/10 02:10:10    549s] =======================================================================
[12/10 02:10:10    549s]                 Reasons for remaining drv violations
[12/10 02:10:10    549s] =======================================================================
[12/10 02:10:10    549s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[12/10 02:10:10    549s] 
[12/10 02:10:10    549s] 
[12/10 02:10:10    549s] *** Finish DRV Fixing (cpu=0:01:18 real=0:00:27.0 mem=3142.7M) ***
[12/10 02:10:10    549s] 
[12/10 02:10:10    549s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3142.7M, EPOCH TIME: 1670659810.030279
[12/10 02:10:10    549s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.029, REAL:0.029, MEM:3111.7M, EPOCH TIME: 1670659810.059340
[12/10 02:10:10    549s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3111.7M, EPOCH TIME: 1670659810.094027
[12/10 02:10:10    549s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3111.7M, EPOCH TIME: 1670659810.094171
[12/10 02:10:10    549s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3111.7M, EPOCH TIME: 1670659810.235854
[12/10 02:10:10    549s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.158, REAL:0.170, MEM:3111.7M, EPOCH TIME: 1670659810.406234
[12/10 02:10:10    549s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3111.7M, EPOCH TIME: 1670659810.449285
[12/10 02:10:10    549s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.004, REAL:0.004, MEM:3111.7M, EPOCH TIME: 1670659810.452960
[12/10 02:10:10    549s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.345, REAL:0.359, MEM:3111.7M, EPOCH TIME: 1670659810.453093
[12/10 02:10:10    549s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.345, REAL:0.359, MEM:3111.7M, EPOCH TIME: 1670659810.453130
[12/10 02:10:10    549s] TDRefine: refinePlace mode is spiral
[12/10 02:10:10    549s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1561211.2
[12/10 02:10:10    549s] OPERPROF: Starting RefinePlace at level 1, MEM:3111.7M, EPOCH TIME: 1670659810.453204
[12/10 02:10:10    549s] *** Starting refinePlace (0:09:10 mem=3111.7M) ***
[12/10 02:10:10    549s] Total net bbox length = 2.630e+06 (1.390e+06 1.239e+06) (ext = 8.667e+02)
[12/10 02:10:10    549s] 
[12/10 02:10:10    549s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:10:10    549s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/10 02:10:10    550s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/10 02:10:10    550s] Enhanced MH flow has been turned off for floorplan mode.
[12/10 02:10:10    550s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/10 02:10:10    550s] Type 'man IMPSP-5140' for more detail.
[12/10 02:10:10    550s] **WARN: (IMPSP-315):	Found 166193 instances insts with no PG Term connections.
[12/10 02:10:10    550s] Type 'man IMPSP-315' for more detail.
[12/10 02:10:10    550s] (I)      Default power domain name = toplevel_498
[12/10 02:10:10    550s] .Default power domain name = toplevel_498
[12/10 02:10:10    550s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:3111.7M, EPOCH TIME: 1670659810.744367
[12/10 02:10:10    550s] Starting refinePlace ...
[12/10 02:10:10    550s] Default power domain name = toplevel_498
[12/10 02:10:10    550s] .One DDP V2 for no tweak run.
[12/10 02:10:10    550s] Default power domain name = toplevel_498
[12/10 02:10:10    550s] .DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/10 02:10:11    550s] ** Cut row section cpu time 0:00:00.0.
[12/10 02:10:11    550s]    Spread Effort: high, pre-route mode, useDDP on.
[12/10 02:10:12    551s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.5, real=0:00:02.0, mem=3160.9MB) @(0:09:10 - 0:09:12).
[12/10 02:10:12    551s] Move report: preRPlace moves 13337 insts, mean move: 1.13 um, max move: 10.80 um 
[12/10 02:10:12    551s] 	Max move on inst (vproc_top_u_core_gen_regfile_ff_register_file_i/FE_OFC672_n1200): (678.40, 100.00) --> (669.60, 98.00)
[12/10 02:10:12    551s] 	Length: 6 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: BUFX2BA10TR
[12/10 02:10:12    551s] wireLenOptFixPriorityInst 0 inst fixed
[12/10 02:10:12    552s] 
[12/10 02:10:12    552s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/10 02:10:14    555s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/10 02:10:14    555s] [CPU] RefinePlace/Spiral (cpu=0:00:00.9, real=0:00:01.0)
[12/10 02:10:14    555s] [CPU] RefinePlace/Commit (cpu=0:00:01.8, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.8, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/10 02:10:14    555s] [CPU] RefinePlace/Legalization (cpu=0:00:03.4, real=0:00:02.0, mem=3160.9MB) @(0:09:12 - 0:09:15).
[12/10 02:10:14    555s] Move report: Detail placement moves 13337 insts, mean move: 1.13 um, max move: 10.80 um 
[12/10 02:10:14    555s] 	Max move on inst (vproc_top_u_core_gen_regfile_ff_register_file_i/FE_OFC672_n1200): (678.40, 100.00) --> (669.60, 98.00)
[12/10 02:10:14    555s] 	Runtime: CPU: 0:00:05.1 REAL: 0:00:04.0 MEM: 3160.9MB
[12/10 02:10:14    555s] Statistics of distance of Instance movement in refine placement:
[12/10 02:10:14    555s]   maximum (X+Y) =        10.80 um
[12/10 02:10:14    555s]   inst (vproc_top_u_core_gen_regfile_ff_register_file_i/FE_OFC672_n1200) with max move: (678.4, 100) -> (669.6, 98)
[12/10 02:10:14    555s]   mean    (X+Y) =         1.13 um
[12/10 02:10:14    555s] Summary Report:
[12/10 02:10:14    555s] Instances move: 13337 (out of 153833 movable)
[12/10 02:10:14    555s] Instances flipped: 0
[12/10 02:10:14    555s] Mean displacement: 1.13 um
[12/10 02:10:14    555s] Max displacement: 10.80 um (Instance: vproc_top_u_core_gen_regfile_ff_register_file_i/FE_OFC672_n1200) (678.4, 100) -> (669.6, 98)
[12/10 02:10:14    555s] 	Length: 6 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: BUFX2BA10TR
[12/10 02:10:14    555s] Total instances moved : 13337
[12/10 02:10:14    555s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:5.128, REAL:3.595, MEM:3160.9M, EPOCH TIME: 1670659814.339578
[12/10 02:10:14    555s] Total net bbox length = 2.638e+06 (1.396e+06 1.242e+06) (ext = 8.707e+02)
[12/10 02:10:14    555s] Runtime: CPU: 0:00:05.4 REAL: 0:00:04.0 MEM: 3160.9MB
[12/10 02:10:14    555s] [CPU] RefinePlace/total (cpu=0:00:05.4, real=0:00:04.0, mem=3160.9MB) @(0:09:10 - 0:09:15).
[12/10 02:10:14    555s] *** Finished refinePlace (0:09:15 mem=3160.9M) ***
[12/10 02:10:14    555s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1561211.2
[12/10 02:10:14    555s] OPERPROF: Finished RefinePlace at level 1, CPU:5.519, REAL:3.988, MEM:3160.9M, EPOCH TIME: 1670659814.441124
[12/10 02:10:15    556s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3160.9M, EPOCH TIME: 1670659815.077136
[12/10 02:10:15    556s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.027, REAL:0.027, MEM:3119.9M, EPOCH TIME: 1670659815.104621
[12/10 02:10:15    556s] *** maximum move = 10.80 um ***
[12/10 02:10:15    556s] *** Finished re-routing un-routed nets (3119.9M) ***
[12/10 02:10:15    556s] OPERPROF: Starting DPlace-Init at level 1, MEM:3119.9M, EPOCH TIME: 1670659815.369585
[12/10 02:10:15    556s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3119.9M, EPOCH TIME: 1670659815.515972
[12/10 02:10:15    556s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.181, REAL:0.182, MEM:3119.9M, EPOCH TIME: 1670659815.698328
[12/10 02:10:15    556s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3119.9M, EPOCH TIME: 1670659815.739699
[12/10 02:10:15    556s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.004, REAL:0.004, MEM:3119.9M, EPOCH TIME: 1670659815.743231
[12/10 02:10:15    556s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.372, REAL:0.374, MEM:3119.9M, EPOCH TIME: 1670659815.743352
[12/10 02:10:16    558s] 
[12/10 02:10:16    558s] *** Finish Physical Update (cpu=0:00:08.9 real=0:00:06.0 mem=3119.9M) ***
[12/10 02:10:17    559s] Total-nets :: 154856, Stn-nets :: 293, ratio :: 0.189208 %
[12/10 02:10:17    559s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3009.7M, EPOCH TIME: 1670659817.710089
[12/10 02:10:17    559s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.032, REAL:0.033, MEM:2806.7M, EPOCH TIME: 1670659817.742601
[12/10 02:10:17    559s] TotalInstCnt at PhyDesignMc Destruction: 153,833
[12/10 02:10:17    559s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1561211.2
[12/10 02:10:17    559s] *** DrvOpt #2 [finish] : cpu/real = 0:01:35.9/0:00:38.7 (2.5), totSession cpu/real = 0:09:19.4/0:04:19.7 (2.2), mem = 2806.7M
[12/10 02:10:17    559s] 
[12/10 02:10:17    559s] =============================================================================================
[12/10 02:10:17    559s]  Step TAT Report for DrvOpt #2                                                  21.10-p004_1
[12/10 02:10:17    559s] =============================================================================================
[12/10 02:10:17    559s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:10:17    559s] ---------------------------------------------------------------------------------------------
[12/10 02:10:17    559s] [ SlackTraversorInit     ]      2   0:00:02.0  (   5.3 % )     0:00:02.0 /  0:00:02.0    1.0
[12/10 02:10:17    559s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:10:17    559s] [ PlacerInterfaceInit    ]      1   0:00:01.2  (   3.0 % )     0:00:01.2 /  0:00:01.9    1.7
[12/10 02:10:17    559s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   1.2 % )     0:00:00.5 /  0:00:00.5    1.0
[12/10 02:10:17    559s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:10:17    559s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:24.0 /  0:01:14.4    3.1
[12/10 02:10:17    559s] [ OptGetWeight           ]     11   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:10:17    559s] [ OptEval                ]     11   0:00:03.3  (   8.5 % )     0:00:03.3 /  0:00:12.6    3.8
[12/10 02:10:17    559s] [ OptCommit              ]     11   0:00:01.8  (   4.8 % )     0:00:01.8 /  0:00:01.9    1.0
[12/10 02:10:17    559s] [ PostCommitDelayUpdate  ]      9   0:00:03.2  (   8.2 % )     0:00:13.7 /  0:00:43.9    3.2
[12/10 02:10:17    559s] [ IncrDelayCalc          ]    183   0:00:10.5  (  27.1 % )     0:00:10.5 /  0:00:40.7    3.9
[12/10 02:10:17    559s] [ DrvFindVioNets         ]      3   0:00:00.6  (   1.5 % )     0:00:00.6 /  0:00:02.1    3.5
[12/10 02:10:17    559s] [ DrvComputeSummary      ]      3   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.3    1.8
[12/10 02:10:17    559s] [ RefinePlace            ]      1   0:00:06.6  (  17.1 % )     0:00:06.6 /  0:00:08.9    1.3
[12/10 02:10:17    559s] [ IncrTimingUpdate       ]      9   0:00:05.2  (  13.4 % )     0:00:05.2 /  0:00:16.0    3.1
[12/10 02:10:17    559s] [ MISC                   ]          0:00:03.7  (   9.5 % )     0:00:03.7 /  0:00:05.8    1.6
[12/10 02:10:17    559s] ---------------------------------------------------------------------------------------------
[12/10 02:10:17    559s]  DrvOpt #2 TOTAL                    0:00:38.7  ( 100.0 % )     0:00:38.7 /  0:01:35.9    2.5
[12/10 02:10:17    559s] ---------------------------------------------------------------------------------------------
[12/10 02:10:17    559s] 
[12/10 02:10:17    559s] End: GigaOpt DRV Optimization
[12/10 02:10:17    559s] GigaOpt: Cleaning up trial route
[12/10 02:10:17    559s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2806.7M, EPOCH TIME: 1670659817.744351
[12/10 02:10:17    559s] All LLGs are deleted
[12/10 02:10:17    559s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2806.7M, EPOCH TIME: 1670659817.744411
[12/10 02:10:17    559s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.009, REAL:0.009, MEM:2806.7M, EPOCH TIME: 1670659817.753495
[12/10 02:10:17    559s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.010, MEM:2806.7M, EPOCH TIME: 1670659817.754398
[12/10 02:10:18    559s] ### Creating LA Mngr. totSessionCpu=0:09:20 mem=2806.7M
[12/10 02:10:18    559s] ### Creating LA Mngr, finished. totSessionCpu=0:09:20 mem=2806.7M
[12/10 02:10:18    559s] Started Early Global Route kernel ( Curr Mem: 2806.71 MB )
[12/10 02:10:18    559s] (I)      ==================== Layers =====================
[12/10 02:10:18    559s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:10:18    559s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/10 02:10:18    559s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:10:18    559s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/10 02:10:18    559s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/10 02:10:18    559s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/10 02:10:18    559s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/10 02:10:18    559s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/10 02:10:18    559s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/10 02:10:18    559s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/10 02:10:18    559s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/10 02:10:18    559s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/10 02:10:18    559s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/10 02:10:18    559s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/10 02:10:18    559s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/10 02:10:18    559s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/10 02:10:18    559s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/10 02:10:18    559s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/10 02:10:18    559s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/10 02:10:18    559s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/10 02:10:18    559s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:10:18    559s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/10 02:10:18    559s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/10 02:10:18    559s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/10 02:10:18    559s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/10 02:10:18    559s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/10 02:10:18    559s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:10:18    559s] (I)      Started Import and model ( Curr Mem: 2806.71 MB )
[12/10 02:10:18    559s] (I)      Default power domain name = toplevel_498
[12/10 02:10:18    559s] .== Non-default Options ==
[12/10 02:10:18    560s] (I)      Maximum routing layer                              : 6
[12/10 02:10:18    560s] (I)      Number of threads                                  : 4
[12/10 02:10:18    560s] (I)      Method to set GCell size                           : row
[12/10 02:10:18    560s] (I)      Counted 10337 PG shapes. We will not process PG shapes layer by layer.
[12/10 02:10:18    560s] (I)      Use row-based GCell size
[12/10 02:10:18    560s] (I)      Use row-based GCell align
[12/10 02:10:18    560s] (I)      layer 0 area = 168000
[12/10 02:10:18    560s] (I)      layer 1 area = 208000
[12/10 02:10:18    560s] (I)      layer 2 area = 208000
[12/10 02:10:18    560s] (I)      layer 3 area = 208000
[12/10 02:10:18    560s] (I)      layer 4 area = 208000
[12/10 02:10:18    560s] (I)      layer 5 area = 208000
[12/10 02:10:18    560s] (I)      GCell unit size   : 4000
[12/10 02:10:18    560s] (I)      GCell multiplier  : 1
[12/10 02:10:18    560s] (I)      GCell row height  : 4000
[12/10 02:10:18    560s] (I)      Actual row height : 4000
[12/10 02:10:18    560s] (I)      GCell align ref   : 0 0
[12/10 02:10:18    560s] [NR-eGR] Track table information for default rule: 
[12/10 02:10:18    560s] [NR-eGR] M1 has no routable track
[12/10 02:10:18    560s] [NR-eGR] M2 has single uniform track structure
[12/10 02:10:18    560s] [NR-eGR] M3 has single uniform track structure
[12/10 02:10:18    560s] [NR-eGR] M4 has single uniform track structure
[12/10 02:10:18    560s] [NR-eGR] M5 has single uniform track structure
[12/10 02:10:18    560s] [NR-eGR] M6 has single uniform track structure
[12/10 02:10:18    560s] (I)      =============== Default via ================
[12/10 02:10:18    560s] (I)      +---+------------------+-------------------+
[12/10 02:10:18    560s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/10 02:10:18    560s] (I)      +---+------------------+-------------------+
[12/10 02:10:18    560s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/10 02:10:18    560s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/10 02:10:18    560s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/10 02:10:18    560s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/10 02:10:18    560s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/10 02:10:18    560s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/10 02:10:18    560s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/10 02:10:18    560s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/10 02:10:18    560s] (I)      +---+------------------+-------------------+
[12/10 02:10:18    560s] [NR-eGR] Read 17358 PG shapes
[12/10 02:10:18    560s] [NR-eGR] Read 0 clock shapes
[12/10 02:10:18    560s] [NR-eGR] Read 0 other shapes
[12/10 02:10:18    560s] [NR-eGR] #Routing Blockages  : 0
[12/10 02:10:18    560s] [NR-eGR] #Instance Blockages : 0
[12/10 02:10:18    560s] [NR-eGR] #PG Blockages       : 17358
[12/10 02:10:18    560s] [NR-eGR] #Halo Blockages     : 0
[12/10 02:10:18    560s] [NR-eGR] #Boundary Blockages : 0
[12/10 02:10:18    560s] [NR-eGR] #Clock Blockages    : 0
[12/10 02:10:18    560s] [NR-eGR] #Other Blockages    : 0
[12/10 02:10:18    560s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/10 02:10:18    560s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/10 02:10:19    560s] [NR-eGR] Read 154856 nets ( ignored 0 )
[12/10 02:10:19    560s] (I)      early_global_route_priority property id does not exist.
[12/10 02:10:19    560s] (I)      Read Num Blocks=17358  Num Prerouted Wires=0  Num CS=0
[12/10 02:10:19    560s] (I)      Layer 1 (V) : #blockages 4956 : #preroutes 0
[12/10 02:10:19    560s] (I)      Layer 2 (H) : #blockages 4956 : #preroutes 0
[12/10 02:10:19    560s] (I)      Layer 3 (V) : #blockages 4956 : #preroutes 0
[12/10 02:10:19    560s] (I)      Layer 4 (H) : #blockages 2490 : #preroutes 0
[12/10 02:10:19    560s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/10 02:10:19    560s] (I)      Number of ignored nets                =      0
[12/10 02:10:19    560s] (I)      Number of connected nets              =      0
[12/10 02:10:19    560s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/10 02:10:19    560s] (I)      Number of clock nets                  =     11.  Ignored: No
[12/10 02:10:19    560s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/10 02:10:19    560s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/10 02:10:19    560s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/10 02:10:19    560s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/10 02:10:19    560s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/10 02:10:19    560s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/10 02:10:19    560s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/10 02:10:19    560s] [NR-eGR] There are 11 clock nets ( 0 with NDR ).
[12/10 02:10:19    560s] (I)      Ndr track 0 does not exist
[12/10 02:10:19    560s] (I)      ---------------------Grid Graph Info--------------------
[12/10 02:10:19    560s] (I)      Routing area        : (0, 0) - (1650000, 1650000)
[12/10 02:10:19    560s] (I)      Core area           : (0, 0) - (1650000, 1650000)
[12/10 02:10:19    560s] (I)      Site width          :   400  (dbu)
[12/10 02:10:19    560s] (I)      Row height          :  4000  (dbu)
[12/10 02:10:19    560s] (I)      GCell row height    :  4000  (dbu)
[12/10 02:10:19    560s] (I)      GCell width         :  4000  (dbu)
[12/10 02:10:19    560s] (I)      GCell height        :  4000  (dbu)
[12/10 02:10:19    560s] (I)      Grid                :   413   413     6
[12/10 02:10:19    560s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/10 02:10:19    560s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/10 02:10:19    560s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/10 02:10:19    560s] (I)      Default wire width  :   180   200   200   200   200   200
[12/10 02:10:19    560s] (I)      Default wire space  :   180   200   200   200   200   200
[12/10 02:10:19    560s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/10 02:10:19    560s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/10 02:10:19    560s] (I)      First track coord   :     0   200   200   200   200   200
[12/10 02:10:19    560s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/10 02:10:19    560s] (I)      Total num of tracks :     0  4125  4125  4125  4125  4125
[12/10 02:10:19    560s] (I)      Num of masks        :     1     1     1     1     1     1
[12/10 02:10:19    560s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/10 02:10:19    560s] (I)      --------------------------------------------------------
[12/10 02:10:19    560s] 
[12/10 02:10:19    560s] [NR-eGR] ============ Routing rule table ============
[12/10 02:10:19    560s] [NR-eGR] Rule id: 0  Nets: 154856
[12/10 02:10:19    560s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/10 02:10:19    560s] (I)                    Layer    2    3    4    5    6 
[12/10 02:10:19    560s] (I)                    Pitch  400  400  400  400  400 
[12/10 02:10:19    560s] (I)             #Used tracks    1    1    1    1    1 
[12/10 02:10:19    560s] (I)       #Fully used tracks    1    1    1    1    1 
[12/10 02:10:19    560s] [NR-eGR] ========================================
[12/10 02:10:19    560s] [NR-eGR] 
[12/10 02:10:19    560s] (I)      =============== Blocked Tracks ===============
[12/10 02:10:19    560s] (I)      +-------+---------+----------+---------------+
[12/10 02:10:19    560s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/10 02:10:19    560s] (I)      +-------+---------+----------+---------------+
[12/10 02:10:19    560s] (I)      |     1 |       0 |        0 |         0.00% |
[12/10 02:10:19    560s] (I)      |     2 | 1703625 |    31762 |         1.86% |
[12/10 02:10:19    560s] (I)      |     3 | 1703625 |    15678 |         0.92% |
[12/10 02:10:19    560s] (I)      |     4 | 1703625 |    31762 |         1.86% |
[12/10 02:10:19    560s] (I)      |     5 | 1703625 |    70125 |         4.12% |
[12/10 02:10:19    560s] (I)      |     6 | 1703625 |        0 |         0.00% |
[12/10 02:10:19    560s] (I)      +-------+---------+----------+---------------+
[12/10 02:10:19    560s] (I)      Finished Import and model ( CPU: 1.14 sec, Real: 1.14 sec, Curr Mem: 2977.21 MB )
[12/10 02:10:19    560s] (I)      Reset routing kernel
[12/10 02:10:19    560s] (I)      Started Global Routing ( Curr Mem: 2977.21 MB )
[12/10 02:10:19    560s] (I)      totalPins=580089  totalGlobalPin=559715 (96.49%)
[12/10 02:10:19    561s] (I)      total 2D Cap : 8445936 = (3356924 H, 5089012 V)
[12/10 02:10:19    561s] [NR-eGR] Layer group 1: route 154856 net(s) in layer range [2, 6]
[12/10 02:10:19    561s] (I)      
[12/10 02:10:19    561s] (I)      ============  Phase 1a Route ============
[12/10 02:10:20    562s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/10 02:10:20    562s] (I)      Usage: 1659537 = (866846 H, 792691 V) = (25.82% H, 15.58% V) = (1.734e+06um H, 1.585e+06um V)
[12/10 02:10:20    562s] (I)      
[12/10 02:10:20    562s] (I)      ============  Phase 1b Route ============
[12/10 02:10:20    562s] (I)      Usage: 1659622 = (866900 H, 792722 V) = (25.82% H, 15.58% V) = (1.734e+06um H, 1.585e+06um V)
[12/10 02:10:20    562s] (I)      Overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 3.319244e+06um
[12/10 02:10:20    562s] (I)      Congestion metric : 0.04%H 0.00%V, 0.04%HV
[12/10 02:10:20    562s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/10 02:10:20    562s] (I)      
[12/10 02:10:20    562s] (I)      ============  Phase 1c Route ============
[12/10 02:10:20    562s] (I)      Level2 Grid: 83 x 83
[12/10 02:10:20    562s] (I)      Usage: 1659622 = (866900 H, 792722 V) = (25.82% H, 15.58% V) = (1.734e+06um H, 1.585e+06um V)
[12/10 02:10:20    562s] (I)      
[12/10 02:10:20    562s] (I)      ============  Phase 1d Route ============
[12/10 02:10:20    563s] (I)      Usage: 1659707 = (866903 H, 792804 V) = (25.82% H, 15.58% V) = (1.734e+06um H, 1.586e+06um V)
[12/10 02:10:20    563s] (I)      
[12/10 02:10:20    563s] (I)      ============  Phase 1e Route ============
[12/10 02:10:20    563s] (I)      Usage: 1659707 = (866903 H, 792804 V) = (25.82% H, 15.58% V) = (1.734e+06um H, 1.586e+06um V)
[12/10 02:10:20    563s] [NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 3.319414e+06um
[12/10 02:10:20    563s] (I)      
[12/10 02:10:20    563s] (I)      ============  Phase 1l Route ============
[12/10 02:10:21    564s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/10 02:10:21    564s] (I)      Layer  2:    1689983    703590        50           0     1701560    ( 0.00%) 
[12/10 02:10:21    564s] (I)      Layer  3:    1688982    688751        62           0     1701560    ( 0.00%) 
[12/10 02:10:21    564s] (I)      Layer  4:    1689983    312165         0           0     1701560    ( 0.00%) 
[12/10 02:10:21    564s] (I)      Layer  5:    1665914    208660       253           0     1701560    ( 0.00%) 
[12/10 02:10:21    564s] (I)      Layer  6:    1699500     25090         0           0     1701560    ( 0.00%) 
[12/10 02:10:21    564s] (I)      Total:       8434362   1938256       365           0     8507800    ( 0.00%) 
[12/10 02:10:21    564s] (I)      
[12/10 02:10:21    564s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/10 02:10:21    564s] [NR-eGR]                        OverCon           OverCon            
[12/10 02:10:21    564s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/10 02:10:21    564s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[12/10 02:10:21    564s] [NR-eGR] ---------------------------------------------------------------
[12/10 02:10:21    564s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/10 02:10:21    564s] [NR-eGR]      M2 ( 2)        48( 0.03%)         0( 0.00%)   ( 0.03%) 
[12/10 02:10:21    564s] [NR-eGR]      M3 ( 3)        46( 0.03%)         1( 0.00%)   ( 0.03%) 
[12/10 02:10:21    564s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/10 02:10:21    564s] [NR-eGR]      M5 ( 5)       150( 0.09%)        19( 0.01%)   ( 0.10%) 
[12/10 02:10:21    564s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/10 02:10:21    564s] [NR-eGR] ---------------------------------------------------------------
[12/10 02:10:21    564s] [NR-eGR]        Total       244( 0.03%)        20( 0.00%)   ( 0.03%) 
[12/10 02:10:21    564s] [NR-eGR] 
[12/10 02:10:21    564s] (I)      Finished Global Routing ( CPU: 3.20 sec, Real: 2.03 sec, Curr Mem: 3029.95 MB )
[12/10 02:10:21    564s] (I)      total 2D Cap : 8450895 = (3359407 H, 5091488 V)
[12/10 02:10:21    564s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[12/10 02:10:21    564s] (I)      ============= Track Assignment ============
[12/10 02:10:21    564s] (I)      Started Track Assignment (4T) ( Curr Mem: 3029.95 MB )
[12/10 02:10:21    564s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/10 02:10:21    564s] (I)      Run Multi-thread track assignment
[12/10 02:10:22    567s] (I)      Finished Track Assignment (4T) ( CPU: 3.12 sec, Real: 0.84 sec, Curr Mem: 3029.95 MB )
[12/10 02:10:22    567s] (I)      Started Export ( Curr Mem: 3029.95 MB )
[12/10 02:10:22    568s] [NR-eGR]             Length (um)     Vias 
[12/10 02:10:22    568s] [NR-eGR] ---------------------------------
[12/10 02:10:22    568s] [NR-eGR]  M1  (1H)             0   580070 
[12/10 02:10:22    568s] [NR-eGR]  M2  (2V)       1043358   861936 
[12/10 02:10:22    568s] [NR-eGR]  M3  (3H)       1360494    91767 
[12/10 02:10:22    568s] [NR-eGR]  M4  (4V)        610095    31626 
[12/10 02:10:22    568s] [NR-eGR]  M5  (5H)        417769     2508 
[12/10 02:10:22    568s] [NR-eGR]  M6  (6V)         50309        0 
[12/10 02:10:22    568s] [NR-eGR]  M7  (7H)             0        0 
[12/10 02:10:22    568s] [NR-eGR]  M8  (8V)             0        0 
[12/10 02:10:22    568s] [NR-eGR]  M9  (9H)             0        0 
[12/10 02:10:22    568s] [NR-eGR] ---------------------------------
[12/10 02:10:22    568s] [NR-eGR]      Total      3482024  1567907 
[12/10 02:10:22    568s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:10:22    568s] [NR-eGR] Total half perimeter of net bounding box: 2637728um
[12/10 02:10:22    568s] [NR-eGR] Total length: 3482024um, number of vias: 1567907
[12/10 02:10:22    568s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:10:22    568s] [NR-eGR] Total eGR-routed clock nets wire length: 110636um, number of vias: 85307
[12/10 02:10:22    568s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:10:23    569s] (I)      Finished Export ( CPU: 2.41 sec, Real: 1.62 sec, Curr Mem: 3018.43 MB )
[12/10 02:10:23    569s] [NR-eGR] Finished Early Global Route kernel ( CPU: 10.01 sec, Real: 5.77 sec, Curr Mem: 3018.43 MB )
[12/10 02:10:23    569s] (I)      ======================================= Runtime Summary ========================================
[12/10 02:10:23    569s] (I)       Step                                              %      Start     Finish      Real        CPU 
[12/10 02:10:23    569s] (I)      ------------------------------------------------------------------------------------------------
[12/10 02:10:23    569s] (I)       Early Global Route kernel                   100.00%  73.18 sec  78.96 sec  5.77 sec  10.01 sec 
[12/10 02:10:23    569s] (I)       +-Import and model                           19.82%  73.19 sec  74.33 sec  1.14 sec   1.14 sec 
[12/10 02:10:23    569s] (I)       | +-Create place DB                          13.87%  73.19 sec  73.99 sec  0.80 sec   0.80 sec 
[12/10 02:10:23    569s] (I)       | | +-Import place data                      13.87%  73.19 sec  73.99 sec  0.80 sec   0.80 sec 
[12/10 02:10:23    569s] (I)       | | | +-Read instances and placement          4.22%  73.19 sec  73.43 sec  0.24 sec   0.24 sec 
[12/10 02:10:23    569s] (I)       | | | +-Read nets                             9.64%  73.43 sec  73.99 sec  0.56 sec   0.55 sec 
[12/10 02:10:23    569s] (I)       | +-Create route DB                           5.05%  73.99 sec  74.28 sec  0.29 sec   0.29 sec 
[12/10 02:10:23    569s] (I)       | | +-Import route data (4T)                  5.04%  73.99 sec  74.28 sec  0.29 sec   0.29 sec 
[12/10 02:10:23    569s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.64%  73.99 sec  74.03 sec  0.04 sec   0.04 sec 
[12/10 02:10:23    569s] (I)       | | | | +-Read routing blockages              0.00%  73.99 sec  73.99 sec  0.00 sec   0.00 sec 
[12/10 02:10:23    569s] (I)       | | | | +-Read instance blockages             0.59%  73.99 sec  74.03 sec  0.03 sec   0.03 sec 
[12/10 02:10:23    569s] (I)       | | | | +-Read PG blockages                   0.04%  74.03 sec  74.03 sec  0.00 sec   0.00 sec 
[12/10 02:10:23    569s] (I)       | | | | +-Read clock blockages                0.00%  74.03 sec  74.03 sec  0.00 sec   0.00 sec 
[12/10 02:10:23    569s] (I)       | | | | +-Read other blockages                0.00%  74.03 sec  74.03 sec  0.00 sec   0.00 sec 
[12/10 02:10:23    569s] (I)       | | | | +-Read boundary cut boxes             0.00%  74.03 sec  74.03 sec  0.00 sec   0.00 sec 
[12/10 02:10:23    569s] (I)       | | | +-Read blackboxes                       0.00%  74.03 sec  74.03 sec  0.00 sec   0.00 sec 
[12/10 02:10:23    569s] (I)       | | | +-Read prerouted                        0.12%  74.03 sec  74.04 sec  0.01 sec   0.01 sec 
[12/10 02:10:23    569s] (I)       | | | +-Read unlegalized nets                 0.67%  74.04 sec  74.08 sec  0.04 sec   0.04 sec 
[12/10 02:10:23    569s] (I)       | | | +-Read nets                             1.16%  74.08 sec  74.14 sec  0.07 sec   0.07 sec 
[12/10 02:10:23    569s] (I)       | | | +-Set up via pillars                    0.04%  74.16 sec  74.16 sec  0.00 sec   0.00 sec 
[12/10 02:10:23    569s] (I)       | | | +-Initialize 3D grid graph              0.04%  74.18 sec  74.18 sec  0.00 sec   0.00 sec 
[12/10 02:10:23    569s] (I)       | | | +-Model blockage capacity               1.44%  74.18 sec  74.26 sec  0.08 sec   0.08 sec 
[12/10 02:10:23    569s] (I)       | | | | +-Initialize 3D capacity              1.39%  74.18 sec  74.26 sec  0.08 sec   0.08 sec 
[12/10 02:10:23    569s] (I)       | +-Read aux data                             0.00%  74.28 sec  74.28 sec  0.00 sec   0.00 sec 
[12/10 02:10:23    569s] (I)       | +-Others data preparation                   0.26%  74.28 sec  74.29 sec  0.02 sec   0.01 sec 
[12/10 02:10:23    569s] (I)       | +-Create route kernel                       0.08%  74.29 sec  74.30 sec  0.00 sec   0.00 sec 
[12/10 02:10:23    569s] (I)       +-Global Routing                             35.12%  74.33 sec  76.36 sec  2.03 sec   3.20 sec 
[12/10 02:10:23    569s] (I)       | +-Initialization                            0.79%  74.33 sec  74.38 sec  0.05 sec   0.05 sec 
[12/10 02:10:23    569s] (I)       | +-Net group 1                              33.67%  74.38 sec  76.33 sec  1.94 sec   3.11 sec 
[12/10 02:10:23    569s] (I)       | | +-Generate topology (4T)                  2.39%  74.38 sec  74.52 sec  0.14 sec   0.27 sec 
[12/10 02:10:23    569s] (I)       | | +-Phase 1a                               13.41%  74.56 sec  75.33 sec  0.77 sec   1.21 sec 
[12/10 02:10:23    569s] (I)       | | | +-Pattern routing (4T)                  9.53%  74.56 sec  75.11 sec  0.55 sec   0.99 sec 
[12/10 02:10:23    569s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.84%  75.11 sec  75.21 sec  0.11 sec   0.11 sec 
[12/10 02:10:23    569s] (I)       | | | +-Add via demand to 2D                  2.03%  75.21 sec  75.33 sec  0.12 sec   0.12 sec 
[12/10 02:10:23    569s] (I)       | | +-Phase 1b                                4.08%  75.33 sec  75.57 sec  0.24 sec   0.29 sec 
[12/10 02:10:23    569s] (I)       | | | +-Monotonic routing (4T)                4.03%  75.33 sec  75.56 sec  0.23 sec   0.29 sec 
[12/10 02:10:23    569s] (I)       | | +-Phase 1c                                0.83%  75.57 sec  75.61 sec  0.05 sec   0.05 sec 
[12/10 02:10:23    569s] (I)       | | | +-Two level Routing                     0.83%  75.57 sec  75.61 sec  0.05 sec   0.05 sec 
[12/10 02:10:23    569s] (I)       | | | | +-Two Level Routing (Regular)         0.59%  75.57 sec  75.60 sec  0.03 sec   0.03 sec 
[12/10 02:10:23    569s] (I)       | | | | +-Two Level Routing (Strong)          0.20%  75.60 sec  75.61 sec  0.01 sec   0.01 sec 
[12/10 02:10:23    569s] (I)       | | +-Phase 1d                                3.50%  75.61 sec  75.82 sec  0.20 sec   0.20 sec 
[12/10 02:10:23    569s] (I)       | | | +-Detoured routing                      3.50%  75.61 sec  75.82 sec  0.20 sec   0.20 sec 
[12/10 02:10:23    569s] (I)       | | +-Phase 1e                                0.02%  75.82 sec  75.82 sec  0.00 sec   0.00 sec 
[12/10 02:10:23    569s] (I)       | | | +-Route legalization                    0.00%  75.82 sec  75.82 sec  0.00 sec   0.00 sec 
[12/10 02:10:23    569s] (I)       | | +-Phase 1l                                8.83%  75.82 sec  76.33 sec  0.51 sec   1.06 sec 
[12/10 02:10:23    569s] (I)       | | | +-Layer assignment (4T)                 8.61%  75.83 sec  76.33 sec  0.50 sec   1.04 sec 
[12/10 02:10:23    569s] (I)       | +-Clean cong LA                             0.00%  76.33 sec  76.33 sec  0.00 sec   0.00 sec 
[12/10 02:10:23    569s] (I)       +-Export 3D cong map                          0.68%  76.36 sec  76.40 sec  0.04 sec   0.04 sec 
[12/10 02:10:23    569s] (I)       | +-Export 2D cong map                        0.09%  76.39 sec  76.40 sec  0.01 sec   0.01 sec 
[12/10 02:10:23    569s] (I)       +-Extract Global 3D Wires                     0.66%  76.41 sec  76.44 sec  0.04 sec   0.04 sec 
[12/10 02:10:23    569s] (I)       +-Track Assignment (4T)                      14.59%  76.44 sec  77.29 sec  0.84 sec   3.12 sec 
[12/10 02:10:23    569s] (I)       | +-Initialization                            0.17%  76.45 sec  76.45 sec  0.01 sec   0.01 sec 
[12/10 02:10:23    569s] (I)       | +-Track Assignment Kernel                  13.96%  76.46 sec  77.26 sec  0.81 sec   3.08 sec 
[12/10 02:10:23    569s] (I)       | +-Free Memory                               0.01%  77.29 sec  77.29 sec  0.00 sec   0.00 sec 
[12/10 02:10:23    569s] (I)       +-Export                                     28.00%  77.29 sec  78.90 sec  1.62 sec   2.41 sec 
[12/10 02:10:23    569s] (I)       | +-Export DB wires                           5.51%  77.29 sec  77.61 sec  0.32 sec   0.91 sec 
[12/10 02:10:23    569s] (I)       | | +-Export all nets (4T)                    3.67%  77.34 sec  77.56 sec  0.21 sec   0.68 sec 
[12/10 02:10:23    569s] (I)       | | +-Set wire vias (4T)                      0.82%  77.56 sec  77.60 sec  0.05 sec   0.17 sec 
[12/10 02:10:23    569s] (I)       | +-Report wirelength                         4.57%  77.61 sec  77.87 sec  0.26 sec   0.26 sec 
[12/10 02:10:23    569s] (I)       | +-Update net boxes                          1.80%  77.87 sec  77.97 sec  0.10 sec   0.31 sec 
[12/10 02:10:23    569s] (I)       | +-Update timing                            16.11%  77.97 sec  78.90 sec  0.93 sec   0.93 sec 
[12/10 02:10:23    569s] (I)       +-Postprocess design                          0.00%  78.90 sec  78.90 sec  0.00 sec   0.00 sec 
[12/10 02:10:23    569s] (I)      ======================== Summary by functions ========================
[12/10 02:10:23    569s] (I)       Lv  Step                                      %      Real        CPU 
[12/10 02:10:23    569s] (I)      ----------------------------------------------------------------------
[12/10 02:10:23    569s] (I)        0  Early Global Route kernel           100.00%  5.77 sec  10.01 sec 
[12/10 02:10:23    569s] (I)        1  Global Routing                       35.12%  2.03 sec   3.20 sec 
[12/10 02:10:23    569s] (I)        1  Export                               28.00%  1.62 sec   2.41 sec 
[12/10 02:10:23    569s] (I)        1  Import and model                     19.82%  1.14 sec   1.14 sec 
[12/10 02:10:23    569s] (I)        1  Track Assignment (4T)                14.59%  0.84 sec   3.12 sec 
[12/10 02:10:23    569s] (I)        1  Export 3D cong map                    0.68%  0.04 sec   0.04 sec 
[12/10 02:10:23    569s] (I)        1  Extract Global 3D Wires               0.66%  0.04 sec   0.04 sec 
[12/10 02:10:23    569s] (I)        1  Postprocess design                    0.00%  0.00 sec   0.00 sec 
[12/10 02:10:23    569s] (I)        2  Net group 1                          33.67%  1.94 sec   3.11 sec 
[12/10 02:10:23    569s] (I)        2  Update timing                        16.11%  0.93 sec   0.93 sec 
[12/10 02:10:23    569s] (I)        2  Track Assignment Kernel              13.96%  0.81 sec   3.08 sec 
[12/10 02:10:23    569s] (I)        2  Create place DB                      13.87%  0.80 sec   0.80 sec 
[12/10 02:10:23    569s] (I)        2  Export DB wires                       5.51%  0.32 sec   0.91 sec 
[12/10 02:10:23    569s] (I)        2  Create route DB                       5.05%  0.29 sec   0.29 sec 
[12/10 02:10:23    569s] (I)        2  Report wirelength                     4.57%  0.26 sec   0.26 sec 
[12/10 02:10:23    569s] (I)        2  Update net boxes                      1.80%  0.10 sec   0.31 sec 
[12/10 02:10:23    569s] (I)        2  Initialization                        0.97%  0.06 sec   0.06 sec 
[12/10 02:10:23    569s] (I)        2  Others data preparation               0.26%  0.02 sec   0.01 sec 
[12/10 02:10:23    569s] (I)        2  Export 2D cong map                    0.09%  0.01 sec   0.01 sec 
[12/10 02:10:23    569s] (I)        2  Create route kernel                   0.08%  0.00 sec   0.00 sec 
[12/10 02:10:23    569s] (I)        2  Free Memory                           0.01%  0.00 sec   0.00 sec 
[12/10 02:10:23    569s] (I)        2  Read aux data                         0.00%  0.00 sec   0.00 sec 
[12/10 02:10:23    569s] (I)        2  Clean cong LA                         0.00%  0.00 sec   0.00 sec 
[12/10 02:10:23    569s] (I)        3  Import place data                    13.87%  0.80 sec   0.80 sec 
[12/10 02:10:23    569s] (I)        3  Phase 1a                             13.41%  0.77 sec   1.21 sec 
[12/10 02:10:23    569s] (I)        3  Phase 1l                              8.83%  0.51 sec   1.06 sec 
[12/10 02:10:23    569s] (I)        3  Import route data (4T)                5.04%  0.29 sec   0.29 sec 
[12/10 02:10:23    569s] (I)        3  Phase 1b                              4.08%  0.24 sec   0.29 sec 
[12/10 02:10:23    569s] (I)        3  Export all nets (4T)                  3.67%  0.21 sec   0.68 sec 
[12/10 02:10:23    569s] (I)        3  Phase 1d                              3.50%  0.20 sec   0.20 sec 
[12/10 02:10:23    569s] (I)        3  Generate topology (4T)                2.39%  0.14 sec   0.27 sec 
[12/10 02:10:23    569s] (I)        3  Phase 1c                              0.83%  0.05 sec   0.05 sec 
[12/10 02:10:23    569s] (I)        3  Set wire vias (4T)                    0.82%  0.05 sec   0.17 sec 
[12/10 02:10:23    569s] (I)        3  Phase 1e                              0.02%  0.00 sec   0.00 sec 
[12/10 02:10:23    569s] (I)        4  Read nets                            10.80%  0.62 sec   0.62 sec 
[12/10 02:10:23    569s] (I)        4  Pattern routing (4T)                  9.53%  0.55 sec   0.99 sec 
[12/10 02:10:23    569s] (I)        4  Layer assignment (4T)                 8.61%  0.50 sec   1.04 sec 
[12/10 02:10:23    569s] (I)        4  Read instances and placement          4.22%  0.24 sec   0.24 sec 
[12/10 02:10:23    569s] (I)        4  Monotonic routing (4T)                4.03%  0.23 sec   0.29 sec 
[12/10 02:10:23    569s] (I)        4  Detoured routing                      3.50%  0.20 sec   0.20 sec 
[12/10 02:10:23    569s] (I)        4  Add via demand to 2D                  2.03%  0.12 sec   0.12 sec 
[12/10 02:10:23    569s] (I)        4  Pattern Routing Avoiding Blockages    1.84%  0.11 sec   0.11 sec 
[12/10 02:10:23    569s] (I)        4  Model blockage capacity               1.44%  0.08 sec   0.08 sec 
[12/10 02:10:23    569s] (I)        4  Two level Routing                     0.83%  0.05 sec   0.05 sec 
[12/10 02:10:23    569s] (I)        4  Read unlegalized nets                 0.67%  0.04 sec   0.04 sec 
[12/10 02:10:23    569s] (I)        4  Read blockages ( Layer 2-6 )          0.64%  0.04 sec   0.04 sec 
[12/10 02:10:23    569s] (I)        4  Read prerouted                        0.12%  0.01 sec   0.01 sec 
[12/10 02:10:23    569s] (I)        4  Set up via pillars                    0.04%  0.00 sec   0.00 sec 
[12/10 02:10:23    569s] (I)        4  Initialize 3D grid graph              0.04%  0.00 sec   0.00 sec 
[12/10 02:10:23    569s] (I)        4  Read blackboxes                       0.00%  0.00 sec   0.00 sec 
[12/10 02:10:23    569s] (I)        4  Route legalization                    0.00%  0.00 sec   0.00 sec 
[12/10 02:10:23    569s] (I)        5  Initialize 3D capacity                1.39%  0.08 sec   0.08 sec 
[12/10 02:10:23    569s] (I)        5  Read instance blockages               0.59%  0.03 sec   0.03 sec 
[12/10 02:10:23    569s] (I)        5  Two Level Routing (Regular)           0.59%  0.03 sec   0.03 sec 
[12/10 02:10:23    569s] (I)        5  Two Level Routing (Strong)            0.20%  0.01 sec   0.01 sec 
[12/10 02:10:23    569s] (I)        5  Read PG blockages                     0.04%  0.00 sec   0.00 sec 
[12/10 02:10:23    569s] (I)        5  Read clock blockages                  0.00%  0.00 sec   0.00 sec 
[12/10 02:10:23    569s] (I)        5  Read other blockages                  0.00%  0.00 sec   0.00 sec 
[12/10 02:10:23    569s] (I)        5  Read routing blockages                0.00%  0.00 sec   0.00 sec 
[12/10 02:10:23    569s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec   0.00 sec 
[12/10 02:10:23    569s] GigaOpt: Cleaning up extraction
[12/10 02:10:23    569s] Extraction called for design 'toplevel_498' of instances=166193 and nets=157338 using extraction engine 'preRoute' .
[12/10 02:10:23    569s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/10 02:10:23    569s] Type 'man IMPEXT-3530' for more detail.
[12/10 02:10:23    569s] PreRoute RC Extraction called for design toplevel_498.
[12/10 02:10:23    569s] RC Extraction called in multi-corner(1) mode.
[12/10 02:10:23    569s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/10 02:10:23    569s] Type 'man IMPEXT-6197' for more detail.
[12/10 02:10:23    569s] RCMode: PreRoute
[12/10 02:10:23    569s]       RC Corner Indexes            0   
[12/10 02:10:23    569s] Capacitance Scaling Factor   : 1.00000 
[12/10 02:10:23    569s] Resistance Scaling Factor    : 1.00000 
[12/10 02:10:23    569s] Clock Cap. Scaling Factor    : 1.00000 
[12/10 02:10:23    569s] Clock Res. Scaling Factor    : 1.00000 
[12/10 02:10:23    569s] Shrink Factor                : 1.00000
[12/10 02:10:23    569s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/10 02:10:24    570s] LayerId::1 widthSet size::1
[12/10 02:10:24    570s] LayerId::2 widthSet size::1
[12/10 02:10:24    570s] LayerId::3 widthSet size::1
[12/10 02:10:24    570s] LayerId::4 widthSet size::1
[12/10 02:10:24    570s] LayerId::5 widthSet size::1
[12/10 02:10:24    570s] LayerId::6 widthSet size::1
[12/10 02:10:24    570s] LayerId::7 widthSet size::1
[12/10 02:10:24    570s] LayerId::8 widthSet size::1
[12/10 02:10:24    570s] LayerId::9 widthSet size::1
[12/10 02:10:24    570s] Updating RC grid for preRoute extraction ...
[12/10 02:10:24    570s] eee: pegSigSF::1.070000
[12/10 02:10:24    570s] Initializing multi-corner resistance tables ...
[12/10 02:10:24    570s] eee: l::1 avDens::0.109843 usedTrk::19376.250000 availTrk::176400.000000 sigTrk::19376.250000
[12/10 02:10:24    570s] eee: l::2 avDens::0.299956 usedTrk::52912.319286 availTrk::176400.000000 sigTrk::52912.319286
[12/10 02:10:24    570s] eee: l::3 avDens::0.390603 usedTrk::68902.375004 availTrk::176400.000000 sigTrk::68902.375004
[12/10 02:10:24    570s] eee: l::4 avDens::0.176162 usedTrk::30652.176285 availTrk::174000.000000 sigTrk::30652.176285
[12/10 02:10:24    570s] eee: l::5 avDens::0.121792 usedTrk::21021.275004 availTrk::172600.000000 sigTrk::21021.275004
[12/10 02:10:24    570s] eee: l::6 avDens::0.039375 usedTrk::2516.034252 availTrk::63900.000000 sigTrk::2516.034252
[12/10 02:10:24    570s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:10:24    570s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:10:24    570s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:10:24    570s] {RT default_rc_corner 0 6 6 0}
[12/10 02:10:24    570s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.286685 ; uaWl: 1.000000 ; uaWlH: 0.309640 ; aWlH: 0.000000 ; Pmax: 0.847300 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/10 02:10:25    570s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:02.0  MEM: 3018.430M)
[12/10 02:10:25    570s] GigaOpt: Cleaning up delay & timing
[12/10 02:10:25    571s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/10 02:10:25    571s] #################################################################################
[12/10 02:10:25    571s] # Design Stage: PreRoute
[12/10 02:10:25    571s] # Design Name: toplevel_498
[12/10 02:10:25    571s] # Design Mode: 90nm
[12/10 02:10:25    571s] # Analysis Mode: MMMC Non-OCV 
[12/10 02:10:25    571s] # Parasitics Mode: No SPEF/RCDB 
[12/10 02:10:25    571s] # Signoff Settings: SI Off 
[12/10 02:10:25    571s] #################################################################################
[12/10 02:10:27    577s] Topological Sorting (REAL = 0:00:01.0, MEM = 2984.4M, InitMEM = 2984.4M)
[12/10 02:10:27    578s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/10 02:10:27    578s] Calculate delays in BcWc mode...
[12/10 02:10:27    578s] Start delay calculation (fullDC) (4 T). (MEM=2984.43)
[12/10 02:10:28    579s] End AAE Lib Interpolated Model. (MEM=2997.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:10:36    608s] Total number of fetched objects 154875
[12/10 02:10:36    608s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/10 02:10:36    608s] End delay calculation. (MEM=3054.08 CPU=0:00:24.4 REAL=0:00:06.0)
[12/10 02:10:36    608s] End delay calculation (fullDC). (MEM=3054.08 CPU=0:00:30.2 REAL=0:00:09.0)
[12/10 02:10:36    608s] *** CDM Built up (cpu=0:00:37.6  real=0:00:11.0  mem= 3054.1M) ***
[12/10 02:10:37    612s] Begin: GigaOpt DRV Optimization (small scale fixing)
[12/10 02:10:37    612s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 4 -max_fanout -preCTS -smallScaleFixing  -maxIter 3 -setupTNSCostFactor 3.0
[12/10 02:10:37    612s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:10:12.7/0:04:39.9 (2.2), mem = 3085.1M
[12/10 02:10:38    612s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/10 02:10:38    613s] Info: 11 clock nets excluded from IPO operation.
[12/10 02:10:38    613s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1561211.3
[12/10 02:10:38    613s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/10 02:10:38    613s] ### Creating PhyDesignMc. totSessionCpu=0:10:13 mem=3085.1M
[12/10 02:10:38    613s] OPERPROF: Starting DPlace-Init at level 1, MEM:3085.1M, EPOCH TIME: 1670659838.371227
[12/10 02:10:38    613s] z: 2, totalTracks: 1
[12/10 02:10:38    613s] z: 4, totalTracks: 1
[12/10 02:10:38    613s] z: 6, totalTracks: 1
[12/10 02:10:38    613s] z: 8, totalTracks: 1
[12/10 02:10:38    613s] #spOpts: VtWidth mergeVia=F 
[12/10 02:10:38    613s] All LLGs are deleted
[12/10 02:10:38    613s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3085.1M, EPOCH TIME: 1670659838.457547
[12/10 02:10:38    613s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3085.1M, EPOCH TIME: 1670659838.458360
[12/10 02:10:38    613s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3085.1M, EPOCH TIME: 1670659838.519368
[12/10 02:10:38    613s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3085.1M, EPOCH TIME: 1670659838.525365
[12/10 02:10:38    613s] Core basic site is TSMC65ADV10TSITE
[12/10 02:10:38    613s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3085.1M, EPOCH TIME: 1670659838.535993
[12/10 02:10:38    613s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.006, MEM:3086.1M, EPOCH TIME: 1670659838.541866
[12/10 02:10:38    613s] Fast DP-INIT is on for default
[12/10 02:10:38    613s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.068, REAL:0.055, MEM:3086.1M, EPOCH TIME: 1670659838.580370
[12/10 02:10:38    613s] 
[12/10 02:10:38    613s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:10:38    613s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.132, REAL:0.119, MEM:3086.1M, EPOCH TIME: 1670659838.638614
[12/10 02:10:38    613s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3086.1MB).
[12/10 02:10:38    613s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.320, REAL:0.308, MEM:3086.1M, EPOCH TIME: 1670659838.679196
[12/10 02:10:39    615s] TotalInstCnt at PhyDesignMc Initialization: 153,833
[12/10 02:10:39    615s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:15 mem=3086.1M
[12/10 02:10:39    615s] ### Creating RouteCongInterface, started
[12/10 02:10:40    615s] 
[12/10 02:10:40    615s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/10 02:10:40    615s] 
[12/10 02:10:40    615s] #optDebug: {0, 1.000}
[12/10 02:10:40    615s] ### Creating RouteCongInterface, finished
[12/10 02:10:42    621s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3179.6M, EPOCH TIME: 1670659842.943021
[12/10 02:10:42    621s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:3179.6M, EPOCH TIME: 1670659842.946699
[12/10 02:10:45    625s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 02:10:45    625s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/10 02:10:45    625s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 02:10:45    625s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/10 02:10:45    625s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 02:10:45    625s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/10 02:10:45    626s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/10 02:10:45    626s] Info: violation cost 1.925083 (cap = 0.003333, tran = 0.921750, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[12/10 02:10:45    626s] |     9|    84|    -0.02|     1|     1|    -0.00|     0|     0|     0|     0|    28.66|     0.00|       0|       0|       0| 89.13%|          |         |
[12/10 02:10:46    626s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/10 02:10:46    626s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/10 02:10:46    626s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 02:10:46    626s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    28.66|     0.00|       3|       0|      10| 89.13%| 0:00:01.0|  3195.6M|
[12/10 02:10:46    626s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/10 02:10:46    627s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/10 02:10:46    627s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 02:10:46    627s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    28.66|     0.00|       0|       0|       0| 89.13%| 0:00:00.0|  3195.6M|
[12/10 02:10:46    627s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 02:10:46    627s] 
[12/10 02:10:46    627s] *** Finish DRV Fixing (cpu=0:00:05.7 real=0:00:04.0 mem=3195.6M) ***
[12/10 02:10:46    627s] 
[12/10 02:10:46    627s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3195.6M, EPOCH TIME: 1670659846.204098
[12/10 02:10:46    627s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:3124.6M, EPOCH TIME: 1670659846.234240
[12/10 02:10:46    627s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3124.6M, EPOCH TIME: 1670659846.271532
[12/10 02:10:46    627s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3124.6M, EPOCH TIME: 1670659846.271693
[12/10 02:10:46    627s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3124.6M, EPOCH TIME: 1670659846.415129
[12/10 02:10:46    627s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.155, REAL:0.155, MEM:3124.6M, EPOCH TIME: 1670659846.570592
[12/10 02:10:46    627s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3124.6M, EPOCH TIME: 1670659846.613415
[12/10 02:10:46    627s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.004, REAL:0.004, MEM:3124.6M, EPOCH TIME: 1670659846.617216
[12/10 02:10:46    627s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.344, REAL:0.346, MEM:3124.6M, EPOCH TIME: 1670659846.617361
[12/10 02:10:46    627s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.344, REAL:0.346, MEM:3124.6M, EPOCH TIME: 1670659846.617389
[12/10 02:10:46    627s] TDRefine: refinePlace mode is spiral
[12/10 02:10:46    627s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1561211.3
[12/10 02:10:46    627s] OPERPROF: Starting RefinePlace at level 1, MEM:3124.6M, EPOCH TIME: 1670659846.617455
[12/10 02:10:46    627s] *** Starting refinePlace (0:10:28 mem=3124.6M) ***
[12/10 02:10:46    627s] Total net bbox length = 2.638e+06 (1.396e+06 1.242e+06) (ext = 8.707e+02)
[12/10 02:10:46    627s] 
[12/10 02:10:46    627s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:10:46    627s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/10 02:10:46    627s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/10 02:10:46    627s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/10 02:10:46    627s] Type 'man IMPSP-5140' for more detail.
[12/10 02:10:46    627s] **WARN: (IMPSP-315):	Found 166196 instances insts with no PG Term connections.
[12/10 02:10:46    627s] Type 'man IMPSP-315' for more detail.
[12/10 02:10:46    627s] (I)      Default power domain name = toplevel_498
[12/10 02:10:46    627s] .Default power domain name = toplevel_498
[12/10 02:10:46    627s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:3124.6M, EPOCH TIME: 1670659846.916179
[12/10 02:10:46    627s] Starting refinePlace ...
[12/10 02:10:46    627s] Default power domain name = toplevel_498
[12/10 02:10:46    627s] .One DDP V2 for no tweak run.
[12/10 02:10:47    628s] Default power domain name = toplevel_498
[12/10 02:10:47    628s] .  Spread Effort: high, pre-route mode, useDDP on.
[12/10 02:10:47    628s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=3174.8MB) @(0:10:28 - 0:10:28).
[12/10 02:10:47    628s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/10 02:10:47    628s] wireLenOptFixPriorityInst 0 inst fixed
[12/10 02:10:48    629s] 
[12/10 02:10:48    629s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/10 02:10:49    631s] Move report: legalization moves 10 insts, mean move: 2.36 um, max move: 5.00 um spiral
[12/10 02:10:49    631s] 	Max move on inst (vproc_top_genblk3_icache_way1/FE_OFC1889_FE_DBTN210_n319): (267.80, 486.00) --> (268.80, 482.00)
[12/10 02:10:49    631s] [CPU] RefinePlace/Spiral (cpu=0:00:00.8, real=0:00:01.0)
[12/10 02:10:49    631s] [CPU] RefinePlace/Commit (cpu=0:00:01.9, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.8, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/10 02:10:49    631s] [CPU] RefinePlace/Legalization (cpu=0:00:03.3, real=0:00:02.0, mem=3174.8MB) @(0:10:29 - 0:10:32).
[12/10 02:10:49    631s] Move report: Detail placement moves 10 insts, mean move: 2.36 um, max move: 5.00 um 
[12/10 02:10:49    631s] 	Max move on inst (vproc_top_genblk3_icache_way1/FE_OFC1889_FE_DBTN210_n319): (267.80, 486.00) --> (268.80, 482.00)
[12/10 02:10:49    631s] 	Runtime: CPU: 0:00:04.0 REAL: 0:00:03.0 MEM: 3174.8MB
[12/10 02:10:49    631s] Statistics of distance of Instance movement in refine placement:
[12/10 02:10:49    631s]   maximum (X+Y) =         5.00 um
[12/10 02:10:49    631s]   inst (vproc_top_genblk3_icache_way1/FE_OFC1889_FE_DBTN210_n319) with max move: (267.8, 486) -> (268.8, 482)
[12/10 02:10:49    631s]   mean    (X+Y) =         2.36 um
[12/10 02:10:49    631s] Summary Report:
[12/10 02:10:49    631s] Instances move: 10 (out of 153836 movable)
[12/10 02:10:49    631s] Instances flipped: 0
[12/10 02:10:49    631s] Mean displacement: 2.36 um
[12/10 02:10:49    631s] Max displacement: 5.00 um (Instance: vproc_top_genblk3_icache_way1/FE_OFC1889_FE_DBTN210_n319) (267.8, 486) -> (268.8, 482)
[12/10 02:10:49    631s] 	Length: 6 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: BUFX2BA10TR
[12/10 02:10:49    631s] Total instances moved : 10
[12/10 02:10:49    631s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:4.052, REAL:2.650, MEM:3174.8M, EPOCH TIME: 1670659849.566238
[12/10 02:10:49    632s] Total net bbox length = 2.638e+06 (1.396e+06 1.242e+06) (ext = 8.707e+02)
[12/10 02:10:49    632s] Runtime: CPU: 0:00:04.4 REAL: 0:00:03.0 MEM: 3174.8MB
[12/10 02:10:49    632s] [CPU] RefinePlace/total (cpu=0:00:04.4, real=0:00:03.0, mem=3174.8MB) @(0:10:28 - 0:10:32).
[12/10 02:10:49    632s] *** Finished refinePlace (0:10:32 mem=3174.8M) ***
[12/10 02:10:49    632s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1561211.3
[12/10 02:10:49    632s] OPERPROF: Finished RefinePlace at level 1, CPU:4.450, REAL:3.051, MEM:3174.8M, EPOCH TIME: 1670659849.668116
[12/10 02:10:50    632s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3174.8M, EPOCH TIME: 1670659850.290397
[12/10 02:10:50    632s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.027, REAL:0.028, MEM:3128.8M, EPOCH TIME: 1670659850.317906
[12/10 02:10:50    632s] *** maximum move = 5.00 um ***
[12/10 02:10:50    632s] *** Finished re-routing un-routed nets (3128.8M) ***
[12/10 02:10:50    632s] OPERPROF: Starting DPlace-Init at level 1, MEM:3128.8M, EPOCH TIME: 1670659850.582713
[12/10 02:10:50    633s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3128.8M, EPOCH TIME: 1670659850.723770
[12/10 02:10:50    633s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.177, REAL:0.177, MEM:3128.8M, EPOCH TIME: 1670659850.901164
[12/10 02:10:50    633s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3128.8M, EPOCH TIME: 1670659850.942034
[12/10 02:10:50    633s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.003, REAL:0.003, MEM:3128.8M, EPOCH TIME: 1670659850.945501
[12/10 02:10:50    633s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.361, REAL:0.363, MEM:3128.8M, EPOCH TIME: 1670659850.945617
[12/10 02:10:51    634s] 
[12/10 02:10:51    634s] *** Finish Physical Update (cpu=0:00:07.8 real=0:00:05.0 mem=3128.8M) ***
[12/10 02:10:52    636s] Total-nets :: 154859, Stn-nets :: 0, ratio :: 0 %
[12/10 02:10:52    636s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3017.8M, EPOCH TIME: 1670659852.913120
[12/10 02:10:52    636s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.036, REAL:0.036, MEM:2805.8M, EPOCH TIME: 1670659852.949132
[12/10 02:10:52    636s] TotalInstCnt at PhyDesignMc Destruction: 153,836
[12/10 02:10:52    636s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1561211.3
[12/10 02:10:52    636s] *** DrvOpt #3 [finish] : cpu/real = 0:00:23.3/0:00:15.0 (1.5), totSession cpu/real = 0:10:36.0/0:04:54.9 (2.2), mem = 2805.8M
[12/10 02:10:52    636s] 
[12/10 02:10:52    636s] =============================================================================================
[12/10 02:10:52    636s]  Step TAT Report for DrvOpt #3                                                  21.10-p004_1
[12/10 02:10:52    636s] =============================================================================================
[12/10 02:10:52    636s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:10:52    636s] ---------------------------------------------------------------------------------------------
[12/10 02:10:52    636s] [ SlackTraversorInit     ]      2   0:00:03.0  (  20.0 % )     0:00:03.0 /  0:00:04.2    1.4
[12/10 02:10:52    636s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:10:52    636s] [ PlacerInterfaceInit    ]      1   0:00:01.2  (   8.0 % )     0:00:01.2 /  0:00:02.1    1.7
[12/10 02:10:52    636s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   3.1 % )     0:00:00.5 /  0:00:00.5    1.0
[12/10 02:10:52    636s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:10:52    636s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.5    2.2
[12/10 02:10:52    636s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:10:52    636s] [ OptEval                ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.7
[12/10 02:10:52    636s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:10:52    636s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    2.8
[12/10 02:10:52    636s] [ IncrDelayCalc          ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    3.4
[12/10 02:10:52    636s] [ DrvFindVioNets         ]      3   0:00:00.4  (   2.4 % )     0:00:00.4 /  0:00:01.3    3.7
[12/10 02:10:52    636s] [ DrvComputeSummary      ]      3   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.3    1.8
[12/10 02:10:52    636s] [ RefinePlace            ]      1   0:00:05.6  (  37.5 % )     0:00:05.6 /  0:00:07.8    1.4
[12/10 02:10:52    636s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.2    2.2
[12/10 02:10:52    636s] [ MISC                   ]          0:00:04.0  (  26.4 % )     0:00:04.0 /  0:00:06.7    1.7
[12/10 02:10:52    636s] ---------------------------------------------------------------------------------------------
[12/10 02:10:52    636s]  DrvOpt #3 TOTAL                    0:00:15.0  ( 100.0 % )     0:00:15.0 /  0:00:23.3    1.5
[12/10 02:10:52    636s] ---------------------------------------------------------------------------------------------
[12/10 02:10:52    636s] 
[12/10 02:10:52    636s] End: GigaOpt DRV Optimization (small scale fixing)
[12/10 02:10:52    636s] GigaOpt: Cleaning up delay & timing
[12/10 02:10:52    636s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/10 02:10:53    636s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2805.8M, EPOCH TIME: 1670659853.100477
[12/10 02:10:53    636s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.103, REAL:0.103, MEM:2805.8M, EPOCH TIME: 1670659853.203534
[12/10 02:10:54    639s] 
------------------------------------------------------------------
     Summary (cpu=3.17min real=1.40min mem=2805.8M)
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 28.661  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  32087  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.128%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:05:08, real = 0:02:12, mem = 2448.6M, totSessionCpu=0:10:39 **
[12/10 02:10:54    639s] Started Early Global Route kernel ( Curr Mem: 2806.57 MB )
[12/10 02:10:54    639s] (I)      ==================== Layers =====================
[12/10 02:10:54    639s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:10:54    639s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/10 02:10:54    639s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:10:54    639s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/10 02:10:54    639s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/10 02:10:54    639s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/10 02:10:54    639s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/10 02:10:54    639s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/10 02:10:54    639s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/10 02:10:54    639s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/10 02:10:54    639s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/10 02:10:54    639s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/10 02:10:54    639s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/10 02:10:54    639s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/10 02:10:54    639s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/10 02:10:54    639s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/10 02:10:54    639s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/10 02:10:54    639s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/10 02:10:54    639s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/10 02:10:54    639s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/10 02:10:54    639s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:10:54    639s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/10 02:10:54    639s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/10 02:10:54    639s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/10 02:10:54    639s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/10 02:10:54    639s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/10 02:10:54    639s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:10:54    639s] (I)      Started Import and model ( Curr Mem: 2806.57 MB )
[12/10 02:10:54    639s] (I)      Default power domain name = toplevel_498
[12/10 02:10:54    639s] .== Non-default Options ==
[12/10 02:10:55    640s] (I)      Build term to term wires                           : false
[12/10 02:10:55    640s] (I)      Maximum routing layer                              : 6
[12/10 02:10:55    640s] (I)      Number of threads                                  : 4
[12/10 02:10:55    640s] (I)      Method to set GCell size                           : row
[12/10 02:10:55    640s] (I)      Counted 10337 PG shapes. We will not process PG shapes layer by layer.
[12/10 02:10:55    640s] (I)      Use row-based GCell size
[12/10 02:10:55    640s] (I)      Use row-based GCell align
[12/10 02:10:55    640s] (I)      layer 0 area = 168000
[12/10 02:10:55    640s] (I)      layer 1 area = 208000
[12/10 02:10:55    640s] (I)      layer 2 area = 208000
[12/10 02:10:55    640s] (I)      layer 3 area = 208000
[12/10 02:10:55    640s] (I)      layer 4 area = 208000
[12/10 02:10:55    640s] (I)      layer 5 area = 208000
[12/10 02:10:55    640s] (I)      GCell unit size   : 4000
[12/10 02:10:55    640s] (I)      GCell multiplier  : 1
[12/10 02:10:55    640s] (I)      GCell row height  : 4000
[12/10 02:10:55    640s] (I)      Actual row height : 4000
[12/10 02:10:55    640s] (I)      GCell align ref   : 0 0
[12/10 02:10:55    640s] [NR-eGR] Track table information for default rule: 
[12/10 02:10:55    640s] [NR-eGR] M1 has no routable track
[12/10 02:10:55    640s] [NR-eGR] M2 has single uniform track structure
[12/10 02:10:55    640s] [NR-eGR] M3 has single uniform track structure
[12/10 02:10:55    640s] [NR-eGR] M4 has single uniform track structure
[12/10 02:10:55    640s] [NR-eGR] M5 has single uniform track structure
[12/10 02:10:55    640s] [NR-eGR] M6 has single uniform track structure
[12/10 02:10:55    640s] (I)      =============== Default via ================
[12/10 02:10:55    640s] (I)      +---+------------------+-------------------+
[12/10 02:10:55    640s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/10 02:10:55    640s] (I)      +---+------------------+-------------------+
[12/10 02:10:55    640s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/10 02:10:55    640s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/10 02:10:55    640s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/10 02:10:55    640s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/10 02:10:55    640s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/10 02:10:55    640s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/10 02:10:55    640s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/10 02:10:55    640s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/10 02:10:55    640s] (I)      +---+------------------+-------------------+
[12/10 02:10:55    640s] [NR-eGR] Read 17358 PG shapes
[12/10 02:10:55    640s] [NR-eGR] Read 0 clock shapes
[12/10 02:10:55    640s] [NR-eGR] Read 0 other shapes
[12/10 02:10:55    640s] [NR-eGR] #Routing Blockages  : 0
[12/10 02:10:55    640s] [NR-eGR] #Instance Blockages : 0
[12/10 02:10:55    640s] [NR-eGR] #PG Blockages       : 17358
[12/10 02:10:55    640s] [NR-eGR] #Halo Blockages     : 0
[12/10 02:10:55    640s] [NR-eGR] #Boundary Blockages : 0
[12/10 02:10:55    640s] [NR-eGR] #Clock Blockages    : 0
[12/10 02:10:55    640s] [NR-eGR] #Other Blockages    : 0
[12/10 02:10:55    640s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/10 02:10:55    640s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/10 02:10:55    640s] [NR-eGR] Read 154859 nets ( ignored 0 )
[12/10 02:10:55    640s] (I)      early_global_route_priority property id does not exist.
[12/10 02:10:55    640s] (I)      Read Num Blocks=17358  Num Prerouted Wires=0  Num CS=0
[12/10 02:10:55    640s] (I)      Layer 1 (V) : #blockages 4956 : #preroutes 0
[12/10 02:10:55    640s] (I)      Layer 2 (H) : #blockages 4956 : #preroutes 0
[12/10 02:10:55    640s] (I)      Layer 3 (V) : #blockages 4956 : #preroutes 0
[12/10 02:10:55    640s] (I)      Layer 4 (H) : #blockages 2490 : #preroutes 0
[12/10 02:10:55    640s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/10 02:10:55    640s] (I)      Number of ignored nets                =      0
[12/10 02:10:55    640s] (I)      Number of connected nets              =      0
[12/10 02:10:55    640s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/10 02:10:55    640s] (I)      Number of clock nets                  =     11.  Ignored: No
[12/10 02:10:55    640s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/10 02:10:55    640s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/10 02:10:55    640s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/10 02:10:55    640s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/10 02:10:55    640s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/10 02:10:55    640s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/10 02:10:55    640s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/10 02:10:55    640s] [NR-eGR] There are 11 clock nets ( 0 with NDR ).
[12/10 02:10:55    640s] (I)      Ndr track 0 does not exist
[12/10 02:10:55    640s] (I)      ---------------------Grid Graph Info--------------------
[12/10 02:10:55    640s] (I)      Routing area        : (0, 0) - (1650000, 1650000)
[12/10 02:10:55    640s] (I)      Core area           : (0, 0) - (1650000, 1650000)
[12/10 02:10:55    640s] (I)      Site width          :   400  (dbu)
[12/10 02:10:55    640s] (I)      Row height          :  4000  (dbu)
[12/10 02:10:55    640s] (I)      GCell row height    :  4000  (dbu)
[12/10 02:10:55    640s] (I)      GCell width         :  4000  (dbu)
[12/10 02:10:55    640s] (I)      GCell height        :  4000  (dbu)
[12/10 02:10:55    640s] (I)      Grid                :   413   413     6
[12/10 02:10:55    640s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/10 02:10:55    640s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/10 02:10:55    640s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/10 02:10:55    640s] (I)      Default wire width  :   180   200   200   200   200   200
[12/10 02:10:55    640s] (I)      Default wire space  :   180   200   200   200   200   200
[12/10 02:10:55    640s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/10 02:10:55    640s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/10 02:10:55    640s] (I)      First track coord   :     0   200   200   200   200   200
[12/10 02:10:55    640s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/10 02:10:55    640s] (I)      Total num of tracks :     0  4125  4125  4125  4125  4125
[12/10 02:10:55    640s] (I)      Num of masks        :     1     1     1     1     1     1
[12/10 02:10:55    640s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/10 02:10:55    640s] (I)      --------------------------------------------------------
[12/10 02:10:55    640s] 
[12/10 02:10:55    640s] [NR-eGR] ============ Routing rule table ============
[12/10 02:10:55    640s] [NR-eGR] Rule id: 0  Nets: 154859
[12/10 02:10:55    640s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/10 02:10:55    640s] (I)                    Layer    2    3    4    5    6 
[12/10 02:10:55    640s] (I)                    Pitch  400  400  400  400  400 
[12/10 02:10:55    640s] (I)             #Used tracks    1    1    1    1    1 
[12/10 02:10:55    640s] (I)       #Fully used tracks    1    1    1    1    1 
[12/10 02:10:55    640s] [NR-eGR] ========================================
[12/10 02:10:55    640s] [NR-eGR] 
[12/10 02:10:55    640s] (I)      =============== Blocked Tracks ===============
[12/10 02:10:55    640s] (I)      +-------+---------+----------+---------------+
[12/10 02:10:55    640s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/10 02:10:55    640s] (I)      +-------+---------+----------+---------------+
[12/10 02:10:55    640s] (I)      |     1 |       0 |        0 |         0.00% |
[12/10 02:10:55    640s] (I)      |     2 | 1703625 |    31762 |         1.86% |
[12/10 02:10:55    640s] (I)      |     3 | 1703625 |    15678 |         0.92% |
[12/10 02:10:55    640s] (I)      |     4 | 1703625 |    31762 |         1.86% |
[12/10 02:10:55    640s] (I)      |     5 | 1703625 |    70125 |         4.12% |
[12/10 02:10:55    640s] (I)      |     6 | 1703625 |        0 |         0.00% |
[12/10 02:10:55    640s] (I)      +-------+---------+----------+---------------+
[12/10 02:10:55    640s] (I)      Finished Import and model ( CPU: 1.19 sec, Real: 1.20 sec, Curr Mem: 2977.07 MB )
[12/10 02:10:55    640s] (I)      Reset routing kernel
[12/10 02:10:55    640s] (I)      Started Global Routing ( Curr Mem: 2977.07 MB )
[12/10 02:10:56    640s] (I)      totalPins=580095  totalGlobalPin=559721 (96.49%)
[12/10 02:10:56    640s] (I)      total 2D Cap : 8445936 = (3356924 H, 5089012 V)
[12/10 02:10:56    640s] [NR-eGR] Layer group 1: route 154859 net(s) in layer range [2, 6]
[12/10 02:10:56    640s] (I)      
[12/10 02:10:56    640s] (I)      ============  Phase 1a Route ============
[12/10 02:10:56    641s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/10 02:10:56    641s] (I)      Usage: 1659544 = (866849 H, 792695 V) = (25.82% H, 15.58% V) = (1.734e+06um H, 1.585e+06um V)
[12/10 02:10:56    642s] (I)      
[12/10 02:10:56    642s] (I)      ============  Phase 1b Route ============
[12/10 02:10:57    642s] (I)      Usage: 1659628 = (866904 H, 792724 V) = (25.82% H, 15.58% V) = (1.734e+06um H, 1.585e+06um V)
[12/10 02:10:57    642s] (I)      Overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 3.319256e+06um
[12/10 02:10:57    642s] (I)      Congestion metric : 0.04%H 0.00%V, 0.04%HV
[12/10 02:10:57    642s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/10 02:10:57    642s] (I)      
[12/10 02:10:57    642s] (I)      ============  Phase 1c Route ============
[12/10 02:10:57    642s] (I)      Level2 Grid: 83 x 83
[12/10 02:10:57    642s] (I)      Usage: 1659628 = (866904 H, 792724 V) = (25.82% H, 15.58% V) = (1.734e+06um H, 1.585e+06um V)
[12/10 02:10:57    642s] (I)      
[12/10 02:10:57    642s] (I)      ============  Phase 1d Route ============
[12/10 02:10:57    642s] (I)      Usage: 1659751 = (866919 H, 792832 V) = (25.82% H, 15.58% V) = (1.734e+06um H, 1.586e+06um V)
[12/10 02:10:57    642s] (I)      
[12/10 02:10:57    642s] (I)      ============  Phase 1e Route ============
[12/10 02:10:57    642s] (I)      Usage: 1659751 = (866919 H, 792832 V) = (25.82% H, 15.58% V) = (1.734e+06um H, 1.586e+06um V)
[12/10 02:10:57    642s] [NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 3.319502e+06um
[12/10 02:10:57    642s] (I)      
[12/10 02:10:57    642s] (I)      ============  Phase 1l Route ============
[12/10 02:10:58    643s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/10 02:10:58    643s] (I)      Layer  2:    1689983    703497        53           0     1701560    ( 0.00%) 
[12/10 02:10:58    643s] (I)      Layer  3:    1688982    688636        69           0     1701560    ( 0.00%) 
[12/10 02:10:58    643s] (I)      Layer  4:    1689983    312292         0           0     1701560    ( 0.00%) 
[12/10 02:10:58    643s] (I)      Layer  5:    1665914    208888       247           0     1701560    ( 0.00%) 
[12/10 02:10:58    643s] (I)      Layer  6:    1699500     25131         0           0     1701560    ( 0.00%) 
[12/10 02:10:58    643s] (I)      Total:       8434362   1938444       369           0     8507800    ( 0.00%) 
[12/10 02:10:58    643s] (I)      
[12/10 02:10:58    643s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/10 02:10:58    643s] [NR-eGR]                        OverCon           OverCon            
[12/10 02:10:58    643s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/10 02:10:58    643s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[12/10 02:10:58    643s] [NR-eGR] ---------------------------------------------------------------
[12/10 02:10:58    643s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/10 02:10:58    643s] [NR-eGR]      M2 ( 2)        51( 0.03%)         0( 0.00%)   ( 0.03%) 
[12/10 02:10:58    643s] [NR-eGR]      M3 ( 3)        55( 0.03%)         1( 0.00%)   ( 0.03%) 
[12/10 02:10:58    643s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/10 02:10:58    643s] [NR-eGR]      M5 ( 5)       143( 0.08%)        18( 0.01%)   ( 0.09%) 
[12/10 02:10:58    643s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/10 02:10:58    643s] [NR-eGR] ---------------------------------------------------------------
[12/10 02:10:58    643s] [NR-eGR]        Total       249( 0.03%)        19( 0.00%)   ( 0.03%) 
[12/10 02:10:58    643s] [NR-eGR] 
[12/10 02:10:58    643s] (I)      Finished Global Routing ( CPU: 3.25 sec, Real: 2.06 sec, Curr Mem: 3029.81 MB )
[12/10 02:10:58    643s] (I)      total 2D Cap : 8450895 = (3359407 H, 5091488 V)
[12/10 02:10:58    643s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[12/10 02:10:58    643s] [NR-eGR] Finished Early Global Route kernel ( CPU: 4.50 sec, Real: 3.32 sec, Curr Mem: 3029.81 MB )
[12/10 02:10:58    643s] (I)      ======================================== Runtime Summary ========================================
[12/10 02:10:58    643s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/10 02:10:58    643s] (I)      -------------------------------------------------------------------------------------------------
[12/10 02:10:58    643s] (I)       Early Global Route kernel                   100.00%  109.90 sec  113.22 sec  3.32 sec  4.50 sec 
[12/10 02:10:58    643s] (I)       +-Import and model                           36.08%  109.91 sec  111.10 sec  1.20 sec  1.19 sec 
[12/10 02:10:58    643s] (I)       | +-Create place DB                          24.31%  109.91 sec  110.71 sec  0.81 sec  0.80 sec 
[12/10 02:10:58    643s] (I)       | | +-Import place data                      24.31%  109.91 sec  110.71 sec  0.81 sec  0.80 sec 
[12/10 02:10:58    643s] (I)       | | | +-Read instances and placement          7.22%  109.91 sec  110.15 sec  0.24 sec  0.24 sec 
[12/10 02:10:58    643s] (I)       | | | +-Read nets                            17.08%  110.15 sec  110.71 sec  0.57 sec  0.56 sec 
[12/10 02:10:58    643s] (I)       | +-Create route DB                          10.16%  110.71 sec  111.05 sec  0.34 sec  0.34 sec 
[12/10 02:10:58    643s] (I)       | | +-Import route data (4T)                 10.15%  110.71 sec  111.05 sec  0.34 sec  0.34 sec 
[12/10 02:10:58    643s] (I)       | | | +-Read blockages ( Layer 2-6 )          1.13%  110.72 sec  110.76 sec  0.04 sec  0.04 sec 
[12/10 02:10:58    643s] (I)       | | | | +-Read routing blockages              0.00%  110.72 sec  110.72 sec  0.00 sec  0.00 sec 
[12/10 02:10:58    643s] (I)       | | | | +-Read instance blockages             1.04%  110.72 sec  110.76 sec  0.03 sec  0.03 sec 
[12/10 02:10:58    643s] (I)       | | | | +-Read PG blockages                   0.07%  110.76 sec  110.76 sec  0.00 sec  0.00 sec 
[12/10 02:10:58    643s] (I)       | | | | +-Read clock blockages                0.00%  110.76 sec  110.76 sec  0.00 sec  0.00 sec 
[12/10 02:10:58    643s] (I)       | | | | +-Read other blockages                0.00%  110.76 sec  110.76 sec  0.00 sec  0.00 sec 
[12/10 02:10:58    643s] (I)       | | | | +-Read boundary cut boxes             0.00%  110.76 sec  110.76 sec  0.00 sec  0.00 sec 
[12/10 02:10:58    643s] (I)       | | | +-Read blackboxes                       0.00%  110.76 sec  110.76 sec  0.00 sec  0.00 sec 
[12/10 02:10:58    643s] (I)       | | | +-Read prerouted                        1.59%  110.76 sec  110.81 sec  0.05 sec  0.05 sec 
[12/10 02:10:58    643s] (I)       | | | +-Read unlegalized nets                 1.18%  110.81 sec  110.85 sec  0.04 sec  0.04 sec 
[12/10 02:10:58    643s] (I)       | | | +-Read nets                             2.00%  110.85 sec  110.92 sec  0.07 sec  0.07 sec 
[12/10 02:10:58    643s] (I)       | | | +-Set up via pillars                    0.08%  110.93 sec  110.94 sec  0.00 sec  0.00 sec 
[12/10 02:10:58    643s] (I)       | | | +-Initialize 3D grid graph              0.04%  110.95 sec  110.95 sec  0.00 sec  0.00 sec 
[12/10 02:10:58    643s] (I)       | | | +-Model blockage capacity               2.50%  110.95 sec  111.03 sec  0.08 sec  0.08 sec 
[12/10 02:10:58    643s] (I)       | | | | +-Initialize 3D capacity              2.41%  110.95 sec  111.03 sec  0.08 sec  0.08 sec 
[12/10 02:10:58    643s] (I)       | +-Read aux data                             0.00%  111.05 sec  111.05 sec  0.00 sec  0.00 sec 
[12/10 02:10:58    643s] (I)       | +-Others data preparation                   0.46%  111.05 sec  111.07 sec  0.02 sec  0.02 sec 
[12/10 02:10:58    643s] (I)       | +-Create route kernel                       0.13%  111.07 sec  111.07 sec  0.00 sec  0.00 sec 
[12/10 02:10:58    643s] (I)       +-Global Routing                             62.09%  111.10 sec  113.16 sec  2.06 sec  3.25 sec 
[12/10 02:10:58    643s] (I)       | +-Initialization                            1.40%  111.10 sec  111.15 sec  0.05 sec  0.05 sec 
[12/10 02:10:58    643s] (I)       | +-Net group 1                              59.58%  111.16 sec  113.13 sec  1.98 sec  3.17 sec 
[12/10 02:10:58    643s] (I)       | | +-Generate topology (4T)                  4.05%  111.16 sec  111.29 sec  0.13 sec  0.23 sec 
[12/10 02:10:58    643s] (I)       | | +-Phase 1a                               23.78%  111.33 sec  112.12 sec  0.79 sec  1.27 sec 
[12/10 02:10:58    643s] (I)       | | | +-Pattern routing (4T)                 16.81%  111.33 sec  111.89 sec  0.56 sec  1.04 sec 
[12/10 02:10:58    643s] (I)       | | | +-Pattern Routing Avoiding Blockages    3.20%  111.89 sec  111.99 sec  0.11 sec  0.11 sec 
[12/10 02:10:58    643s] (I)       | | | +-Add via demand to 2D                  3.76%  111.99 sec  112.12 sec  0.12 sec  0.12 sec 
[12/10 02:10:58    643s] (I)       | | +-Phase 1b                                7.29%  112.12 sec  112.36 sec  0.24 sec  0.30 sec 
[12/10 02:10:58    643s] (I)       | | | +-Monotonic routing (4T)                7.19%  112.12 sec  112.36 sec  0.24 sec  0.30 sec 
[12/10 02:10:58    643s] (I)       | | +-Phase 1c                                1.48%  112.36 sec  112.41 sec  0.05 sec  0.05 sec 
[12/10 02:10:58    643s] (I)       | | | +-Two level Routing                     1.48%  112.36 sec  112.41 sec  0.05 sec  0.05 sec 
[12/10 02:10:58    643s] (I)       | | | | +-Two Level Routing (Regular)         1.05%  112.36 sec  112.40 sec  0.03 sec  0.03 sec 
[12/10 02:10:58    643s] (I)       | | | | +-Two Level Routing (Strong)          0.36%  112.40 sec  112.41 sec  0.01 sec  0.01 sec 
[12/10 02:10:58    643s] (I)       | | +-Phase 1d                                6.43%  112.41 sec  112.62 sec  0.21 sec  0.21 sec 
[12/10 02:10:58    643s] (I)       | | | +-Detoured routing                      6.43%  112.41 sec  112.62 sec  0.21 sec  0.21 sec 
[12/10 02:10:58    643s] (I)       | | +-Phase 1e                                0.03%  112.62 sec  112.63 sec  0.00 sec  0.00 sec 
[12/10 02:10:58    643s] (I)       | | | +-Route legalization                    0.00%  112.62 sec  112.62 sec  0.00 sec  0.00 sec 
[12/10 02:10:58    643s] (I)       | | +-Phase 1l                               15.29%  112.63 sec  113.13 sec  0.51 sec  1.06 sec 
[12/10 02:10:58    643s] (I)       | | | +-Layer assignment (4T)                14.93%  112.64 sec  113.13 sec  0.50 sec  1.05 sec 
[12/10 02:10:58    643s] (I)       | +-Clean cong LA                             0.00%  113.13 sec  113.13 sec  0.00 sec  0.00 sec 
[12/10 02:10:58    643s] (I)       +-Export 3D cong map                          1.15%  113.16 sec  113.20 sec  0.04 sec  0.04 sec 
[12/10 02:10:58    643s] (I)       | +-Export 2D cong map                        0.16%  113.20 sec  113.20 sec  0.01 sec  0.01 sec 
[12/10 02:10:58    643s] (I)      ======================= Summary by functions ========================
[12/10 02:10:58    643s] (I)       Lv  Step                                      %      Real       CPU 
[12/10 02:10:58    643s] (I)      ---------------------------------------------------------------------
[12/10 02:10:58    643s] (I)        0  Early Global Route kernel           100.00%  3.32 sec  4.50 sec 
[12/10 02:10:58    643s] (I)        1  Global Routing                       62.09%  2.06 sec  3.25 sec 
[12/10 02:10:58    643s] (I)        1  Import and model                     36.08%  1.20 sec  1.19 sec 
[12/10 02:10:58    643s] (I)        1  Export 3D cong map                    1.15%  0.04 sec  0.04 sec 
[12/10 02:10:58    643s] (I)        2  Net group 1                          59.58%  1.98 sec  3.17 sec 
[12/10 02:10:58    643s] (I)        2  Create place DB                      24.31%  0.81 sec  0.80 sec 
[12/10 02:10:58    643s] (I)        2  Create route DB                      10.16%  0.34 sec  0.34 sec 
[12/10 02:10:58    643s] (I)        2  Initialization                        1.40%  0.05 sec  0.05 sec 
[12/10 02:10:58    643s] (I)        2  Others data preparation               0.46%  0.02 sec  0.02 sec 
[12/10 02:10:58    643s] (I)        2  Export 2D cong map                    0.16%  0.01 sec  0.01 sec 
[12/10 02:10:58    643s] (I)        2  Create route kernel                   0.13%  0.00 sec  0.00 sec 
[12/10 02:10:58    643s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/10 02:10:58    643s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/10 02:10:58    643s] (I)        3  Import place data                    24.31%  0.81 sec  0.80 sec 
[12/10 02:10:58    643s] (I)        3  Phase 1a                             23.78%  0.79 sec  1.27 sec 
[12/10 02:10:58    643s] (I)        3  Phase 1l                             15.29%  0.51 sec  1.06 sec 
[12/10 02:10:58    643s] (I)        3  Import route data (4T)               10.15%  0.34 sec  0.34 sec 
[12/10 02:10:58    643s] (I)        3  Phase 1b                              7.29%  0.24 sec  0.30 sec 
[12/10 02:10:58    643s] (I)        3  Phase 1d                              6.43%  0.21 sec  0.21 sec 
[12/10 02:10:58    643s] (I)        3  Generate topology (4T)                4.05%  0.13 sec  0.23 sec 
[12/10 02:10:58    643s] (I)        3  Phase 1c                              1.48%  0.05 sec  0.05 sec 
[12/10 02:10:58    643s] (I)        3  Phase 1e                              0.03%  0.00 sec  0.00 sec 
[12/10 02:10:58    643s] (I)        4  Read nets                            19.08%  0.63 sec  0.63 sec 
[12/10 02:10:58    643s] (I)        4  Pattern routing (4T)                 16.81%  0.56 sec  1.04 sec 
[12/10 02:10:58    643s] (I)        4  Layer assignment (4T)                14.93%  0.50 sec  1.05 sec 
[12/10 02:10:58    643s] (I)        4  Read instances and placement          7.22%  0.24 sec  0.24 sec 
[12/10 02:10:58    643s] (I)        4  Monotonic routing (4T)                7.19%  0.24 sec  0.30 sec 
[12/10 02:10:58    643s] (I)        4  Detoured routing                      6.43%  0.21 sec  0.21 sec 
[12/10 02:10:58    643s] (I)        4  Add via demand to 2D                  3.76%  0.12 sec  0.12 sec 
[12/10 02:10:58    643s] (I)        4  Pattern Routing Avoiding Blockages    3.20%  0.11 sec  0.11 sec 
[12/10 02:10:58    643s] (I)        4  Model blockage capacity               2.50%  0.08 sec  0.08 sec 
[12/10 02:10:58    643s] (I)        4  Read prerouted                        1.59%  0.05 sec  0.05 sec 
[12/10 02:10:58    643s] (I)        4  Two level Routing                     1.48%  0.05 sec  0.05 sec 
[12/10 02:10:58    643s] (I)        4  Read unlegalized nets                 1.18%  0.04 sec  0.04 sec 
[12/10 02:10:58    643s] (I)        4  Read blockages ( Layer 2-6 )          1.13%  0.04 sec  0.04 sec 
[12/10 02:10:58    643s] (I)        4  Set up via pillars                    0.08%  0.00 sec  0.00 sec 
[12/10 02:10:58    643s] (I)        4  Initialize 3D grid graph              0.04%  0.00 sec  0.00 sec 
[12/10 02:10:58    643s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/10 02:10:58    643s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/10 02:10:58    643s] (I)        5  Initialize 3D capacity                2.41%  0.08 sec  0.08 sec 
[12/10 02:10:58    643s] (I)        5  Two Level Routing (Regular)           1.05%  0.03 sec  0.03 sec 
[12/10 02:10:58    643s] (I)        5  Read instance blockages               1.04%  0.03 sec  0.03 sec 
[12/10 02:10:58    643s] (I)        5  Two Level Routing (Strong)            0.36%  0.01 sec  0.01 sec 
[12/10 02:10:58    643s] (I)        5  Read PG blockages                     0.07%  0.00 sec  0.00 sec 
[12/10 02:10:58    643s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/10 02:10:58    643s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/10 02:10:58    643s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/10 02:10:58    643s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/10 02:10:58    643s] OPERPROF: Starting HotSpotCal at level 1, MEM:3029.8M, EPOCH TIME: 1670659858.099624
[12/10 02:10:58    643s] [hotspot] +------------+---------------+---------------+
[12/10 02:10:58    643s] [hotspot] |            |   max hotspot | total hotspot |
[12/10 02:10:58    643s] [hotspot] +------------+---------------+---------------+
[12/10 02:10:58    643s] [hotspot] | normalized |          0.26 |          0.26 |
[12/10 02:10:58    643s] [hotspot] +------------+---------------+---------------+
[12/10 02:10:58    643s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[12/10 02:10:58    643s] [hotspot] max/total 0.26/0.26, big hotspot (>10) total 0.00
[12/10 02:10:58    643s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/10 02:10:58    643s] [hotspot] +-----+-------------------------------------+---------------+
[12/10 02:10:58    643s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/10 02:10:58    643s] [hotspot] +-----+-------------------------------------+---------------+
[12/10 02:10:58    643s] [hotspot] |  1  |   640.00   144.00   672.00   176.00 |        0.26   |
[12/10 02:10:58    643s] [hotspot] +-----+-------------------------------------+---------------+
[12/10 02:10:58    643s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.033, REAL:0.029, MEM:3022.6M, EPOCH TIME: 1670659858.128601
[12/10 02:10:58    643s] [hotspot] Hotspot report including placement blocked areas
[12/10 02:10:58    643s] OPERPROF: Starting HotSpotCal at level 1, MEM:3022.6M, EPOCH TIME: 1670659858.128822
[12/10 02:10:58    643s] [hotspot] +------------+---------------+---------------+
[12/10 02:10:58    643s] [hotspot] |            |   max hotspot | total hotspot |
[12/10 02:10:58    643s] [hotspot] +------------+---------------+---------------+
[12/10 02:10:58    643s] [hotspot] | normalized |          0.26 |          0.26 |
[12/10 02:10:58    643s] [hotspot] +------------+---------------+---------------+
[12/10 02:10:58    643s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[12/10 02:10:58    643s] [hotspot] max/total 0.26/0.26, big hotspot (>10) total 0.00
[12/10 02:10:58    643s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/10 02:10:58    643s] [hotspot] +-----+-------------------------------------+---------------+
[12/10 02:10:58    643s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/10 02:10:58    643s] [hotspot] +-----+-------------------------------------+---------------+
[12/10 02:10:58    643s] [hotspot] |  1  |   640.00   144.00   672.00   176.00 |        0.26   |
[12/10 02:10:58    643s] [hotspot] +-----+-------------------------------------+---------------+
[12/10 02:10:58    643s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.033, REAL:0.028, MEM:3022.6M, EPOCH TIME: 1670659858.156581
[12/10 02:10:58    644s] Effort level <high> specified for reg2reg path_group
[12/10 02:10:59    648s] Effort level <high> specified for reg2cgate path_group
[12/10 02:11:02    656s] Reported timing to dir ./timingReports
[12/10 02:11:02    656s] **optDesign ... cpu = 0:05:24, real = 0:02:20, mem = 2468.8M, totSessionCpu=0:10:56 **
[12/10 02:11:02    656s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2814.6M, EPOCH TIME: 1670659862.302081
[12/10 02:11:02    656s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.097, REAL:0.097, MEM:2814.6M, EPOCH TIME: 1670659862.399445
[12/10 02:11:09    664s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 28.661  | 33.066  | 32.740  | 28.661  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32087  |  32081  |    2    |    4    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.128%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:05:33, real = 0:02:27, mem = 2453.4M, totSessionCpu=0:11:04 **
[12/10 02:11:09    664s] 
[12/10 02:11:09    664s] TimeStamp Deleting Cell Server Begin ...
[12/10 02:11:09    664s] Deleting Lib Analyzer.
[12/10 02:11:09    664s] 
[12/10 02:11:09    664s] TimeStamp Deleting Cell Server End ...
[12/10 02:11:09    664s] *** Finished optDesign ***
[12/10 02:11:09    664s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/10 02:11:09    664s] Info: pop threads available for lower-level modules during optimization.
[12/10 02:11:09    664s] clean pInstBBox. size 0
[12/10 02:11:09    664s] All LLGs are deleted
[12/10 02:11:09    664s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2812.9M, EPOCH TIME: 1670659869.880709
[12/10 02:11:09    664s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:2812.9M, EPOCH TIME: 1670659869.883390
[12/10 02:11:09    664s] *** optDesign #1 [finish] : cpu/real = 0:05:32.8/0:02:27.7 (2.3), totSession cpu/real = 0:11:04.6/0:05:11.8 (2.1), mem = 2812.9M
[12/10 02:11:09    664s] 
[12/10 02:11:09    664s] =============================================================================================
[12/10 02:11:09    664s]  Final TAT Report for optDesign #1                                              21.10-p004_1
[12/10 02:11:09    664s] =============================================================================================
[12/10 02:11:09    664s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:11:09    664s] ---------------------------------------------------------------------------------------------
[12/10 02:11:09    664s] [ InitOpt                ]      1   0:00:04.1  (   2.8 % )     0:00:19.5 /  0:00:50.2    2.6
[12/10 02:11:09    664s] [ DrvOpt                 ]      3   0:00:52.1  (  35.3 % )     0:01:04.3 /  0:02:17.0    2.1
[12/10 02:11:09    664s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:11:09    664s] [ OptSummaryReport       ]      3   0:00:01.0  (   0.7 % )     0:00:23.7 /  0:00:56.6    2.4
[12/10 02:11:09    664s] [ DrvReport              ]      3   0:00:07.7  (   5.2 % )     0:00:07.7 /  0:00:10.4    1.4
[12/10 02:11:09    664s] [ SlackTraversorInit     ]      1   0:00:02.3  (   1.5 % )     0:00:02.3 /  0:00:04.0    1.8
[12/10 02:11:09    664s] [ CellServerInit         ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[12/10 02:11:09    664s] [ LibAnalyzerInit        ]      1   0:00:01.4  (   0.9 % )     0:00:01.4 /  0:00:01.4    1.0
[12/10 02:11:09    664s] [ ReportFanoutViolation  ]      1   0:00:00.7  (   0.5 % )     0:00:00.7 /  0:00:00.7    1.0
[12/10 02:11:09    664s] [ RefinePlace            ]      2   0:00:12.3  (   8.3 % )     0:00:12.3 /  0:00:16.7    1.4
[12/10 02:11:09    664s] [ EarlyGlobalRoute       ]      3   0:00:15.2  (  10.3 % )     0:00:15.2 /  0:00:25.2    1.7
[12/10 02:11:09    664s] [ ExtractRC              ]      3   0:00:03.1  (   2.1 % )     0:00:03.1 /  0:00:03.1    1.0
[12/10 02:11:09    664s] [ TimingUpdate           ]      4   0:00:01.1  (   0.7 % )     0:00:12.6 /  0:00:41.8    3.3
[12/10 02:11:09    664s] [ FullDelayCalc          ]      3   0:00:30.0  (  20.3 % )     0:00:30.0 /  0:01:39.4    3.3
[12/10 02:11:09    664s] [ TimingReport           ]      3   0:00:00.9  (   0.6 % )     0:00:00.9 /  0:00:01.9    2.1
[12/10 02:11:09    664s] [ GenerateReports        ]      1   0:00:01.6  (   1.1 % )     0:00:01.6 /  0:00:01.5    1.0
[12/10 02:11:09    664s] [ MISC                   ]          0:00:14.3  (   9.7 % )     0:00:14.3 /  0:00:39.3    2.7
[12/10 02:11:09    664s] ---------------------------------------------------------------------------------------------
[12/10 02:11:09    664s]  optDesign #1 TOTAL                 0:02:27.7  ( 100.0 % )     0:02:27.7 /  0:05:32.8    2.3
[12/10 02:11:09    664s] ---------------------------------------------------------------------------------------------
[12/10 02:11:09    664s] 
[12/10 02:11:09    664s] <CMD> group_path -name CLOCK -from $env(DESIGN_CLOCK)
[12/10 02:11:09    664s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/10 02:11:09    664s] <CMD> set_ccopt_property buffer_cells {BUFX16MA10TR BUFX16BA10TR FRICGX11BA10TR BUFX5BA10TR FRICGX13BA10TR INVX16BA10TR INVX9BA10TR}
[12/10 02:11:09    664s] <CMD> ccopt_design
[12/10 02:11:09    664s] #% Begin ccopt_design (date=12/10 02:11:09, mem=2378.1M)
[12/10 02:11:09    664s] Turning off fast DC mode.
[12/10 02:11:10    665s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:11:05.5/0:05:12.7 (2.1), mem = 2748.4M
[12/10 02:11:10    665s] Runtime...
[12/10 02:11:10    665s] **INFO: User's settings:
[12/10 02:11:10    665s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[12/10 02:11:10    665s] setNanoRouteMode -extractThirdPartyCompatible       false
[12/10 02:11:10    665s] setNanoRouteMode -routeInsertAntennaDiode           false
[12/10 02:11:10    665s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[12/10 02:11:10    665s] setNanoRouteMode -routeTopRoutingLayer              6
[12/10 02:11:10    665s] setDesignMode -topRoutingLayer                      M6
[12/10 02:11:10    665s] setExtractRCMode -engine                            preRoute
[12/10 02:11:10    665s] setDelayCalMode -enable_high_fanout                 true
[12/10 02:11:10    665s] setDelayCalMode -engine                             aae
[12/10 02:11:10    665s] setDelayCalMode -ignoreNetLoad                      false
[12/10 02:11:10    665s] setDelayCalMode -socv_accuracy_mode                 low
[12/10 02:11:10    665s] setOptMode -allEndPoints                            true
[12/10 02:11:10    665s] setOptMode -drcMargin                               0
[12/10 02:11:10    665s] setOptMode -effort                                  high
[12/10 02:11:10    665s] setOptMode -fixFanoutLoad                           true
[12/10 02:11:10    665s] setOptMode -fixHoldAllowSetupTnsDegrade             false
[12/10 02:11:10    665s] setOptMode -leakagePowerEffort                      none
[12/10 02:11:10    665s] setOptMode -preserveAllSequential                   true
[12/10 02:11:10    665s] setOptMode -preserveAssertions                      false
[12/10 02:11:10    665s] setOptMode -setupTargetSlack                        0
[12/10 02:11:10    665s] setPlaceMode -place_design_floorplan_mode           true
[12/10 02:11:10    665s] setPlaceMode -place_global_clock_gate_aware         false
[12/10 02:11:10    665s] setPlaceMode -place_global_cong_effort              high
[12/10 02:11:10    665s] setPlaceMode -place_global_place_io_pins            false
[12/10 02:11:10    665s] setPlaceMode -timingDriven                          true
[12/10 02:11:10    665s] setRouteMode -earlyGlobalMaxRouteLayer              6
[12/10 02:11:10    665s] 
[12/10 02:11:10    665s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[12/10 02:11:10    665s] (ccopt_design): create_ccopt_clock_tree_spec
[12/10 02:11:10    665s] Creating clock tree spec for modes (timing configs): mode
[12/10 02:11:10    665s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/10 02:11:10    665s] 
[12/10 02:11:10    665s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/10 02:11:10    665s] Summary for sequential cells identification: 
[12/10 02:11:10    665s]   Identified SBFF number: 148
[12/10 02:11:10    665s]   Identified MBFF number: 0
[12/10 02:11:10    665s]   Identified SB Latch number: 0
[12/10 02:11:10    665s]   Identified MB Latch number: 0
[12/10 02:11:10    665s]   Not identified SBFF number: 0
[12/10 02:11:10    665s]   Not identified MBFF number: 0
[12/10 02:11:10    665s]   Not identified SB Latch number: 0
[12/10 02:11:10    665s]   Not identified MB Latch number: 0
[12/10 02:11:10    665s]   Number of sequential cells which are not FFs: 106
[12/10 02:11:10    665s]  Visiting view : slowView
[12/10 02:11:10    665s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/10 02:11:10    665s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/10 02:11:10    665s]  Visiting view : fastView
[12/10 02:11:10    665s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/10 02:11:10    665s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/10 02:11:10    665s] TLC MultiMap info (StdDelay):
[12/10 02:11:10    665s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/10 02:11:10    665s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/10 02:11:10    665s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/10 02:11:10    665s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/10 02:11:10    665s]  Setting StdDelay to: 15.6ps
[12/10 02:11:10    665s] 
[12/10 02:11:10    665s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/10 02:11:10    665s] Reset timing graph...
[12/10 02:11:10    665s] Ignoring AAE DB Resetting ...
[12/10 02:11:10    665s] Reset timing graph done.
[12/10 02:11:10    665s] Ignoring AAE DB Resetting ...
[12/10 02:11:17    672s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'fastView'
[12/10 02:11:17    672s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/10 02:11:17    672s] **WARN: (IMPCCOPT-2248):	Clock external_qspi_ck_o has a source defined at module port mmu_storage_controller_qspi_controller/qspi_ck_o. CCOpt does not support module port clocks and will consider the clock to be sourced at mmu_storage_controller_qspi_controller/U156/Y. This may lead to clock latency differences between CCOpt and timing analysis. Consider changing the clock source in the SDC file.
[12/10 02:11:17    672s] Analyzing clock structure...
[12/10 02:11:19    674s]   Creating skew group _clock_gen_my_clk_state_reg_0_/mode to balance generator flop mmu_storage_controller_qspi_controller/state_reg_0_ with adjacent flops with respect to master clock my_clk and generated clock(s) [ ] in constraint mode mode:
[12/10 02:11:19    674s]     mmu_storage_controller_qspi_controller/state_reg_1_/CK
[12/10 02:11:19    674s]     mmu_storage_controller_qspi_controller/state_reg_2_/CK
[12/10 02:11:19    674s]     mmu_storage_controller_state_reg_0_/CK
[12/10 02:11:19    674s]     mmu_storage_controller_state_reg_1_/CK
[12/10 02:11:19    674s]     mmu_storage_controller_qspi_controller/nibble_counter_q_reg_2_/CK
[12/10 02:11:19    674s]     mmu_storage_controller_qspi_controller/nibble_counter_q_reg_0_/CK
[12/10 02:11:19    674s]     mmu_storage_controller_qspi_controller/nibble_counter_q_reg_1_/CK
[12/10 02:11:19    674s]     mmu_storage_controller_state_reg_2_/CK
[12/10 02:11:19    674s]     mmu_storage_controller_qspi_controller/state_reg_0_/CK
[12/10 02:11:19    674s]   Creating skew group _clock_gen_my_clk_state_reg_1_/mode to balance generator flop mmu_storage_controller_qspi_controller/state_reg_1_ with adjacent flops with respect to master clock my_clk and generated clock(s) [ ] in constraint mode mode:
[12/10 02:11:19    674s]     mmu_storage_controller_qspi_controller/state_reg_0_/CK
[12/10 02:11:19    674s]     mmu_storage_controller_qspi_controller/state_reg_2_/CK
[12/10 02:11:19    674s]     mmu_storage_controller_qspi_controller/nibble_counter_q_reg_2_/CK
[12/10 02:11:19    674s]     mmu_storage_controller_qspi_controller/nibble_counter_q_reg_0_/CK
[12/10 02:11:19    674s]     mmu_storage_controller_qspi_controller/nibble_counter_q_reg_1_/CK
[12/10 02:11:19    674s]     mmu_storage_controller_qspi_controller/state_reg_1_/CK
[12/10 02:11:19    674s]   Creating skew group _clock_gen_my_clk_state_reg_2_/mode to balance generator flop mmu_storage_controller_qspi_controller/state_reg_2_ with adjacent flops with respect to master clock my_clk and generated clock(s) [ ] in constraint mode mode:
[12/10 02:11:19    674s]     mmu_storage_controller_qspi_controller/state_reg_0_/CK
[12/10 02:11:19    674s]     mmu_storage_controller_qspi_controller/state_reg_1_/CK
[12/10 02:11:19    674s]     mmu_storage_controller_qspi_controller/nibble_counter_q_reg_2_/CK
[12/10 02:11:19    674s]     mmu_storage_controller_qspi_controller/nibble_counter_q_reg_0_/CK
[12/10 02:11:19    674s]     mmu_storage_controller_qspi_controller/nibble_counter_q_reg_1_/CK
[12/10 02:11:19    674s]     mmu_storage_controller_qspi_controller/state_reg_2_/CK
[12/10 02:11:19    674s] Analyzing clock structure done.
[12/10 02:11:19    674s] Reset timing graph...
[12/10 02:11:20    675s] Ignoring AAE DB Resetting ...
[12/10 02:11:20    675s] Reset timing graph done.
[12/10 02:11:20    675s] Extracting original clock gating for my_clk...
[12/10 02:11:21    676s]   clock_tree my_clk contains 30693 sinks and 1 clock gates.
[12/10 02:11:21    676s] Extracting original clock gating for my_clk done.
[12/10 02:11:21    676s] Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<1>...
[12/10 02:11:21    676s]   clock_tree my_clk_generator_for_external_qspi_ck_o<1> contains 10 sinks and 0 clock gates.
[12/10 02:11:21    676s] Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<1> done.
[12/10 02:11:21    676s] Found 1 generator input for clock tree my_clk_generator_for_external_qspi_ck_o<1>.
[12/10 02:11:21    676s] Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<2>...
[12/10 02:11:21    676s]   clock_tree my_clk_generator_for_external_qspi_ck_o<2> contains 8 sinks and 0 clock gates.
[12/10 02:11:21    676s] Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<2> done.
[12/10 02:11:21    676s] Found 1 generator input for clock tree my_clk_generator_for_external_qspi_ck_o<2>.
[12/10 02:11:21    676s] Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<3>...
[12/10 02:11:21    676s]   clock_tree my_clk_generator_for_external_qspi_ck_o<3> contains 7 sinks and 0 clock gates.
[12/10 02:11:21    676s] Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<3> done.
[12/10 02:11:21    676s] Found 1 generator input for clock tree my_clk_generator_for_external_qspi_ck_o<3>.
[12/10 02:11:21    676s] The skew group external_qspi_ck_o/mode was created. It contains 1 sinks and 1 sources.
[12/10 02:11:21    676s] The skew group my_clk/mode was created. It contains 30705 sinks and 1 sources.
[12/10 02:11:21    676s] The skew group _clock_gen_my_clk_state_reg_0_/mode was created. It contains 9 sinks and 1 sources.
[12/10 02:11:21    676s] The skew group _clock_gen_my_clk_state_reg_1_/mode was created. It contains 6 sinks and 1 sources.
[12/10 02:11:21    676s] The skew group _clock_gen_my_clk_state_reg_2_/mode was created. It contains 6 sinks and 1 sources.
[12/10 02:11:21    676s] Checking clock tree convergence...
[12/10 02:11:21    676s] Checking clock tree convergence done.
[12/10 02:11:21    676s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/10 02:11:21    676s] Set place::cacheFPlanSiteMark to 1
[12/10 02:11:21    676s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[12/10 02:11:21    676s] Using CCOpt effort standard.
[12/10 02:11:21    676s] CCOpt::Phase::Initialization...
[12/10 02:11:21    676s] Check Prerequisites...
[12/10 02:11:21    676s] Leaving CCOpt scope - CheckPlace...
[12/10 02:11:21    676s] OPERPROF: Starting checkPlace at level 1, MEM:2748.4M, EPOCH TIME: 1670659881.890848
[12/10 02:11:21    676s] z: 2, totalTracks: 1
[12/10 02:11:21    676s] z: 4, totalTracks: 1
[12/10 02:11:21    676s] z: 6, totalTracks: 1
[12/10 02:11:21    676s] z: 8, totalTracks: 1
[12/10 02:11:21    676s] All LLGs are deleted
[12/10 02:11:21    676s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2748.4M, EPOCH TIME: 1670659881.967451
[12/10 02:11:21    676s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2748.4M, EPOCH TIME: 1670659881.968318
[12/10 02:11:21    676s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2748.4M, EPOCH TIME: 1670659881.975140
[12/10 02:11:21    676s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2748.4M, EPOCH TIME: 1670659881.981026
[12/10 02:11:21    676s] Core basic site is TSMC65ADV10TSITE
[12/10 02:11:21    676s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2748.4M, EPOCH TIME: 1670659881.991538
[12/10 02:11:21    676s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.006, MEM:2757.1M, EPOCH TIME: 1670659881.997442
[12/10 02:11:22    676s] SiteArray: non-trimmed site array dimensions = 412 x 4125
[12/10 02:11:22    676s] SiteArray: use 7,172,096 bytes
[12/10 02:11:22    676s] SiteArray: current memory after site array memory allocation 2757.1M
[12/10 02:11:22    676s] SiteArray: FP blocked sites are writable
[12/10 02:11:22    677s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.069, REAL:0.053, MEM:2749.8M, EPOCH TIME: 1670659882.033964
[12/10 02:11:22    677s] 
[12/10 02:11:22    677s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:11:22    677s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.085, REAL:0.069, MEM:2749.8M, EPOCH TIME: 1670659882.044039
[12/10 02:11:22    677s] Begin checking placement ... (start mem=2748.4M, init mem=2749.8M)
[12/10 02:11:22    677s] 
[12/10 02:11:22    677s] Running CheckPlace using 4 threads!...
[12/10 02:11:22    678s] 
[12/10 02:11:22    678s] ...checkPlace MT is done!
[12/10 02:11:22    678s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2749.8M, EPOCH TIME: 1670659882.902323
[12/10 02:11:22    678s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.076, REAL:0.076, MEM:2749.8M, EPOCH TIME: 1670659882.978391
[12/10 02:11:22    679s] *info: Placed = 166196         (Fixed = 12360)
[12/10 02:11:22    679s] *info: Unplaced = 0           
[12/10 02:11:23    679s] Placement Density:89.13%(592964/665298)
[12/10 02:11:23    679s] Placement Density (including fixed std cells):89.36%(607466/679800)
[12/10 02:11:23    679s] All LLGs are deleted
[12/10 02:11:23    679s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2749.8M, EPOCH TIME: 1670659883.017635
[12/10 02:11:23    679s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.052, REAL:0.053, MEM:2749.8M, EPOCH TIME: 1670659883.070371
[12/10 02:11:23    679s] Finished checkPlace (total: cpu=0:00:02.2, real=0:00:02.0; vio checks: cpu=0:00:01.9, real=0:00:00.0; mem=2749.8M)
[12/10 02:11:23    679s] OPERPROF: Finished checkPlace at level 1, CPU:2.239, REAL:1.184, MEM:2749.8M, EPOCH TIME: 1670659883.074619
[12/10 02:11:23    679s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:02.3 real=0:00:01.2)
[12/10 02:11:23    679s] Innovus will update I/O latencies
[12/10 02:11:23    679s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[12/10 02:11:23    679s] 
[12/10 02:11:23    679s] 
[12/10 02:11:23    679s] 
[12/10 02:11:23    679s] Check Prerequisites done. (took cpu=0:00:02.3 real=0:00:01.2)
[12/10 02:11:23    679s] CCOpt::Phase::Initialization done. (took cpu=0:00:02.3 real=0:00:01.2)
[12/10 02:11:23    679s] Executing ccopt post-processing.
[12/10 02:11:23    679s] Synthesizing clock trees with CCOpt...
[12/10 02:11:23    679s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/10 02:11:23    679s] CCOpt::Phase::PreparingToBalance...
[12/10 02:11:23    679s] Leaving CCOpt scope - Initializing power interface...
[12/10 02:11:23    679s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/10 02:11:23    679s] 
[12/10 02:11:23    679s] Positive (advancing) pin insertion delays
[12/10 02:11:23    679s] =========================================
[12/10 02:11:23    679s] 
[12/10 02:11:23    679s] Found 0 advancing pin insertion delay (0.000% of 30705 clock tree sinks)
[12/10 02:11:23    679s] 
[12/10 02:11:23    679s] Negative (delaying) pin insertion delays
[12/10 02:11:23    679s] ========================================
[12/10 02:11:23    679s] 
[12/10 02:11:23    679s] Found 0 delaying pin insertion delay (0.000% of 30705 clock tree sinks)
[12/10 02:11:23    679s] **WARN: (IMPCCOPT-1127):	The skew group default._clock_gen_my_clk_state_reg_2_/mode has been identified as a duplicate of: _clock_gen_my_clk_state_reg_1_/mode
[12/10 02:11:23    679s] The skew group _clock_gen_my_clk_state_reg_2_/mode has been identified as a duplicate of: _clock_gen_my_clk_state_reg_1_/mode, so it will not be cloned.
[12/10 02:11:23    679s] Notify start of optimization...
[12/10 02:11:23    679s] Notify start of optimization done.
[12/10 02:11:23    679s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[12/10 02:11:23    679s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2749.8M, EPOCH TIME: 1670659883.230059
[12/10 02:11:23    679s] All LLGs are deleted
[12/10 02:11:23    679s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2749.8M, EPOCH TIME: 1670659883.230155
[12/10 02:11:23    679s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2749.8M, EPOCH TIME: 1670659883.230192
[12/10 02:11:23    679s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.009, REAL:0.009, MEM:2682.8M, EPOCH TIME: 1670659883.238813
[12/10 02:11:23    679s] ### Creating LA Mngr. totSessionCpu=0:11:19 mem=2682.8M
[12/10 02:11:23    679s] ### Creating LA Mngr, finished. totSessionCpu=0:11:19 mem=2682.8M
[12/10 02:11:23    679s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2682.85 MB )
[12/10 02:11:23    679s] (I)      ==================== Layers =====================
[12/10 02:11:23    679s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:11:23    679s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/10 02:11:23    679s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:11:23    679s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/10 02:11:23    679s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/10 02:11:23    679s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/10 02:11:23    679s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/10 02:11:23    679s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/10 02:11:23    679s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/10 02:11:23    679s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/10 02:11:23    679s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/10 02:11:23    679s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/10 02:11:23    679s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/10 02:11:23    679s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/10 02:11:23    679s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/10 02:11:23    679s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/10 02:11:23    679s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/10 02:11:23    679s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/10 02:11:23    679s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/10 02:11:23    679s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/10 02:11:23    679s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:11:23    679s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/10 02:11:23    679s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/10 02:11:23    679s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/10 02:11:23    679s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/10 02:11:23    679s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/10 02:11:23    679s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:11:23    679s] (I)      Started Import and model ( Curr Mem: 2682.85 MB )
[12/10 02:11:23    679s] (I)      Default power domain name = toplevel_498
[12/10 02:11:23    679s] .== Non-default Options ==
[12/10 02:11:24    680s] (I)      Maximum routing layer                              : 6
[12/10 02:11:24    680s] (I)      Number of threads                                  : 4
[12/10 02:11:24    680s] (I)      Method to set GCell size                           : row
[12/10 02:11:24    680s] (I)      Counted 10337 PG shapes. We will not process PG shapes layer by layer.
[12/10 02:11:24    680s] (I)      Use row-based GCell size
[12/10 02:11:24    680s] (I)      Use row-based GCell align
[12/10 02:11:24    680s] (I)      layer 0 area = 168000
[12/10 02:11:24    680s] (I)      layer 1 area = 208000
[12/10 02:11:24    680s] (I)      layer 2 area = 208000
[12/10 02:11:24    680s] (I)      layer 3 area = 208000
[12/10 02:11:24    680s] (I)      layer 4 area = 208000
[12/10 02:11:24    680s] (I)      layer 5 area = 208000
[12/10 02:11:24    680s] (I)      GCell unit size   : 4000
[12/10 02:11:24    680s] (I)      GCell multiplier  : 1
[12/10 02:11:24    680s] (I)      GCell row height  : 4000
[12/10 02:11:24    680s] (I)      Actual row height : 4000
[12/10 02:11:24    680s] (I)      GCell align ref   : 0 0
[12/10 02:11:24    680s] [NR-eGR] Track table information for default rule: 
[12/10 02:11:24    680s] [NR-eGR] M1 has no routable track
[12/10 02:11:24    680s] [NR-eGR] M2 has single uniform track structure
[12/10 02:11:24    680s] [NR-eGR] M3 has single uniform track structure
[12/10 02:11:24    680s] [NR-eGR] M4 has single uniform track structure
[12/10 02:11:24    680s] [NR-eGR] M5 has single uniform track structure
[12/10 02:11:24    680s] [NR-eGR] M6 has single uniform track structure
[12/10 02:11:24    680s] (I)      =============== Default via ================
[12/10 02:11:24    680s] (I)      +---+------------------+-------------------+
[12/10 02:11:24    680s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/10 02:11:24    680s] (I)      +---+------------------+-------------------+
[12/10 02:11:24    680s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/10 02:11:24    680s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/10 02:11:24    680s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/10 02:11:24    680s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/10 02:11:24    680s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/10 02:11:24    680s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/10 02:11:24    680s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/10 02:11:24    680s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/10 02:11:24    680s] (I)      +---+------------------+-------------------+
[12/10 02:11:24    680s] [NR-eGR] Read 17358 PG shapes
[12/10 02:11:24    680s] [NR-eGR] Read 0 clock shapes
[12/10 02:11:24    680s] [NR-eGR] Read 0 other shapes
[12/10 02:11:24    680s] [NR-eGR] #Routing Blockages  : 0
[12/10 02:11:24    680s] [NR-eGR] #Instance Blockages : 0
[12/10 02:11:24    680s] [NR-eGR] #PG Blockages       : 17358
[12/10 02:11:24    680s] [NR-eGR] #Halo Blockages     : 0
[12/10 02:11:24    680s] [NR-eGR] #Boundary Blockages : 0
[12/10 02:11:24    680s] [NR-eGR] #Clock Blockages    : 0
[12/10 02:11:24    680s] [NR-eGR] #Other Blockages    : 0
[12/10 02:11:24    680s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/10 02:11:24    680s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/10 02:11:24    680s] [NR-eGR] Read 154859 nets ( ignored 0 )
[12/10 02:11:24    680s] (I)      early_global_route_priority property id does not exist.
[12/10 02:11:24    680s] (I)      Read Num Blocks=17358  Num Prerouted Wires=0  Num CS=0
[12/10 02:11:24    680s] (I)      Layer 1 (V) : #blockages 4956 : #preroutes 0
[12/10 02:11:24    680s] (I)      Layer 2 (H) : #blockages 4956 : #preroutes 0
[12/10 02:11:24    680s] (I)      Layer 3 (V) : #blockages 4956 : #preroutes 0
[12/10 02:11:24    680s] (I)      Layer 4 (H) : #blockages 2490 : #preroutes 0
[12/10 02:11:24    680s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/10 02:11:24    680s] (I)      Number of ignored nets                =      0
[12/10 02:11:24    680s] (I)      Number of connected nets              =      0
[12/10 02:11:24    680s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/10 02:11:24    680s] (I)      Number of clock nets                  =     11.  Ignored: No
[12/10 02:11:24    680s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/10 02:11:24    680s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/10 02:11:24    680s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/10 02:11:24    680s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/10 02:11:24    680s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/10 02:11:24    680s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/10 02:11:24    680s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/10 02:11:24    680s] [NR-eGR] There are 11 clock nets ( 0 with NDR ).
[12/10 02:11:24    680s] (I)      Ndr track 0 does not exist
[12/10 02:11:24    680s] (I)      ---------------------Grid Graph Info--------------------
[12/10 02:11:24    680s] (I)      Routing area        : (0, 0) - (1650000, 1650000)
[12/10 02:11:24    680s] (I)      Core area           : (0, 0) - (1650000, 1650000)
[12/10 02:11:24    680s] (I)      Site width          :   400  (dbu)
[12/10 02:11:24    680s] (I)      Row height          :  4000  (dbu)
[12/10 02:11:24    680s] (I)      GCell row height    :  4000  (dbu)
[12/10 02:11:24    680s] (I)      GCell width         :  4000  (dbu)
[12/10 02:11:24    680s] (I)      GCell height        :  4000  (dbu)
[12/10 02:11:24    680s] (I)      Grid                :   413   413     6
[12/10 02:11:24    680s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/10 02:11:24    680s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/10 02:11:24    680s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/10 02:11:24    680s] (I)      Default wire width  :   180   200   200   200   200   200
[12/10 02:11:24    680s] (I)      Default wire space  :   180   200   200   200   200   200
[12/10 02:11:24    680s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/10 02:11:24    680s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/10 02:11:24    680s] (I)      First track coord   :     0   200   200   200   200   200
[12/10 02:11:24    680s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/10 02:11:24    680s] (I)      Total num of tracks :     0  4125  4125  4125  4125  4125
[12/10 02:11:24    680s] (I)      Num of masks        :     1     1     1     1     1     1
[12/10 02:11:24    680s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/10 02:11:24    680s] (I)      --------------------------------------------------------
[12/10 02:11:24    680s] 
[12/10 02:11:24    680s] [NR-eGR] ============ Routing rule table ============
[12/10 02:11:24    680s] [NR-eGR] Rule id: 0  Nets: 154859
[12/10 02:11:24    680s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/10 02:11:24    680s] (I)                    Layer    2    3    4    5    6 
[12/10 02:11:24    680s] (I)                    Pitch  400  400  400  400  400 
[12/10 02:11:24    680s] (I)             #Used tracks    1    1    1    1    1 
[12/10 02:11:24    680s] (I)       #Fully used tracks    1    1    1    1    1 
[12/10 02:11:24    680s] [NR-eGR] ========================================
[12/10 02:11:24    680s] [NR-eGR] 
[12/10 02:11:24    680s] (I)      =============== Blocked Tracks ===============
[12/10 02:11:24    680s] (I)      +-------+---------+----------+---------------+
[12/10 02:11:24    680s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/10 02:11:24    680s] (I)      +-------+---------+----------+---------------+
[12/10 02:11:24    680s] (I)      |     1 |       0 |        0 |         0.00% |
[12/10 02:11:24    680s] (I)      |     2 | 1703625 |    31762 |         1.86% |
[12/10 02:11:24    680s] (I)      |     3 | 1703625 |    15678 |         0.92% |
[12/10 02:11:24    680s] (I)      |     4 | 1703625 |    31762 |         1.86% |
[12/10 02:11:24    680s] (I)      |     5 | 1703625 |    70125 |         4.12% |
[12/10 02:11:24    680s] (I)      |     6 | 1703625 |        0 |         0.00% |
[12/10 02:11:24    680s] (I)      +-------+---------+----------+---------------+
[12/10 02:11:24    680s] (I)      Finished Import and model ( CPU: 1.13 sec, Real: 1.14 sec, Curr Mem: 2853.36 MB )
[12/10 02:11:24    680s] (I)      Reset routing kernel
[12/10 02:11:24    680s] (I)      Started Global Routing ( Curr Mem: 2853.36 MB )
[12/10 02:11:24    680s] (I)      totalPins=580095  totalGlobalPin=559721 (96.49%)
[12/10 02:11:24    680s] (I)      total 2D Cap : 8445936 = (3356924 H, 5089012 V)
[12/10 02:11:24    681s] [NR-eGR] Layer group 1: route 154859 net(s) in layer range [2, 6]
[12/10 02:11:24    681s] (I)      
[12/10 02:11:24    681s] (I)      ============  Phase 1a Route ============
[12/10 02:11:25    682s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/10 02:11:25    682s] (I)      Usage: 1659544 = (866849 H, 792695 V) = (25.82% H, 15.58% V) = (1.734e+06um H, 1.585e+06um V)
[12/10 02:11:25    682s] (I)      
[12/10 02:11:25    682s] (I)      ============  Phase 1b Route ============
[12/10 02:11:25    682s] (I)      Usage: 1659628 = (866904 H, 792724 V) = (25.82% H, 15.58% V) = (1.734e+06um H, 1.585e+06um V)
[12/10 02:11:25    682s] (I)      Overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 3.319256e+06um
[12/10 02:11:25    682s] (I)      Congestion metric : 0.04%H 0.00%V, 0.04%HV
[12/10 02:11:25    682s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/10 02:11:25    682s] (I)      
[12/10 02:11:25    682s] (I)      ============  Phase 1c Route ============
[12/10 02:11:25    682s] (I)      Level2 Grid: 83 x 83
[12/10 02:11:25    682s] (I)      Usage: 1659628 = (866904 H, 792724 V) = (25.82% H, 15.58% V) = (1.734e+06um H, 1.585e+06um V)
[12/10 02:11:25    682s] (I)      
[12/10 02:11:25    682s] (I)      ============  Phase 1d Route ============
[12/10 02:11:26    682s] (I)      Usage: 1659751 = (866919 H, 792832 V) = (25.82% H, 15.58% V) = (1.734e+06um H, 1.586e+06um V)
[12/10 02:11:26    682s] (I)      
[12/10 02:11:26    682s] (I)      ============  Phase 1e Route ============
[12/10 02:11:26    682s] (I)      Usage: 1659751 = (866919 H, 792832 V) = (25.82% H, 15.58% V) = (1.734e+06um H, 1.586e+06um V)
[12/10 02:11:26    682s] [NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 3.319502e+06um
[12/10 02:11:26    682s] (I)      
[12/10 02:11:26    682s] (I)      ============  Phase 1l Route ============
[12/10 02:11:26    683s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/10 02:11:26    683s] (I)      Layer  2:    1689983    703497        53           0     1701560    ( 0.00%) 
[12/10 02:11:26    683s] (I)      Layer  3:    1688982    688636        69           0     1701560    ( 0.00%) 
[12/10 02:11:26    683s] (I)      Layer  4:    1689983    312292         0           0     1701560    ( 0.00%) 
[12/10 02:11:26    683s] (I)      Layer  5:    1665914    208888       247           0     1701560    ( 0.00%) 
[12/10 02:11:26    683s] (I)      Layer  6:    1699500     25131         0           0     1701560    ( 0.00%) 
[12/10 02:11:26    683s] (I)      Total:       8434362   1938444       369           0     8507800    ( 0.00%) 
[12/10 02:11:26    683s] (I)      
[12/10 02:11:26    683s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/10 02:11:26    683s] [NR-eGR]                        OverCon           OverCon            
[12/10 02:11:26    683s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/10 02:11:26    683s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[12/10 02:11:26    683s] [NR-eGR] ---------------------------------------------------------------
[12/10 02:11:26    683s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/10 02:11:26    683s] [NR-eGR]      M2 ( 2)        51( 0.03%)         0( 0.00%)   ( 0.03%) 
[12/10 02:11:26    683s] [NR-eGR]      M3 ( 3)        55( 0.03%)         1( 0.00%)   ( 0.03%) 
[12/10 02:11:26    683s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/10 02:11:26    683s] [NR-eGR]      M5 ( 5)       143( 0.08%)        18( 0.01%)   ( 0.09%) 
[12/10 02:11:26    683s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/10 02:11:26    683s] [NR-eGR] ---------------------------------------------------------------
[12/10 02:11:26    683s] [NR-eGR]        Total       249( 0.03%)        19( 0.00%)   ( 0.03%) 
[12/10 02:11:26    683s] [NR-eGR] 
[12/10 02:11:26    683s] (I)      Finished Global Routing ( CPU: 3.19 sec, Real: 2.01 sec, Curr Mem: 2853.36 MB )
[12/10 02:11:26    683s] (I)      total 2D Cap : 8450895 = (3359407 H, 5091488 V)
[12/10 02:11:26    683s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[12/10 02:11:26    683s] (I)      ============= Track Assignment ============
[12/10 02:11:26    683s] (I)      Started Track Assignment (4T) ( Curr Mem: 2853.36 MB )
[12/10 02:11:26    683s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/10 02:11:26    683s] (I)      Run Multi-thread track assignment
[12/10 02:11:27    687s] (I)      Finished Track Assignment (4T) ( CPU: 3.05 sec, Real: 0.87 sec, Curr Mem: 2853.36 MB )
[12/10 02:11:27    687s] (I)      Started Export ( Curr Mem: 2853.36 MB )
[12/10 02:11:28    688s] [NR-eGR]             Length (um)     Vias 
[12/10 02:11:28    688s] [NR-eGR] ---------------------------------
[12/10 02:11:28    688s] [NR-eGR]  M1  (1H)             0   580076 
[12/10 02:11:28    688s] [NR-eGR]  M2  (2V)       1043067   862082 
[12/10 02:11:28    688s] [NR-eGR]  M3  (3H)       1360184    91740 
[12/10 02:11:28    688s] [NR-eGR]  M4  (4V)        610310    31657 
[12/10 02:11:28    688s] [NR-eGR]  M5  (5H)        418240     2532 
[12/10 02:11:28    688s] [NR-eGR]  M6  (6V)         50408        0 
[12/10 02:11:28    688s] [NR-eGR]  M7  (7H)             0        0 
[12/10 02:11:28    688s] [NR-eGR]  M8  (8V)             0        0 
[12/10 02:11:28    688s] [NR-eGR]  M9  (9H)             0        0 
[12/10 02:11:28    688s] [NR-eGR] ---------------------------------
[12/10 02:11:28    688s] [NR-eGR]      Total      3482210  1568087 
[12/10 02:11:28    688s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:11:28    688s] [NR-eGR] Total half perimeter of net bounding box: 2638018um
[12/10 02:11:28    688s] [NR-eGR] Total length: 3482210um, number of vias: 1568087
[12/10 02:11:28    688s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:11:28    688s] [NR-eGR] Total eGR-routed clock nets wire length: 110663um, number of vias: 85284
[12/10 02:11:28    688s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:11:28    688s] (I)      Finished Export ( CPU: 1.50 sec, Real: 0.69 sec, Curr Mem: 2853.36 MB )
[12/10 02:11:28    688s] [NR-eGR] Finished Early Global Route kernel ( CPU: 9.01 sec, Real: 4.85 sec, Curr Mem: 2853.36 MB )
[12/10 02:11:28    688s] (I)      ======================================== Runtime Summary ========================================
[12/10 02:11:28    688s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/10 02:11:28    688s] (I)      -------------------------------------------------------------------------------------------------
[12/10 02:11:28    688s] (I)       Early Global Route kernel                   100.00%  138.66 sec  143.51 sec  4.85 sec  9.01 sec 
[12/10 02:11:28    688s] (I)       +-Import and model                           23.49%  138.67 sec  139.81 sec  1.14 sec  1.13 sec 
[12/10 02:11:28    688s] (I)       | +-Create place DB                          16.32%  138.67 sec  139.46 sec  0.79 sec  0.79 sec 
[12/10 02:11:28    688s] (I)       | | +-Import place data                      16.32%  138.67 sec  139.46 sec  0.79 sec  0.79 sec 
[12/10 02:11:28    688s] (I)       | | | +-Read instances and placement          4.97%  138.67 sec  138.91 sec  0.24 sec  0.24 sec 
[12/10 02:11:28    688s] (I)       | | | +-Read nets                            11.35%  138.91 sec  139.46 sec  0.55 sec  0.55 sec 
[12/10 02:11:28    688s] (I)       | +-Create route DB                           6.05%  139.46 sec  139.75 sec  0.29 sec  0.29 sec 
[12/10 02:11:28    688s] (I)       | | +-Import route data (4T)                  6.05%  139.46 sec  139.75 sec  0.29 sec  0.29 sec 
[12/10 02:11:28    688s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.75%  139.47 sec  139.50 sec  0.04 sec  0.04 sec 
[12/10 02:11:28    688s] (I)       | | | | +-Read routing blockages              0.00%  139.47 sec  139.47 sec  0.00 sec  0.00 sec 
[12/10 02:11:28    688s] (I)       | | | | +-Read instance blockages             0.70%  139.47 sec  139.50 sec  0.03 sec  0.03 sec 
[12/10 02:11:28    688s] (I)       | | | | +-Read PG blockages                   0.04%  139.50 sec  139.50 sec  0.00 sec  0.00 sec 
[12/10 02:11:28    688s] (I)       | | | | +-Read clock blockages                0.00%  139.50 sec  139.50 sec  0.00 sec  0.00 sec 
[12/10 02:11:28    688s] (I)       | | | | +-Read other blockages                0.00%  139.50 sec  139.50 sec  0.00 sec  0.00 sec 
[12/10 02:11:28    688s] (I)       | | | | +-Read boundary cut boxes             0.00%  139.50 sec  139.50 sec  0.00 sec  0.00 sec 
[12/10 02:11:28    688s] (I)       | | | +-Read blackboxes                       0.00%  139.50 sec  139.50 sec  0.00 sec  0.00 sec 
[12/10 02:11:28    688s] (I)       | | | +-Read prerouted                        0.15%  139.50 sec  139.51 sec  0.01 sec  0.01 sec 
[12/10 02:11:28    688s] (I)       | | | +-Read unlegalized nets                 0.80%  139.51 sec  139.55 sec  0.04 sec  0.04 sec 
[12/10 02:11:28    688s] (I)       | | | +-Read nets                             1.35%  139.55 sec  139.61 sec  0.07 sec  0.07 sec 
[12/10 02:11:28    688s] (I)       | | | +-Set up via pillars                    0.05%  139.63 sec  139.63 sec  0.00 sec  0.00 sec 
[12/10 02:11:28    688s] (I)       | | | +-Initialize 3D grid graph              0.07%  139.65 sec  139.65 sec  0.00 sec  0.00 sec 
[12/10 02:11:28    688s] (I)       | | | +-Model blockage capacity               1.76%  139.65 sec  139.73 sec  0.09 sec  0.08 sec 
[12/10 02:11:28    688s] (I)       | | | | +-Initialize 3D capacity              1.70%  139.65 sec  139.73 sec  0.08 sec  0.08 sec 
[12/10 02:11:28    688s] (I)       | +-Read aux data                             0.00%  139.75 sec  139.75 sec  0.00 sec  0.00 sec 
[12/10 02:11:28    688s] (I)       | +-Others data preparation                   0.33%  139.75 sec  139.77 sec  0.02 sec  0.02 sec 
[12/10 02:11:28    688s] (I)       | +-Create route kernel                       0.09%  139.77 sec  139.77 sec  0.00 sec  0.00 sec 
[12/10 02:11:28    688s] (I)       +-Global Routing                             41.56%  139.81 sec  141.82 sec  2.01 sec  3.19 sec 
[12/10 02:11:28    688s] (I)       | +-Initialization                            0.94%  139.81 sec  139.85 sec  0.05 sec  0.05 sec 
[12/10 02:11:28    688s] (I)       | +-Net group 1                              39.87%  139.86 sec  141.79 sec  1.93 sec  3.11 sec 
[12/10 02:11:28    688s] (I)       | | +-Generate topology (4T)                  2.86%  139.86 sec  140.00 sec  0.14 sec  0.23 sec 
[12/10 02:11:28    688s] (I)       | | +-Phase 1a                               15.51%  140.03 sec  140.78 sec  0.75 sec  1.21 sec 
[12/10 02:11:28    688s] (I)       | | | +-Pattern routing (4T)                 10.93%  140.03 sec  140.56 sec  0.53 sec  0.99 sec 
[12/10 02:11:28    688s] (I)       | | | +-Pattern Routing Avoiding Blockages    2.15%  140.56 sec  140.66 sec  0.10 sec  0.10 sec 
[12/10 02:11:28    688s] (I)       | | | +-Add via demand to 2D                  2.42%  140.66 sec  140.78 sec  0.12 sec  0.12 sec 
[12/10 02:11:28    688s] (I)       | | +-Phase 1b                                4.91%  140.78 sec  141.02 sec  0.24 sec  0.30 sec 
[12/10 02:11:28    688s] (I)       | | | +-Monotonic routing (4T)                4.84%  140.78 sec  141.02 sec  0.23 sec  0.29 sec 
[12/10 02:11:28    688s] (I)       | | +-Phase 1c                                1.00%  141.02 sec  141.07 sec  0.05 sec  0.05 sec 
[12/10 02:11:28    688s] (I)       | | | +-Two level Routing                     1.00%  141.02 sec  141.07 sec  0.05 sec  0.05 sec 
[12/10 02:11:28    688s] (I)       | | | | +-Two Level Routing (Regular)         0.70%  141.02 sec  141.06 sec  0.03 sec  0.03 sec 
[12/10 02:11:28    688s] (I)       | | | | +-Two Level Routing (Strong)          0.25%  141.06 sec  141.07 sec  0.01 sec  0.01 sec 
[12/10 02:11:28    688s] (I)       | | +-Phase 1d                                4.21%  141.07 sec  141.27 sec  0.20 sec  0.20 sec 
[12/10 02:11:28    688s] (I)       | | | +-Detoured routing                      4.21%  141.07 sec  141.27 sec  0.20 sec  0.20 sec 
[12/10 02:11:28    688s] (I)       | | +-Phase 1e                                0.02%  141.27 sec  141.27 sec  0.00 sec  0.00 sec 
[12/10 02:11:28    688s] (I)       | | | +-Route legalization                    0.00%  141.27 sec  141.27 sec  0.00 sec  0.00 sec 
[12/10 02:11:28    688s] (I)       | | +-Phase 1l                               10.65%  141.27 sec  141.79 sec  0.52 sec  1.08 sec 
[12/10 02:11:28    688s] (I)       | | | +-Layer assignment (4T)                10.38%  141.29 sec  141.79 sec  0.50 sec  1.07 sec 
[12/10 02:11:28    688s] (I)       | +-Clean cong LA                             0.00%  141.79 sec  141.79 sec  0.00 sec  0.00 sec 
[12/10 02:11:28    688s] (I)       +-Export 3D cong map                          0.81%  141.82 sec  141.86 sec  0.04 sec  0.04 sec 
[12/10 02:11:28    688s] (I)       | +-Export 2D cong map                        0.12%  141.85 sec  141.86 sec  0.01 sec  0.01 sec 
[12/10 02:11:28    688s] (I)       +-Extract Global 3D Wires                     0.79%  141.87 sec  141.91 sec  0.04 sec  0.04 sec 
[12/10 02:11:28    688s] (I)       +-Track Assignment (4T)                      17.88%  141.91 sec  142.77 sec  0.87 sec  3.05 sec 
[12/10 02:11:28    688s] (I)       | +-Initialization                            0.20%  141.91 sec  141.92 sec  0.01 sec  0.01 sec 
[12/10 02:11:28    688s] (I)       | +-Track Assignment Kernel                  17.66%  141.92 sec  142.77 sec  0.86 sec  3.04 sec 
[12/10 02:11:28    688s] (I)       | +-Free Memory                               0.01%  142.77 sec  142.77 sec  0.00 sec  0.00 sec 
[12/10 02:11:28    688s] (I)       +-Export                                     14.14%  142.77 sec  143.46 sec  0.69 sec  1.50 sec 
[12/10 02:11:28    688s] (I)       | +-Export DB wires                           6.51%  142.77 sec  143.09 sec  0.32 sec  0.91 sec 
[12/10 02:11:28    688s] (I)       | | +-Export all nets (4T)                    4.39%  142.83 sec  143.04 sec  0.21 sec  0.69 sec 
[12/10 02:11:28    688s] (I)       | | +-Set wire vias (4T)                      0.92%  143.04 sec  143.09 sec  0.04 sec  0.16 sec 
[12/10 02:11:28    688s] (I)       | +-Report wirelength                         5.54%  143.09 sec  143.36 sec  0.27 sec  0.27 sec 
[12/10 02:11:28    688s] (I)       | +-Update net boxes                          2.08%  143.36 sec  143.46 sec  0.10 sec  0.32 sec 
[12/10 02:11:28    688s] (I)       | +-Update timing                             0.00%  143.46 sec  143.46 sec  0.00 sec  0.00 sec 
[12/10 02:11:28    688s] (I)       +-Postprocess design                          0.00%  143.46 sec  143.46 sec  0.00 sec  0.00 sec 
[12/10 02:11:28    688s] (I)      ======================= Summary by functions ========================
[12/10 02:11:28    688s] (I)       Lv  Step                                      %      Real       CPU 
[12/10 02:11:28    688s] (I)      ---------------------------------------------------------------------
[12/10 02:11:28    688s] (I)        0  Early Global Route kernel           100.00%  4.85 sec  9.01 sec 
[12/10 02:11:28    688s] (I)        1  Global Routing                       41.56%  2.01 sec  3.19 sec 
[12/10 02:11:28    688s] (I)        1  Import and model                     23.49%  1.14 sec  1.13 sec 
[12/10 02:11:28    688s] (I)        1  Track Assignment (4T)                17.88%  0.87 sec  3.05 sec 
[12/10 02:11:28    688s] (I)        1  Export                               14.14%  0.69 sec  1.50 sec 
[12/10 02:11:28    688s] (I)        1  Export 3D cong map                    0.81%  0.04 sec  0.04 sec 
[12/10 02:11:28    688s] (I)        1  Extract Global 3D Wires               0.79%  0.04 sec  0.04 sec 
[12/10 02:11:28    688s] (I)        1  Postprocess design                    0.00%  0.00 sec  0.00 sec 
[12/10 02:11:28    688s] (I)        2  Net group 1                          39.87%  1.93 sec  3.11 sec 
[12/10 02:11:28    688s] (I)        2  Track Assignment Kernel              17.66%  0.86 sec  3.04 sec 
[12/10 02:11:28    688s] (I)        2  Create place DB                      16.32%  0.79 sec  0.79 sec 
[12/10 02:11:28    688s] (I)        2  Export DB wires                       6.51%  0.32 sec  0.91 sec 
[12/10 02:11:28    688s] (I)        2  Create route DB                       6.05%  0.29 sec  0.29 sec 
[12/10 02:11:28    688s] (I)        2  Report wirelength                     5.54%  0.27 sec  0.27 sec 
[12/10 02:11:28    688s] (I)        2  Update net boxes                      2.08%  0.10 sec  0.32 sec 
[12/10 02:11:28    688s] (I)        2  Initialization                        1.14%  0.06 sec  0.05 sec 
[12/10 02:11:28    688s] (I)        2  Others data preparation               0.33%  0.02 sec  0.02 sec 
[12/10 02:11:28    688s] (I)        2  Export 2D cong map                    0.12%  0.01 sec  0.01 sec 
[12/10 02:11:28    688s] (I)        2  Create route kernel                   0.09%  0.00 sec  0.00 sec 
[12/10 02:11:28    688s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[12/10 02:11:28    688s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/10 02:11:28    688s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/10 02:11:28    688s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/10 02:11:28    688s] (I)        3  Import place data                    16.32%  0.79 sec  0.79 sec 
[12/10 02:11:28    688s] (I)        3  Phase 1a                             15.51%  0.75 sec  1.21 sec 
[12/10 02:11:28    688s] (I)        3  Phase 1l                             10.65%  0.52 sec  1.08 sec 
[12/10 02:11:28    688s] (I)        3  Import route data (4T)                6.05%  0.29 sec  0.29 sec 
[12/10 02:11:28    688s] (I)        3  Phase 1b                              4.91%  0.24 sec  0.30 sec 
[12/10 02:11:28    688s] (I)        3  Export all nets (4T)                  4.39%  0.21 sec  0.69 sec 
[12/10 02:11:28    688s] (I)        3  Phase 1d                              4.21%  0.20 sec  0.20 sec 
[12/10 02:11:28    688s] (I)        3  Generate topology (4T)                2.86%  0.14 sec  0.23 sec 
[12/10 02:11:28    688s] (I)        3  Phase 1c                              1.00%  0.05 sec  0.05 sec 
[12/10 02:11:28    688s] (I)        3  Set wire vias (4T)                    0.92%  0.04 sec  0.16 sec 
[12/10 02:11:28    688s] (I)        3  Phase 1e                              0.02%  0.00 sec  0.00 sec 
[12/10 02:11:28    688s] (I)        4  Read nets                            12.70%  0.62 sec  0.61 sec 
[12/10 02:11:28    688s] (I)        4  Pattern routing (4T)                 10.93%  0.53 sec  0.99 sec 
[12/10 02:11:28    688s] (I)        4  Layer assignment (4T)                10.38%  0.50 sec  1.07 sec 
[12/10 02:11:28    688s] (I)        4  Read instances and placement          4.97%  0.24 sec  0.24 sec 
[12/10 02:11:28    688s] (I)        4  Monotonic routing (4T)                4.84%  0.23 sec  0.29 sec 
[12/10 02:11:28    688s] (I)        4  Detoured routing                      4.21%  0.20 sec  0.20 sec 
[12/10 02:11:28    688s] (I)        4  Add via demand to 2D                  2.42%  0.12 sec  0.12 sec 
[12/10 02:11:28    688s] (I)        4  Pattern Routing Avoiding Blockages    2.15%  0.10 sec  0.10 sec 
[12/10 02:11:28    688s] (I)        4  Model blockage capacity               1.76%  0.09 sec  0.08 sec 
[12/10 02:11:28    688s] (I)        4  Two level Routing                     1.00%  0.05 sec  0.05 sec 
[12/10 02:11:28    688s] (I)        4  Read unlegalized nets                 0.80%  0.04 sec  0.04 sec 
[12/10 02:11:28    688s] (I)        4  Read blockages ( Layer 2-6 )          0.75%  0.04 sec  0.04 sec 
[12/10 02:11:28    688s] (I)        4  Read prerouted                        0.15%  0.01 sec  0.01 sec 
[12/10 02:11:28    688s] (I)        4  Initialize 3D grid graph              0.07%  0.00 sec  0.00 sec 
[12/10 02:11:28    688s] (I)        4  Set up via pillars                    0.05%  0.00 sec  0.00 sec 
[12/10 02:11:28    688s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/10 02:11:28    688s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/10 02:11:28    688s] (I)        5  Initialize 3D capacity                1.70%  0.08 sec  0.08 sec 
[12/10 02:11:28    688s] (I)        5  Two Level Routing (Regular)           0.70%  0.03 sec  0.03 sec 
[12/10 02:11:28    688s] (I)        5  Read instance blockages               0.70%  0.03 sec  0.03 sec 
[12/10 02:11:28    688s] (I)        5  Two Level Routing (Strong)            0.25%  0.01 sec  0.01 sec 
[12/10 02:11:28    688s] (I)        5  Read PG blockages                     0.04%  0.00 sec  0.00 sec 
[12/10 02:11:28    688s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/10 02:11:28    688s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/10 02:11:28    688s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/10 02:11:28    688s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/10 02:11:28    688s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:09.3 real=0:00:05.2)
[12/10 02:11:28    688s] Legalization setup...
[12/10 02:11:28    688s] Using cell based legalization.
[12/10 02:11:28    688s] Initializing placement interface...
[12/10 02:11:28    688s]   Use check_library -place or consult logv if problems occur.
[12/10 02:11:28    688s]   Leaving CCOpt scope - Initializing placement interface...
[12/10 02:11:28    688s] OPERPROF: Starting DPlace-Init at level 1, MEM:2853.4M, EPOCH TIME: 1670659888.407546
[12/10 02:11:28    688s] z: 2, totalTracks: 1
[12/10 02:11:28    688s] z: 4, totalTracks: 1
[12/10 02:11:28    688s] z: 6, totalTracks: 1
[12/10 02:11:28    688s] z: 8, totalTracks: 1
[12/10 02:11:28    688s] All LLGs are deleted
[12/10 02:11:28    688s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2853.4M, EPOCH TIME: 1670659888.489536
[12/10 02:11:28    688s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2853.4M, EPOCH TIME: 1670659888.490349
[12/10 02:11:28    688s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2853.4M, EPOCH TIME: 1670659888.549313
[12/10 02:11:28    688s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2853.4M, EPOCH TIME: 1670659888.555425
[12/10 02:11:28    688s] Core basic site is TSMC65ADV10TSITE
[12/10 02:11:28    688s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2853.4M, EPOCH TIME: 1670659888.566294
[12/10 02:11:28    688s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.006, MEM:2853.4M, EPOCH TIME: 1670659888.572128
[12/10 02:11:28    688s] SiteArray: non-trimmed site array dimensions = 412 x 4125
[12/10 02:11:28    688s] SiteArray: use 7,172,096 bytes
[12/10 02:11:28    688s] SiteArray: current memory after site array memory allocation 2853.4M
[12/10 02:11:28    688s] SiteArray: FP blocked sites are writable
[12/10 02:11:28    688s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.074, REAL:0.061, MEM:2853.4M, EPOCH TIME: 1670659888.616382
[12/10 02:11:28    688s] 
[12/10 02:11:28    688s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:11:28    688s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.138, REAL:0.126, MEM:2853.4M, EPOCH TIME: 1670659888.674846
[12/10 02:11:28    688s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2853.4MB).
[12/10 02:11:28    688s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.368, REAL:0.357, MEM:2853.4M, EPOCH TIME: 1670659888.764152
[12/10 02:11:28    688s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/10 02:11:28    688s] Initializing placement interface done.
[12/10 02:11:28    688s] Leaving CCOpt scope - Cleaning up placement interface...
[12/10 02:11:28    688s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2853.4M, EPOCH TIME: 1670659888.764332
[12/10 02:11:28    688s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.037, REAL:0.038, MEM:2680.4M, EPOCH TIME: 1670659888.802579
[12/10 02:11:28    688s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/10 02:11:28    689s] Leaving CCOpt scope - Initializing placement interface...
[12/10 02:11:28    689s] OPERPROF: Starting DPlace-Init at level 1, MEM:2680.4M, EPOCH TIME: 1670659888.852606
[12/10 02:11:28    689s] z: 2, totalTracks: 1
[12/10 02:11:28    689s] z: 4, totalTracks: 1
[12/10 02:11:28    689s] z: 6, totalTracks: 1
[12/10 02:11:28    689s] z: 8, totalTracks: 1
[12/10 02:11:28    689s] #spOpts: VtWidth mergeVia=F 
[12/10 02:11:28    689s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2680.4M, EPOCH TIME: 1670659888.990844
[12/10 02:11:29    689s] 
[12/10 02:11:29    689s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:11:29    689s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.097, REAL:0.097, MEM:2680.4M, EPOCH TIME: 1670659889.088224
[12/10 02:11:29    689s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2680.4MB).
[12/10 02:11:29    689s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.275, REAL:0.276, MEM:2680.4M, EPOCH TIME: 1670659889.128658
[12/10 02:11:29    689s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/10 02:11:29    689s] (I)      Default power domain name = toplevel_498
[12/10 02:11:29    689s] .Load db... (mem=2680.4M)
[12/10 02:11:29    689s] (I)      Read data from FE... (mem=2680.4M)
[12/10 02:11:29    689s] (I)      Number of ignored instance 0
[12/10 02:11:29    689s] (I)      Number of inbound cells 0
[12/10 02:11:29    689s] (I)      Number of opened ILM blockages 0
[12/10 02:11:29    689s] (I)      Number of instances temporarily fixed by detailed placement 12363
[12/10 02:11:29    689s] (I)      numMoveCells=153833, numMacros=0  numPads=21  numMultiRowHeightInsts=0
[12/10 02:11:29    689s] (I)      cell height: 4000, count: 153836
[12/10 02:11:29    689s] (I)      Read rows... (mem=2746.2M)
[12/10 02:11:29    689s] (I)      rowRegion is not equal to core box, resetting core box
[12/10 02:11:29    689s] (I)      rowRegion : (0, 0) - (1650000, 1648000)
[12/10 02:11:29    689s] (I)      coreBox   : (0, 0) - (1650000, 1650000)
[12/10 02:11:29    689s] (I)      Done Read rows (cpu=0.000s, mem=2746.2M)
[12/10 02:11:29    689s] (I)      Done Read data from FE (cpu=0.258s, mem=2746.2M)
[12/10 02:11:29    689s] (I)      Done Load db (cpu=0.258s, mem=2746.2M)
[12/10 02:11:29    689s] (I)      Constructing placeable region... (mem=2746.2M)
[12/10 02:11:29    689s] (I)      Constructing bin map
[12/10 02:11:29    689s] (I)      Initialize bin information with width=40000 height=40000
[12/10 02:11:29    689s] (I)      Done constructing bin map
[12/10 02:11:29    689s] (I)      Removing 0 blocked bin with high fixed inst density
[12/10 02:11:29    689s] (I)      Compute region effective width... (mem=2746.2M)
[12/10 02:11:29    689s] (I)      Done Compute region effective width (cpu=0.002s, mem=2746.2M)
[12/10 02:11:29    689s] (I)      Done Constructing placeable region (cpu=0.066s, mem=2746.2M)
[12/10 02:11:29    689s] Legalization setup done. (took cpu=0:00:01.1 real=0:00:01.1)
[12/10 02:11:29    689s] Validating CTS configuration...
[12/10 02:11:29    689s] Checking module port directions...
[12/10 02:11:29    689s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/10 02:11:29    689s] Non-default CCOpt properties:
[12/10 02:11:29    689s]   Public non-default CCOpt properties:
[12/10 02:11:29    689s]     buffer_cells is set for at least one object
[12/10 02:11:29    689s]     cts_merge_clock_gates is set for at least one object
[12/10 02:11:29    689s]     cts_merge_clock_logic is set for at least one object
[12/10 02:11:29    689s]     exclusive_sinks_rank is set for at least one object
[12/10 02:11:29    689s]     route_type is set for at least one object
[12/10 02:11:29    689s]     source_driver is set for at least one object
[12/10 02:11:29    689s]   No private non-default CCOpt properties
[12/10 02:11:29    689s] Route type trimming info:
[12/10 02:11:29    689s]   No route type modifications were made.
[12/10 02:11:29    689s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
[12/10 02:11:29    689s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
[12/10 02:11:30    690s] LayerId::1 widthSet size::1
[12/10 02:11:30    690s] LayerId::2 widthSet size::1
[12/10 02:11:30    690s] LayerId::3 widthSet size::1
[12/10 02:11:30    690s] LayerId::4 widthSet size::1
[12/10 02:11:30    690s] LayerId::5 widthSet size::1
[12/10 02:11:30    690s] LayerId::6 widthSet size::1
[12/10 02:11:30    690s] LayerId::7 widthSet size::1
[12/10 02:11:30    690s] LayerId::8 widthSet size::1
[12/10 02:11:30    690s] LayerId::9 widthSet size::1
[12/10 02:11:30    690s] Updating RC grid for preRoute extraction ...
[12/10 02:11:30    690s] eee: pegSigSF::1.070000
[12/10 02:11:30    690s] Initializing multi-corner resistance tables ...
[12/10 02:11:30    690s] eee: l::1 avDens::0.109843 usedTrk::19376.250000 availTrk::176400.000000 sigTrk::19376.250000
[12/10 02:11:30    690s] eee: l::2 avDens::0.299877 usedTrk::52898.285360 availTrk::176400.000000 sigTrk::52898.285360
[12/10 02:11:30    690s] eee: l::3 avDens::0.390535 usedTrk::68890.459982 availTrk::176400.000000 sigTrk::68890.459982
[12/10 02:11:30    690s] eee: l::4 avDens::0.176317 usedTrk::30661.577512 availTrk::173900.000000 sigTrk::30661.577512
[12/10 02:11:30    690s] eee: l::5 avDens::0.121999 usedTrk::21044.845040 availTrk::172500.000000 sigTrk::21044.845040
[12/10 02:11:30    690s] eee: l::6 avDens::0.039701 usedTrk::2521.004250 availTrk::63500.000000 sigTrk::2521.004250
[12/10 02:11:30    690s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:11:30    690s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:11:30    690s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:11:30    690s] {RT default_rc_corner 0 6 6 0}
[12/10 02:11:30    690s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.287024 ; uaWl: 1.000000 ; uaWlH: 0.309849 ; aWlH: 0.000000 ; Pmax: 0.847300 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/10 02:11:30    690s] End AAE Lib Interpolated Model. (MEM=2746.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:11:30    690s] Accumulated time to calculate placeable region: 0.000299
[12/10 02:11:30    690s] Accumulated time to calculate placeable region: 0.000328
[12/10 02:11:30    690s] Accumulated time to calculate placeable region: 0.000328
[12/10 02:11:30    690s] Accumulated time to calculate placeable region: 0.000299
[12/10 02:11:30    690s] Accumulated time to calculate placeable region: 0.000367
[12/10 02:11:30    690s] (I)      Initializing Steiner engine. 
[12/10 02:11:30    690s] (I)      ==================== Layers =====================
[12/10 02:11:30    690s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:11:30    690s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/10 02:11:30    690s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:11:30    690s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/10 02:11:30    690s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/10 02:11:30    690s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/10 02:11:30    690s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/10 02:11:30    690s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/10 02:11:30    690s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/10 02:11:30    690s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/10 02:11:30    690s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/10 02:11:30    690s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/10 02:11:30    690s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/10 02:11:30    690s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/10 02:11:30    690s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/10 02:11:30    690s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/10 02:11:30    690s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/10 02:11:30    690s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/10 02:11:30    690s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/10 02:11:30    690s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/10 02:11:30    690s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:11:30    690s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/10 02:11:30    690s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/10 02:11:30    690s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/10 02:11:30    690s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/10 02:11:30    690s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/10 02:11:30    690s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:11:31    691s] Library trimming buffers in power domain auto-default and half-corner slowDC:setup.late removed 1 of 5 cells
[12/10 02:11:31    691s] Original list had 5 cells:
[12/10 02:11:31    691s] BUFX16MA10TR BUFX16BA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR 
[12/10 02:11:31    691s] New trimmed list has 4 cells:
[12/10 02:11:31    691s] BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR 
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.000474
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.000624
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.000624
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.000631
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.000743
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.000743
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.000813
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.000773
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.000802
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.000822
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.000903
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.000861
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.000915
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.000938
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.000924
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.000963
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00093
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.001
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00103
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00106
[12/10 02:11:31    691s] Library trimming inverters in power domain auto-default and half-corner slowDC:setup.late removed 9 of 20 cells
[12/10 02:11:31    691s] Original list had 20 cells:
[12/10 02:11:31    691s] INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3P5BA10TR INVX3BA10TR INVX2P5BA10TR INVX2BA10TR INVX1P7BA10TR INVX1P4BA10TR INVX1P2BA10TR INVX1BA10TR INVX0P8BA10TR INVX0P7BA10TR INVX0P6BA10TR INVX0P5BA10TR 
[12/10 02:11:31    691s] New trimmed list has 11 cells:
[12/10 02:11:31    691s] INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR 
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00118
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00159
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00159
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00142
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00128
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00163
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00163
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00164
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00167
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00169
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00175
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00172
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00182
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00189
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00194
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00194
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00195
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00198
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00198
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00194
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00206
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00212
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00213
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00206
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00216
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00217
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00206
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00219
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.0022
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00218
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00224
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00226
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00224
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00229
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00229
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00231
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00232
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00229
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00242
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00245
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00245
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00247
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00245
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.0025
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00247
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00252
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00253
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.0025
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00254
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.0026
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00262
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00264
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00256
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00267
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.0027
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00266
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00275
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00279
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00275
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.0028
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00283
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00287
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.00285
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.0029
[12/10 02:11:31    691s] Accumulated time to calculate placeable region: 0.0058
[12/10 02:11:33    693s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
[12/10 02:11:33    693s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
[12/10 02:11:33    693s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
[12/10 02:11:33    693s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
[12/10 02:11:33    693s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
[12/10 02:11:33    693s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
[12/10 02:11:33    693s] Clock tree balancer configuration for clock_trees my_clk_generator_for_external_qspi_ck_o<3> my_clk_generator_for_external_qspi_ck_o<2> my_clk_generator_for_external_qspi_ck_o<1>:
[12/10 02:11:33    693s] Non-default CCOpt properties:
[12/10 02:11:33    693s]   Public non-default CCOpt properties:
[12/10 02:11:33    693s]     cts_merge_clock_gates: true (default: false)
[12/10 02:11:33    693s]     cts_merge_clock_logic: true (default: false)
[12/10 02:11:33    693s]     route_type (leaf): default_route_type_leaf (default: default)
[12/10 02:11:33    693s]     route_type (top): default_route_type_nonleaf (default: default)
[12/10 02:11:33    693s]     route_type (trunk): default_route_type_nonleaf (default: default)
[12/10 02:11:33    693s]   No private non-default CCOpt properties
[12/10 02:11:33    693s] For power domain auto-default:
[12/10 02:11:33    693s]   Buffers:     {BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR}
[12/10 02:11:33    693s]   Inverters:   {INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR}
[12/10 02:11:33    693s]   Clock gates: PREICGX16BA10TR PREICGX13BA10TR PREICGX11BA10TR PREICGX9BA10TR PREICGX7P5BA10TR PREICGX6BA10TR PREICGX5BA10TR PREICGX4BA10TR PREICGX3P5BA10TR PREICGX3BA10TR PREICGX2P5BA10TR PREICGX2BA10TR PREICGX1P7BA10TR PREICGX1P4BA10TR PREICGX1P2BA10TR PREICGX1BA10TR PREICGX0P8BA10TR PREICGX0P7BA10TR PREICGX0P6BA10TR PREICGX0P5BA10TR 
[12/10 02:11:33    693s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 674196.800um^2
[12/10 02:11:33    693s] Top Routing info:
[12/10 02:11:33    693s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/10 02:11:33    693s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/10 02:11:33    693s] Trunk Routing info:
[12/10 02:11:33    693s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/10 02:11:33    693s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/10 02:11:33    693s] Leaf Routing info:
[12/10 02:11:33    693s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/10 02:11:33    693s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/10 02:11:33    693s] For timing_corner slowDC:setup, late and power domain auto-default:
[12/10 02:11:33    693s]   Slew time target (leaf):    0.118ns
[12/10 02:11:33    693s]   Slew time target (trunk):   0.118ns
[12/10 02:11:33    693s]   Slew time target (top):     0.118ns (Note: no nets are considered top nets in this clock tree)
[12/10 02:11:33    693s]   Buffer unit delay: 0.058ns
[12/10 02:11:33    693s]   Buffer max distance: 650.909um
[12/10 02:11:33    693s] Fastest wire driving cells and distances:
[12/10 02:11:33    693s]   Buffer    : {lib_cell:BUFX16MA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=650.909um, saturatedSlew=0.100ns, speed=5572.851um per ns, cellArea=17.821um^2 per 1000um}
[12/10 02:11:33    693s]   Inverter  : {lib_cell:INVX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=475.762um, saturatedSlew=0.090ns, speed=6468.545um per ns, cellArea=19.337um^2 per 1000um}
[12/10 02:11:33    693s]   Clock gate: {lib_cell:PREICGX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=626.796um, saturatedSlew=0.101ns, speed=5133.465um per ns, cellArea=29.356um^2 per 1000um}
[12/10 02:11:33    693s] 
[12/10 02:11:33    693s] Clock tree balancer configuration for clock_tree my_clk:
[12/10 02:11:33    693s] Non-default CCOpt properties:
[12/10 02:11:33    693s]   Public non-default CCOpt properties:
[12/10 02:11:33    693s]     cts_merge_clock_gates: true (default: false)
[12/10 02:11:33    693s]     cts_merge_clock_logic: true (default: false)
[12/10 02:11:33    693s]     route_type (leaf): default_route_type_leaf (default: default)
[12/10 02:11:33    693s]     route_type (top): default_route_type_nonleaf (default: default)
[12/10 02:11:33    693s]     route_type (trunk): default_route_type_nonleaf (default: default)
[12/10 02:11:33    693s]     source_driver: INVX1BA10TR/A INVX1BA10TR/Y (default: )
[12/10 02:11:33    693s]   No private non-default CCOpt properties
[12/10 02:11:33    693s] For power domain auto-default:
[12/10 02:11:33    693s]   Buffers:     {BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR}
[12/10 02:11:33    693s]   Inverters:   {INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR}
[12/10 02:11:33    693s]   Clock gates: PREICGX16BA10TR PREICGX13BA10TR PREICGX11BA10TR PREICGX9BA10TR PREICGX7P5BA10TR PREICGX6BA10TR PREICGX5BA10TR PREICGX4BA10TR PREICGX3P5BA10TR PREICGX3BA10TR PREICGX2P5BA10TR PREICGX2BA10TR PREICGX1P7BA10TR PREICGX1P4BA10TR PREICGX1P2BA10TR PREICGX1BA10TR PREICGX0P8BA10TR PREICGX0P7BA10TR PREICGX0P6BA10TR PREICGX0P5BA10TR 
[12/10 02:11:33    693s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 674196.800um^2
[12/10 02:11:33    693s] Top Routing info:
[12/10 02:11:33    693s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/10 02:11:33    693s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/10 02:11:33    693s] Trunk Routing info:
[12/10 02:11:33    693s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/10 02:11:33    693s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/10 02:11:33    693s] Leaf Routing info:
[12/10 02:11:33    693s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/10 02:11:33    693s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/10 02:11:33    693s] For timing_corner slowDC:setup, late and power domain auto-default:
[12/10 02:11:33    693s]   Slew time target (leaf):    0.118ns
[12/10 02:11:33    693s]   Slew time target (trunk):   0.118ns
[12/10 02:11:33    693s]   Slew time target (top):     0.118ns (Note: no nets are considered top nets in this clock tree)
[12/10 02:11:33    693s]   Buffer unit delay: 0.058ns
[12/10 02:11:33    693s]   Buffer max distance: 650.909um
[12/10 02:11:33    693s] Fastest wire driving cells and distances:
[12/10 02:11:33    693s]   Buffer    : {lib_cell:BUFX16MA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=650.909um, saturatedSlew=0.100ns, speed=5572.851um per ns, cellArea=17.821um^2 per 1000um}
[12/10 02:11:33    693s]   Inverter  : {lib_cell:INVX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=475.762um, saturatedSlew=0.090ns, speed=6468.545um per ns, cellArea=19.337um^2 per 1000um}
[12/10 02:11:33    693s]   Clock gate: {lib_cell:PREICGX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=626.796um, saturatedSlew=0.101ns, speed=5133.465um per ns, cellArea=29.356um^2 per 1000um}
[12/10 02:11:33    693s] 
[12/10 02:11:33    693s] 
[12/10 02:11:33    693s] Logic Sizing Table:
[12/10 02:11:33    693s] 
[12/10 02:11:33    693s] -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/10 02:11:33    693s] Cell               Instance count    Source         Eligible library cells
[12/10 02:11:33    693s] -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/10 02:11:33    693s] BUFZX1MA10TR             1           library set    {BUFZX16MA10TR BUFZX11MA10TR BUFZX8MA10TR BUFZX6MA10TR BUFZX4MA10TR BUFZX3MA10TR BUFZX2MA10TR BUFZX1P4MA10TR BUFZX1MA10TR}
[12/10 02:11:33    693s] NAND2X0P5AA10TR          1           library set    {NAND2X8BA10TR NAND2X8AA10TR NAND2X6BA10TR NAND2X6AA10TR NAND2X4BA10TR NAND2X4AA10TR NAND2X3BA10TR NAND2X3AA10TR NAND2X2BA10TR NAND2X2AA10TR NAND2X1P4BA10TR NAND2X1P4AA10TR NAND2X1BA10TR NAND2X1AA10TR NAND2X0P7BA10TR NAND2X0P7AA10TR NAND2X0P5BA10TR NAND2X0P5AA10TR}
[12/10 02:11:33    693s] NOR2X0P5MA10TR           2           library set    {NOR2X8AA10TR NOR2X8MA10TR NOR2X6AA10TR NOR2X6MA10TR NOR2X4AA10TR NOR2X4MA10TR NOR2X3AA10TR NOR2X3MA10TR NOR2X2AA10TR NOR2X2MA10TR NOR2X1P4AA10TR NOR2X1P4MA10TR NOR2X1AA10TR NOR2X1MA10TR NOR2X0P7AA10TR NOR2X0P7MA10TR NOR2X0P5AA10TR NOR2X0P5MA10TR}
[12/10 02:11:33    693s] -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/10 02:11:33    693s] 
[12/10 02:11:33    693s] 
[12/10 02:11:33    694s] Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_0_/mode:
[12/10 02:11:33    694s]   Sources:                     pin clk
[12/10 02:11:33    694s]   Total number of sinks:       9
[12/10 02:11:33    694s]   Delay constrained sinks:     9
[12/10 02:11:33    694s]   Constrains:                  default
[12/10 02:11:33    694s]   Non-leaf sinks:              3
[12/10 02:11:33    694s]   Ignore pins:                 0
[12/10 02:11:33    694s]  Timing corner slowDC:setup.late:
[12/10 02:11:33    694s]   Skew target:                 0.058ns
[12/10 02:11:33    694s] Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_1_/mode:
[12/10 02:11:33    694s]   Sources:                     pin clk
[12/10 02:11:33    694s]   Total number of sinks:       6
[12/10 02:11:33    694s]   Delay constrained sinks:     6
[12/10 02:11:33    694s]   Constrains:                  default
[12/10 02:11:33    694s]   Non-leaf sinks:              3
[12/10 02:11:33    694s]   Ignore pins:                 0
[12/10 02:11:33    694s]  Timing corner slowDC:setup.late:
[12/10 02:11:33    694s]   Skew target:                 0.058ns
[12/10 02:11:33    694s] Clock tree balancer configuration for skew_group my_clk/mode:
[12/10 02:11:33    694s]   Sources:                     pin clk
[12/10 02:11:33    694s]   Total number of sinks:       30705
[12/10 02:11:33    694s]   Delay constrained sinks:     30682
[12/10 02:11:33    694s]   Constrains:                  default
[12/10 02:11:33    694s]   Non-leaf sinks:              0
[12/10 02:11:33    694s]   Ignore pins:                 0
[12/10 02:11:33    694s]  Timing corner slowDC:setup.late:
[12/10 02:11:33    694s]   Skew target:                 0.058ns
[12/10 02:11:33    694s] Primary reporting skew groups are:
[12/10 02:11:33    694s] skew_group my_clk/mode with 30705 clock sinks
[12/10 02:11:33    694s] 
[12/10 02:11:33    694s] Clock DAG stats initial state:
[12/10 02:11:33    694s]   cell counts      : b=0, i=2, icg=0, nicg=1, l=4, total=7
[12/10 02:11:33    694s]   misc counts      : r=4, pp=2
[12/10 02:11:33    694s]   cell areas       : b=0.000um^2, i=2.400um^2, icg=0.000um^2, nicg=2.400um^2, l=9.200um^2, total=14.000um^2
[12/10 02:11:33    694s]   hp wire lengths  : top=0.000um, trunk=73.600um, leaf=856.200um, total=929.800um
[12/10 02:11:33    694s] Clock DAG library cell distribution initial state {count}:
[12/10 02:11:33    694s]    Invs: INVX0P5MA10TR: 2 
[12/10 02:11:33    694s]   NICGs: AND2X0P5MA10TR: 1 
[12/10 02:11:33    694s]  Logics: BUFZX1MA10TR: 1 NAND2X0P5AA10TR: 1 NOR2X0P5MA10TR: 2 
[12/10 02:11:33    694s] Clock DAG hash initial state: 5507434183050330157 12715455992966023720
[12/10 02:11:34    694s] 
[12/10 02:11:34    694s] Distribution of half-perimeter wire length by ICG depth:
[12/10 02:11:34    694s] 
[12/10 02:11:34    694s] -------------------------------------------------------------------------------
[12/10 02:11:34    694s] Min ICG    Max ICG    Count    HPWL
[12/10 02:11:34    694s] Depth      Depth               (um)
[12/10 02:11:34    694s] -------------------------------------------------------------------------------
[12/10 02:11:34    694s]    0          0        10      [min=4, max=597, avg=96, sd=184, total=960]
[12/10 02:11:34    694s]    0          1         1      [min=1643, max=1643, avg=1643, sd=0, total=1643]
[12/10 02:11:34    694s] -------------------------------------------------------------------------------
[12/10 02:11:34    694s] 
[12/10 02:11:34    694s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/10 02:11:34    694s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/10 02:11:34    694s] 
[12/10 02:11:34    694s] Layer information for route type default_route_type_leaf:
[12/10 02:11:34    694s] 
[12/10 02:11:34    694s] --------------------------------------------------------------------
[12/10 02:11:34    694s] Layer    Preferred    Route    Res.          Cap.          RC
[12/10 02:11:34    694s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/10 02:11:34    694s] --------------------------------------------------------------------
[12/10 02:11:34    694s] M1       N            H          1.778         0.160         0.284
[12/10 02:11:34    694s] M2       N            V          1.400         0.174         0.244
[12/10 02:11:34    694s] M3       Y            H          1.400         0.174         0.244
[12/10 02:11:34    694s] M4       Y            V          1.400         0.174         0.244
[12/10 02:11:34    694s] M5       N            H          1.400         0.174         0.244
[12/10 02:11:34    694s] M6       N            V          1.400         0.174         0.244
[12/10 02:11:34    694s] M7       N            H          1.400         0.174         0.244
[12/10 02:11:34    694s] M8       N            V          0.055         0.208         0.011
[12/10 02:11:34    694s] M9       N            H          0.055         0.194         0.011
[12/10 02:11:34    694s] --------------------------------------------------------------------
[12/10 02:11:34    694s] 
[12/10 02:11:34    694s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/10 02:11:34    694s] Unshielded; Mask Constraint: 0; Source: route_type.
[12/10 02:11:34    694s] 
[12/10 02:11:34    694s] Layer information for route type default_route_type_nonleaf:
[12/10 02:11:34    694s] 
[12/10 02:11:34    694s] --------------------------------------------------------------------
[12/10 02:11:34    694s] Layer    Preferred    Route    Res.          Cap.          RC
[12/10 02:11:34    694s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/10 02:11:34    694s] --------------------------------------------------------------------
[12/10 02:11:34    694s] M1       N            H          1.778         0.243         0.431
[12/10 02:11:34    694s] M2       N            V          1.400         0.267         0.374
[12/10 02:11:34    694s] M3       Y            H          1.400         0.267         0.374
[12/10 02:11:34    694s] M4       Y            V          1.400         0.267         0.374
[12/10 02:11:34    694s] M5       N            H          1.400         0.267         0.374
[12/10 02:11:34    694s] M6       N            V          1.400         0.267         0.374
[12/10 02:11:34    694s] M7       N            H          1.400         0.267         0.374
[12/10 02:11:34    694s] M8       N            V          0.055         0.293         0.016
[12/10 02:11:34    694s] M9       N            H          0.055         0.308         0.017
[12/10 02:11:34    694s] --------------------------------------------------------------------
[12/10 02:11:34    694s] 
[12/10 02:11:34    694s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/10 02:11:34    694s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/10 02:11:34    694s] 
[12/10 02:11:34    694s] Layer information for route type default_route_type_nonleaf:
[12/10 02:11:34    694s] 
[12/10 02:11:34    694s] --------------------------------------------------------------------
[12/10 02:11:34    694s] Layer    Preferred    Route    Res.          Cap.          RC
[12/10 02:11:34    694s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/10 02:11:34    694s] --------------------------------------------------------------------
[12/10 02:11:34    694s] M1       N            H          1.778         0.160         0.284
[12/10 02:11:34    694s] M2       N            V          1.400         0.174         0.244
[12/10 02:11:34    694s] M3       Y            H          1.400         0.174         0.244
[12/10 02:11:34    694s] M4       Y            V          1.400         0.174         0.244
[12/10 02:11:34    694s] M5       N            H          1.400         0.174         0.244
[12/10 02:11:34    694s] M6       N            V          1.400         0.174         0.244
[12/10 02:11:34    694s] M7       N            H          1.400         0.174         0.244
[12/10 02:11:34    694s] M8       N            V          0.055         0.208         0.011
[12/10 02:11:34    694s] M9       N            H          0.055         0.194         0.011
[12/10 02:11:34    694s] --------------------------------------------------------------------
[12/10 02:11:34    694s] 
[12/10 02:11:34    694s] 
[12/10 02:11:34    694s] Via selection for estimated routes (rule default):
[12/10 02:11:34    694s] 
[12/10 02:11:34    694s] ------------------------------------------------------------
[12/10 02:11:34    694s] Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[12/10 02:11:34    694s] Range                (Ohm)    (fF)     (fs)     Only
[12/10 02:11:34    694s] ------------------------------------------------------------
[12/10 02:11:34    694s] M1-M2    VIA1_X      1.500    0.000    0.000    false
[12/10 02:11:34    694s] M2-M3    VIA2_X      1.500    0.000    0.000    false
[12/10 02:11:34    694s] M3-M4    VIA3_X      1.500    0.000    0.000    false
[12/10 02:11:34    694s] M4-M5    VIA4_X      1.500    0.000    0.000    false
[12/10 02:11:34    694s] M5-M6    VIA5_X      1.500    0.000    0.000    false
[12/10 02:11:34    694s] M6-M7    VIA6_X      1.500    0.000    0.000    false
[12/10 02:11:34    694s] M7-M8    VIA7_X      0.220    0.000    0.000    false
[12/10 02:11:34    694s] M8-M9    VIA8_X      0.220    0.000    0.000    false
[12/10 02:11:34    694s] ------------------------------------------------------------
[12/10 02:11:34    694s] 
[12/10 02:11:34    694s] Have 4 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/10 02:11:34    694s] No ideal or dont_touch nets found in the clock tree
[12/10 02:11:34    694s] No dont_touch hnets found in the clock tree
[12/10 02:11:34    694s] 
[12/10 02:11:34    694s] Total number of dont_touch hpins in the clock network: 2
[12/10 02:11:34    694s]   Large numbers of dont_touch hpins may damage runtime and QoR.
[12/10 02:11:34    694s]   Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
[12/10 02:11:34    694s] 
[12/10 02:11:34    694s] Summary of reasons for dont_touch hpins in the clock network:
[12/10 02:11:34    694s] 
[12/10 02:11:34    694s] -----------------------
[12/10 02:11:34    694s] Reason            Count
[12/10 02:11:34    694s] -----------------------
[12/10 02:11:34    694s] sdc_constraint      2
[12/10 02:11:34    694s] -----------------------
[12/10 02:11:34    694s] 
[12/10 02:11:34    694s] Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
[12/10 02:11:34    694s] 
[12/10 02:11:34    694s] Summary of dont_touch hpins in the clock network representing physical hierarchy:
[12/10 02:11:34    694s] 
[12/10 02:11:34    694s] ---------------------
[12/10 02:11:34    694s] Type            Count
[12/10 02:11:34    694s] ---------------------
[12/10 02:11:34    694s] ilm               0
[12/10 02:11:34    694s] partition         0
[12/10 02:11:34    694s] power_domain      0
[12/10 02:11:34    694s] fence             0
[12/10 02:11:34    694s] none              2
[12/10 02:11:34    694s] ---------------------
[12/10 02:11:34    694s] Total             2
[12/10 02:11:34    694s] ---------------------
[12/10 02:11:34    694s] 
[12/10 02:11:34    694s] Checking for illegal sizes of clock logic instances...
[12/10 02:11:34    694s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/10 02:11:34    694s] 
[12/10 02:11:34    694s] Filtering reasons for cell type: buffer
[12/10 02:11:34    694s] =======================================
[12/10 02:11:34    694s] 
[12/10 02:11:34    694s] -------------------------------------------------------------------
[12/10 02:11:34    694s] Clock trees    Power domain    Reason              Library cells
[12/10 02:11:34    694s] -------------------------------------------------------------------
[12/10 02:11:34    694s] all            auto-default    Library trimming    { BUFX16BA10TR }
[12/10 02:11:34    694s] -------------------------------------------------------------------
[12/10 02:11:34    694s] 
[12/10 02:11:34    694s] Filtering reasons for cell type: inverter
[12/10 02:11:34    694s] =========================================
[12/10 02:11:34    694s] 
[12/10 02:11:34    694s] -------------------------------------------------------------------------------------------------------------------------------------
[12/10 02:11:34    694s] Clock trees    Power domain    Reason                         Library cells
[12/10 02:11:34    694s] -------------------------------------------------------------------------------------------------------------------------------------
[12/10 02:11:34    694s] all            auto-default    Library trimming               { INVX0P5BA10TR INVX0P6BA10TR INVX0P7BA10TR INVX0P8BA10TR INVX1P2BA10TR
[12/10 02:11:34    694s]                                                                 INVX1P4BA10TR INVX1P7BA10TR INVX2P5BA10TR INVX3P5BA10TR }
[12/10 02:11:34    694s] all            auto-default    Unbalanced rise/fall delays    { INVX0P5MA10TR INVX0P6MA10TR INVX0P7MA10TR INVX0P8MA10TR INVX11MA10TR
[12/10 02:11:34    694s]                                                                 INVX13MA10TR INVX16MA10TR INVX1MA10TR INVX1P2MA10TR INVX1P4MA10TR
[12/10 02:11:34    694s]                                                                 INVX1P7MA10TR INVX2MA10TR INVX2P5MA10TR INVX3MA10TR INVX3P5MA10TR
[12/10 02:11:34    694s]                                                                 INVX4MA10TR INVX5MA10TR INVX6MA10TR INVX7P5MA10TR INVX9MA10TR }
[12/10 02:11:34    694s] -------------------------------------------------------------------------------------------------------------------------------------
[12/10 02:11:34    694s] 
[12/10 02:11:34    694s] 
[12/10 02:11:34    694s] Validating CTS configuration done. (took cpu=0:00:04.6 real=0:00:04.7)
[12/10 02:11:34    694s] CCOpt configuration status: all checks passed.
[12/10 02:11:34    694s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[12/10 02:11:34    694s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[12/10 02:11:34    694s]   No exclusion drivers are needed.
[12/10 02:11:34    694s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[12/10 02:11:34    694s] Antenna diode management...
[12/10 02:11:34    694s]   Found 0 antenna diodes in the clock trees.
[12/10 02:11:34    694s]   
[12/10 02:11:34    694s] Antenna diode management done.
[12/10 02:11:34    694s] Adding driver cells for primary IOs...
[12/10 02:11:34    694s]   
[12/10 02:11:34    694s]   ----------------------------------------------------------------------------------------------
[12/10 02:11:34    694s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[12/10 02:11:34    694s]   ----------------------------------------------------------------------------------------------
[12/10 02:11:34    694s]     (empty table)
[12/10 02:11:34    694s]   ----------------------------------------------------------------------------------------------
[12/10 02:11:34    694s]   
[12/10 02:11:34    694s]   
[12/10 02:11:34    694s] Adding driver cells for primary IOs done.
[12/10 02:11:34    694s] Adding driver cell for primary IO roots...
[12/10 02:11:34    694s] Adding driver cell for primary IO roots done.
[12/10 02:11:34    694s] Maximizing clock DAG abstraction...
[12/10 02:11:34    694s]   Removing clock DAG drivers
[12/10 02:11:34    694s] Maximizing clock DAG abstraction done.
[12/10 02:11:34    694s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:15.3 real=0:00:11.2)
[12/10 02:11:34    694s] Synthesizing clock trees...
[12/10 02:11:34    694s]   Preparing To Balance...
[12/10 02:11:34    694s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/10 02:11:34    694s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2918.9M, EPOCH TIME: 1670659894.414170
[12/10 02:11:34    694s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.030, MEM:2877.9M, EPOCH TIME: 1670659894.443943
[12/10 02:11:34    694s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/10 02:11:34    694s]   Leaving CCOpt scope - Initializing placement interface...
[12/10 02:11:34    694s] OPERPROF: Starting DPlace-Init at level 1, MEM:2868.3M, EPOCH TIME: 1670659894.446615
[12/10 02:11:34    694s] z: 2, totalTracks: 1
[12/10 02:11:34    694s] z: 4, totalTracks: 1
[12/10 02:11:34    694s] z: 6, totalTracks: 1
[12/10 02:11:34    694s] z: 8, totalTracks: 1
[12/10 02:11:34    694s] #spOpts: VtWidth mergeVia=F 
[12/10 02:11:34    694s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2868.3M, EPOCH TIME: 1670659894.588658
[12/10 02:11:34    694s] 
[12/10 02:11:34    694s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:11:34    694s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.096, REAL:0.097, MEM:2868.3M, EPOCH TIME: 1670659894.685696
[12/10 02:11:34    694s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2868.3MB).
[12/10 02:11:34    694s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.279, REAL:0.280, MEM:2868.3M, EPOCH TIME: 1670659894.726720
[12/10 02:11:34    694s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/10 02:11:34    694s] End AAE Lib Interpolated Model. (MEM=2868.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:11:34    694s]   Merging duplicate siblings in DAG...
[12/10 02:11:34    694s]     Clock DAG stats before merging:
[12/10 02:11:34    694s]       cell counts      : b=0, i=2, icg=0, nicg=1, l=4, total=7
[12/10 02:11:34    694s]       misc counts      : r=4, pp=2
[12/10 02:11:34    694s]       cell areas       : b=0.000um^2, i=2.400um^2, icg=0.000um^2, nicg=2.400um^2, l=9.200um^2, total=14.000um^2
[12/10 02:11:34    694s]       hp wire lengths  : top=0.000um, trunk=73.600um, leaf=856.200um, total=929.800um
[12/10 02:11:34    694s]     Clock DAG library cell distribution before merging {count}:
[12/10 02:11:34    694s]        Invs: INVX0P5MA10TR: 2 
[12/10 02:11:34    694s]       NICGs: AND2X0P5MA10TR: 1 
[12/10 02:11:34    694s]      Logics: BUFZX1MA10TR: 1 NAND2X0P5AA10TR: 1 NOR2X0P5MA10TR: 2 
[12/10 02:11:34    694s]     Clock DAG hash before merging: 5507434183050330157 12715455992966023720
[12/10 02:11:34    694s]     Resynthesising clock tree into netlist...
[12/10 02:11:34    694s]       Reset timing graph...
[12/10 02:11:34    695s] Ignoring AAE DB Resetting ...
[12/10 02:11:34    695s]       Reset timing graph done.
[12/10 02:11:34    695s]     Resynthesising clock tree into netlist done.
[12/10 02:11:34    695s]     
[12/10 02:11:34    695s]     Clock gate merging summary:
[12/10 02:11:34    695s]     
[12/10 02:11:34    695s]     ----------------------------------------------------------
[12/10 02:11:34    695s]     Description                          Number of occurrences
[12/10 02:11:34    695s]     ----------------------------------------------------------
[12/10 02:11:34    695s]     Total clock gates                              1
[12/10 02:11:34    695s]     Globally unique enables                        1
[12/10 02:11:34    695s]     Potentially mergeable clock gates              0
[12/10 02:11:34    695s]     Actually merged clock gates                    0
[12/10 02:11:34    695s]     ----------------------------------------------------------
[12/10 02:11:34    695s]     
[12/10 02:11:34    695s]     --------------------------------------------
[12/10 02:11:34    695s]     Cannot merge reason    Number of occurrences
[12/10 02:11:34    695s]     --------------------------------------------
[12/10 02:11:34    695s]     GloballyUnique                   1
[12/10 02:11:34    695s]     --------------------------------------------
[12/10 02:11:34    695s]     
[12/10 02:11:34    695s]     Clock logic merging summary:
[12/10 02:11:34    695s]     
[12/10 02:11:34    695s]     -----------------------------------------------------------
[12/10 02:11:34    695s]     Description                           Number of occurrences
[12/10 02:11:34    695s]     -----------------------------------------------------------
[12/10 02:11:34    695s]     Total clock logics                              4
[12/10 02:11:34    695s]     Globally unique logic expressions               4
[12/10 02:11:34    695s]     Potentially mergeable clock logics              0
[12/10 02:11:34    695s]     Actually merged clock logics                    0
[12/10 02:11:34    695s]     -----------------------------------------------------------
[12/10 02:11:34    695s]     
[12/10 02:11:34    695s]     --------------------------------------------
[12/10 02:11:34    695s]     Cannot merge reason    Number of occurrences
[12/10 02:11:34    695s]     --------------------------------------------
[12/10 02:11:34    695s]     GloballyUnique                   4
[12/10 02:11:34    695s]     --------------------------------------------
[12/10 02:11:34    695s]     
[12/10 02:11:34    695s]     Disconnecting clock tree from netlist...
[12/10 02:11:34    695s]     Disconnecting clock tree from netlist done.
[12/10 02:11:34    695s]   Merging duplicate siblings in DAG done.
[12/10 02:11:34    695s]   Accumulated time to calculate placeable region: 0.00583
[12/10 02:11:34    695s]   Preparing To Balance done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/10 02:11:34    695s]   CCOpt::Phase::Construction...
[12/10 02:11:34    695s]   Stage::Clustering...
[12/10 02:11:34    695s]   Clustering...
[12/10 02:11:34    695s]     Clock DAG hash before 'Clustering': 5889535558281281454 14987917810763982735
[12/10 02:11:34    695s]     Initialize for clustering...
[12/10 02:11:34    695s]     Clock DAG stats before clustering:
[12/10 02:11:34    695s]       cell counts      : b=0, i=2, icg=0, nicg=1, l=4, total=7
[12/10 02:11:34    695s]       misc counts      : r=4, pp=2
[12/10 02:11:34    695s]       cell areas       : b=0.000um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=82.800um^2
[12/10 02:11:34    695s]       hp wire lengths  : top=0.000um, trunk=73.600um, leaf=856.200um, total=929.800um
[12/10 02:11:34    695s]     Clock DAG library cell distribution before clustering {count}:
[12/10 02:11:34    695s]        Invs: INVX16BA10TR: 2 
[12/10 02:11:34    695s]       NICGs: AND2X11MA10TR: 1 
[12/10 02:11:34    695s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/10 02:11:35    695s]     Clock DAG hash before clustering: 5889535558281281454 14987917810763982735
[12/10 02:11:35    695s]     Computing optimal clock node locations...
[12/10 02:11:35    695s] End AAE Lib Interpolated Model. (MEM=2868.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:11:35    695s]       Optimal path computation stats:
[12/10 02:11:35    695s]         Successful          : 6
[12/10 02:11:35    695s]         Unsuccessful        : 0
[12/10 02:11:35    695s]         Immovable           : 4
[12/10 02:11:35    695s]         lockedParentLocation: 3
[12/10 02:11:35    695s]       Unsuccessful details:
[12/10 02:11:35    695s]       
[12/10 02:11:35    695s]     Computing optimal clock node locations done.
[12/10 02:11:35    695s]     Computing max distances from locked parents...
[12/10 02:11:35    695s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[12/10 02:11:35    695s]     Computing max distances from locked parents done.
[12/10 02:11:35    695s]     
[12/10 02:11:35    695s]     MT Status Report:
[12/10 02:11:35    695s]     
[12/10 02:11:35    695s]     -----------------------------------------------------------------------
[12/10 02:11:35    695s]     Node                                           Reason
[12/10 02:11:35    695s]     -----------------------------------------------------------------------
[12/10 02:11:35    695s]     U20250                                         IsNonIntegratedClockGate
[12/10 02:11:35    695s]     mmu_storage_controller_qspi_controller/U13     IsMultiInputNode
[12/10 02:11:35    695s]     mmu_storage_controller_qspi_controller/U156    IsMultiInputNode
[12/10 02:11:35    695s]     mmu_storage_controller_qspi_controller/U27     IsMultiInputNode
[12/10 02:11:35    695s]     -----------------------------------------------------------------------
[12/10 02:11:35    695s]     
[12/10 02:11:35    695s]     Found 2 MT nodes and marked 15 non-MT because of 4 problematic nodes.
[12/10 02:11:35    695s]     
[12/10 02:11:35    695s]     
[12/10 02:11:35    695s]     Initialize for clustering done. (took cpu=0:00:00.4 real=0:00:00.2)
[12/10 02:11:35    695s]     Bottom-up phase...
[12/10 02:11:35    695s]     Clustering bottom-up starting from leaves...
[12/10 02:11:35    696s]         Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/10 02:11:35    696s]         Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[12/10 02:11:35    696s]       Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<3>...
[12/10 02:11:35    696s]       Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<3> done.
[12/10 02:11:35    696s]       Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<2>...
[12/10 02:11:35    696s]       Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<2> done.
[12/10 02:11:35    696s]       Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<1>...
[12/10 02:11:35    696s]       Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<1> done.
[12/10 02:11:35    696s]       Clustering clock_tree my_clk...
[12/10 02:11:35    696s]         Accumulated time to calculate placeable region: 0.00585
[12/10 02:11:42    710s]       Clustering clock_tree my_clk done.
[12/10 02:11:42    710s]     Clustering bottom-up starting from leaves done.
[12/10 02:11:42    710s]     Rebuilding the clock tree after clustering...
[12/10 02:11:42    710s]     Rebuilding the clock tree after clustering done.
[12/10 02:11:42    710s]     Clock DAG stats after bottom-up phase:
[12/10 02:11:42    710s]       cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
[12/10 02:11:42    710s]       misc counts      : r=4, pp=2
[12/10 02:11:42    710s]       cell areas       : b=3677.200um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3760.000um^2
[12/10 02:11:42    710s]       hp wire lengths  : top=0.000um, trunk=8568.500um, leaf=27766.700um, total=36335.200um
[12/10 02:11:42    710s]     Clock DAG library cell distribution after bottom-up phase {count}:
[12/10 02:11:42    710s]        Bufs: BUFX16MA10TR: 57 FRICGX11BA10TR: 290 
[12/10 02:11:42    710s]        Invs: INVX16BA10TR: 2 
[12/10 02:11:42    710s]       NICGs: AND2X11MA10TR: 1 
[12/10 02:11:42    710s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/10 02:11:42    710s]     Clock DAG hash after bottom-up phase: 5023682907925923220 8409708329652172474
[12/10 02:11:42    710s]     Bottom-up phase done. (took cpu=0:00:14.7 real=0:00:07.5)
[12/10 02:11:42    710s]     Legalizing clock trees...
[12/10 02:11:42    710s]     Resynthesising clock tree into netlist...
[12/10 02:11:43    710s]       Reset timing graph...
[12/10 02:11:43    710s] Ignoring AAE DB Resetting ...
[12/10 02:11:43    710s]       Reset timing graph done.
[12/10 02:11:43    710s]     Resynthesising clock tree into netlist done.
[12/10 02:11:43    710s]     Commiting net attributes....
[12/10 02:11:43    710s]     Commiting net attributes. done.
[12/10 02:11:43    710s]     Leaving CCOpt scope - ClockRefiner...
[12/10 02:11:43    710s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3024.2M, EPOCH TIME: 1670659903.213033
[12/10 02:11:43    710s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.029, REAL:0.029, MEM:2863.2M, EPOCH TIME: 1670659903.242395
[12/10 02:11:43    710s]     Assigned high priority to 31055 instances.
[12/10 02:11:43    710s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[12/10 02:11:43    710s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[12/10 02:11:43    710s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2863.2M, EPOCH TIME: 1670659903.286414
[12/10 02:11:43    710s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2863.2M, EPOCH TIME: 1670659903.286526
[12/10 02:11:43    710s] z: 2, totalTracks: 1
[12/10 02:11:43    710s] z: 4, totalTracks: 1
[12/10 02:11:43    710s] z: 6, totalTracks: 1
[12/10 02:11:43    710s] z: 8, totalTracks: 1
[12/10 02:11:43    710s] #spOpts: VtWidth mergeVia=F 
[12/10 02:11:43    710s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2863.2M, EPOCH TIME: 1670659903.429569
[12/10 02:11:43    711s] 
[12/10 02:11:43    711s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:11:43    711s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.102, REAL:0.103, MEM:2863.2M, EPOCH TIME: 1670659903.532298
[12/10 02:11:43    711s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2863.2MB).
[12/10 02:11:43    711s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.286, REAL:0.287, MEM:2863.2M, EPOCH TIME: 1670659903.573621
[12/10 02:11:43    711s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.286, REAL:0.287, MEM:2863.2M, EPOCH TIME: 1670659903.573654
[12/10 02:11:43    711s] TDRefine: refinePlace mode is spiral
[12/10 02:11:43    711s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1561211.4
[12/10 02:11:43    711s] OPERPROF: Starting RefinePlace at level 1, MEM:2863.2M, EPOCH TIME: 1670659903.573740
[12/10 02:11:43    711s] *** Starting refinePlace (0:11:51 mem=2863.2M) ***
[12/10 02:11:43    711s] Total net bbox length = 2.672e+06 (1.413e+06 1.259e+06) (ext = 1.254e+03)
[12/10 02:11:43    711s] 
[12/10 02:11:43    711s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:11:43    711s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/10 02:11:43    711s] # spcSbClkGt: 8
[12/10 02:11:43    711s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/10 02:11:43    711s] Enhanced MH flow has been turned off for floorplan mode.
[12/10 02:11:43    711s] (I)      Default power domain name = toplevel_498
[12/10 02:11:43    711s] .Default power domain name = toplevel_498
[12/10 02:11:43    711s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:2863.2M, EPOCH TIME: 1670659903.873570
[12/10 02:11:43    711s] Starting refinePlace ...
[12/10 02:11:43    711s] Default power domain name = toplevel_498
[12/10 02:11:43    711s] .One DDP V2 for no tweak run.
[12/10 02:11:44    711s] Default power domain name = toplevel_498
[12/10 02:11:44    711s] .** Cut row section cpu time 0:00:00.0.
[12/10 02:11:44    711s]    Spread Effort: high, standalone mode, useDDP on.
[12/10 02:11:45    712s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.5, real=0:00:02.0, mem=2912.5MB) @(0:11:51 - 0:11:53).
[12/10 02:11:45    712s] Move report: preRPlace moves 11898 insts, mean move: 1.67 um, max move: 16.60 um 
[12/10 02:11:45    712s] 	Max move on inst (mmu_storage_controller_qspi_controller/U43): (551.40, 48.00) --> (562.00, 42.00)
[12/10 02:11:45    712s] 	Length: 3 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: INVX0P5MA10TR
[12/10 02:11:45    713s] wireLenOptFixPriorityInst 30700 inst fixed
[12/10 02:11:46    713s] 
[12/10 02:11:46    713s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/10 02:11:47    716s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/10 02:11:47    716s] [CPU] RefinePlace/Spiral (cpu=0:00:00.9, real=0:00:01.0)
[12/10 02:11:47    716s] [CPU] RefinePlace/Commit (cpu=0:00:02.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/10 02:11:47    716s] [CPU] RefinePlace/Legalization (cpu=0:00:03.8, real=0:00:02.0, mem=2912.5MB) @(0:11:53 - 0:11:57).
[12/10 02:11:47    716s] Move report: Detail placement moves 11898 insts, mean move: 1.67 um, max move: 16.60 um 
[12/10 02:11:47    716s] 	Max move on inst (mmu_storage_controller_qspi_controller/U43): (551.40, 48.00) --> (562.00, 42.00)
[12/10 02:11:47    716s] 	Runtime: CPU: 0:00:05.5 REAL: 0:00:04.0 MEM: 2912.5MB
[12/10 02:11:47    716s] Statistics of distance of Instance movement in refine placement:
[12/10 02:11:47    716s]   maximum (X+Y) =        16.60 um
[12/10 02:11:47    716s]   inst (mmu_storage_controller_qspi_controller/U43) with max move: (551.4, 48) -> (562, 42)
[12/10 02:11:47    716s]   mean    (X+Y) =         1.67 um
[12/10 02:11:47    716s] Summary Report:
[12/10 02:11:47    716s] Instances move: 11898 (out of 154183 movable)
[12/10 02:11:47    716s] Instances flipped: 0
[12/10 02:11:47    716s] Mean displacement: 1.67 um
[12/10 02:11:47    716s] Max displacement: 16.60 um (Instance: mmu_storage_controller_qspi_controller/U43) (551.4, 48) -> (562, 42)
[12/10 02:11:47    716s] 	Length: 3 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: INVX0P5MA10TR
[12/10 02:11:47    716s] Total instances moved : 11898
[12/10 02:11:47    716s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:5.552, REAL:3.742, MEM:2912.5M, EPOCH TIME: 1670659907.615282
[12/10 02:11:47    717s] Total net bbox length = 2.682e+06 (1.419e+06 1.263e+06) (ext = 1.254e+03)
[12/10 02:11:47    717s] Runtime: CPU: 0:00:05.8 REAL: 0:00:04.0 MEM: 2912.5MB
[12/10 02:11:47    717s] [CPU] RefinePlace/total (cpu=0:00:05.8, real=0:00:04.0, mem=2912.5MB) @(0:11:51 - 0:11:57).
[12/10 02:11:47    717s] *** Finished refinePlace (0:11:57 mem=2912.5M) ***
[12/10 02:11:47    717s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1561211.4
[12/10 02:11:47    717s] OPERPROF: Finished RefinePlace at level 1, CPU:5.949, REAL:4.141, MEM:2912.5M, EPOCH TIME: 1670659907.714445
[12/10 02:11:47    717s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2912.5M, EPOCH TIME: 1670659907.714484
[12/10 02:11:47    717s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.029, REAL:0.029, MEM:2865.5M, EPOCH TIME: 1670659907.743384
[12/10 02:11:47    717s]     ClockRefiner summary
[12/10 02:11:47    717s]     All clock instances: Moved 4228, flipped 1923 and cell swapped 0 (out of a total of 31058).
[12/10 02:11:47    717s]     The largest move was 8.6 um for vproc_top_genblk3_icache_way1/lines_reg_18__107_.
[12/10 02:11:47    717s]     Non-sink clock instances: Moved 48, flipped 0 and cell swapped 0 (out of a total of 357).
[12/10 02:11:47    717s]     The largest move was 8 um for mmu_storage_controller_qspi_controller/U22.
[12/10 02:11:47    717s]     Clock sinks: Moved 4180, flipped 1923 and cell swapped 0 (out of a total of 30701).
[12/10 02:11:47    717s]     The largest move was 8.6 um for vproc_top_genblk3_icache_way1/lines_reg_18__107_.
[12/10 02:11:47    717s]     Revert refine place priority changes on 0 instances.
[12/10 02:11:47    717s] OPERPROF: Starting DPlace-Init at level 1, MEM:2865.5M, EPOCH TIME: 1670659907.795348
[12/10 02:11:47    717s] z: 2, totalTracks: 1
[12/10 02:11:47    717s] z: 4, totalTracks: 1
[12/10 02:11:47    717s] z: 6, totalTracks: 1
[12/10 02:11:47    717s] z: 8, totalTracks: 1
[12/10 02:11:47    717s] #spOpts: VtWidth mergeVia=F 
[12/10 02:11:47    717s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2865.5M, EPOCH TIME: 1670659907.938823
[12/10 02:11:48    717s] 
[12/10 02:11:48    717s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:11:48    717s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.182, REAL:0.183, MEM:2865.5M, EPOCH TIME: 1670659908.121911
[12/10 02:11:48    717s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=2865.5MB).
[12/10 02:11:48    717s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.365, REAL:0.367, MEM:2865.5M, EPOCH TIME: 1670659908.162745
[12/10 02:11:48    717s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:06.8 real=0:00:05.0)
[12/10 02:11:48    717s]     Disconnecting clock tree from netlist...
[12/10 02:11:48    717s]     Disconnecting clock tree from netlist done.
[12/10 02:11:48    717s]     Leaving CCOpt scope - Cleaning up placement interface...
[12/10 02:11:48    717s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2865.5M, EPOCH TIME: 1670659908.227795
[12/10 02:11:48    717s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.025, REAL:0.026, MEM:2865.5M, EPOCH TIME: 1670659908.253978
[12/10 02:11:48    717s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/10 02:11:48    717s]     Leaving CCOpt scope - Initializing placement interface...
[12/10 02:11:48    717s] OPERPROF: Starting DPlace-Init at level 1, MEM:2865.5M, EPOCH TIME: 1670659908.256809
[12/10 02:11:48    717s] z: 2, totalTracks: 1
[12/10 02:11:48    717s] z: 4, totalTracks: 1
[12/10 02:11:48    717s] z: 6, totalTracks: 1
[12/10 02:11:48    717s] z: 8, totalTracks: 1
[12/10 02:11:48    717s] #spOpts: VtWidth mergeVia=F 
[12/10 02:11:48    717s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2865.5M, EPOCH TIME: 1670659908.402600
[12/10 02:11:48    717s] 
[12/10 02:11:48    717s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:11:48    717s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.181, MEM:2865.5M, EPOCH TIME: 1670659908.583960
[12/10 02:11:48    717s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2865.5MB).
[12/10 02:11:48    717s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.364, REAL:0.366, MEM:2865.5M, EPOCH TIME: 1670659908.622522
[12/10 02:11:48    717s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/10 02:11:48    717s]     Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/10 02:11:48    717s] End AAE Lib Interpolated Model. (MEM=2865.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:11:49    719s]     Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:01.0 real=0:00:00.3)
[12/10 02:11:49    719s]     
[12/10 02:11:49    719s]     Clock tree legalization - Histogram:
[12/10 02:11:49    719s]     ====================================
[12/10 02:11:49    719s]     
[12/10 02:11:49    719s]     --------------------------------
[12/10 02:11:49    719s]     Movement (um)    Number of cells
[12/10 02:11:49    719s]     --------------------------------
[12/10 02:11:49    719s]     [0.6,1.34)              6
[12/10 02:11:49    719s]     [1.34,2.08)             6
[12/10 02:11:49    719s]     [2.08,2.82)             1
[12/10 02:11:49    719s]     [2.82,3.56)             2
[12/10 02:11:49    719s]     [3.56,4.3)             34
[12/10 02:11:49    719s]     [4.3,5.04)              1
[12/10 02:11:49    719s]     [5.04,5.78)             0
[12/10 02:11:49    719s]     [5.78,6.52)             1
[12/10 02:11:49    719s]     [6.52,7.26)             0
[12/10 02:11:49    719s]     [7.26,8)                1
[12/10 02:11:49    719s]     --------------------------------
[12/10 02:11:49    719s]     
[12/10 02:11:49    719s]     
[12/10 02:11:49    719s]     Clock tree legalization - Top 10 Movements:
[12/10 02:11:49    719s]     ===========================================
[12/10 02:11:49    719s]     
[12/10 02:11:49    719s]     -------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/10 02:11:49    719s]     Movement (um)    Desired              Achieved             Node
[12/10 02:11:49    719s]                      location             location             
[12/10 02:11:49    719s]     -------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/10 02:11:49    719s]          8           (543.000,44.000)     (543.000,52.000)     U22 (a lib_cell INVX16BA10TR) at (543.000,52.000), in power domain auto-default
[12/10 02:11:49    719s]          6.4         (220.800,622.000)    (223.200,618.000)    CTS_ccl_a_buf_00201 (a lib_cell FRICGX11BA10TR) at (223.200,618.000), in power domain auto-default
[12/10 02:11:49    719s]          4.8         (555.400,46.000)     (556.200,42.000)     CTS_ccl_a_buf_00345 (a lib_cell BUFX16MA10TR) at (556.200,42.000), in power domain auto-default
[12/10 02:11:49    719s]          4           (518.200,62.000)     (518.200,58.000)     CTS_ccl_a_buf_00029 (a lib_cell FRICGX11BA10TR) at (518.200,58.000), in power domain auto-default
[12/10 02:11:49    719s]          4           (690.400,114.000)    (690.400,110.000)    CTS_ccl_a_buf_00314 (a lib_cell BUFX16MA10TR) at (690.400,110.000), in power domain auto-default
[12/10 02:11:49    719s]          4           (581.200,194.000)    (581.200,190.000)    CTS_ccl_a_buf_00313 (a lib_cell BUFX16MA10TR) at (581.200,190.000), in power domain auto-default
[12/10 02:11:49    719s]          4           (81.000,262.000)     (81.000,258.000)     CTS_ccl_a_buf_00334 (a lib_cell BUFX16MA10TR) at (81.000,258.000), in power domain auto-default
[12/10 02:11:49    719s]          4           (263.800,386.000)    (263.800,382.000)    CTS_ccl_a_buf_00333 (a lib_cell BUFX16MA10TR) at (263.800,382.000), in power domain auto-default
[12/10 02:11:49    719s]          4           (555.400,46.000)     (555.400,50.000)     CTS_ccl_a_buf_00344 (a lib_cell BUFX16MA10TR) at (555.400,50.000), in power domain auto-default
[12/10 02:11:49    719s]          4           (518.200,398.000)    (518.200,394.000)    CTS_ccl_buf_00338 (a lib_cell BUFX16MA10TR) at (518.200,394.000), in power domain auto-default
[12/10 02:11:49    719s]     -------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/10 02:11:49    719s]     
[12/10 02:11:49    719s]     Legalizing clock trees done. (took cpu=0:00:09.0 real=0:00:06.5)
[12/10 02:11:49    719s]     Clock DAG stats after 'Clustering':
[12/10 02:11:49    719s]       cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
[12/10 02:11:49    719s]       misc counts      : r=4, pp=2
[12/10 02:11:49    719s]       cell areas       : b=3677.200um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3760.000um^2
[12/10 02:11:49    719s]       cell capacitance : b=2.334pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.494pF
[12/10 02:11:49    719s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:11:49    719s]       wire capacitance : top=0.000pF, trunk=1.432pF, leaf=12.795pF, total=14.227pF
[12/10 02:11:49    719s]       wire lengths     : top=0.000um, trunk=12443.299um, leaf=112495.521um, total=124938.820um
[12/10 02:11:49    719s]       hp wire lengths  : top=0.000um, trunk=8603.500um, leaf=28127.100um, total=36730.600um
[12/10 02:11:49    719s]     Clock DAG net violations after 'Clustering':
[12/10 02:11:49    719s]       Remaining Transition : {count=4, worst=[0.011ns, 0.005ns, 0.003ns, 0.003ns]} avg=0.005ns sd=0.004ns sum=0.021ns
[12/10 02:11:49    719s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[12/10 02:11:49    719s]       Trunk : target=0.118ns count=41 avg=0.063ns sd=0.031ns min=0.000ns max=0.129ns {22 <= 0.071ns, 16 <= 0.094ns, 0 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns} {2 <= 0.124ns, 1 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/10 02:11:49    719s]       Leaf  : target=0.118ns count=320 avg=0.086ns sd=0.012ns min=0.017ns max=0.121ns {26 <= 0.071ns, 291 <= 0.094ns, 2 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns} {1 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/10 02:11:49    719s]     Clock DAG library cell distribution after 'Clustering' {count}:
[12/10 02:11:49    719s]        Bufs: BUFX16MA10TR: 57 FRICGX11BA10TR: 290 
[12/10 02:11:49    719s]        Invs: INVX16BA10TR: 2 
[12/10 02:11:49    719s]       NICGs: AND2X11MA10TR: 1 
[12/10 02:11:49    719s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/10 02:11:49    719s]     Clock DAG hash after 'Clustering': 18032940948647965273 11648358316157521291
[12/10 02:11:49    719s]     Clock DAG hash after 'Clustering': 18032940948647965273 11648358316157521291
[12/10 02:11:50    720s]     Primary reporting skew groups after 'Clustering':
[12/10 02:11:50    720s]       skew_group my_clk/mode: insertion delay [min=0.218, max=0.630, avg=0.577, sd=0.033], skew [0.412 vs 0.058*], 70.9% {0.563, 0.621} (wid=0.105 ws=0.065) (gid=0.533 gs=0.355)
[12/10 02:11:50    720s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_11_/CK
[12/10 02:11:50    720s]           max path sink: vproc_top_genblk4_vcache_way1/tags_reg_7__12_/CK
[12/10 02:11:50    720s]     Skew group summary after 'Clustering':
[12/10 02:11:50    720s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.199, max=0.237, avg=0.224, sd=0.019], skew [0.039 vs 0.058], 100% {0.199, 0.237} (wid=0.032 ws=0.000) (gid=0.205 gs=0.038)
[12/10 02:11:50    720s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.237, max=0.237, avg=0.237, sd=0.000], skew [0.000 vs 0.058], 100% {0.237, 0.237} (wid=0.032 ws=0.000) (gid=0.205 gs=0.000)
[12/10 02:11:50    720s]       skew_group my_clk/mode: insertion delay [min=0.218, max=0.630, avg=0.577, sd=0.033], skew [0.412 vs 0.058*], 70.9% {0.563, 0.621} (wid=0.105 ws=0.065) (gid=0.533 gs=0.355)
[12/10 02:11:50    720s]     Legalizer API calls during this step: 6454 succeeded with high effort: 6451 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 3
[12/10 02:11:50    720s]   Clustering done. (took cpu=0:00:25.5 real=0:00:15.6)
[12/10 02:11:50    720s]   
[12/10 02:11:50    720s]   Post-Clustering Statistics Report
[12/10 02:11:50    720s]   =================================
[12/10 02:11:50    720s]   
[12/10 02:11:50    720s]   Fanout Statistics:
[12/10 02:11:50    720s]   
[12/10 02:11:50    720s]   -------------------------------------------------------------------------------------------------------------
[12/10 02:11:50    720s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[12/10 02:11:50    720s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[12/10 02:11:50    720s]   -------------------------------------------------------------------------------------------------------------
[12/10 02:11:50    720s]   Trunk         44      8.227      1         19        7.021      {21 <= 4, 4 <= 8, 1 <= 12, 11 <= 16, 7 <= 20}
[12/10 02:11:50    720s]   Leaf         320     95.972      1        100       17.247      {10 <= 20, 1 <= 40, 309 <= 100}
[12/10 02:11:50    720s]   -------------------------------------------------------------------------------------------------------------
[12/10 02:11:50    720s]   
[12/10 02:11:50    720s]   Clustering Failure Statistics:
[12/10 02:11:50    720s]   
[12/10 02:11:50    720s]   ----------------------------------------------------------
[12/10 02:11:50    720s]   Net Type    Clusters    Clusters    Net Skew    Transition
[12/10 02:11:50    720s]               Tried       Failed      Failures    Failures
[12/10 02:11:50    720s]   ----------------------------------------------------------
[12/10 02:11:50    720s]   Trunk          15           2           2            1
[12/10 02:11:50    720s]   Leaf          489          84          63           84
[12/10 02:11:50    720s]   ----------------------------------------------------------
[12/10 02:11:50    720s]   
[12/10 02:11:50    720s]   Clustering Partition Statistics:
[12/10 02:11:50    720s]   
[12/10 02:11:50    720s]   ---------------------------------------------------------------------------------------
[12/10 02:11:50    720s]   Net Type    Case B      Case C      Partition    Mean        Min     Max      Std. Dev.
[12/10 02:11:50    720s]               Fraction    Fraction    Count        Size        Size    Size     Size
[12/10 02:11:50    720s]   ---------------------------------------------------------------------------------------
[12/10 02:11:50    720s]   Trunk        0.429       0.571          7           4.429     1         19       6.477
[12/10 02:11:50    720s]   Leaf         0.583       0.417         12        2584.500     3      28751    8258.088
[12/10 02:11:50    720s]   ---------------------------------------------------------------------------------------
[12/10 02:11:50    720s]   
[12/10 02:11:50    720s]   
[12/10 02:11:50    720s]   Looking for fanout violations...
[12/10 02:11:50    720s]   Looking for fanout violations done.
[12/10 02:11:50    720s]   CongRepair After Initial Clustering...
[12/10 02:11:50    720s]   Reset timing graph...
[12/10 02:11:50    720s] Ignoring AAE DB Resetting ...
[12/10 02:11:50    720s]   Reset timing graph done.
[12/10 02:11:50    720s]   Leaving CCOpt scope - Early Global Route...
[12/10 02:11:50    720s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3021.2M, EPOCH TIME: 1670659910.980279
[12/10 02:11:51    721s] All LLGs are deleted
[12/10 02:11:51    721s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3021.2M, EPOCH TIME: 1670659911.001239
[12/10 02:11:51    721s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.013, REAL:0.014, MEM:3021.2M, EPOCH TIME: 1670659911.014822
[12/10 02:11:51    721s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.042, REAL:0.042, MEM:2866.2M, EPOCH TIME: 1670659911.022457
[12/10 02:11:51    721s]   Clock implementation routing...
[12/10 02:11:51    721s] Net route status summary:
[12/10 02:11:51    721s]   Clock:       358 (unrouted=358, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/10 02:11:51    721s]   Non-clock: 158871 (unrouted=4026, trialRouted=154845, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4023, (crossesIlmBoundary AND tooFewTerms=0)])
[12/10 02:11:51    721s]     Routing using eGR only...
[12/10 02:11:51    721s]       Early Global Route - eGR only step...
[12/10 02:11:51    721s] (ccopt eGR): There are 358 nets for routing of which 358 have one or more fixed wires.
[12/10 02:11:52    722s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/10 02:11:52    722s] (ccopt eGR): Start to route 358 all nets
[12/10 02:11:52    722s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/10 02:11:52    722s] Started Early Global Route kernel ( Curr Mem: 2868.82 MB )
[12/10 02:11:52    722s] (I)      ==================== Layers =====================
[12/10 02:11:52    722s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:11:52    722s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/10 02:11:52    722s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:11:52    722s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/10 02:11:52    722s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/10 02:11:52    722s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/10 02:11:52    722s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/10 02:11:52    722s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/10 02:11:52    722s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/10 02:11:52    722s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/10 02:11:52    722s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/10 02:11:52    722s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/10 02:11:52    722s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/10 02:11:52    722s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/10 02:11:52    722s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/10 02:11:52    722s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/10 02:11:52    722s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/10 02:11:52    722s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/10 02:11:52    722s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/10 02:11:52    722s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/10 02:11:52    722s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:11:52    722s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/10 02:11:52    722s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/10 02:11:52    722s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/10 02:11:52    722s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/10 02:11:52    722s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/10 02:11:52    722s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:11:52    722s] (I)      Started Import and model ( Curr Mem: 2868.82 MB )
[12/10 02:11:52    722s] (I)      Default power domain name = toplevel_498
[12/10 02:11:52    722s] .== Non-default Options ==
[12/10 02:11:52    722s] (I)      Clean congestion better                            : true
[12/10 02:11:52    722s] (I)      Estimate vias on DPT layer                         : true
[12/10 02:11:52    722s] (I)      Clean congestion layer assignment rounds           : 3
[12/10 02:11:52    722s] (I)      Layer constraints as soft constraints              : true
[12/10 02:11:52    722s] (I)      Soft top layer                                     : true
[12/10 02:11:52    722s] (I)      Skip prospective layer relax nets                  : true
[12/10 02:11:52    722s] (I)      Better NDR handling                                : true
[12/10 02:11:52    722s] (I)      Improved NDR modeling in LA                        : true
[12/10 02:11:52    722s] (I)      Routing cost fix for NDR handling                  : true
[12/10 02:11:52    722s] (I)      Update initial WL after Phase 1a                   : true
[12/10 02:11:52    722s] (I)      Block tracks for preroutes                         : true
[12/10 02:11:52    722s] (I)      Assign IRoute by net group key                     : true
[12/10 02:11:52    722s] (I)      Block unroutable channels                          : true
[12/10 02:11:52    722s] (I)      Block unroutable channels 3D                       : true
[12/10 02:11:52    722s] (I)      Bound layer relaxed segment wl                     : true
[12/10 02:11:52    722s] (I)      Blocked pin reach length threshold                 : 2
[12/10 02:11:52    722s] (I)      Check blockage within NDR space in TA              : true
[12/10 02:11:52    722s] (I)      Skip must join for term with via pillar            : true
[12/10 02:11:52    722s] (I)      Model find APA for IO pin                          : true
[12/10 02:11:52    722s] (I)      On pin location for off pin term                   : true
[12/10 02:11:52    722s] (I)      Handle EOL spacing                                 : true
[12/10 02:11:52    722s] (I)      Merge PG vias by gap                               : true
[12/10 02:11:52    722s] (I)      Maximum routing layer                              : 6
[12/10 02:11:52    722s] (I)      Route selected nets only                           : true
[12/10 02:11:52    722s] (I)      Refine MST                                         : true
[12/10 02:11:52    722s] (I)      Honor PRL                                          : true
[12/10 02:11:52    722s] (I)      Strong congestion aware                            : true
[12/10 02:11:52    722s] (I)      Improved initial location for IRoutes              : true
[12/10 02:11:52    722s] (I)      Multi panel TA                                     : true
[12/10 02:11:52    722s] (I)      Penalize wire overlap                              : true
[12/10 02:11:52    722s] (I)      Expand small instance blockage                     : true
[12/10 02:11:52    722s] (I)      Reduce via in TA                                   : true
[12/10 02:11:52    722s] (I)      SS-aware routing                                   : true
[12/10 02:11:52    722s] (I)      Improve tree edge sharing                          : true
[12/10 02:11:52    722s] (I)      Improve 2D via estimation                          : true
[12/10 02:11:52    722s] (I)      Refine Steiner tree                                : true
[12/10 02:11:52    722s] (I)      Build spine tree                                   : true
[12/10 02:11:52    722s] (I)      Model pass through capacity                        : true
[12/10 02:11:52    722s] (I)      Extend blockages by a half GCell                   : true
[12/10 02:11:52    722s] (I)      Consider pin shapes                                : true
[12/10 02:11:52    722s] (I)      Consider pin shapes for all nodes                  : true
[12/10 02:11:52    722s] (I)      Consider NR APA                                    : true
[12/10 02:11:52    722s] (I)      Consider IO pin shape                              : true
[12/10 02:11:52    722s] (I)      Fix pin connection bug                             : true
[12/10 02:11:52    722s] (I)      Consider layer RC for local wires                  : true
[12/10 02:11:52    722s] (I)      LA-aware pin escape length                         : 2
[12/10 02:11:52    722s] (I)      Connect multiple ports                             : true
[12/10 02:11:52    722s] (I)      Split for must join                                : true
[12/10 02:11:52    722s] (I)      Number of threads                                  : 4
[12/10 02:11:52    722s] (I)      Routing effort level                               : 10000
[12/10 02:11:52    722s] (I)      Prefer layer length threshold                      : 8
[12/10 02:11:52    722s] (I)      Overflow penalty cost                              : 10
[12/10 02:11:52    722s] (I)      A-star cost                                        : 0.300000
[12/10 02:11:52    722s] (I)      Misalignment cost                                  : 10.000000
[12/10 02:11:52    722s] (I)      Threshold for short IRoute                         : 6
[12/10 02:11:52    722s] (I)      Via cost during post routing                       : 1.000000
[12/10 02:11:52    722s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/10 02:11:52    722s] (I)      Source-to-sink ratio                               : 0.300000
[12/10 02:11:52    722s] (I)      Scenic ratio bound                                 : 3.000000
[12/10 02:11:52    722s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/10 02:11:52    722s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/10 02:11:52    722s] (I)      PG-aware similar topology routing                  : true
[12/10 02:11:52    722s] (I)      Maze routing via cost fix                          : true
[12/10 02:11:52    722s] (I)      Apply PRL on PG terms                              : true
[12/10 02:11:52    722s] (I)      Apply PRL on obs objects                           : true
[12/10 02:11:52    722s] (I)      Handle range-type spacing rules                    : true
[12/10 02:11:52    722s] (I)      PG gap threshold multiplier                        : 10.000000
[12/10 02:11:52    722s] (I)      Parallel spacing query fix                         : true
[12/10 02:11:52    722s] (I)      Force source to root IR                            : true
[12/10 02:11:52    722s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/10 02:11:52    722s] (I)      Do not relax to DPT layer                          : true
[12/10 02:11:52    722s] (I)      No DPT in post routing                             : true
[12/10 02:11:52    722s] (I)      Modeling PG via merging fix                        : true
[12/10 02:11:52    722s] (I)      Shield aware TA                                    : true
[12/10 02:11:52    722s] (I)      Strong shield aware TA                             : true
[12/10 02:11:52    722s] (I)      Overflow calculation fix in LA                     : true
[12/10 02:11:52    722s] (I)      Post routing fix                                   : true
[12/10 02:11:52    722s] (I)      Strong post routing                                : true
[12/10 02:11:52    722s] (I)      Access via pillar from top                         : true
[12/10 02:11:52    722s] (I)      NDR via pillar fix                                 : true
[12/10 02:11:52    722s] (I)      Violation on path threshold                        : 1
[12/10 02:11:52    722s] (I)      Pass through capacity modeling                     : true
[12/10 02:11:52    722s] (I)      Select the non-relaxed segments in post routing stage : true
[12/10 02:11:52    722s] (I)      Select term pin box for io pin                     : true
[12/10 02:11:52    722s] (I)      Penalize NDR sharing                               : true
[12/10 02:11:52    722s] (I)      Enable special modeling                            : false
[12/10 02:11:52    722s] (I)      Keep fixed segments                                : true
[12/10 02:11:52    722s] (I)      Reorder net groups by key                          : true
[12/10 02:11:52    722s] (I)      Increase net scenic ratio                          : true
[12/10 02:11:52    722s] (I)      Method to set GCell size                           : row
[12/10 02:11:52    722s] (I)      Connect multiple ports and must join fix           : true
[12/10 02:11:52    722s] (I)      Avoid high resistance layers                       : true
[12/10 02:11:52    722s] (I)      Model find APA for IO pin fix                      : true
[12/10 02:11:52    722s] (I)      Avoid connecting non-metal layers                  : true
[12/10 02:11:52    722s] (I)      Use track pitch for NDR                            : true
[12/10 02:11:52    722s] (I)      Enable layer relax to lower layer                  : true
[12/10 02:11:52    722s] (I)      Enable layer relax to upper layer                  : true
[12/10 02:11:52    722s] (I)      Top layer relaxation fix                           : true
[12/10 02:11:52    722s] (I)      Counted 10337 PG shapes. We will not process PG shapes layer by layer.
[12/10 02:11:52    722s] (I)      Use row-based GCell size
[12/10 02:11:52    722s] (I)      Use row-based GCell align
[12/10 02:11:52    722s] (I)      layer 0 area = 168000
[12/10 02:11:52    722s] (I)      layer 1 area = 208000
[12/10 02:11:52    722s] (I)      layer 2 area = 208000
[12/10 02:11:52    722s] (I)      layer 3 area = 208000
[12/10 02:11:52    722s] (I)      layer 4 area = 208000
[12/10 02:11:52    722s] (I)      layer 5 area = 208000
[12/10 02:11:52    722s] (I)      GCell unit size   : 4000
[12/10 02:11:52    722s] (I)      GCell multiplier  : 1
[12/10 02:11:52    722s] (I)      GCell row height  : 4000
[12/10 02:11:52    722s] (I)      Actual row height : 4000
[12/10 02:11:52    722s] (I)      GCell align ref   : 0 0
[12/10 02:11:52    722s] [NR-eGR] Track table information for default rule: 
[12/10 02:11:52    722s] [NR-eGR] M1 has no routable track
[12/10 02:11:52    722s] [NR-eGR] M2 has single uniform track structure
[12/10 02:11:52    722s] [NR-eGR] M3 has single uniform track structure
[12/10 02:11:52    722s] [NR-eGR] M4 has single uniform track structure
[12/10 02:11:52    722s] [NR-eGR] M5 has single uniform track structure
[12/10 02:11:52    722s] [NR-eGR] M6 has single uniform track structure
[12/10 02:11:52    722s] (I)      =============== Default via ================
[12/10 02:11:52    722s] (I)      +---+------------------+-------------------+
[12/10 02:11:52    722s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/10 02:11:52    722s] (I)      +---+------------------+-------------------+
[12/10 02:11:52    722s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/10 02:11:52    722s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/10 02:11:52    722s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/10 02:11:52    722s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/10 02:11:52    722s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/10 02:11:52    722s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/10 02:11:52    722s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/10 02:11:52    722s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/10 02:11:52    722s] (I)      +---+------------------+-------------------+
[12/10 02:11:52    722s] [NR-eGR] Read 14904 PG shapes
[12/10 02:11:52    722s] [NR-eGR] Read 0 clock shapes
[12/10 02:11:52    722s] [NR-eGR] Read 0 other shapes
[12/10 02:11:52    722s] [NR-eGR] #Routing Blockages  : 0
[12/10 02:11:52    722s] [NR-eGR] #Instance Blockages : 0
[12/10 02:11:52    722s] [NR-eGR] #PG Blockages       : 14904
[12/10 02:11:52    722s] [NR-eGR] #Halo Blockages     : 0
[12/10 02:11:52    722s] [NR-eGR] #Boundary Blockages : 0
[12/10 02:11:52    722s] [NR-eGR] #Clock Blockages    : 0
[12/10 02:11:52    722s] [NR-eGR] #Other Blockages    : 0
[12/10 02:11:52    722s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/10 02:11:53    722s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/10 02:11:53    723s] [NR-eGR] Read 155206 nets ( ignored 154848 )
[12/10 02:11:53    723s] [NR-eGR] Connected 0 must-join pins/ports
[12/10 02:11:53    723s] (I)      early_global_route_priority property id does not exist.
[12/10 02:11:53    723s] (I)      Read Num Blocks=19890  Num Prerouted Wires=0  Num CS=0
[12/10 02:11:53    723s] (I)      Layer 1 (V) : #blockages 15 : #preroutes 0
[12/10 02:11:53    723s] (I)      Layer 2 (H) : #blockages 12378 : #preroutes 0
[12/10 02:11:53    723s] (I)      Layer 3 (V) : #blockages 15 : #preroutes 0
[12/10 02:11:53    723s] (I)      Layer 4 (H) : #blockages 7440 : #preroutes 0
[12/10 02:11:53    723s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/10 02:11:53    723s] (I)      Moved 2 terms for better access 
[12/10 02:11:53    723s] (I)      Number of ignored nets                =      0
[12/10 02:11:53    723s] (I)      Number of connected nets              =      0
[12/10 02:11:53    723s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/10 02:11:53    723s] (I)      Number of clock nets                  =    358.  Ignored: No
[12/10 02:11:53    723s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/10 02:11:53    723s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/10 02:11:53    723s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/10 02:11:53    723s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/10 02:11:53    723s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/10 02:11:53    723s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/10 02:11:53    723s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/10 02:11:53    723s] [NR-eGR] There are 358 clock nets ( 358 with NDR ).
[12/10 02:11:53    723s] (I)      Ndr track 0 does not exist
[12/10 02:11:53    723s] (I)      Ndr track 0 does not exist
[12/10 02:11:53    723s] (I)      ---------------------Grid Graph Info--------------------
[12/10 02:11:53    723s] (I)      Routing area        : (0, 0) - (1650000, 1650000)
[12/10 02:11:53    723s] (I)      Core area           : (0, 0) - (1650000, 1650000)
[12/10 02:11:53    723s] (I)      Site width          :   400  (dbu)
[12/10 02:11:53    723s] (I)      Row height          :  4000  (dbu)
[12/10 02:11:53    723s] (I)      GCell row height    :  4000  (dbu)
[12/10 02:11:53    723s] (I)      GCell width         :  4000  (dbu)
[12/10 02:11:53    723s] (I)      GCell height        :  4000  (dbu)
[12/10 02:11:53    723s] (I)      Grid                :   413   413     6
[12/10 02:11:53    723s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/10 02:11:53    723s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/10 02:11:53    723s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/10 02:11:53    723s] (I)      Default wire width  :   180   200   200   200   200   200
[12/10 02:11:53    723s] (I)      Default wire space  :   180   200   200   200   200   200
[12/10 02:11:53    723s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/10 02:11:53    723s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/10 02:11:53    723s] (I)      First track coord   :     0   200   200   200   200   200
[12/10 02:11:53    723s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/10 02:11:53    723s] (I)      Total num of tracks :     0  4125  4125  4125  4125  4125
[12/10 02:11:53    723s] (I)      Num of masks        :     1     1     1     1     1     1
[12/10 02:11:53    723s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/10 02:11:53    723s] (I)      --------------------------------------------------------
[12/10 02:11:53    723s] 
[12/10 02:11:53    723s] [NR-eGR] ============ Routing rule table ============
[12/10 02:11:53    723s] [NR-eGR] Rule id: 0  Nets: 358
[12/10 02:11:53    723s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/10 02:11:53    723s] (I)                    Layer    2    3    4    5    6 
[12/10 02:11:53    723s] (I)                    Pitch  800  800  800  800  800 
[12/10 02:11:53    723s] (I)             #Used tracks    2    2    2    2    2 
[12/10 02:11:53    723s] (I)       #Fully used tracks    1    1    1    1    1 
[12/10 02:11:53    723s] [NR-eGR] Rule id: 1  Nets: 0
[12/10 02:11:53    723s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/10 02:11:53    723s] (I)                    Layer    2    3    4    5    6 
[12/10 02:11:53    723s] (I)                    Pitch  400  400  400  400  400 
[12/10 02:11:53    723s] (I)             #Used tracks    1    1    1    1    1 
[12/10 02:11:53    723s] (I)       #Fully used tracks    1    1    1    1    1 
[12/10 02:11:53    723s] [NR-eGR] ========================================
[12/10 02:11:53    723s] [NR-eGR] 
[12/10 02:11:53    723s] (I)      =============== Blocked Tracks ===============
[12/10 02:11:53    723s] (I)      +-------+---------+----------+---------------+
[12/10 02:11:53    723s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/10 02:11:53    723s] (I)      +-------+---------+----------+---------------+
[12/10 02:11:53    723s] (I)      |     1 |       0 |        0 |         0.00% |
[12/10 02:11:53    723s] (I)      |     2 | 1703625 |    30938 |         1.82% |
[12/10 02:11:53    723s] (I)      |     3 | 1703625 |    15266 |         0.90% |
[12/10 02:11:53    723s] (I)      |     4 | 1703625 |    30938 |         1.82% |
[12/10 02:11:53    723s] (I)      |     5 | 1703625 |    70125 |         4.12% |
[12/10 02:11:53    723s] (I)      |     6 | 1703625 |        0 |         0.00% |
[12/10 02:11:53    723s] (I)      +-------+---------+----------+---------------+
[12/10 02:11:53    723s] (I)      Finished Import and model ( CPU: 1.14 sec, Real: 1.13 sec, Curr Mem: 3000.57 MB )
[12/10 02:11:53    723s] (I)      Reset routing kernel
[12/10 02:11:53    723s] (I)      Started Global Routing ( Curr Mem: 3000.57 MB )
[12/10 02:11:53    723s] (I)      totalPins=31423  totalGlobalPin=31419 (99.99%)
[12/10 02:11:53    723s] (I)      total 2D Cap : 3364419 = (1691665 H, 1672754 V)
[12/10 02:11:53    723s] [NR-eGR] Layer group 1: route 358 net(s) in layer range [3, 4]
[12/10 02:11:53    723s] (I)      
[12/10 02:11:53    723s] (I)      ============  Phase 1a Route ============
[12/10 02:11:53    723s] (I)      Usage: 59087 = (27155 H, 31932 V) = (1.61% H, 1.91% V) = (5.431e+04um H, 6.386e+04um V)
[12/10 02:11:53    723s] (I)      
[12/10 02:11:53    723s] (I)      ============  Phase 1b Route ============
[12/10 02:11:53    723s] (I)      Usage: 59087 = (27155 H, 31932 V) = (1.61% H, 1.91% V) = (5.431e+04um H, 6.386e+04um V)
[12/10 02:11:53    723s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.181740e+05um
[12/10 02:11:53    723s] (I)      
[12/10 02:11:53    723s] (I)      ============  Phase 1c Route ============
[12/10 02:11:53    723s] (I)      Usage: 59087 = (27155 H, 31932 V) = (1.61% H, 1.91% V) = (5.431e+04um H, 6.386e+04um V)
[12/10 02:11:53    723s] (I)      
[12/10 02:11:53    723s] (I)      ============  Phase 1d Route ============
[12/10 02:11:53    723s] (I)      Usage: 59087 = (27155 H, 31932 V) = (1.61% H, 1.91% V) = (5.431e+04um H, 6.386e+04um V)
[12/10 02:11:53    723s] (I)      
[12/10 02:11:53    723s] (I)      ============  Phase 1e Route ============
[12/10 02:11:53    723s] (I)      Usage: 59087 = (27155 H, 31932 V) = (1.61% H, 1.91% V) = (5.431e+04um H, 6.386e+04um V)
[12/10 02:11:53    723s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.181740e+05um
[12/10 02:11:53    723s] (I)      
[12/10 02:11:53    723s] (I)      ============  Phase 1f Route ============
[12/10 02:11:53    723s] (I)      Usage: 59087 = (27155 H, 31932 V) = (1.61% H, 1.91% V) = (5.431e+04um H, 6.386e+04um V)
[12/10 02:11:53    723s] (I)      
[12/10 02:11:53    723s] (I)      ============  Phase 1g Route ============
[12/10 02:11:53    723s] (I)      Usage: 58637 = (26599 H, 32038 V) = (1.57% H, 1.92% V) = (5.320e+04um H, 6.408e+04um V)
[12/10 02:11:53    723s] (I)      #Nets         : 358
[12/10 02:11:53    723s] (I)      #Relaxed nets : 63
[12/10 02:11:53    723s] (I)      Wire length   : 48290
[12/10 02:11:53    723s] [NR-eGR] Create a new net group with 63 nets and layer range [3, 6]
[12/10 02:11:53    723s] (I)      
[12/10 02:11:53    723s] (I)      ============  Phase 1h Route ============
[12/10 02:11:53    723s] (I)      Usage: 58134 = (26814 H, 31320 V) = (1.59% H, 1.87% V) = (5.363e+04um H, 6.264e+04um V)
[12/10 02:11:53    723s] (I)      total 2D Cap : 6734541 = (3358162 H, 3376379 V)
[12/10 02:11:53    723s] [NR-eGR] Layer group 2: route 63 net(s) in layer range [3, 6]
[12/10 02:11:53    723s] (I)      
[12/10 02:11:53    723s] (I)      ============  Phase 1a Route ============
[12/10 02:11:53    723s] (I)      Usage: 68880 = (31658 H, 37222 V) = (0.94% H, 1.10% V) = (6.332e+04um H, 7.444e+04um V)
[12/10 02:11:53    723s] (I)      
[12/10 02:11:53    723s] (I)      ============  Phase 1b Route ============
[12/10 02:11:53    723s] (I)      Usage: 68880 = (31658 H, 37222 V) = (0.94% H, 1.10% V) = (6.332e+04um H, 7.444e+04um V)
[12/10 02:11:53    723s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.377600e+05um
[12/10 02:11:53    723s] (I)      
[12/10 02:11:53    723s] (I)      ============  Phase 1c Route ============
[12/10 02:11:53    723s] (I)      Usage: 68880 = (31658 H, 37222 V) = (0.94% H, 1.10% V) = (6.332e+04um H, 7.444e+04um V)
[12/10 02:11:53    723s] (I)      
[12/10 02:11:53    723s] (I)      ============  Phase 1d Route ============
[12/10 02:11:53    723s] (I)      Usage: 68880 = (31658 H, 37222 V) = (0.94% H, 1.10% V) = (6.332e+04um H, 7.444e+04um V)
[12/10 02:11:53    723s] (I)      
[12/10 02:11:53    723s] (I)      ============  Phase 1e Route ============
[12/10 02:11:53    723s] (I)      Usage: 68880 = (31658 H, 37222 V) = (0.94% H, 1.10% V) = (6.332e+04um H, 7.444e+04um V)
[12/10 02:11:53    723s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.377600e+05um
[12/10 02:11:53    723s] (I)      
[12/10 02:11:53    723s] (I)      ============  Phase 1f Route ============
[12/10 02:11:53    723s] (I)      Usage: 68880 = (31658 H, 37222 V) = (0.94% H, 1.10% V) = (6.332e+04um H, 7.444e+04um V)
[12/10 02:11:53    723s] (I)      
[12/10 02:11:53    723s] (I)      ============  Phase 1g Route ============
[12/10 02:11:53    723s] (I)      Usage: 68668 = (31595 H, 37073 V) = (0.94% H, 1.10% V) = (6.319e+04um H, 7.415e+04um V)
[12/10 02:11:53    723s] (I)      #Nets         : 63
[12/10 02:11:53    723s] (I)      #Relaxed nets : 43
[12/10 02:11:53    723s] (I)      Wire length   : 3481
[12/10 02:11:53    723s] [NR-eGR] Create a new net group with 43 nets and layer range [2, 6]
[12/10 02:11:53    723s] (I)      
[12/10 02:11:53    723s] (I)      ============  Phase 1h Route ============
[12/10 02:11:53    723s] (I)      Usage: 68665 = (31595 H, 37070 V) = (0.94% H, 1.10% V) = (6.319e+04um H, 7.414e+04um V)
[12/10 02:11:53    723s] (I)      total 2D Cap : 8407308 = (3358162 H, 5049146 V)
[12/10 02:11:53    723s] [NR-eGR] Layer group 3: route 43 net(s) in layer range [2, 6]
[12/10 02:11:53    723s] (I)      
[12/10 02:11:53    723s] (I)      ============  Phase 1a Route ============
[12/10 02:11:53    723s] (I)      Usage: 82998 = (38123 H, 44875 V) = (1.14% H, 0.89% V) = (7.625e+04um H, 8.975e+04um V)
[12/10 02:11:53    723s] (I)      
[12/10 02:11:53    723s] (I)      ============  Phase 1b Route ============
[12/10 02:11:53    723s] (I)      Usage: 82998 = (38123 H, 44875 V) = (1.14% H, 0.89% V) = (7.625e+04um H, 8.975e+04um V)
[12/10 02:11:53    723s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.659960e+05um
[12/10 02:11:53    723s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/10 02:11:53    723s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/10 02:11:53    723s] (I)      
[12/10 02:11:53    723s] (I)      ============  Phase 1c Route ============
[12/10 02:11:53    723s] (I)      Usage: 82998 = (38123 H, 44875 V) = (1.14% H, 0.89% V) = (7.625e+04um H, 8.975e+04um V)
[12/10 02:11:53    723s] (I)      
[12/10 02:11:53    723s] (I)      ============  Phase 1d Route ============
[12/10 02:11:53    723s] (I)      Usage: 82998 = (38123 H, 44875 V) = (1.14% H, 0.89% V) = (7.625e+04um H, 8.975e+04um V)
[12/10 02:11:53    723s] (I)      
[12/10 02:11:53    723s] (I)      ============  Phase 1e Route ============
[12/10 02:11:53    723s] (I)      Usage: 82998 = (38123 H, 44875 V) = (1.14% H, 0.89% V) = (7.625e+04um H, 8.975e+04um V)
[12/10 02:11:53    723s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.659960e+05um
[12/10 02:11:53    723s] (I)      
[12/10 02:11:53    723s] (I)      ============  Phase 1f Route ============
[12/10 02:11:53    723s] (I)      Usage: 82998 = (38123 H, 44875 V) = (1.14% H, 0.89% V) = (7.625e+04um H, 8.975e+04um V)
[12/10 02:11:53    723s] (I)      
[12/10 02:11:53    723s] (I)      ============  Phase 1g Route ============
[12/10 02:11:53    723s] (I)      Usage: 82986 = (38121 H, 44865 V) = (1.14% H, 0.89% V) = (7.624e+04um H, 8.973e+04um V)
[12/10 02:11:53    723s] (I)      
[12/10 02:11:53    723s] (I)      ============  Phase 1h Route ============
[12/10 02:11:53    723s] (I)      Usage: 82993 = (38119 H, 44874 V) = (1.14% H, 0.89% V) = (7.624e+04um H, 8.975e+04um V)
[12/10 02:11:53    724s] (I)      
[12/10 02:11:53    724s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/10 02:11:53    724s] [NR-eGR]                        OverCon            
[12/10 02:11:53    724s] [NR-eGR]                         #Gcell     %Gcell
[12/10 02:11:53    724s] [NR-eGR]        Layer             (1-0)    OverCon
[12/10 02:11:53    724s] [NR-eGR] ----------------------------------------------
[12/10 02:11:53    724s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/10 02:11:53    724s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/10 02:11:53    724s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/10 02:11:53    724s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/10 02:11:53    724s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/10 02:11:53    724s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/10 02:11:53    724s] [NR-eGR] ----------------------------------------------
[12/10 02:11:53    724s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/10 02:11:53    724s] [NR-eGR] 
[12/10 02:11:53    724s] (I)      Finished Global Routing ( CPU: 0.85 sec, Real: 0.59 sec, Curr Mem: 3000.57 MB )
[12/10 02:11:53    724s] (I)      total 2D Cap : 8412266 = (3363114 H, 5049152 V)
[12/10 02:11:53    724s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/10 02:11:53    724s] (I)      ============= Track Assignment ============
[12/10 02:11:53    724s] (I)      Started Track Assignment (4T) ( Curr Mem: 3000.57 MB )
[12/10 02:11:53    724s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/10 02:11:53    724s] (I)      Run Multi-thread track assignment
[12/10 02:11:53    724s] (I)      Finished Track Assignment (4T) ( CPU: 0.38 sec, Real: 0.11 sec, Curr Mem: 3000.57 MB )
[12/10 02:11:53    724s] (I)      Started Export ( Curr Mem: 3000.57 MB )
[12/10 02:11:54    724s] [NR-eGR]             Length (um)     Vias 
[12/10 02:11:54    724s] [NR-eGR] ---------------------------------
[12/10 02:11:54    724s] [NR-eGR]  M1  (1H)             0   580763 
[12/10 02:11:54    724s] [NR-eGR]  M2  (2V)       1017730   842851 
[12/10 02:11:54    724s] [NR-eGR]  M3  (3H)       1367672   104222 
[12/10 02:11:54    724s] [NR-eGR]  M4  (4V)        642216    31693 
[12/10 02:11:54    724s] [NR-eGR]  M5  (5H)        418308     2532 
[12/10 02:11:54    724s] [NR-eGR]  M6  (6V)         50408        0 
[12/10 02:11:54    724s] [NR-eGR]  M7  (7H)             0        0 
[12/10 02:11:54    724s] [NR-eGR]  M8  (8V)             0        0 
[12/10 02:11:54    724s] [NR-eGR]  M9  (9H)             0        0 
[12/10 02:11:54    724s] [NR-eGR] ---------------------------------
[12/10 02:11:54    724s] [NR-eGR]      Total      3496334  1562061 
[12/10 02:11:54    724s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:11:54    724s] [NR-eGR] Total half perimeter of net bounding box: 2682390um
[12/10 02:11:54    724s] [NR-eGR] Total length: 3496334um, number of vias: 1562061
[12/10 02:11:54    724s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:11:54    724s] [NR-eGR] Total eGR-routed clock nets wire length: 124796um, number of vias: 79273
[12/10 02:11:54    724s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:11:54    724s] [NR-eGR] Report for selected net(s) only.
[12/10 02:11:54    724s] [NR-eGR]             Length (um)   Vias 
[12/10 02:11:54    724s] [NR-eGR] -------------------------------
[12/10 02:11:54    724s] [NR-eGR]  M1  (1H)             0  31421 
[12/10 02:11:54    724s] [NR-eGR]  M2  (2V)         33097  34762 
[12/10 02:11:54    724s] [NR-eGR]  M3  (3H)         59324  13050 
[12/10 02:11:54    724s] [NR-eGR]  M4  (4V)         32071     40 
[12/10 02:11:54    724s] [NR-eGR]  M5  (5H)           304      0 
[12/10 02:11:54    724s] [NR-eGR]  M6  (6V)             0      0 
[12/10 02:11:54    724s] [NR-eGR]  M7  (7H)             0      0 
[12/10 02:11:54    724s] [NR-eGR]  M8  (8V)             0      0 
[12/10 02:11:54    724s] [NR-eGR]  M9  (9H)             0      0 
[12/10 02:11:54    724s] [NR-eGR] -------------------------------
[12/10 02:11:54    724s] [NR-eGR]      Total       124796  79273 
[12/10 02:11:54    724s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:11:54    724s] [NR-eGR] Total half perimeter of net bounding box: 36869um
[12/10 02:11:54    724s] [NR-eGR] Total length: 124796um, number of vias: 79273
[12/10 02:11:54    724s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:11:54    724s] [NR-eGR] Total routed clock nets wire length: 124796um, number of vias: 79273
[12/10 02:11:54    724s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:11:54    725s] (I)      Finished Export ( CPU: 0.67 sec, Real: 0.42 sec, Curr Mem: 3000.57 MB )
[12/10 02:11:54    725s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.08 sec, Real: 2.30 sec, Curr Mem: 3000.57 MB )
[12/10 02:11:54    725s] (I)      ====================================== Runtime Summary ======================================
[12/10 02:11:54    725s] (I)       Step                                          %       Start      Finish      Real       CPU 
[12/10 02:11:54    725s] (I)      ---------------------------------------------------------------------------------------------
[12/10 02:11:54    725s] (I)       Early Global Route kernel               100.00%  167.21 sec  169.51 sec  2.30 sec  3.08 sec 
[12/10 02:11:54    725s] (I)       +-Import and model                       49.23%  167.21 sec  168.34 sec  1.13 sec  1.14 sec 
[12/10 02:11:54    725s] (I)       | +-Create place DB                      35.88%  167.21 sec  168.03 sec  0.83 sec  0.82 sec 
[12/10 02:11:54    725s] (I)       | | +-Import place data                  35.87%  167.21 sec  168.03 sec  0.83 sec  0.82 sec 
[12/10 02:11:54    725s] (I)       | | | +-Read instances and placement     10.93%  167.21 sec  167.46 sec  0.25 sec  0.25 sec 
[12/10 02:11:54    725s] (I)       | | | +-Read nets                        24.93%  167.46 sec  168.03 sec  0.57 sec  0.57 sec 
[12/10 02:11:54    725s] (I)       | +-Create route DB                      11.61%  168.03 sec  168.30 sec  0.27 sec  0.27 sec 
[12/10 02:11:54    725s] (I)       | | +-Import route data (4T)             11.57%  168.04 sec  168.30 sec  0.27 sec  0.27 sec 
[12/10 02:11:54    725s] (I)       | | | +-Read blockages ( Layer 2-6 )      1.74%  168.04 sec  168.08 sec  0.04 sec  0.04 sec 
[12/10 02:11:54    725s] (I)       | | | | +-Read routing blockages          0.00%  168.04 sec  168.04 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | | | | +-Read instance blockages         1.52%  168.04 sec  168.08 sec  0.03 sec  0.03 sec 
[12/10 02:11:54    725s] (I)       | | | | +-Read PG blockages               0.20%  168.08 sec  168.08 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | | | | +-Read clock blockages            0.00%  168.08 sec  168.08 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | | | | +-Read other blockages            0.00%  168.08 sec  168.08 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | | | | +-Read boundary cut boxes         0.00%  168.08 sec  168.08 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | | | +-Read blackboxes                   0.00%  168.08 sec  168.08 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | | | +-Read prerouted                    2.29%  168.08 sec  168.14 sec  0.05 sec  0.05 sec 
[12/10 02:11:54    725s] (I)       | | | +-Read unlegalized nets             1.80%  168.14 sec  168.18 sec  0.04 sec  0.04 sec 
[12/10 02:11:54    725s] (I)       | | | +-Read nets                         0.23%  168.18 sec  168.18 sec  0.01 sec  0.01 sec 
[12/10 02:11:54    725s] (I)       | | | +-Set up via pillars                0.00%  168.19 sec  168.19 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | | | +-Initialize 3D grid graph          0.28%  168.19 sec  168.20 sec  0.01 sec  0.01 sec 
[12/10 02:11:54    725s] (I)       | | | +-Model blockage capacity           4.21%  168.20 sec  168.29 sec  0.10 sec  0.10 sec 
[12/10 02:11:54    725s] (I)       | | | | +-Initialize 3D capacity          4.04%  168.20 sec  168.29 sec  0.09 sec  0.09 sec 
[12/10 02:11:54    725s] (I)       | | | +-Move terms for access (4T)        0.28%  168.30 sec  168.30 sec  0.01 sec  0.02 sec 
[12/10 02:11:54    725s] (I)       | +-Read aux data                         0.00%  168.30 sec  168.30 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | +-Others data preparation               0.04%  168.30 sec  168.30 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | +-Create route kernel                   0.20%  168.30 sec  168.31 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       +-Global Routing                         25.84%  168.34 sec  168.94 sec  0.59 sec  0.85 sec 
[12/10 02:11:54    725s] (I)       | +-Initialization                        0.13%  168.34 sec  168.35 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | +-Net group 1                          18.72%  168.35 sec  168.78 sec  0.43 sec  0.64 sec 
[12/10 02:11:54    725s] (I)       | | +-Generate topology (4T)              3.06%  168.35 sec  168.42 sec  0.07 sec  0.24 sec 
[12/10 02:11:54    725s] (I)       | | +-Phase 1a                            1.42%  168.44 sec  168.48 sec  0.03 sec  0.03 sec 
[12/10 02:11:54    725s] (I)       | | | +-Pattern routing (4T)              0.60%  168.46 sec  168.48 sec  0.01 sec  0.02 sec 
[12/10 02:11:54    725s] (I)       | | +-Phase 1b                            0.73%  168.48 sec  168.49 sec  0.02 sec  0.02 sec 
[12/10 02:11:54    725s] (I)       | | +-Phase 1c                            0.00%  168.49 sec  168.49 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | | +-Phase 1d                            0.00%  168.49 sec  168.49 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | | +-Phase 1e                            0.35%  168.49 sec  168.50 sec  0.01 sec  0.01 sec 
[12/10 02:11:54    725s] (I)       | | | +-Route legalization                0.28%  168.49 sec  168.50 sec  0.01 sec  0.01 sec 
[12/10 02:11:54    725s] (I)       | | | | +-Legalize Blockage Violations    0.27%  168.49 sec  168.50 sec  0.01 sec  0.01 sec 
[12/10 02:11:54    725s] (I)       | | +-Phase 1f                            0.00%  168.50 sec  168.50 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | | +-Phase 1g                            7.39%  168.50 sec  168.67 sec  0.17 sec  0.17 sec 
[12/10 02:11:54    725s] (I)       | | | +-Post Routing                      7.38%  168.50 sec  168.67 sec  0.17 sec  0.17 sec 
[12/10 02:11:54    725s] (I)       | | +-Phase 1h                            2.36%  168.69 sec  168.74 sec  0.05 sec  0.05 sec 
[12/10 02:11:54    725s] (I)       | | | +-Post Routing                      2.34%  168.69 sec  168.74 sec  0.05 sec  0.05 sec 
[12/10 02:11:54    725s] (I)       | | +-Layer assignment (4T)               1.49%  168.74 sec  168.77 sec  0.03 sec  0.07 sec 
[12/10 02:11:54    725s] (I)       | +-Net group 2                           3.57%  168.78 sec  168.86 sec  0.08 sec  0.12 sec 
[12/10 02:11:54    725s] (I)       | | +-Generate topology (4T)              0.79%  168.78 sec  168.80 sec  0.02 sec  0.05 sec 
[12/10 02:11:54    725s] (I)       | | +-Phase 1a                            0.23%  168.82 sec  168.82 sec  0.01 sec  0.01 sec 
[12/10 02:11:54    725s] (I)       | | | +-Pattern routing (4T)              0.14%  168.82 sec  168.82 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | | +-Phase 1b                            0.13%  168.82 sec  168.82 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | | +-Phase 1c                            0.00%  168.82 sec  168.82 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | | +-Phase 1d                            0.00%  168.82 sec  168.82 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | | +-Phase 1e                            0.04%  168.82 sec  168.82 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | | | +-Route legalization                0.00%  168.82 sec  168.82 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | | +-Phase 1f                            0.00%  168.82 sec  168.82 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | | +-Phase 1g                            0.51%  168.82 sec  168.84 sec  0.01 sec  0.01 sec 
[12/10 02:11:54    725s] (I)       | | | +-Post Routing                      0.50%  168.82 sec  168.84 sec  0.01 sec  0.01 sec 
[12/10 02:11:54    725s] (I)       | | +-Phase 1h                            0.24%  168.84 sec  168.84 sec  0.01 sec  0.01 sec 
[12/10 02:11:54    725s] (I)       | | | +-Post Routing                      0.23%  168.84 sec  168.84 sec  0.01 sec  0.01 sec 
[12/10 02:11:54    725s] (I)       | | +-Layer assignment (4T)               0.68%  168.84 sec  168.86 sec  0.02 sec  0.02 sec 
[12/10 02:11:54    725s] (I)       | +-Net group 3                           2.78%  168.86 sec  168.92 sec  0.06 sec  0.07 sec 
[12/10 02:11:54    725s] (I)       | | +-Generate topology (4T)              0.03%  168.86 sec  168.86 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | | +-Phase 1a                            0.22%  168.88 sec  168.89 sec  0.01 sec  0.01 sec 
[12/10 02:11:54    725s] (I)       | | | +-Pattern routing (4T)              0.10%  168.88 sec  168.88 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | | | +-Add via demand to 2D              0.09%  168.88 sec  168.89 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | | +-Phase 1b                            0.11%  168.89 sec  168.89 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | | +-Phase 1c                            0.00%  168.89 sec  168.89 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | | +-Phase 1d                            0.00%  168.89 sec  168.89 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | | +-Phase 1e                            0.04%  168.89 sec  168.89 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | | | +-Route legalization                0.00%  168.89 sec  168.89 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | | +-Phase 1f                            0.00%  168.89 sec  168.89 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | | +-Phase 1g                            0.05%  168.89 sec  168.89 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | | | +-Post Routing                      0.05%  168.89 sec  168.89 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | | +-Phase 1h                            0.05%  168.89 sec  168.89 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | | | +-Post Routing                      0.04%  168.89 sec  168.89 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | | +-Layer assignment (4T)               0.69%  168.91 sec  168.92 sec  0.02 sec  0.02 sec 
[12/10 02:11:54    725s] (I)       +-Export 3D cong map                      1.78%  168.94 sec  168.98 sec  0.04 sec  0.04 sec 
[12/10 02:11:54    725s] (I)       | +-Export 2D cong map                    0.29%  168.97 sec  168.98 sec  0.01 sec  0.01 sec 
[12/10 02:11:54    725s] (I)       +-Extract Global 3D Wires                 0.06%  168.98 sec  168.98 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       +-Track Assignment (4T)                   4.58%  168.98 sec  169.09 sec  0.11 sec  0.38 sec 
[12/10 02:11:54    725s] (I)       | +-Initialization                        0.00%  168.98 sec  168.98 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       | +-Track Assignment Kernel               4.57%  168.98 sec  169.09 sec  0.11 sec  0.38 sec 
[12/10 02:11:54    725s] (I)       | +-Free Memory                           0.00%  169.09 sec  169.09 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       +-Export                                 18.15%  169.09 sec  169.50 sec  0.42 sec  0.67 sec 
[12/10 02:11:54    725s] (I)       | +-Export DB wires                       0.92%  169.09 sec  169.11 sec  0.02 sec  0.05 sec 
[12/10 02:11:54    725s] (I)       | | +-Export all nets (4T)                0.77%  169.09 sec  169.10 sec  0.02 sec  0.04 sec 
[12/10 02:11:54    725s] (I)       | | +-Set wire vias (4T)                  0.09%  169.10 sec  169.11 sec  0.00 sec  0.01 sec 
[12/10 02:11:54    725s] (I)       | +-Report wirelength                    12.12%  169.11 sec  169.39 sec  0.28 sec  0.28 sec 
[12/10 02:11:54    725s] (I)       | +-Update net boxes                      5.10%  169.39 sec  169.50 sec  0.12 sec  0.34 sec 
[12/10 02:11:54    725s] (I)       | +-Update timing                         0.00%  169.50 sec  169.50 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)       +-Postprocess design                      0.02%  169.50 sec  169.50 sec  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)      ==================== Summary by functions =====================
[12/10 02:11:54    725s] (I)       Lv  Step                                %      Real       CPU 
[12/10 02:11:54    725s] (I)      ---------------------------------------------------------------
[12/10 02:11:54    725s] (I)        0  Early Global Route kernel     100.00%  2.30 sec  3.08 sec 
[12/10 02:11:54    725s] (I)        1  Import and model               49.23%  1.13 sec  1.14 sec 
[12/10 02:11:54    725s] (I)        1  Global Routing                 25.84%  0.59 sec  0.85 sec 
[12/10 02:11:54    725s] (I)        1  Export                         18.15%  0.42 sec  0.67 sec 
[12/10 02:11:54    725s] (I)        1  Track Assignment (4T)           4.58%  0.11 sec  0.38 sec 
[12/10 02:11:54    725s] (I)        1  Export 3D cong map              1.78%  0.04 sec  0.04 sec 
[12/10 02:11:54    725s] (I)        1  Extract Global 3D Wires         0.06%  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)        1  Postprocess design              0.02%  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)        2  Create place DB                35.88%  0.83 sec  0.82 sec 
[12/10 02:11:54    725s] (I)        2  Net group 1                    18.72%  0.43 sec  0.64 sec 
[12/10 02:11:54    725s] (I)        2  Report wirelength              12.12%  0.28 sec  0.28 sec 
[12/10 02:11:54    725s] (I)        2  Create route DB                11.61%  0.27 sec  0.27 sec 
[12/10 02:11:54    725s] (I)        2  Update net boxes                5.10%  0.12 sec  0.34 sec 
[12/10 02:11:54    725s] (I)        2  Track Assignment Kernel         4.57%  0.11 sec  0.38 sec 
[12/10 02:11:54    725s] (I)        2  Net group 2                     3.57%  0.08 sec  0.12 sec 
[12/10 02:11:54    725s] (I)        2  Net group 3                     2.78%  0.06 sec  0.07 sec 
[12/10 02:11:54    725s] (I)        2  Export DB wires                 0.92%  0.02 sec  0.05 sec 
[12/10 02:11:54    725s] (I)        2  Export 2D cong map              0.29%  0.01 sec  0.01 sec 
[12/10 02:11:54    725s] (I)        2  Create route kernel             0.20%  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)        2  Initialization                  0.13%  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)        2  Others data preparation         0.04%  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)        3  Import place data              35.87%  0.83 sec  0.82 sec 
[12/10 02:11:54    725s] (I)        3  Import route data (4T)         11.57%  0.27 sec  0.27 sec 
[12/10 02:11:54    725s] (I)        3  Phase 1g                        7.96%  0.18 sec  0.18 sec 
[12/10 02:11:54    725s] (I)        3  Generate topology (4T)          3.89%  0.09 sec  0.29 sec 
[12/10 02:11:54    725s] (I)        3  Layer assignment (4T)           2.86%  0.07 sec  0.12 sec 
[12/10 02:11:54    725s] (I)        3  Phase 1h                        2.65%  0.06 sec  0.06 sec 
[12/10 02:11:54    725s] (I)        3  Phase 1a                        1.88%  0.04 sec  0.05 sec 
[12/10 02:11:54    725s] (I)        3  Phase 1b                        0.97%  0.02 sec  0.02 sec 
[12/10 02:11:54    725s] (I)        3  Export all nets (4T)            0.77%  0.02 sec  0.04 sec 
[12/10 02:11:54    725s] (I)        3  Phase 1e                        0.43%  0.01 sec  0.01 sec 
[12/10 02:11:54    725s] (I)        3  Set wire vias (4T)              0.09%  0.00 sec  0.01 sec 
[12/10 02:11:54    725s] (I)        3  Phase 1d                        0.00%  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)        3  Phase 1c                        0.00%  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)        3  Phase 1f                        0.00%  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)        4  Read nets                      25.16%  0.58 sec  0.58 sec 
[12/10 02:11:54    725s] (I)        4  Read instances and placement   10.93%  0.25 sec  0.25 sec 
[12/10 02:11:54    725s] (I)        4  Post Routing                   10.54%  0.24 sec  0.24 sec 
[12/10 02:11:54    725s] (I)        4  Model blockage capacity         4.21%  0.10 sec  0.10 sec 
[12/10 02:11:54    725s] (I)        4  Read prerouted                  2.29%  0.05 sec  0.05 sec 
[12/10 02:11:54    725s] (I)        4  Read unlegalized nets           1.80%  0.04 sec  0.04 sec 
[12/10 02:11:54    725s] (I)        4  Read blockages ( Layer 2-6 )    1.74%  0.04 sec  0.04 sec 
[12/10 02:11:54    725s] (I)        4  Pattern routing (4T)            0.85%  0.02 sec  0.02 sec 
[12/10 02:11:54    725s] (I)        4  Move terms for access (4T)      0.28%  0.01 sec  0.02 sec 
[12/10 02:11:54    725s] (I)        4  Initialize 3D grid graph        0.28%  0.01 sec  0.01 sec 
[12/10 02:11:54    725s] (I)        4  Route legalization              0.28%  0.01 sec  0.01 sec 
[12/10 02:11:54    725s] (I)        4  Add via demand to 2D            0.09%  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)        4  Read blackboxes                 0.00%  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)        5  Initialize 3D capacity          4.04%  0.09 sec  0.09 sec 
[12/10 02:11:54    725s] (I)        5  Read instance blockages         1.52%  0.03 sec  0.03 sec 
[12/10 02:11:54    725s] (I)        5  Legalize Blockage Violations    0.27%  0.01 sec  0.01 sec 
[12/10 02:11:54    725s] (I)        5  Read PG blockages               0.20%  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)        5  Read clock blockages            0.00%  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)        5  Read other blockages            0.00%  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[12/10 02:11:54    725s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/10 02:11:54    725s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/10 02:11:54    725s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/10 02:11:54    725s]       Early Global Route - eGR only step done. (took cpu=0:00:03.5 real=0:00:02.7)
[12/10 02:11:54    725s]     Routing using eGR only done.
[12/10 02:11:54    725s] Net route status summary:
[12/10 02:11:54    725s]   Clock:       358 (unrouted=0, trialRouted=0, noStatus=0, routed=358, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/10 02:11:54    725s]   Non-clock: 158871 (unrouted=4026, trialRouted=154845, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4023, (crossesIlmBoundary AND tooFewTerms=0)])
[12/10 02:11:54    725s] 
[12/10 02:11:54    725s] CCOPT: Done with clock implementation routing.
[12/10 02:11:54    725s] 
[12/10 02:11:54    725s]   Clock implementation routing done.
[12/10 02:11:54    725s]   Fixed 358 wires.
[12/10 02:11:54    725s]   CCOpt: Starting congestion repair using flow wrapper...
[12/10 02:11:54    725s]     Congestion Repair...
[12/10 02:11:54    725s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:12:05.5/0:05:56.7 (2.0), mem = 3000.6M
[12/10 02:11:54    725s] Info: Disable timing driven in postCTS congRepair.
[12/10 02:11:54    725s] 
[12/10 02:11:54    725s] Starting congRepair ...
[12/10 02:11:54    725s] User Input Parameters:
[12/10 02:11:54    725s] - Congestion Driven    : On
[12/10 02:11:54    725s] - Timing Driven        : Off
[12/10 02:11:54    725s] - Area-Violation Based : On
[12/10 02:11:54    725s] - Start Rollback Level : -5
[12/10 02:11:54    725s] - Legalized            : On
[12/10 02:11:54    725s] - Window Based         : Off
[12/10 02:11:54    725s] - eDen incr mode       : Off
[12/10 02:11:54    725s] - Small incr mode      : Off
[12/10 02:11:54    725s] 
[12/10 02:11:54    725s] Enhanced MH flow has been turned off for floorplan mode.
[12/10 02:11:54    725s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3000.6M, EPOCH TIME: 1670659914.808703
[12/10 02:11:54    725s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.048, REAL:0.048, MEM:3000.6M, EPOCH TIME: 1670659914.857076
[12/10 02:11:54    725s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3000.6M, EPOCH TIME: 1670659914.857215
[12/10 02:11:54    725s] Starting Early Global Route congestion estimation: mem = 3000.6M
[12/10 02:11:54    725s] (I)      ==================== Layers =====================
[12/10 02:11:54    725s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:11:54    725s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/10 02:11:54    725s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:11:54    725s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/10 02:11:54    725s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/10 02:11:54    725s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/10 02:11:54    725s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/10 02:11:54    725s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/10 02:11:54    725s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/10 02:11:54    725s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/10 02:11:54    725s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/10 02:11:54    725s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/10 02:11:54    725s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/10 02:11:54    725s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/10 02:11:54    725s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/10 02:11:54    725s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/10 02:11:54    725s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/10 02:11:54    725s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/10 02:11:54    725s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/10 02:11:54    725s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/10 02:11:54    725s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:11:54    725s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/10 02:11:54    725s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/10 02:11:54    725s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/10 02:11:54    725s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/10 02:11:54    725s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/10 02:11:54    725s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:11:54    725s] (I)      Started Import and model ( Curr Mem: 3000.57 MB )
[12/10 02:11:54    725s] (I)      Default power domain name = toplevel_498
[12/10 02:11:54    725s] .== Non-default Options ==
[12/10 02:11:55    726s] (I)      Maximum routing layer                              : 6
[12/10 02:11:55    726s] (I)      Number of threads                                  : 4
[12/10 02:11:55    726s] (I)      Use non-blocking free Dbs wires                    : false
[12/10 02:11:55    726s] (I)      Method to set GCell size                           : row
[12/10 02:11:55    726s] (I)      Counted 10337 PG shapes. We will not process PG shapes layer by layer.
[12/10 02:11:55    726s] (I)      Use row-based GCell size
[12/10 02:11:55    726s] (I)      Use row-based GCell align
[12/10 02:11:55    726s] (I)      layer 0 area = 168000
[12/10 02:11:55    726s] (I)      layer 1 area = 208000
[12/10 02:11:55    726s] (I)      layer 2 area = 208000
[12/10 02:11:55    726s] (I)      layer 3 area = 208000
[12/10 02:11:55    726s] (I)      layer 4 area = 208000
[12/10 02:11:55    726s] (I)      layer 5 area = 208000
[12/10 02:11:55    726s] (I)      GCell unit size   : 4000
[12/10 02:11:55    726s] (I)      GCell multiplier  : 1
[12/10 02:11:55    726s] (I)      GCell row height  : 4000
[12/10 02:11:55    726s] (I)      Actual row height : 4000
[12/10 02:11:55    726s] (I)      GCell align ref   : 0 0
[12/10 02:11:55    726s] [NR-eGR] Track table information for default rule: 
[12/10 02:11:55    726s] [NR-eGR] M1 has no routable track
[12/10 02:11:55    726s] [NR-eGR] M2 has single uniform track structure
[12/10 02:11:55    726s] [NR-eGR] M3 has single uniform track structure
[12/10 02:11:55    726s] [NR-eGR] M4 has single uniform track structure
[12/10 02:11:55    726s] [NR-eGR] M5 has single uniform track structure
[12/10 02:11:55    726s] [NR-eGR] M6 has single uniform track structure
[12/10 02:11:55    726s] (I)      =============== Default via ================
[12/10 02:11:55    726s] (I)      +---+------------------+-------------------+
[12/10 02:11:55    726s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/10 02:11:55    726s] (I)      +---+------------------+-------------------+
[12/10 02:11:55    726s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/10 02:11:55    726s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/10 02:11:55    726s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/10 02:11:55    726s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/10 02:11:55    726s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/10 02:11:55    726s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/10 02:11:55    726s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/10 02:11:55    726s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/10 02:11:55    726s] (I)      +---+------------------+-------------------+
[12/10 02:11:55    726s] [NR-eGR] Read 17358 PG shapes
[12/10 02:11:55    726s] [NR-eGR] Read 0 clock shapes
[12/10 02:11:55    726s] [NR-eGR] Read 0 other shapes
[12/10 02:11:55    726s] [NR-eGR] #Routing Blockages  : 0
[12/10 02:11:55    726s] [NR-eGR] #Instance Blockages : 0
[12/10 02:11:55    726s] [NR-eGR] #PG Blockages       : 17358
[12/10 02:11:55    726s] [NR-eGR] #Halo Blockages     : 0
[12/10 02:11:55    726s] [NR-eGR] #Boundary Blockages : 0
[12/10 02:11:55    726s] [NR-eGR] #Clock Blockages    : 0
[12/10 02:11:55    726s] [NR-eGR] #Other Blockages    : 0
[12/10 02:11:55    726s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/10 02:11:55    726s] [NR-eGR] Num Prerouted Nets = 358  Num Prerouted Wires = 75530
[12/10 02:11:55    726s] [NR-eGR] Read 155206 nets ( ignored 358 )
[12/10 02:11:55    726s] (I)      early_global_route_priority property id does not exist.
[12/10 02:11:55    726s] (I)      Read Num Blocks=17358  Num Prerouted Wires=75530  Num CS=0
[12/10 02:11:55    726s] (I)      Layer 1 (V) : #blockages 4956 : #preroutes 43790
[12/10 02:11:55    726s] (I)      Layer 2 (H) : #blockages 4956 : #preroutes 28420
[12/10 02:11:55    726s] (I)      Layer 3 (V) : #blockages 4956 : #preroutes 3304
[12/10 02:11:55    726s] (I)      Layer 4 (H) : #blockages 2490 : #preroutes 16
[12/10 02:11:56    726s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/10 02:11:56    726s] (I)      Number of ignored nets                =    358
[12/10 02:11:56    726s] (I)      Number of connected nets              =      0
[12/10 02:11:56    726s] (I)      Number of fixed nets                  =    358.  Ignored: Yes
[12/10 02:11:56    726s] (I)      Number of clock nets                  =    358.  Ignored: No
[12/10 02:11:56    726s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/10 02:11:56    726s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/10 02:11:56    726s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/10 02:11:56    726s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/10 02:11:56    726s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/10 02:11:56    726s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/10 02:11:56    726s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/10 02:11:56    726s] (I)      Ndr track 0 does not exist
[12/10 02:11:56    726s] (I)      Ndr track 0 does not exist
[12/10 02:11:56    726s] (I)      ---------------------Grid Graph Info--------------------
[12/10 02:11:56    726s] (I)      Routing area        : (0, 0) - (1650000, 1650000)
[12/10 02:11:56    726s] (I)      Core area           : (0, 0) - (1650000, 1650000)
[12/10 02:11:56    726s] (I)      Site width          :   400  (dbu)
[12/10 02:11:56    726s] (I)      Row height          :  4000  (dbu)
[12/10 02:11:56    726s] (I)      GCell row height    :  4000  (dbu)
[12/10 02:11:56    726s] (I)      GCell width         :  4000  (dbu)
[12/10 02:11:56    726s] (I)      GCell height        :  4000  (dbu)
[12/10 02:11:56    726s] (I)      Grid                :   413   413     6
[12/10 02:11:56    726s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/10 02:11:56    726s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/10 02:11:56    726s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/10 02:11:56    726s] (I)      Default wire width  :   180   200   200   200   200   200
[12/10 02:11:56    726s] (I)      Default wire space  :   180   200   200   200   200   200
[12/10 02:11:56    726s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/10 02:11:56    726s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/10 02:11:56    726s] (I)      First track coord   :     0   200   200   200   200   200
[12/10 02:11:56    726s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/10 02:11:56    726s] (I)      Total num of tracks :     0  4125  4125  4125  4125  4125
[12/10 02:11:56    726s] (I)      Num of masks        :     1     1     1     1     1     1
[12/10 02:11:56    726s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/10 02:11:56    726s] (I)      --------------------------------------------------------
[12/10 02:11:56    726s] 
[12/10 02:11:56    726s] [NR-eGR] ============ Routing rule table ============
[12/10 02:11:56    726s] [NR-eGR] Rule id: 0  Nets: 0
[12/10 02:11:56    726s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/10 02:11:56    726s] (I)                    Layer    2    3    4    5    6 
[12/10 02:11:56    726s] (I)                    Pitch  800  800  800  800  800 
[12/10 02:11:56    726s] (I)             #Used tracks    2    2    2    2    2 
[12/10 02:11:56    726s] (I)       #Fully used tracks    1    1    1    1    1 
[12/10 02:11:56    726s] [NR-eGR] Rule id: 1  Nets: 154848
[12/10 02:11:56    726s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/10 02:11:56    726s] (I)                    Layer    2    3    4    5    6 
[12/10 02:11:56    726s] (I)                    Pitch  400  400  400  400  400 
[12/10 02:11:56    726s] (I)             #Used tracks    1    1    1    1    1 
[12/10 02:11:56    726s] (I)       #Fully used tracks    1    1    1    1    1 
[12/10 02:11:56    726s] [NR-eGR] ========================================
[12/10 02:11:56    726s] [NR-eGR] 
[12/10 02:11:56    726s] (I)      =============== Blocked Tracks ===============
[12/10 02:11:56    726s] (I)      +-------+---------+----------+---------------+
[12/10 02:11:56    726s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/10 02:11:56    726s] (I)      +-------+---------+----------+---------------+
[12/10 02:11:56    726s] (I)      |     1 |       0 |        0 |         0.00% |
[12/10 02:11:56    726s] (I)      |     2 | 1703625 |    31762 |         1.86% |
[12/10 02:11:56    726s] (I)      |     3 | 1703625 |    15678 |         0.92% |
[12/10 02:11:56    726s] (I)      |     4 | 1703625 |    31762 |         1.86% |
[12/10 02:11:56    726s] (I)      |     5 | 1703625 |    70125 |         4.12% |
[12/10 02:11:56    726s] (I)      |     6 | 1703625 |        0 |         0.00% |
[12/10 02:11:56    726s] (I)      +-------+---------+----------+---------------+
[12/10 02:11:56    726s] (I)      Finished Import and model ( CPU: 1.22 sec, Real: 1.23 sec, Curr Mem: 3069.20 MB )
[12/10 02:11:56    726s] (I)      Reset routing kernel
[12/10 02:11:56    726s] (I)      Started Global Routing ( Curr Mem: 3069.20 MB )
[12/10 02:11:56    726s] (I)      totalPins=549366  totalGlobalPin=529166 (96.32%)
[12/10 02:11:56    727s] (I)      total 2D Cap : 8445936 = (3356924 H, 5089012 V)
[12/10 02:11:56    727s] [NR-eGR] Layer group 1: route 154848 net(s) in layer range [2, 6]
[12/10 02:11:56    727s] (I)      
[12/10 02:11:56    727s] (I)      ============  Phase 1a Route ============
[12/10 02:11:56    728s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/10 02:11:56    728s] (I)      Usage: 1616398 = (847053 H, 769345 V) = (25.23% H, 15.12% V) = (1.694e+06um H, 1.539e+06um V)
[12/10 02:11:57    728s] (I)      
[12/10 02:11:57    728s] (I)      ============  Phase 1b Route ============
[12/10 02:11:57    728s] (I)      Usage: 1616529 = (847115 H, 769414 V) = (25.23% H, 15.12% V) = (1.694e+06um H, 1.539e+06um V)
[12/10 02:11:57    728s] (I)      Overflow of layer group 1: 0.06% H + 0.00% V. EstWL: 3.233058e+06um
[12/10 02:11:57    728s] (I)      Congestion metric : 0.06%H 0.00%V, 0.06%HV
[12/10 02:11:57    728s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/10 02:11:57    728s] (I)      
[12/10 02:11:57    728s] (I)      ============  Phase 1c Route ============
[12/10 02:11:57    728s] (I)      Level2 Grid: 83 x 83
[12/10 02:11:57    728s] (I)      Usage: 1616529 = (847115 H, 769414 V) = (25.23% H, 15.12% V) = (1.694e+06um H, 1.539e+06um V)
[12/10 02:11:57    728s] (I)      
[12/10 02:11:57    728s] (I)      ============  Phase 1d Route ============
[12/10 02:11:57    728s] (I)      Usage: 1616625 = (847123 H, 769502 V) = (25.24% H, 15.12% V) = (1.694e+06um H, 1.539e+06um V)
[12/10 02:11:57    728s] (I)      
[12/10 02:11:57    728s] (I)      ============  Phase 1e Route ============
[12/10 02:11:57    728s] (I)      Usage: 1616625 = (847123 H, 769502 V) = (25.24% H, 15.12% V) = (1.694e+06um H, 1.539e+06um V)
[12/10 02:11:57    728s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 3.233250e+06um
[12/10 02:11:57    728s] (I)      
[12/10 02:11:57    728s] (I)      ============  Phase 1l Route ============
[12/10 02:11:58    729s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/10 02:11:58    729s] (I)      Layer  2:    1689983    714041        79           0     1701560    ( 0.00%) 
[12/10 02:11:58    729s] (I)      Layer  3:    1688982    717189       114           0     1701560    ( 0.00%) 
[12/10 02:11:58    729s] (I)      Layer  4:    1689983    372455         2           0     1701560    ( 0.00%) 
[12/10 02:11:58    729s] (I)      Layer  5:    1665914    260354       428           0     1701560    ( 0.00%) 
[12/10 02:11:58    729s] (I)      Layer  6:    1699500     41308         0           0     1701560    ( 0.00%) 
[12/10 02:11:58    729s] (I)      Total:       8434362   2105347       623           0     8507800    ( 0.00%) 
[12/10 02:11:58    730s] (I)      
[12/10 02:11:58    730s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/10 02:11:58    730s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/10 02:11:58    730s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/10 02:11:58    730s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[12/10 02:11:58    730s] [NR-eGR] --------------------------------------------------------------------------------
[12/10 02:11:58    730s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/10 02:11:58    730s] [NR-eGR]      M2 ( 2)        70( 0.04%)         1( 0.00%)         0( 0.00%)   ( 0.04%) 
[12/10 02:11:58    730s] [NR-eGR]      M3 ( 3)        86( 0.05%)         3( 0.00%)         0( 0.00%)   ( 0.05%) 
[12/10 02:11:58    730s] [NR-eGR]      M4 ( 4)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/10 02:11:58    730s] [NR-eGR]      M5 ( 5)       224( 0.13%)        35( 0.02%)         3( 0.00%)   ( 0.15%) 
[12/10 02:11:58    730s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/10 02:11:58    730s] [NR-eGR] --------------------------------------------------------------------------------
[12/10 02:11:58    730s] [NR-eGR]        Total       382( 0.04%)        39( 0.00%)         3( 0.00%)   ( 0.05%) 
[12/10 02:11:58    730s] [NR-eGR] 
[12/10 02:11:58    730s] (I)      Finished Global Routing ( CPU: 3.16 sec, Real: 1.98 sec, Curr Mem: 3069.20 MB )
[12/10 02:11:58    730s] (I)      total 2D Cap : 8450895 = (3359407 H, 5091488 V)
[12/10 02:11:58    730s] [NR-eGR] Overflow after Early Global Route 0.03% H + 0.00% V
[12/10 02:11:58    730s] Early Global Route congestion estimation runtime: 3.25 seconds, mem = 3069.2M
[12/10 02:11:58    730s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:4.421, REAL:3.250, MEM:3069.2M, EPOCH TIME: 1670659918.107339
[12/10 02:11:58    730s] OPERPROF: Starting HotSpotCal at level 1, MEM:3069.2M, EPOCH TIME: 1670659918.107379
[12/10 02:11:58    730s] [hotspot] +------------+---------------+---------------+
[12/10 02:11:58    730s] [hotspot] |            |   max hotspot | total hotspot |
[12/10 02:11:58    730s] [hotspot] +------------+---------------+---------------+
[12/10 02:11:58    730s] [hotspot] | normalized |          0.79 |          0.79 |
[12/10 02:11:58    730s] [hotspot] +------------+---------------+---------------+
[12/10 02:11:58    730s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.79, normalized total congestion hotspot area = 0.79 (area is in unit of 4 std-cell row bins)
[12/10 02:11:58    730s] [hotspot] max/total 0.79/0.79, big hotspot (>10) total 0.00
[12/10 02:11:58    730s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/10 02:11:58    730s] [hotspot] +-----+-------------------------------------+---------------+
[12/10 02:11:58    730s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/10 02:11:58    730s] [hotspot] +-----+-------------------------------------+---------------+
[12/10 02:11:58    730s] [hotspot] |  1  |   640.00   144.00   672.00   176.00 |        0.79   |
[12/10 02:11:58    730s] [hotspot] +-----+-------------------------------------+---------------+
[12/10 02:11:58    730s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.033, REAL:0.029, MEM:3069.2M, EPOCH TIME: 1670659918.136037
[12/10 02:11:58    730s] Skipped repairing congestion.
[12/10 02:11:58    730s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3069.2M, EPOCH TIME: 1670659918.136908
[12/10 02:11:58    730s] Starting Early Global Route wiring: mem = 3069.2M
[12/10 02:11:58    730s] (I)      ============= Track Assignment ============
[12/10 02:11:58    730s] (I)      Started Track Assignment (4T) ( Curr Mem: 3069.20 MB )
[12/10 02:11:58    730s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/10 02:11:58    730s] (I)      Run Multi-thread track assignment
[12/10 02:11:59    733s] (I)      Finished Track Assignment (4T) ( CPU: 2.95 sec, Real: 0.81 sec, Curr Mem: 3130.20 MB )
[12/10 02:11:59    733s] (I)      Started Export ( Curr Mem: 3130.20 MB )
[12/10 02:11:59    734s] [NR-eGR]             Length (um)     Vias 
[12/10 02:11:59    734s] [NR-eGR] ---------------------------------
[12/10 02:11:59    734s] [NR-eGR]  M1  (1H)             0   580770 
[12/10 02:11:59    734s] [NR-eGR]  M2  (2V)        968552   829857 
[12/10 02:11:59    734s] [NR-eGR]  M3  (3H)       1271861   116302 
[12/10 02:11:59    734s] [NR-eGR]  M4  (4V)        658573    45592 
[12/10 02:11:59    734s] [NR-eGR]  M5  (5H)        520437     3969 
[12/10 02:11:59    734s] [NR-eGR]  M6  (6V)         82825        0 
[12/10 02:11:59    734s] [NR-eGR]  M7  (7H)             0        0 
[12/10 02:11:59    734s] [NR-eGR]  M8  (8V)             0        0 
[12/10 02:11:59    734s] [NR-eGR]  M9  (9H)             0        0 
[12/10 02:11:59    734s] [NR-eGR] ---------------------------------
[12/10 02:11:59    734s] [NR-eGR]      Total      3502247  1576490 
[12/10 02:11:59    734s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:11:59    734s] [NR-eGR] Total half perimeter of net bounding box: 2682390um
[12/10 02:11:59    734s] [NR-eGR] Total length: 3502247um, number of vias: 1576490
[12/10 02:11:59    734s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:11:59    734s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/10 02:11:59    734s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:12:00    734s] (I)      Finished Export ( CPU: 1.61 sec, Real: 0.76 sec, Curr Mem: 3130.20 MB )
[12/10 02:12:00    734s] Early Global Route wiring runtime: 1.87 seconds, mem = 3130.2M
[12/10 02:12:00    734s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:4.855, REAL:1.874, MEM:3130.2M, EPOCH TIME: 1670659920.011308
[12/10 02:12:00    734s] Tdgp not successfully inited but do clear! skip clearing
[12/10 02:12:00    734s] End of congRepair (cpu=0:00:09.4, real=0:00:06.0)
[12/10 02:12:00    734s] *** IncrReplace #1 [finish] : cpu/real = 0:00:09.4/0:00:05.3 (1.8), totSession cpu/real = 0:12:15.0/0:06:02.0 (2.0), mem = 3130.2M
[12/10 02:12:00    734s] 
[12/10 02:12:00    734s] =============================================================================================
[12/10 02:12:00    734s]  Step TAT Report for IncrReplace #1                                             21.10-p004_1
[12/10 02:12:00    734s] =============================================================================================
[12/10 02:12:00    734s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:12:00    734s] ---------------------------------------------------------------------------------------------
[12/10 02:12:00    734s] [ MISC                   ]          0:00:05.3  ( 100.0 % )     0:00:05.3 /  0:00:09.4    1.8
[12/10 02:12:00    734s] ---------------------------------------------------------------------------------------------
[12/10 02:12:00    734s]  IncrReplace #1 TOTAL               0:00:05.3  ( 100.0 % )     0:00:05.3 /  0:00:09.4    1.8
[12/10 02:12:00    734s] ---------------------------------------------------------------------------------------------
[12/10 02:12:00    734s] 
[12/10 02:12:00    734s]     Congestion Repair done. (took cpu=0:00:09.4 real=0:00:05.3)
[12/10 02:12:00    734s]   CCOpt: Starting congestion repair using flow wrapper done.
[12/10 02:12:00    735s] OPERPROF: Starting DPlace-Init at level 1, MEM:3130.2M, EPOCH TIME: 1670659920.142909
[12/10 02:12:00    735s] z: 2, totalTracks: 1
[12/10 02:12:00    735s] z: 4, totalTracks: 1
[12/10 02:12:00    735s] z: 6, totalTracks: 1
[12/10 02:12:00    735s] z: 8, totalTracks: 1
[12/10 02:12:00    735s] All LLGs are deleted
[12/10 02:12:00    735s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3130.2M, EPOCH TIME: 1670659920.228151
[12/10 02:12:00    735s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3130.2M, EPOCH TIME: 1670659920.229012
[12/10 02:12:00    735s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3130.2M, EPOCH TIME: 1670659920.288722
[12/10 02:12:00    735s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3130.2M, EPOCH TIME: 1670659920.295054
[12/10 02:12:00    735s] Core basic site is TSMC65ADV10TSITE
[12/10 02:12:00    735s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3130.2M, EPOCH TIME: 1670659920.306113
[12/10 02:12:00    735s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.006, MEM:3130.2M, EPOCH TIME: 1670659920.311759
[12/10 02:12:00    735s] Fast DP-INIT is on for default
[12/10 02:12:00    735s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.071, REAL:0.057, MEM:3130.2M, EPOCH TIME: 1670659920.352382
[12/10 02:12:00    735s] 
[12/10 02:12:00    735s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:12:00    735s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.224, REAL:0.211, MEM:3130.2M, EPOCH TIME: 1670659920.500062
[12/10 02:12:00    735s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=3130.2MB).
[12/10 02:12:00    735s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.407, REAL:0.396, MEM:3130.2M, EPOCH TIME: 1670659920.538626
[12/10 02:12:00    735s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:14.5 real=0:00:09.6)
[12/10 02:12:00    735s]   Leaving CCOpt scope - extractRC...
[12/10 02:12:00    735s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/10 02:12:00    735s] Extraction called for design 'toplevel_498' of instances=166543 and nets=159229 using extraction engine 'preRoute' .
[12/10 02:12:00    735s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/10 02:12:00    735s] Type 'man IMPEXT-3530' for more detail.
[12/10 02:12:00    735s] PreRoute RC Extraction called for design toplevel_498.
[12/10 02:12:00    735s] RC Extraction called in multi-corner(1) mode.
[12/10 02:12:00    735s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/10 02:12:00    735s] Type 'man IMPEXT-6197' for more detail.
[12/10 02:12:00    735s] RCMode: PreRoute
[12/10 02:12:00    735s]       RC Corner Indexes            0   
[12/10 02:12:00    735s] Capacitance Scaling Factor   : 1.00000 
[12/10 02:12:00    735s] Resistance Scaling Factor    : 1.00000 
[12/10 02:12:00    735s] Clock Cap. Scaling Factor    : 1.00000 
[12/10 02:12:00    735s] Clock Res. Scaling Factor    : 1.00000 
[12/10 02:12:00    735s] Shrink Factor                : 1.00000
[12/10 02:12:00    735s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/10 02:12:00    735s] LayerId::1 widthSet size::1
[12/10 02:12:00    735s] LayerId::2 widthSet size::1
[12/10 02:12:00    735s] LayerId::3 widthSet size::1
[12/10 02:12:00    735s] LayerId::4 widthSet size::1
[12/10 02:12:00    735s] LayerId::5 widthSet size::1
[12/10 02:12:00    735s] LayerId::6 widthSet size::1
[12/10 02:12:00    735s] LayerId::7 widthSet size::1
[12/10 02:12:00    735s] LayerId::8 widthSet size::1
[12/10 02:12:00    735s] LayerId::9 widthSet size::1
[12/10 02:12:00    735s] Updating RC grid for preRoute extraction ...
[12/10 02:12:00    735s] eee: pegSigSF::1.070000
[12/10 02:12:00    735s] Initializing multi-corner resistance tables ...
[12/10 02:12:00    735s] eee: l::1 avDens::0.109843 usedTrk::19376.250000 availTrk::176400.000000 sigTrk::19376.250000
[12/10 02:12:00    735s] eee: l::2 avDens::0.278619 usedTrk::49148.399776 availTrk::176400.000000 sigTrk::49148.399776
[12/10 02:12:00    735s] eee: l::3 avDens::0.365392 usedTrk::64455.063992 availTrk::176400.000000 sigTrk::64455.063992
[12/10 02:12:00    735s] eee: l::4 avDens::0.189810 usedTrk::33083.818009 availTrk::174300.000000 sigTrk::33083.818009
[12/10 02:12:00    735s] eee: l::5 avDens::0.150857 usedTrk::26158.549966 availTrk::173400.000000 sigTrk::26158.549966
[12/10 02:12:00    735s] eee: l::6 avDens::0.045217 usedTrk::4141.852749 availTrk::91600.000000 sigTrk::4141.852749
[12/10 02:12:00    735s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:12:00    735s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:12:00    735s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:12:00    735s] {RT default_rc_corner 0 6 6 0}
[12/10 02:12:01    735s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.288086 ; uaWl: 1.000000 ; uaWlH: 0.364020 ; aWlH: 0.000000 ; Pmax: 0.860400 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 80 ; 
[12/10 02:12:01    736s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:01.0  MEM: 3130.199M)
[12/10 02:12:01    736s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/10 02:12:01    736s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.2 real=0:00:01.2)
[12/10 02:12:01    736s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/10 02:12:01    736s] End AAE Lib Interpolated Model. (MEM=3130.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:12:02    737s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:01.0 real=0:00:00.4)
[12/10 02:12:02    738s]   Clock DAG stats after clustering cong repair call:
[12/10 02:12:02    738s]     cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
[12/10 02:12:02    738s]     misc counts      : r=4, pp=2
[12/10 02:12:02    738s]     cell areas       : b=3677.200um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3760.000um^2
[12/10 02:12:02    738s]     cell capacitance : b=2.334pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.494pF
[12/10 02:12:02    738s]     sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:12:02    738s]     wire capacitance : top=0.000pF, trunk=1.430pF, leaf=12.784pF, total=14.215pF
[12/10 02:12:02    738s]     wire lengths     : top=0.000um, trunk=12443.299um, leaf=112495.521um, total=124938.820um
[12/10 02:12:02    738s]     hp wire lengths  : top=0.000um, trunk=8603.500um, leaf=28127.100um, total=36730.600um
[12/10 02:12:02    738s]   Clock DAG net violations after clustering cong repair call:
[12/10 02:12:02    738s]     Remaining Transition : {count=4, worst=[0.011ns, 0.005ns, 0.003ns, 0.002ns]} avg=0.005ns sd=0.004ns sum=0.021ns
[12/10 02:12:02    738s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[12/10 02:12:02    738s]     Trunk : target=0.118ns count=41 avg=0.063ns sd=0.031ns min=0.000ns max=0.129ns {22 <= 0.071ns, 16 <= 0.094ns, 0 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns} {2 <= 0.124ns, 1 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/10 02:12:02    738s]     Leaf  : target=0.118ns count=320 avg=0.086ns sd=0.012ns min=0.017ns max=0.120ns {26 <= 0.071ns, 292 <= 0.094ns, 1 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns} {1 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/10 02:12:02    738s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[12/10 02:12:02    738s]      Bufs: BUFX16MA10TR: 57 FRICGX11BA10TR: 290 
[12/10 02:12:02    738s]      Invs: INVX16BA10TR: 2 
[12/10 02:12:02    738s]     NICGs: AND2X11MA10TR: 1 
[12/10 02:12:02    738s]    Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/10 02:12:02    738s]   Clock DAG hash after clustering cong repair call: 18032940948647965273 11648358316157521291
[12/10 02:12:02    738s]   Clock DAG hash after clustering cong repair call: 18032940948647965273 11648358316157521291
[12/10 02:12:03    738s]   Primary reporting skew groups after clustering cong repair call:
[12/10 02:12:03    738s]     skew_group my_clk/mode: insertion delay [min=0.217, max=0.628, avg=0.575, sd=0.033], skew [0.411 vs 0.058*], 70.7% {0.561, 0.619} (wid=0.104 ws=0.065) (gid=0.532 gs=0.354)
[12/10 02:12:03    738s]         min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_11_/CK
[12/10 02:12:03    738s]         max path sink: vproc_top_genblk4_vcache_way1/tags_reg_7__12_/CK
[12/10 02:12:03    738s]   Skew group summary after clustering cong repair call:
[12/10 02:12:03    738s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.197, max=0.236, avg=0.223, sd=0.019], skew [0.039 vs 0.058], 100% {0.197, 0.236} (wid=0.032 ws=0.000) (gid=0.204 gs=0.039)
[12/10 02:12:03    738s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.236, max=0.236, avg=0.236, sd=0.000], skew [0.000 vs 0.058], 100% {0.236, 0.236} (wid=0.032 ws=0.000) (gid=0.204 gs=0.000)
[12/10 02:12:03    739s]     skew_group my_clk/mode: insertion delay [min=0.217, max=0.628, avg=0.575, sd=0.033], skew [0.411 vs 0.058*], 70.7% {0.561, 0.619} (wid=0.104 ws=0.065) (gid=0.532 gs=0.354)
[12/10 02:12:03    739s]   CongRepair After Initial Clustering done. (took cpu=0:00:18.4 real=0:00:12.8)
[12/10 02:12:03    739s]   Stage::Clustering done. (took cpu=0:00:44.0 real=0:00:28.6)
[12/10 02:12:03    739s]   Stage::DRV Fixing...
[12/10 02:12:03    739s]   Fixing clock tree slew time and max cap violations...
[12/10 02:12:03    739s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 18032940948647965273 11648358316157521291
[12/10 02:12:03    739s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/10 02:12:04    739s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[12/10 02:12:04    739s]       cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
[12/10 02:12:04    739s]       misc counts      : r=4, pp=2
[12/10 02:12:04    739s]       cell areas       : b=3676.000um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3758.800um^2
[12/10 02:12:04    739s]       cell capacitance : b=2.330pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.490pF
[12/10 02:12:04    739s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:12:04    739s]       wire capacitance : top=0.000pF, trunk=1.435pF, leaf=12.780pF, total=14.215pF
[12/10 02:12:04    739s]       wire lengths     : top=0.000um, trunk=12485.498um, leaf=112455.921um, total=124941.420um
[12/10 02:12:04    739s]       hp wire lengths  : top=0.000um, trunk=8643.500um, leaf=28087.100um, total=36730.600um
[12/10 02:12:04    739s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[12/10 02:12:04    739s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[12/10 02:12:04    739s]       Trunk : target=0.118ns count=41 avg=0.063ns sd=0.029ns min=0.000ns max=0.112ns {21 <= 0.071ns, 17 <= 0.094ns, 1 <= 0.106ns, 1 <= 0.112ns, 1 <= 0.118ns}
[12/10 02:12:04    739s]       Leaf  : target=0.118ns count=320 avg=0.086ns sd=0.012ns min=0.017ns max=0.111ns {26 <= 0.071ns, 292 <= 0.094ns, 1 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:12:04    739s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[12/10 02:12:04    739s]        Bufs: BUFX16MA10TR: 54 FRICGX13BA10TR: 3 FRICGX11BA10TR: 290 
[12/10 02:12:04    739s]        Invs: INVX16BA10TR: 2 
[12/10 02:12:04    739s]       NICGs: AND2X11MA10TR: 1 
[12/10 02:12:04    739s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/10 02:12:04    739s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 2539600644343612947 81009013333633293
[12/10 02:12:04    739s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 2539600644343612947 81009013333633293
[12/10 02:12:04    740s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[12/10 02:12:04    740s]       skew_group my_clk/mode: insertion delay [min=0.217, max=0.628], skew [0.411 vs 0.058*]
[12/10 02:12:04    740s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_11_/CK
[12/10 02:12:04    740s]           max path sink: vproc_top_genblk4_vcache_way1/tags_reg_7__12_/CK
[12/10 02:12:04    740s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[12/10 02:12:04    740s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.197, max=0.236], skew [0.039 vs 0.058]
[12/10 02:12:04    740s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.236, max=0.236], skew [0.000 vs 0.058]
[12/10 02:12:04    740s]       skew_group my_clk/mode: insertion delay [min=0.217, max=0.628], skew [0.411 vs 0.058*]
[12/10 02:12:04    740s]     Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:12:04    740s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:01.1 real=0:00:01.1)
[12/10 02:12:04    740s]   Fixing clock tree slew time and max cap violations - detailed pass...
[12/10 02:12:04    740s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 2539600644343612947 81009013333633293
[12/10 02:12:04    740s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/10 02:12:05    740s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/10 02:12:05    740s]       cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
[12/10 02:12:05    740s]       misc counts      : r=4, pp=2
[12/10 02:12:05    740s]       cell areas       : b=3676.000um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3758.800um^2
[12/10 02:12:05    740s]       cell capacitance : b=2.330pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.490pF
[12/10 02:12:05    740s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:12:05    740s]       wire capacitance : top=0.000pF, trunk=1.435pF, leaf=12.780pF, total=14.215pF
[12/10 02:12:05    740s]       wire lengths     : top=0.000um, trunk=12485.498um, leaf=112455.921um, total=124941.420um
[12/10 02:12:05    740s]       hp wire lengths  : top=0.000um, trunk=8643.500um, leaf=28087.100um, total=36730.600um
[12/10 02:12:05    740s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[12/10 02:12:05    740s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/10 02:12:05    740s]       Trunk : target=0.118ns count=41 avg=0.063ns sd=0.029ns min=0.000ns max=0.112ns {21 <= 0.071ns, 17 <= 0.094ns, 1 <= 0.106ns, 1 <= 0.112ns, 1 <= 0.118ns}
[12/10 02:12:05    740s]       Leaf  : target=0.118ns count=320 avg=0.086ns sd=0.012ns min=0.017ns max=0.111ns {26 <= 0.071ns, 292 <= 0.094ns, 1 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:12:05    740s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[12/10 02:12:05    740s]        Bufs: BUFX16MA10TR: 54 FRICGX13BA10TR: 3 FRICGX11BA10TR: 290 
[12/10 02:12:05    740s]        Invs: INVX16BA10TR: 2 
[12/10 02:12:05    740s]       NICGs: AND2X11MA10TR: 1 
[12/10 02:12:05    740s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/10 02:12:05    740s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 2539600644343612947 81009013333633293
[12/10 02:12:05    740s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 2539600644343612947 81009013333633293
[12/10 02:12:05    741s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/10 02:12:05    741s]       skew_group my_clk/mode: insertion delay [min=0.217, max=0.628, avg=0.575, sd=0.033], skew [0.411 vs 0.058*], 70.7% {0.561, 0.619} (wid=0.104 ws=0.065) (gid=0.532 gs=0.354)
[12/10 02:12:05    741s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_11_/CK
[12/10 02:12:05    741s]           max path sink: vproc_top_genblk4_vcache_way1/tags_reg_7__12_/CK
[12/10 02:12:05    741s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/10 02:12:05    741s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.197, max=0.236, avg=0.223, sd=0.019], skew [0.039 vs 0.058], 100% {0.197, 0.236} (wid=0.032 ws=0.000) (gid=0.204 gs=0.039)
[12/10 02:12:05    741s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.236, max=0.236, avg=0.236, sd=0.000], skew [0.000 vs 0.058], 100% {0.236, 0.236} (wid=0.032 ws=0.000) (gid=0.204 gs=0.000)
[12/10 02:12:05    741s]       skew_group my_clk/mode: insertion delay [min=0.217, max=0.628, avg=0.575, sd=0.033], skew [0.411 vs 0.058*], 70.7% {0.561, 0.619} (wid=0.104 ws=0.065) (gid=0.532 gs=0.354)
[12/10 02:12:05    741s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:12:05    741s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:01.2 real=0:00:01.2)
[12/10 02:12:05    741s]   Stage::DRV Fixing done. (took cpu=0:00:02.2 real=0:00:02.2)
[12/10 02:12:05    741s]   Stage::Insertion Delay Reduction...
[12/10 02:12:05    741s]   Removing unnecessary root buffering...
[12/10 02:12:05    741s]     Clock DAG hash before 'Removing unnecessary root buffering': 2539600644343612947 81009013333633293
[12/10 02:12:06    741s]     Clock DAG stats after 'Removing unnecessary root buffering':
[12/10 02:12:06    741s]       cell counts      : b=346, i=2, icg=0, nicg=1, l=4, total=353
[12/10 02:12:06    741s]       misc counts      : r=4, pp=2
[12/10 02:12:06    741s]       cell areas       : b=3664.400um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3747.200um^2
[12/10 02:12:06    741s]       cell capacitance : b=2.322pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.482pF
[12/10 02:12:06    741s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:12:06    741s]       wire capacitance : top=0.000pF, trunk=1.434pF, leaf=12.780pF, total=14.214pF
[12/10 02:12:06    741s]       wire lengths     : top=0.000um, trunk=12474.898um, leaf=112458.321um, total=124933.220um
[12/10 02:12:06    741s]       hp wire lengths  : top=0.000um, trunk=8631.300um, leaf=28087.100um, total=36718.400um
[12/10 02:12:06    741s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[12/10 02:12:06    741s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[12/10 02:12:06    741s]       Trunk : target=0.118ns count=40 avg=0.064ns sd=0.029ns min=0.000ns max=0.112ns {20 <= 0.071ns, 17 <= 0.094ns, 1 <= 0.106ns, 1 <= 0.112ns, 1 <= 0.118ns}
[12/10 02:12:06    741s]       Leaf  : target=0.118ns count=320 avg=0.086ns sd=0.011ns min=0.017ns max=0.111ns {26 <= 0.071ns, 292 <= 0.094ns, 1 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:12:06    741s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[12/10 02:12:06    741s]        Bufs: BUFX16MA10TR: 53 FRICGX13BA10TR: 3 FRICGX11BA10TR: 290 
[12/10 02:12:06    741s]        Invs: INVX16BA10TR: 2 
[12/10 02:12:06    741s]       NICGs: AND2X11MA10TR: 1 
[12/10 02:12:06    741s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/10 02:12:06    741s]     Clock DAG hash after 'Removing unnecessary root buffering': 15612004214296409871 11183960796002831913
[12/10 02:12:06    741s]     Clock DAG hash after 'Removing unnecessary root buffering': 15612004214296409871 11183960796002831913
[12/10 02:12:06    741s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[12/10 02:12:06    741s]       skew_group my_clk/mode: insertion delay [min=0.217, max=0.628], skew [0.411 vs 0.058*]
[12/10 02:12:06    741s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_11_/CK
[12/10 02:12:06    741s]           max path sink: vproc_top_genblk4_vcache_way1/tags_reg_7__12_/CK
[12/10 02:12:06    741s]     Skew group summary after 'Removing unnecessary root buffering':
[12/10 02:12:06    741s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.197, max=0.236], skew [0.039 vs 0.058]
[12/10 02:12:06    741s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.236, max=0.236], skew [0.000 vs 0.058]
[12/10 02:12:06    741s]       skew_group my_clk/mode: insertion delay [min=0.217, max=0.628], skew [0.411 vs 0.058*]
[12/10 02:12:06    741s]     Legalizer API calls during this step: 34 succeeded with high effort: 34 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:12:06    741s]   Removing unnecessary root buffering done. (took cpu=0:00:00.6 real=0:00:00.7)
[12/10 02:12:06    741s]   Removing unconstrained drivers...
[12/10 02:12:06    741s]     Clock DAG hash before 'Removing unconstrained drivers': 15612004214296409871 11183960796002831913
[12/10 02:12:06    742s]     Clock DAG stats after 'Removing unconstrained drivers':
[12/10 02:12:06    742s]       cell counts      : b=346, i=2, icg=0, nicg=1, l=4, total=353
[12/10 02:12:06    742s]       misc counts      : r=4, pp=2
[12/10 02:12:06    742s]       cell areas       : b=3664.400um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3747.200um^2
[12/10 02:12:06    742s]       cell capacitance : b=2.322pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.482pF
[12/10 02:12:06    742s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:12:06    742s]       wire capacitance : top=0.000pF, trunk=1.434pF, leaf=12.780pF, total=14.214pF
[12/10 02:12:06    742s]       wire lengths     : top=0.000um, trunk=12474.898um, leaf=112458.321um, total=124933.220um
[12/10 02:12:06    742s]       hp wire lengths  : top=0.000um, trunk=8631.300um, leaf=28087.100um, total=36718.400um
[12/10 02:12:06    742s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[12/10 02:12:06    742s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[12/10 02:12:06    742s]       Trunk : target=0.118ns count=40 avg=0.064ns sd=0.029ns min=0.000ns max=0.112ns {20 <= 0.071ns, 17 <= 0.094ns, 1 <= 0.106ns, 1 <= 0.112ns, 1 <= 0.118ns}
[12/10 02:12:06    742s]       Leaf  : target=0.118ns count=320 avg=0.086ns sd=0.011ns min=0.017ns max=0.111ns {26 <= 0.071ns, 292 <= 0.094ns, 1 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:12:06    742s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[12/10 02:12:06    742s]        Bufs: BUFX16MA10TR: 53 FRICGX13BA10TR: 3 FRICGX11BA10TR: 290 
[12/10 02:12:06    742s]        Invs: INVX16BA10TR: 2 
[12/10 02:12:06    742s]       NICGs: AND2X11MA10TR: 1 
[12/10 02:12:06    742s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/10 02:12:06    742s]     Clock DAG hash after 'Removing unconstrained drivers': 15612004214296409871 11183960796002831913
[12/10 02:12:06    742s]     Clock DAG hash after 'Removing unconstrained drivers': 15612004214296409871 11183960796002831913
[12/10 02:12:06    742s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[12/10 02:12:06    742s]       skew_group my_clk/mode: insertion delay [min=0.217, max=0.628], skew [0.411 vs 0.058*]
[12/10 02:12:06    742s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_11_/CK
[12/10 02:12:06    742s]           max path sink: vproc_top_genblk4_vcache_way1/tags_reg_7__12_/CK
[12/10 02:12:06    742s]     Skew group summary after 'Removing unconstrained drivers':
[12/10 02:12:06    742s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.197, max=0.236], skew [0.039 vs 0.058]
[12/10 02:12:06    742s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.236, max=0.236], skew [0.000 vs 0.058]
[12/10 02:12:06    742s]       skew_group my_clk/mode: insertion delay [min=0.217, max=0.628], skew [0.411 vs 0.058*]
[12/10 02:12:06    742s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:12:06    742s]   Removing unconstrained drivers done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/10 02:12:07    742s]   Reducing insertion delay 1...
[12/10 02:12:07    742s]     Clock DAG hash before 'Reducing insertion delay 1': 15612004214296409871 11183960796002831913
[12/10 02:12:07    742s]     Clock DAG stats after 'Reducing insertion delay 1':
[12/10 02:12:07    742s]       cell counts      : b=346, i=2, icg=0, nicg=1, l=4, total=353
[12/10 02:12:07    742s]       misc counts      : r=4, pp=2
[12/10 02:12:07    742s]       cell areas       : b=3664.400um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3747.200um^2
[12/10 02:12:07    742s]       cell capacitance : b=2.322pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.482pF
[12/10 02:12:07    742s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:12:07    742s]       wire capacitance : top=0.000pF, trunk=1.434pF, leaf=12.780pF, total=14.214pF
[12/10 02:12:07    742s]       wire lengths     : top=0.000um, trunk=12474.898um, leaf=112458.321um, total=124933.220um
[12/10 02:12:07    742s]       hp wire lengths  : top=0.000um, trunk=8631.300um, leaf=28087.100um, total=36718.400um
[12/10 02:12:07    742s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[12/10 02:12:07    742s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[12/10 02:12:07    742s]       Trunk : target=0.118ns count=40 avg=0.064ns sd=0.029ns min=0.000ns max=0.112ns {20 <= 0.071ns, 17 <= 0.094ns, 1 <= 0.106ns, 1 <= 0.112ns, 1 <= 0.118ns}
[12/10 02:12:07    742s]       Leaf  : target=0.118ns count=320 avg=0.086ns sd=0.011ns min=0.017ns max=0.111ns {26 <= 0.071ns, 292 <= 0.094ns, 1 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:12:07    742s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[12/10 02:12:07    742s]        Bufs: BUFX16MA10TR: 53 FRICGX13BA10TR: 3 FRICGX11BA10TR: 290 
[12/10 02:12:07    742s]        Invs: INVX16BA10TR: 2 
[12/10 02:12:07    742s]       NICGs: AND2X11MA10TR: 1 
[12/10 02:12:07    742s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/10 02:12:07    742s]     Clock DAG hash after 'Reducing insertion delay 1': 15612004214296409871 11183960796002831913
[12/10 02:12:07    743s]     Clock DAG hash after 'Reducing insertion delay 1': 15612004214296409871 11183960796002831913
[12/10 02:12:07    743s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[12/10 02:12:07    743s]       skew_group my_clk/mode: insertion delay [min=0.217, max=0.628], skew [0.411 vs 0.058*]
[12/10 02:12:07    743s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_11_/CK
[12/10 02:12:07    743s]           max path sink: vproc_top_genblk4_vcache_way1/tags_reg_7__12_/CK
[12/10 02:12:07    743s]     Skew group summary after 'Reducing insertion delay 1':
[12/10 02:12:07    743s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.197, max=0.236], skew [0.039 vs 0.058]
[12/10 02:12:07    743s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.236, max=0.236], skew [0.000 vs 0.058]
[12/10 02:12:07    743s]       skew_group my_clk/mode: insertion delay [min=0.217, max=0.628], skew [0.411 vs 0.058*]
[12/10 02:12:07    743s]     Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:12:07    743s]   Reducing insertion delay 1 done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/10 02:12:07    743s]   Removing longest path buffering...
[12/10 02:12:07    743s]     Clock DAG hash before 'Removing longest path buffering': 15612004214296409871 11183960796002831913
[12/10 02:12:09    744s]     Clock DAG stats after 'Removing longest path buffering':
[12/10 02:12:09    744s]       cell counts      : b=342, i=2, icg=0, nicg=1, l=4, total=349
[12/10 02:12:09    744s]       misc counts      : r=4, pp=2
[12/10 02:12:09    744s]       cell areas       : b=3609.200um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3692.000um^2
[12/10 02:12:09    744s]       cell capacitance : b=2.279pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.438pF
[12/10 02:12:09    744s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:12:09    744s]       wire capacitance : top=0.000pF, trunk=1.477pF, leaf=12.877pF, total=14.353pF
[12/10 02:12:09    744s]       wire lengths     : top=0.000um, trunk=12880.698um, leaf=113282.821um, total=126163.519um
[12/10 02:12:09    744s]       hp wire lengths  : top=0.000um, trunk=8672.100um, leaf=28914.700um, total=37586.800um
[12/10 02:12:09    744s]     Clock DAG net violations after 'Removing longest path buffering': none
[12/10 02:12:09    744s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[12/10 02:12:09    744s]       Trunk : target=0.118ns count=36 avg=0.074ns sd=0.031ns min=0.000ns max=0.118ns {12 <= 0.071ns, 17 <= 0.094ns, 1 <= 0.106ns, 2 <= 0.112ns, 4 <= 0.118ns}
[12/10 02:12:09    744s]       Leaf  : target=0.118ns count=320 avg=0.086ns sd=0.010ns min=0.017ns max=0.112ns {25 <= 0.071ns, 292 <= 0.094ns, 1 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:12:09    744s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[12/10 02:12:09    744s]        Bufs: BUFX16MA10TR: 46 FRICGX13BA10TR: 4 FRICGX11BA10TR: 291 BUFX5BA10TR: 1 
[12/10 02:12:09    744s]        Invs: INVX16BA10TR: 2 
[12/10 02:12:09    744s]       NICGs: AND2X11MA10TR: 1 
[12/10 02:12:09    744s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/10 02:12:09    744s]     Clock DAG hash after 'Removing longest path buffering': 478497694698385363 18178459147413680081
[12/10 02:12:09    744s]     Clock DAG hash after 'Removing longest path buffering': 478497694698385363 18178459147413680081
[12/10 02:12:09    744s]     Primary reporting skew groups after 'Removing longest path buffering':
[12/10 02:12:09    744s]       skew_group my_clk/mode: insertion delay [min=0.187, max=0.560], skew [0.373 vs 0.058*]
[12/10 02:12:09    744s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_9_/CK
[12/10 02:12:09    744s]           max path sink: vproc_top_genblk4_vcache_way0/lines_reg_7__159_/CK
[12/10 02:12:09    744s]     Skew group summary after 'Removing longest path buffering':
[12/10 02:12:09    744s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.175, max=0.210], skew [0.035 vs 0.058]
[12/10 02:12:09    744s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.175, max=0.210], skew [0.035 vs 0.058]
[12/10 02:12:09    744s]       skew_group my_clk/mode: insertion delay [min=0.187, max=0.560], skew [0.373 vs 0.058*]
[12/10 02:12:09    744s]     Legalizer API calls during this step: 198 succeeded with high effort: 198 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:12:09    744s]   Removing longest path buffering done. (took cpu=0:00:01.9 real=0:00:01.9)
[12/10 02:12:09    744s]   Reducing insertion delay 2...
[12/10 02:12:09    745s]     Clock DAG hash before 'Reducing insertion delay 2': 478497694698385363 18178459147413680081
[12/10 02:12:17    752s]     Path optimization required 1355 stage delay updates 
[12/10 02:12:17    752s]     Clock DAG stats after 'Reducing insertion delay 2':
[12/10 02:12:17    752s]       cell counts      : b=342, i=2, icg=0, nicg=1, l=4, total=349
[12/10 02:12:17    752s]       misc counts      : r=4, pp=2
[12/10 02:12:17    752s]       cell areas       : b=3612.800um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3695.600um^2
[12/10 02:12:17    752s]       cell capacitance : b=2.283pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.443pF
[12/10 02:12:17    752s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:12:17    752s]       wire capacitance : top=0.000pF, trunk=1.454pF, leaf=12.896pF, total=14.351pF
[12/10 02:12:17    752s]       wire lengths     : top=0.000um, trunk=12659.197um, leaf=113458.822um, total=126118.019um
[12/10 02:12:17    752s]       hp wire lengths  : top=0.000um, trunk=8633.900um, leaf=29088.000um, total=37721.900um
[12/10 02:12:17    752s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[12/10 02:12:17    752s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[12/10 02:12:17    752s]       Trunk : target=0.118ns count=36 avg=0.072ns sd=0.028ns min=0.000ns max=0.117ns {12 <= 0.071ns, 18 <= 0.094ns, 3 <= 0.106ns, 1 <= 0.112ns, 2 <= 0.118ns}
[12/10 02:12:17    752s]       Leaf  : target=0.118ns count=320 avg=0.086ns sd=0.010ns min=0.017ns max=0.112ns {26 <= 0.071ns, 289 <= 0.094ns, 3 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:12:17    752s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[12/10 02:12:17    752s]        Bufs: BUFX16MA10TR: 47 FRICGX13BA10TR: 7 FRICGX11BA10TR: 287 BUFX5BA10TR: 1 
[12/10 02:12:17    752s]        Invs: INVX16BA10TR: 2 
[12/10 02:12:17    752s]       NICGs: AND2X11MA10TR: 1 
[12/10 02:12:17    752s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/10 02:12:17    752s]     Clock DAG hash after 'Reducing insertion delay 2': 3058930234669769051 7218051846233951021
[12/10 02:12:17    752s]     Clock DAG hash after 'Reducing insertion delay 2': 3058930234669769051 7218051846233951021
[12/10 02:12:17    753s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[12/10 02:12:17    753s]       skew_group my_clk/mode: insertion delay [min=0.171, max=0.507, avg=0.484, sd=0.017], skew [0.336 vs 0.058*], 99.6% {0.449, 0.507} (wid=0.124 ws=0.069) (gid=0.405 gs=0.288)
[12/10 02:12:17    753s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_15_/CK
[12/10 02:12:17    753s]           max path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/stage_state_q_reg_4__op_buffer__4__54_/CK
[12/10 02:12:17    753s]     Skew group summary after 'Reducing insertion delay 2':
[12/10 02:12:17    753s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.158, max=0.196, avg=0.176, sd=0.017], skew [0.038 vs 0.058], 100% {0.158, 0.196} (wid=0.043 ws=0.012) (gid=0.153 gs=0.038)
[12/10 02:12:17    753s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.158, max=0.196, avg=0.177, sd=0.021], skew [0.038 vs 0.058], 100% {0.158, 0.196} (wid=0.043 ws=0.000) (gid=0.153 gs=0.038)
[12/10 02:12:17    753s]       skew_group my_clk/mode: insertion delay [min=0.171, max=0.507, avg=0.484, sd=0.017], skew [0.336 vs 0.058*], 99.6% {0.449, 0.507} (wid=0.124 ws=0.069) (gid=0.405 gs=0.288)
[12/10 02:12:17    753s]     Legalizer API calls during this step: 676 succeeded with high effort: 676 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:12:17    753s]   Reducing insertion delay 2 done. (took cpu=0:00:08.4 real=0:00:08.5)
[12/10 02:12:17    753s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:12.2 real=0:00:12.2)
[12/10 02:12:17    753s]   CCOpt::Phase::Construction done. (took cpu=0:00:58.4 real=0:00:43.0)
[12/10 02:12:17    753s]   CCOpt::Phase::Implementation...
[12/10 02:12:17    753s]   Stage::Reducing Power...
[12/10 02:12:17    753s]   Improving clock tree routing...
[12/10 02:12:18    753s]     Clock DAG hash before 'Improving clock tree routing': 3058930234669769051 7218051846233951021
[12/10 02:12:18    753s]     Iteration 1...
[12/10 02:12:18    753s]     Iteration 1 done.
[12/10 02:12:18    754s]     Clock DAG stats after 'Improving clock tree routing':
[12/10 02:12:18    754s]       cell counts      : b=342, i=2, icg=0, nicg=1, l=4, total=349
[12/10 02:12:18    754s]       misc counts      : r=4, pp=2
[12/10 02:12:18    754s]       cell areas       : b=3612.800um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3695.600um^2
[12/10 02:12:18    754s]       cell capacitance : b=2.283pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.443pF
[12/10 02:12:18    754s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:12:18    754s]       wire capacitance : top=0.000pF, trunk=1.451pF, leaf=12.896pF, total=14.348pF
[12/10 02:12:18    754s]       wire lengths     : top=0.000um, trunk=12631.597um, leaf=113458.822um, total=126090.419um
[12/10 02:12:18    754s]       hp wire lengths  : top=0.000um, trunk=8635.500um, leaf=29088.000um, total=37723.500um
[12/10 02:12:18    754s]     Clock DAG net violations after 'Improving clock tree routing': none
[12/10 02:12:18    754s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[12/10 02:12:18    754s]       Trunk : target=0.118ns count=36 avg=0.072ns sd=0.028ns min=0.000ns max=0.117ns {12 <= 0.071ns, 18 <= 0.094ns, 3 <= 0.106ns, 1 <= 0.112ns, 2 <= 0.118ns}
[12/10 02:12:18    754s]       Leaf  : target=0.118ns count=320 avg=0.086ns sd=0.010ns min=0.017ns max=0.112ns {26 <= 0.071ns, 289 <= 0.094ns, 3 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:12:18    754s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[12/10 02:12:18    754s]        Bufs: BUFX16MA10TR: 47 FRICGX13BA10TR: 7 FRICGX11BA10TR: 287 BUFX5BA10TR: 1 
[12/10 02:12:18    754s]        Invs: INVX16BA10TR: 2 
[12/10 02:12:18    754s]       NICGs: AND2X11MA10TR: 1 
[12/10 02:12:18    754s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/10 02:12:18    754s]     Clock DAG hash after 'Improving clock tree routing': 5293252686249790235 15125089984538578029
[12/10 02:12:18    754s]     Clock DAG hash after 'Improving clock tree routing': 5293252686249790235 15125089984538578029
[12/10 02:12:18    754s]     Primary reporting skew groups after 'Improving clock tree routing':
[12/10 02:12:18    754s]       skew_group my_clk/mode: insertion delay [min=0.171, max=0.507], skew [0.336 vs 0.058*]
[12/10 02:12:19    754s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_15_/CK
[12/10 02:12:19    754s]           max path sink: vproc_top_genblk4_vcache_way1/lines_reg_7__365_/CK
[12/10 02:12:19    754s]     Skew group summary after 'Improving clock tree routing':
[12/10 02:12:19    754s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.158, max=0.196], skew [0.038 vs 0.058]
[12/10 02:12:19    754s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.158, max=0.196], skew [0.038 vs 0.058]
[12/10 02:12:19    754s]       skew_group my_clk/mode: insertion delay [min=0.171, max=0.507], skew [0.336 vs 0.058*]
[12/10 02:12:19    754s]     Legalizer API calls during this step: 86 succeeded with high effort: 86 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:12:19    754s]   Improving clock tree routing done. (took cpu=0:00:01.0 real=0:00:01.0)
[12/10 02:12:19    754s]   Reducing clock tree power 1...
[12/10 02:12:19    754s]     Clock DAG hash before 'Reducing clock tree power 1': 5293252686249790235 15125089984538578029
[12/10 02:12:19    754s]     Resizing gates: 
[12/10 02:12:19    754s]     Legalizer releasing space for clock trees
[12/10 02:12:19    754s]     Accumulated time to calculate placeable region: 0.00862
[12/10 02:12:19    754s]     Accumulated time to calculate placeable region: 0.00868
[12/10 02:12:19    754s]     Accumulated time to calculate placeable region: 0.00873
[12/10 02:12:19    754s]     Accumulated time to calculate placeable region: 0.00879
[12/10 02:12:19    755s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/10 02:12:20    759s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/10 02:12:20    759s]     100% 
[12/10 02:12:20    759s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[12/10 02:12:20    759s]       cell counts      : b=342, i=2, icg=0, nicg=1, l=4, total=349
[12/10 02:12:20    759s]       misc counts      : r=4, pp=2
[12/10 02:12:20    759s]       cell areas       : b=3578.800um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=39.600um^2, total=3635.600um^2
[12/10 02:12:20    759s]       cell capacitance : b=2.250pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.055pF, total=2.324pF
[12/10 02:12:20    759s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:12:20    759s]       wire capacitance : top=0.000pF, trunk=1.451pF, leaf=12.896pF, total=14.347pF
[12/10 02:12:20    759s]       wire lengths     : top=0.000um, trunk=12627.997um, leaf=113456.622um, total=126084.619um
[12/10 02:12:20    759s]       hp wire lengths  : top=0.000um, trunk=8635.500um, leaf=29088.000um, total=37723.500um
[12/10 02:12:20    759s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[12/10 02:12:20    759s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[12/10 02:12:20    759s]       Trunk : target=0.118ns count=36 avg=0.070ns sd=0.028ns min=0.000ns max=0.117ns {13 <= 0.071ns, 17 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/10 02:12:20    759s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.021ns max=0.112ns {22 <= 0.071ns, 292 <= 0.094ns, 4 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:12:20    759s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[12/10 02:12:20    759s]        Bufs: BUFX16MA10TR: 38 FRICGX13BA10TR: 8 FRICGX11BA10TR: 291 BUFX5BA10TR: 5 
[12/10 02:12:20    759s]        Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/10 02:12:20    759s]       NICGs: AND2X11MA10TR: 1 
[12/10 02:12:20    759s]      Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X3BA10TR: 1 NOR2X4MA10TR: 1 
[12/10 02:12:21    760s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 7138898144033992071 13862914475963725801
[12/10 02:12:21    760s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 7138898144033992071 13862914475963725801
[12/10 02:12:21    760s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[12/10 02:12:21    760s]       skew_group my_clk/mode: insertion delay [min=0.187, max=0.503], skew [0.316 vs 0.058*]
[12/10 02:12:21    760s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_15_/CK
[12/10 02:12:21    760s]           max path sink: vproc_top_genblk4_vcache_way1/lines_reg_7__365_/CK
[12/10 02:12:21    760s]     Skew group summary after reducing clock tree power 1 iteration 1:
[12/10 02:12:21    760s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.152, max=0.196], skew [0.044 vs 0.058]
[12/10 02:12:21    760s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.152, max=0.196], skew [0.044 vs 0.058]
[12/10 02:12:21    760s]       skew_group my_clk/mode: insertion delay [min=0.187, max=0.503], skew [0.316 vs 0.058*]
[12/10 02:12:21    760s]     Resizing gates: 
[12/10 02:12:21    760s]     Legalizer releasing space for clock trees
[12/10 02:12:21    760s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/10 02:12:22    764s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/10 02:12:22    764s]     100% 
[12/10 02:12:22    765s]     Clock DAG stats after reducing clock tree power 1 iteration 2:
[12/10 02:12:22    765s]       cell counts      : b=342, i=2, icg=0, nicg=1, l=4, total=349
[12/10 02:12:22    765s]       misc counts      : r=4, pp=2
[12/10 02:12:22    765s]       cell areas       : b=3578.800um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=36.400um^2, total=3632.400um^2
[12/10 02:12:22    765s]       cell capacitance : b=2.250pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.045pF, total=2.314pF
[12/10 02:12:22    765s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:12:22    765s]       wire capacitance : top=0.000pF, trunk=1.451pF, leaf=12.896pF, total=14.347pF
[12/10 02:12:22    765s]       wire lengths     : top=0.000um, trunk=12627.997um, leaf=113457.222um, total=126085.219um
[12/10 02:12:22    765s]       hp wire lengths  : top=0.000um, trunk=8635.500um, leaf=29088.000um, total=37723.500um
[12/10 02:12:22    765s]     Clock DAG net violations after reducing clock tree power 1 iteration 2: none
[12/10 02:12:22    765s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
[12/10 02:12:22    765s]       Trunk : target=0.118ns count=36 avg=0.070ns sd=0.028ns min=0.000ns max=0.117ns {13 <= 0.071ns, 17 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/10 02:12:22    765s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.021ns max=0.112ns {20 <= 0.071ns, 291 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:12:22    765s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
[12/10 02:12:22    765s]        Bufs: BUFX16MA10TR: 38 FRICGX13BA10TR: 8 FRICGX11BA10TR: 291 BUFX5BA10TR: 5 
[12/10 02:12:22    765s]        Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/10 02:12:22    765s]       NICGs: AND2X11MA10TR: 1 
[12/10 02:12:22    765s]      Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 1 
[12/10 02:12:23    765s]     Clock DAG hash after reducing clock tree power 1 iteration 2: 4276602342824346219 4330552627459976793
[12/10 02:12:23    765s]     Clock DAG hash after reducing clock tree power 1 iteration 2: 4276602342824346219 4330552627459976793
[12/10 02:12:23    765s]     Primary reporting skew groups after reducing clock tree power 1 iteration 2:
[12/10 02:12:23    765s]       skew_group my_clk/mode: insertion delay [min=0.187, max=0.503], skew [0.316 vs 0.058*]
[12/10 02:12:23    765s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_15_/CK
[12/10 02:12:23    765s]           max path sink: vproc_top_genblk4_vcache_way1/lines_reg_7__365_/CK
[12/10 02:12:23    765s]     Skew group summary after reducing clock tree power 1 iteration 2:
[12/10 02:12:23    765s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.152, max=0.196], skew [0.044 vs 0.058]
[12/10 02:12:23    765s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.152, max=0.196], skew [0.044 vs 0.058]
[12/10 02:12:23    765s]       skew_group my_clk/mode: insertion delay [min=0.187, max=0.503], skew [0.316 vs 0.058*]
[12/10 02:12:23    765s]     Resizing gates: 
[12/10 02:12:23    765s]     Legalizer releasing space for clock trees
[12/10 02:12:23    765s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/10 02:12:24    770s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/10 02:12:24    770s]     100% 
[12/10 02:12:25    770s]     Clock DAG stats after 'Reducing clock tree power 1':
[12/10 02:12:25    770s]       cell counts      : b=342, i=2, icg=0, nicg=1, l=4, total=349
[12/10 02:12:25    770s]       misc counts      : r=4, pp=2
[12/10 02:12:25    770s]       cell areas       : b=3578.800um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=36.400um^2, total=3632.400um^2
[12/10 02:12:25    770s]       cell capacitance : b=2.250pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.045pF, total=2.314pF
[12/10 02:12:25    770s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:12:25    770s]       wire capacitance : top=0.000pF, trunk=1.451pF, leaf=12.896pF, total=14.347pF
[12/10 02:12:25    770s]       wire lengths     : top=0.000um, trunk=12627.997um, leaf=113457.222um, total=126085.219um
[12/10 02:12:25    770s]       hp wire lengths  : top=0.000um, trunk=8635.500um, leaf=29088.000um, total=37723.500um
[12/10 02:12:25    770s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[12/10 02:12:25    770s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[12/10 02:12:25    770s]       Trunk : target=0.118ns count=36 avg=0.070ns sd=0.028ns min=0.000ns max=0.117ns {13 <= 0.071ns, 17 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/10 02:12:25    770s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.021ns max=0.112ns {20 <= 0.071ns, 291 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:12:25    770s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[12/10 02:12:25    770s]        Bufs: BUFX16MA10TR: 38 FRICGX13BA10TR: 8 FRICGX11BA10TR: 291 BUFX5BA10TR: 5 
[12/10 02:12:25    770s]        Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/10 02:12:25    770s]       NICGs: AND2X11MA10TR: 1 
[12/10 02:12:25    770s]      Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 1 
[12/10 02:12:25    770s]     Clock DAG hash after 'Reducing clock tree power 1': 4276602342824346219 4330552627459976793
[12/10 02:12:25    770s]     Clock DAG hash after 'Reducing clock tree power 1': 4276602342824346219 4330552627459976793
[12/10 02:12:25    770s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[12/10 02:12:25    770s]       skew_group my_clk/mode: insertion delay [min=0.187, max=0.503], skew [0.316 vs 0.058*]
[12/10 02:12:25    770s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_15_/CK
[12/10 02:12:25    770s]           max path sink: vproc_top_genblk4_vcache_way1/lines_reg_7__365_/CK
[12/10 02:12:25    770s]     Skew group summary after 'Reducing clock tree power 1':
[12/10 02:12:25    770s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.152, max=0.196], skew [0.044 vs 0.058]
[12/10 02:12:25    770s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.152, max=0.196], skew [0.044 vs 0.058]
[12/10 02:12:25    770s]       skew_group my_clk/mode: insertion delay [min=0.187, max=0.503], skew [0.316 vs 0.058*]
[12/10 02:12:25    770s]     Legalizer API calls during this step: 2376 succeeded with high effort: 2376 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:12:25    770s]   Reducing clock tree power 1 done. (took cpu=0:00:16.4 real=0:00:06.3)
[12/10 02:12:25    770s]   Reducing clock tree power 2...
[12/10 02:12:25    771s]     Clock DAG hash before 'Reducing clock tree power 2': 4276602342824346219 4330552627459976793
[12/10 02:12:25    771s]     Path optimization required 110 stage delay updates 
[12/10 02:12:26    771s]     Clock DAG stats after 'Reducing clock tree power 2':
[12/10 02:12:26    771s]       cell counts      : b=342, i=2, icg=0, nicg=1, l=4, total=349
[12/10 02:12:26    771s]       misc counts      : r=4, pp=2
[12/10 02:12:26    771s]       cell areas       : b=3578.800um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=36.400um^2, total=3632.400um^2
[12/10 02:12:26    771s]       cell capacitance : b=2.250pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.045pF, total=2.314pF
[12/10 02:12:26    771s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:12:26    771s]       wire capacitance : top=0.000pF, trunk=1.454pF, leaf=12.902pF, total=14.355pF
[12/10 02:12:26    771s]       wire lengths     : top=0.000um, trunk=12661.797um, leaf=113510.022um, total=126171.819um
[12/10 02:12:26    771s]       hp wire lengths  : top=0.000um, trunk=8635.500um, leaf=29139.600um, total=37775.100um
[12/10 02:12:26    771s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[12/10 02:12:26    771s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[12/10 02:12:26    771s]       Trunk : target=0.118ns count=36 avg=0.070ns sd=0.028ns min=0.000ns max=0.117ns {13 <= 0.071ns, 17 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/10 02:12:26    771s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.021ns max=0.112ns {20 <= 0.071ns, 291 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:12:26    771s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[12/10 02:12:26    771s]        Bufs: BUFX16MA10TR: 38 FRICGX13BA10TR: 8 FRICGX11BA10TR: 291 BUFX5BA10TR: 5 
[12/10 02:12:26    771s]        Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/10 02:12:26    771s]       NICGs: AND2X11MA10TR: 1 
[12/10 02:12:26    771s]      Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 1 
[12/10 02:12:26    771s]     Clock DAG hash after 'Reducing clock tree power 2': 8961666151355815249 8108223677862282139
[12/10 02:12:26    771s]     Clock DAG hash after 'Reducing clock tree power 2': 8961666151355815249 8108223677862282139
[12/10 02:12:26    771s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[12/10 02:12:26    771s]       skew_group my_clk/mode: insertion delay [min=0.189, max=0.503, avg=0.486, sd=0.013], skew [0.314 vs 0.058*], 99.9% {0.464, 0.503} (wid=0.120 ws=0.066) (gid=0.420 gs=0.286)
[12/10 02:12:26    771s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_15_/CK
[12/10 02:12:26    771s]           max path sink: vproc_top_genblk4_vcache_way1/lines_reg_7__365_/CK
[12/10 02:12:26    771s]     Skew group summary after 'Reducing clock tree power 2':
[12/10 02:12:26    771s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.151, max=0.195, avg=0.173, sd=0.019], skew [0.044 vs 0.058], 100% {0.151, 0.195} (wid=0.038 ws=0.007) (gid=0.157 gs=0.044)
[12/10 02:12:26    771s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.151, max=0.195, avg=0.173, sd=0.024], skew [0.044 vs 0.058], 100% {0.151, 0.195} (wid=0.038 ws=0.000) (gid=0.157 gs=0.044)
[12/10 02:12:26    772s]       skew_group my_clk/mode: insertion delay [min=0.189, max=0.503, avg=0.486, sd=0.013], skew [0.314 vs 0.058*], 99.9% {0.464, 0.503} (wid=0.120 ws=0.066) (gid=0.420 gs=0.286)
[12/10 02:12:26    772s]     Legalizer API calls during this step: 63 succeeded with high effort: 63 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:12:26    772s]   Reducing clock tree power 2 done. (took cpu=0:00:01.2 real=0:00:01.2)
[12/10 02:12:26    772s]   Stage::Reducing Power done. (took cpu=0:00:18.7 real=0:00:08.6)
[12/10 02:12:26    772s]   Stage::Balancing...
[12/10 02:12:26    772s]   Approximately balancing fragments step...
[12/10 02:12:26    772s]     Clock DAG hash before 'Approximately balancing fragments step': 8961666151355815249 8108223677862282139
[12/10 02:12:26    772s]     Resolve constraints - Approximately balancing fragments...
[12/10 02:12:26    772s]     Resolving skew group constraints...
[12/10 02:12:28    773s]       Solving LP: 3 skew groups; 23 fragments, 36 fraglets and 37 vertices; 113 variables and 339 constraints; tolerance 1
[12/10 02:12:29    774s]     Resolving skew group constraints done.
[12/10 02:12:29    774s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:02.5 real=0:00:02.5)
[12/10 02:12:29    774s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[12/10 02:12:30    775s]     Trial balancer estimated the amount of delay to be added in balancing: 0.256ns
[12/10 02:12:30    775s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/10 02:12:30    775s]     Approximately balancing fragments...
[12/10 02:12:30    775s]       Moving gates to improve sub-tree skew...
[12/10 02:12:30    775s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 8961666151355815249 8108223677862282139
[12/10 02:12:30    775s]         Tried: 357 Succeeded: 0
[12/10 02:12:30    775s]         Topology Tried: 0 Succeeded: 0
[12/10 02:12:30    775s]         0 Succeeded with SS ratio
[12/10 02:12:30    775s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[12/10 02:12:30    775s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[12/10 02:12:30    776s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[12/10 02:12:30    776s]           cell counts      : b=342, i=2, icg=0, nicg=1, l=4, total=349
[12/10 02:12:30    776s]           misc counts      : r=4, pp=2
[12/10 02:12:30    776s]           cell areas       : b=3578.800um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=36.400um^2, total=3632.400um^2
[12/10 02:12:30    776s]           cell capacitance : b=2.250pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.045pF, total=2.314pF
[12/10 02:12:30    776s]           sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:12:30    776s]           wire capacitance : top=0.000pF, trunk=1.454pF, leaf=12.902pF, total=14.355pF
[12/10 02:12:30    776s]           wire lengths     : top=0.000um, trunk=12661.797um, leaf=113510.022um, total=126171.819um
[12/10 02:12:30    776s]           hp wire lengths  : top=0.000um, trunk=8635.500um, leaf=29139.600um, total=37775.100um
[12/10 02:12:30    776s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[12/10 02:12:30    776s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[12/10 02:12:30    776s]           Trunk : target=0.118ns count=36 avg=0.070ns sd=0.028ns min=0.000ns max=0.117ns {13 <= 0.071ns, 17 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/10 02:12:30    776s]           Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.021ns max=0.112ns {20 <= 0.071ns, 291 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:12:30    776s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[12/10 02:12:30    776s]            Bufs: BUFX16MA10TR: 38 FRICGX13BA10TR: 8 FRICGX11BA10TR: 291 BUFX5BA10TR: 5 
[12/10 02:12:30    776s]            Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/10 02:12:30    776s]           NICGs: AND2X11MA10TR: 1 
[12/10 02:12:30    776s]          Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 1 
[12/10 02:12:30    776s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 8961666151355815249 8108223677862282139
[12/10 02:12:30    776s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 8961666151355815249 8108223677862282139
[12/10 02:12:30    776s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:12:30    776s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/10 02:12:30    776s]       Approximately balancing fragments bottom up...
[12/10 02:12:30    776s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 8961666151355815249 8108223677862282139
[12/10 02:12:30    776s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[12/10 02:12:33    778s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[12/10 02:12:33    778s]           cell counts      : b=342, i=2, icg=0, nicg=1, l=4, total=349
[12/10 02:12:33    778s]           misc counts      : r=4, pp=2
[12/10 02:12:33    778s]           cell areas       : b=3578.800um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=36.400um^2, total=3632.400um^2
[12/10 02:12:33    778s]           cell capacitance : b=2.250pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.045pF, total=2.314pF
[12/10 02:12:33    778s]           sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:12:33    778s]           wire capacitance : top=0.000pF, trunk=1.454pF, leaf=12.902pF, total=14.355pF
[12/10 02:12:33    778s]           wire lengths     : top=0.000um, trunk=12661.797um, leaf=113510.022um, total=126171.819um
[12/10 02:12:33    778s]           hp wire lengths  : top=0.000um, trunk=8635.500um, leaf=29139.600um, total=37775.100um
[12/10 02:12:33    778s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[12/10 02:12:33    778s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[12/10 02:12:33    778s]           Trunk : target=0.118ns count=36 avg=0.070ns sd=0.028ns min=0.000ns max=0.117ns {13 <= 0.071ns, 17 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/10 02:12:33    778s]           Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.021ns max=0.112ns {20 <= 0.071ns, 291 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:12:33    778s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[12/10 02:12:33    778s]            Bufs: BUFX16MA10TR: 38 FRICGX13BA10TR: 8 FRICGX11BA10TR: 291 BUFX5BA10TR: 5 
[12/10 02:12:33    778s]            Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/10 02:12:33    778s]           NICGs: AND2X11MA10TR: 1 
[12/10 02:12:33    778s]          Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 1 
[12/10 02:12:33    778s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 8961666151355815249 8108223677862282139
[12/10 02:12:33    778s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 8961666151355815249 8108223677862282139
[12/10 02:12:33    778s]         Legalizer API calls during this step: 33 succeeded with high effort: 33 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:12:33    778s]       Approximately balancing fragments bottom up done. (took cpu=0:00:02.4 real=0:00:02.4)
[12/10 02:12:33    778s]       Approximately balancing fragments, wire and cell delays...
[12/10 02:12:33    778s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[12/10 02:12:34    779s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/10 02:12:34    779s]           cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:12:34    779s]           misc counts      : r=4, pp=2
[12/10 02:12:34    779s]           cell areas       : b=3592.000um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=36.400um^2, total=3645.600um^2
[12/10 02:12:34    779s]           cell capacitance : b=2.258pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.045pF, total=2.322pF
[12/10 02:12:34    779s]           sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:12:34    779s]           wire capacitance : top=0.000pF, trunk=1.553pF, leaf=12.900pF, total=14.453pF
[12/10 02:12:34    779s]           wire lengths     : top=0.000um, trunk=13515.597um, leaf=113484.222um, total=126999.819um
[12/10 02:12:34    779s]           hp wire lengths  : top=0.000um, trunk=9528.500um, leaf=29116.000um, total=38644.500um
[12/10 02:12:34    779s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[12/10 02:12:34    779s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/10 02:12:34    779s]           Trunk : target=0.118ns count=39 avg=0.070ns sd=0.027ns min=0.000ns max=0.117ns {15 <= 0.071ns, 17 <= 0.094ns, 6 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/10 02:12:34    779s]           Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.021ns max=0.112ns {20 <= 0.071ns, 291 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:12:34    779s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[12/10 02:12:34    779s]            Bufs: BUFX16MA10TR: 38 FRICGX13BA10TR: 8 FRICGX11BA10TR: 291 BUFX5BA10TR: 8 
[12/10 02:12:34    779s]            Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/10 02:12:34    779s]           NICGs: AND2X11MA10TR: 1 
[12/10 02:12:34    779s]          Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 1 
[12/10 02:12:34    779s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 16578482136202569496 10536811525725313030
[12/10 02:12:34    779s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[12/10 02:12:34    779s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[12/10 02:12:34    780s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[12/10 02:12:34    780s]           cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:12:34    780s]           misc counts      : r=4, pp=2
[12/10 02:12:34    780s]           cell areas       : b=3592.000um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=36.400um^2, total=3645.600um^2
[12/10 02:12:34    780s]           cell capacitance : b=2.258pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.045pF, total=2.322pF
[12/10 02:12:34    780s]           sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:12:34    780s]           wire capacitance : top=0.000pF, trunk=1.553pF, leaf=12.900pF, total=14.453pF
[12/10 02:12:34    780s]           wire lengths     : top=0.000um, trunk=13515.597um, leaf=113484.222um, total=126999.819um
[12/10 02:12:34    780s]           hp wire lengths  : top=0.000um, trunk=9528.500um, leaf=29116.000um, total=38644.500um
[12/10 02:12:34    780s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[12/10 02:12:34    780s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[12/10 02:12:34    780s]           Trunk : target=0.118ns count=39 avg=0.070ns sd=0.027ns min=0.000ns max=0.117ns {15 <= 0.071ns, 17 <= 0.094ns, 6 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/10 02:12:34    780s]           Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.021ns max=0.112ns {20 <= 0.071ns, 291 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:12:34    780s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[12/10 02:12:34    780s]            Bufs: BUFX16MA10TR: 38 FRICGX13BA10TR: 8 FRICGX11BA10TR: 291 BUFX5BA10TR: 8 
[12/10 02:12:34    780s]            Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/10 02:12:34    780s]           NICGs: AND2X11MA10TR: 1 
[12/10 02:12:34    780s]          Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 1 
[12/10 02:12:34    780s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 2: 16578482136202569496 10536811525725313030
[12/10 02:12:34    780s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[12/10 02:12:34    780s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:01.7 real=0:00:01.7)
[12/10 02:12:34    780s]     Approximately balancing fragments done.
[12/10 02:12:35    780s]     Clock DAG stats after 'Approximately balancing fragments step':
[12/10 02:12:35    780s]       cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:12:35    780s]       misc counts      : r=4, pp=2
[12/10 02:12:35    780s]       cell areas       : b=3592.000um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=36.400um^2, total=3645.600um^2
[12/10 02:12:35    780s]       cell capacitance : b=2.258pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.045pF, total=2.322pF
[12/10 02:12:35    780s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:12:35    780s]       wire capacitance : top=0.000pF, trunk=1.553pF, leaf=12.900pF, total=14.453pF
[12/10 02:12:35    780s]       wire lengths     : top=0.000um, trunk=13515.597um, leaf=113484.222um, total=126999.819um
[12/10 02:12:35    780s]       hp wire lengths  : top=0.000um, trunk=9528.500um, leaf=29116.000um, total=38644.500um
[12/10 02:12:35    780s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[12/10 02:12:35    780s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[12/10 02:12:35    780s]       Trunk : target=0.118ns count=39 avg=0.070ns sd=0.027ns min=0.000ns max=0.117ns {15 <= 0.071ns, 17 <= 0.094ns, 6 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/10 02:12:35    780s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.021ns max=0.112ns {20 <= 0.071ns, 291 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:12:35    780s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[12/10 02:12:35    780s]        Bufs: BUFX16MA10TR: 38 FRICGX13BA10TR: 8 FRICGX11BA10TR: 291 BUFX5BA10TR: 8 
[12/10 02:12:35    780s]        Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/10 02:12:35    780s]       NICGs: AND2X11MA10TR: 1 
[12/10 02:12:35    780s]      Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 1 
[12/10 02:12:35    780s]     Clock DAG hash after 'Approximately balancing fragments step': 16578482136202569496 10536811525725313030
[12/10 02:12:35    780s]     Clock DAG hash after 'Approximately balancing fragments step': 16578482136202569496 10536811525725313030
[12/10 02:12:35    780s]     Legalizer API calls during this step: 300 succeeded with high effort: 300 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:12:35    780s]   Approximately balancing fragments step done. (took cpu=0:00:08.8 real=0:00:08.8)
[12/10 02:12:35    781s]   Clock DAG stats after Approximately balancing fragments:
[12/10 02:12:35    781s]     cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:12:35    781s]     misc counts      : r=4, pp=2
[12/10 02:12:35    781s]     cell areas       : b=3592.000um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=36.400um^2, total=3645.600um^2
[12/10 02:12:35    781s]     cell capacitance : b=2.258pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.045pF, total=2.322pF
[12/10 02:12:35    781s]     sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:12:35    781s]     wire capacitance : top=0.000pF, trunk=1.553pF, leaf=12.900pF, total=14.453pF
[12/10 02:12:35    781s]     wire lengths     : top=0.000um, trunk=13515.597um, leaf=113484.222um, total=126999.819um
[12/10 02:12:35    781s]     hp wire lengths  : top=0.000um, trunk=9528.500um, leaf=29116.000um, total=38644.500um
[12/10 02:12:35    781s]   Clock DAG net violations after Approximately balancing fragments: none
[12/10 02:12:35    781s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[12/10 02:12:35    781s]     Trunk : target=0.118ns count=39 avg=0.070ns sd=0.027ns min=0.000ns max=0.117ns {15 <= 0.071ns, 17 <= 0.094ns, 6 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/10 02:12:35    781s]     Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.021ns max=0.112ns {20 <= 0.071ns, 291 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:12:35    781s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[12/10 02:12:35    781s]      Bufs: BUFX16MA10TR: 38 FRICGX13BA10TR: 8 FRICGX11BA10TR: 291 BUFX5BA10TR: 8 
[12/10 02:12:35    781s]      Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/10 02:12:35    781s]     NICGs: AND2X11MA10TR: 1 
[12/10 02:12:35    781s]    Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 1 
[12/10 02:12:35    781s]   Clock DAG hash after Approximately balancing fragments: 16578482136202569496 10536811525725313030
[12/10 02:12:35    781s]   Clock DAG hash after Approximately balancing fragments: 16578482136202569496 10536811525725313030
[12/10 02:12:36    781s]   Primary reporting skew groups after Approximately balancing fragments:
[12/10 02:12:36    781s]     skew_group my_clk/mode: insertion delay [min=0.454, max=0.499], skew [0.046 vs 0.058]
[12/10 02:12:36    781s]         min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_6_/CK
[12/10 02:12:36    781s]         max path sink: vproc_top_genblk4_vcache_way1/lines_reg_7__365_/CK
[12/10 02:12:36    781s]   Skew group summary after Approximately balancing fragments:
[12/10 02:12:36    781s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.148, max=0.192], skew [0.044 vs 0.058]
[12/10 02:12:36    781s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.148, max=0.192], skew [0.044 vs 0.058]
[12/10 02:12:36    781s]     skew_group my_clk/mode: insertion delay [min=0.454, max=0.499], skew [0.046 vs 0.058]
[12/10 02:12:36    781s]   Improving fragments clock skew...
[12/10 02:12:36    781s]     Clock DAG hash before 'Improving fragments clock skew': 16578482136202569496 10536811525725313030
[12/10 02:12:37    782s]     Clock DAG stats after 'Improving fragments clock skew':
[12/10 02:12:37    782s]       cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:12:37    782s]       misc counts      : r=4, pp=2
[12/10 02:12:37    782s]       cell areas       : b=3592.000um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=36.400um^2, total=3645.600um^2
[12/10 02:12:37    782s]       cell capacitance : b=2.258pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.045pF, total=2.322pF
[12/10 02:12:37    782s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:12:37    782s]       wire capacitance : top=0.000pF, trunk=1.553pF, leaf=12.900pF, total=14.453pF
[12/10 02:12:37    782s]       wire lengths     : top=0.000um, trunk=13515.597um, leaf=113484.222um, total=126999.819um
[12/10 02:12:37    782s]       hp wire lengths  : top=0.000um, trunk=9528.500um, leaf=29116.000um, total=38644.500um
[12/10 02:12:37    782s]     Clock DAG net violations after 'Improving fragments clock skew': none
[12/10 02:12:37    782s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[12/10 02:12:37    782s]       Trunk : target=0.118ns count=39 avg=0.070ns sd=0.027ns min=0.000ns max=0.117ns {15 <= 0.071ns, 17 <= 0.094ns, 6 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/10 02:12:37    782s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.021ns max=0.112ns {20 <= 0.071ns, 291 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:12:37    782s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[12/10 02:12:37    782s]        Bufs: BUFX16MA10TR: 38 FRICGX13BA10TR: 8 FRICGX11BA10TR: 291 BUFX5BA10TR: 8 
[12/10 02:12:37    782s]        Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/10 02:12:37    782s]       NICGs: AND2X11MA10TR: 1 
[12/10 02:12:37    782s]      Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 1 
[12/10 02:12:37    782s]     Clock DAG hash after 'Improving fragments clock skew': 16578482136202569496 10536811525725313030
[12/10 02:12:37    782s]     Clock DAG hash after 'Improving fragments clock skew': 16578482136202569496 10536811525725313030
[12/10 02:12:37    782s]     Primary reporting skew groups after 'Improving fragments clock skew':
[12/10 02:12:37    782s]       skew_group my_clk/mode: insertion delay [min=0.454, max=0.499], skew [0.046 vs 0.058]
[12/10 02:12:37    783s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_6_/CK
[12/10 02:12:37    783s]           max path sink: vproc_top_genblk4_vcache_way1/lines_reg_7__365_/CK
[12/10 02:12:37    783s]     Skew group summary after 'Improving fragments clock skew':
[12/10 02:12:37    783s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.148, max=0.192], skew [0.044 vs 0.058]
[12/10 02:12:37    783s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.148, max=0.192], skew [0.044 vs 0.058]
[12/10 02:12:37    783s]       skew_group my_clk/mode: insertion delay [min=0.454, max=0.499], skew [0.046 vs 0.058]
[12/10 02:12:37    783s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:12:37    783s]   Improving fragments clock skew done. (took cpu=0:00:01.2 real=0:00:01.2)
[12/10 02:12:37    783s]   Approximately balancing step...
[12/10 02:12:37    783s]     Clock DAG hash before 'Approximately balancing step': 16578482136202569496 10536811525725313030
[12/10 02:12:37    783s]     Resolve constraints - Approximately balancing...
[12/10 02:12:37    783s]     Resolving skew group constraints...
[12/10 02:12:38    784s]       Solving LP: 3 skew groups; 23 fragments, 36 fraglets and 37 vertices; 113 variables and 339 constraints; tolerance 1
[12/10 02:12:38    784s]     Resolving skew group constraints done.
[12/10 02:12:38    784s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:01.1 real=0:00:01.1)
[12/10 02:12:38    784s]     Approximately balancing...
[12/10 02:12:38    784s]       Approximately balancing, wire and cell delays...
[12/10 02:12:38    784s]       Approximately balancing, wire and cell delays, iteration 1...
[12/10 02:12:39    784s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[12/10 02:12:39    784s]           cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:12:39    784s]           misc counts      : r=4, pp=2
[12/10 02:12:39    784s]           cell areas       : b=3592.000um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=36.400um^2, total=3645.600um^2
[12/10 02:12:39    784s]           cell capacitance : b=2.258pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.045pF, total=2.322pF
[12/10 02:12:39    784s]           sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:12:39    784s]           wire capacitance : top=0.000pF, trunk=1.553pF, leaf=12.900pF, total=14.453pF
[12/10 02:12:39    784s]           wire lengths     : top=0.000um, trunk=13515.597um, leaf=113484.222um, total=126999.819um
[12/10 02:12:39    784s]           hp wire lengths  : top=0.000um, trunk=9528.500um, leaf=29116.000um, total=38644.500um
[12/10 02:12:39    784s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[12/10 02:12:39    784s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[12/10 02:12:39    784s]           Trunk : target=0.118ns count=39 avg=0.070ns sd=0.027ns min=0.000ns max=0.117ns {15 <= 0.071ns, 17 <= 0.094ns, 6 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/10 02:12:39    784s]           Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.021ns max=0.112ns {20 <= 0.071ns, 291 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:12:39    784s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[12/10 02:12:39    784s]            Bufs: BUFX16MA10TR: 38 FRICGX13BA10TR: 8 FRICGX11BA10TR: 291 BUFX5BA10TR: 8 
[12/10 02:12:39    784s]            Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/10 02:12:39    784s]           NICGs: AND2X11MA10TR: 1 
[12/10 02:12:39    784s]          Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 1 
[12/10 02:12:39    784s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 16578482136202569496 10536811525725313030
[12/10 02:12:39    784s]       Approximately balancing, wire and cell delays, iteration 1 done.
[12/10 02:12:39    784s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/10 02:12:39    784s]     Approximately balancing done.
[12/10 02:12:39    785s]     Clock DAG stats after 'Approximately balancing step':
[12/10 02:12:39    785s]       cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:12:39    785s]       misc counts      : r=4, pp=2
[12/10 02:12:39    785s]       cell areas       : b=3592.000um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=36.400um^2, total=3645.600um^2
[12/10 02:12:39    785s]       cell capacitance : b=2.258pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.045pF, total=2.322pF
[12/10 02:12:39    785s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:12:39    785s]       wire capacitance : top=0.000pF, trunk=1.553pF, leaf=12.900pF, total=14.453pF
[12/10 02:12:39    785s]       wire lengths     : top=0.000um, trunk=13515.597um, leaf=113484.222um, total=126999.819um
[12/10 02:12:39    785s]       hp wire lengths  : top=0.000um, trunk=9528.500um, leaf=29116.000um, total=38644.500um
[12/10 02:12:39    785s]     Clock DAG net violations after 'Approximately balancing step': none
[12/10 02:12:39    785s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[12/10 02:12:39    785s]       Trunk : target=0.118ns count=39 avg=0.070ns sd=0.027ns min=0.000ns max=0.117ns {15 <= 0.071ns, 17 <= 0.094ns, 6 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/10 02:12:39    785s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.021ns max=0.112ns {20 <= 0.071ns, 291 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:12:39    785s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[12/10 02:12:39    785s]        Bufs: BUFX16MA10TR: 38 FRICGX13BA10TR: 8 FRICGX11BA10TR: 291 BUFX5BA10TR: 8 
[12/10 02:12:39    785s]        Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/10 02:12:39    785s]       NICGs: AND2X11MA10TR: 1 
[12/10 02:12:39    785s]      Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 1 
[12/10 02:12:39    785s]     Clock DAG hash after 'Approximately balancing step': 16578482136202569496 10536811525725313030
[12/10 02:12:39    785s]     Clock DAG hash after 'Approximately balancing step': 16578482136202569496 10536811525725313030
[12/10 02:12:39    785s]     Primary reporting skew groups after 'Approximately balancing step':
[12/10 02:12:39    785s]       skew_group my_clk/mode: insertion delay [min=0.454, max=0.499], skew [0.046 vs 0.058]
[12/10 02:12:39    785s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_6_/CK
[12/10 02:12:39    785s]           max path sink: vproc_top_genblk4_vcache_way1/lines_reg_7__365_/CK
[12/10 02:12:39    785s]     Skew group summary after 'Approximately balancing step':
[12/10 02:12:39    785s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.148, max=0.192], skew [0.044 vs 0.058]
[12/10 02:12:39    785s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.148, max=0.192], skew [0.044 vs 0.058]
[12/10 02:12:39    785s]       skew_group my_clk/mode: insertion delay [min=0.454, max=0.499], skew [0.046 vs 0.058]
[12/10 02:12:39    785s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:12:39    785s]   Approximately balancing step done. (took cpu=0:00:02.2 real=0:00:02.2)
[12/10 02:12:39    785s]   Fixing clock tree overload...
[12/10 02:12:39    785s]     Clock DAG hash before 'Fixing clock tree overload': 16578482136202569496 10536811525725313030
[12/10 02:12:39    785s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/10 02:12:40    785s]     Clock DAG stats after 'Fixing clock tree overload':
[12/10 02:12:40    785s]       cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:12:40    785s]       misc counts      : r=4, pp=2
[12/10 02:12:40    785s]       cell areas       : b=3592.000um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=36.400um^2, total=3645.600um^2
[12/10 02:12:40    785s]       cell capacitance : b=2.258pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.045pF, total=2.322pF
[12/10 02:12:40    785s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:12:40    785s]       wire capacitance : top=0.000pF, trunk=1.553pF, leaf=12.900pF, total=14.453pF
[12/10 02:12:40    785s]       wire lengths     : top=0.000um, trunk=13515.597um, leaf=113484.222um, total=126999.819um
[12/10 02:12:40    785s]       hp wire lengths  : top=0.000um, trunk=9528.500um, leaf=29116.000um, total=38644.500um
[12/10 02:12:40    785s]     Clock DAG net violations after 'Fixing clock tree overload': none
[12/10 02:12:40    785s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[12/10 02:12:40    785s]       Trunk : target=0.118ns count=39 avg=0.070ns sd=0.027ns min=0.000ns max=0.117ns {15 <= 0.071ns, 17 <= 0.094ns, 6 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/10 02:12:40    785s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.021ns max=0.112ns {20 <= 0.071ns, 291 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:12:40    785s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[12/10 02:12:40    785s]        Bufs: BUFX16MA10TR: 38 FRICGX13BA10TR: 8 FRICGX11BA10TR: 291 BUFX5BA10TR: 8 
[12/10 02:12:40    785s]        Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/10 02:12:40    785s]       NICGs: AND2X11MA10TR: 1 
[12/10 02:12:40    785s]      Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 1 
[12/10 02:12:40    785s]     Clock DAG hash after 'Fixing clock tree overload': 16578482136202569496 10536811525725313030
[12/10 02:12:40    785s]     Clock DAG hash after 'Fixing clock tree overload': 16578482136202569496 10536811525725313030
[12/10 02:12:40    785s]     Primary reporting skew groups after 'Fixing clock tree overload':
[12/10 02:12:40    785s]       skew_group my_clk/mode: insertion delay [min=0.454, max=0.499], skew [0.046 vs 0.058]
[12/10 02:12:40    785s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_6_/CK
[12/10 02:12:40    785s]           max path sink: vproc_top_genblk4_vcache_way1/lines_reg_7__365_/CK
[12/10 02:12:40    785s]     Skew group summary after 'Fixing clock tree overload':
[12/10 02:12:40    785s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.148, max=0.192], skew [0.044 vs 0.058]
[12/10 02:12:40    785s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.148, max=0.192], skew [0.044 vs 0.058]
[12/10 02:12:40    785s]       skew_group my_clk/mode: insertion delay [min=0.454, max=0.499], skew [0.046 vs 0.058]
[12/10 02:12:40    785s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:12:40    785s]   Fixing clock tree overload done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/10 02:12:40    785s]   Approximately balancing paths...
[12/10 02:12:40    785s]     Clock DAG hash before 'Approximately balancing paths': 16578482136202569496 10536811525725313030
[12/10 02:12:40    785s]     Added 0 buffers.
[12/10 02:12:40    786s]     Clock DAG stats after 'Approximately balancing paths':
[12/10 02:12:40    786s]       cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:12:40    786s]       misc counts      : r=4, pp=2
[12/10 02:12:40    786s]       cell areas       : b=3592.000um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=36.400um^2, total=3645.600um^2
[12/10 02:12:40    786s]       cell capacitance : b=2.258pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.045pF, total=2.322pF
[12/10 02:12:40    786s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:12:40    786s]       wire capacitance : top=0.000pF, trunk=1.553pF, leaf=12.900pF, total=14.453pF
[12/10 02:12:40    786s]       wire lengths     : top=0.000um, trunk=13515.597um, leaf=113484.222um, total=126999.819um
[12/10 02:12:40    786s]       hp wire lengths  : top=0.000um, trunk=9528.500um, leaf=29116.000um, total=38644.500um
[12/10 02:12:40    786s]     Clock DAG net violations after 'Approximately balancing paths': none
[12/10 02:12:40    786s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[12/10 02:12:40    786s]       Trunk : target=0.118ns count=39 avg=0.070ns sd=0.027ns min=0.000ns max=0.117ns {15 <= 0.071ns, 17 <= 0.094ns, 6 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/10 02:12:40    786s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.021ns max=0.112ns {20 <= 0.071ns, 291 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:12:40    786s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[12/10 02:12:40    786s]        Bufs: BUFX16MA10TR: 38 FRICGX13BA10TR: 8 FRICGX11BA10TR: 291 BUFX5BA10TR: 8 
[12/10 02:12:40    786s]        Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/10 02:12:40    786s]       NICGs: AND2X11MA10TR: 1 
[12/10 02:12:40    786s]      Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 1 
[12/10 02:12:40    786s]     Clock DAG hash after 'Approximately balancing paths': 16578482136202569496 10536811525725313030
[12/10 02:12:40    786s]     Clock DAG hash after 'Approximately balancing paths': 16578482136202569496 10536811525725313030
[12/10 02:12:41    786s]     Primary reporting skew groups after 'Approximately balancing paths':
[12/10 02:12:41    786s]       skew_group my_clk/mode: insertion delay [min=0.454, max=0.499, avg=0.483, sd=0.008], skew [0.046 vs 0.058], 100% {0.454, 0.499} (wid=0.119 ws=0.066) (gid=0.418 gs=0.052)
[12/10 02:12:41    786s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_6_/CK
[12/10 02:12:41    786s]           max path sink: vproc_top_genblk4_vcache_way1/lines_reg_7__365_/CK
[12/10 02:12:41    786s]     Skew group summary after 'Approximately balancing paths':
[12/10 02:12:41    786s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.148, max=0.192, avg=0.171, sd=0.019], skew [0.044 vs 0.058], 100% {0.148, 0.192} (wid=0.036 ws=0.006) (gid=0.156 gs=0.044)
[12/10 02:12:41    786s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.148, max=0.192, avg=0.170, sd=0.024], skew [0.044 vs 0.058], 100% {0.148, 0.192} (wid=0.036 ws=0.000) (gid=0.156 gs=0.044)
[12/10 02:12:41    786s]       skew_group my_clk/mode: insertion delay [min=0.454, max=0.499, avg=0.483, sd=0.008], skew [0.046 vs 0.058], 100% {0.454, 0.499} (wid=0.119 ws=0.066) (gid=0.418 gs=0.052)
[12/10 02:12:41    786s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:12:41    786s]   Approximately balancing paths done. (took cpu=0:00:00.9 real=0:00:01.0)
[12/10 02:12:41    786s]   Stage::Balancing done. (took cpu=0:00:14.7 real=0:00:14.7)
[12/10 02:12:41    786s]   Stage::Polishing...
[12/10 02:12:41    786s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/10 02:12:41    787s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:01.0 real=0:00:00.3)
[12/10 02:12:42    788s]   Clock DAG stats before polishing:
[12/10 02:12:42    788s]     cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:12:42    788s]     misc counts      : r=4, pp=2
[12/10 02:12:42    788s]     cell areas       : b=3592.000um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=36.400um^2, total=3645.600um^2
[12/10 02:12:42    788s]     cell capacitance : b=2.258pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.045pF, total=2.322pF
[12/10 02:12:42    788s]     sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:12:42    788s]     wire capacitance : top=0.000pF, trunk=1.553pF, leaf=12.900pF, total=14.453pF
[12/10 02:12:42    788s]     wire lengths     : top=0.000um, trunk=13515.597um, leaf=113484.222um, total=126999.819um
[12/10 02:12:42    788s]     hp wire lengths  : top=0.000um, trunk=9528.500um, leaf=29116.000um, total=38644.500um
[12/10 02:12:42    788s]   Clock DAG net violations before polishing: none
[12/10 02:12:42    788s]   Clock DAG primary half-corner transition distribution before polishing:
[12/10 02:12:42    788s]     Trunk : target=0.118ns count=39 avg=0.070ns sd=0.027ns min=0.000ns max=0.117ns {15 <= 0.071ns, 17 <= 0.094ns, 6 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/10 02:12:42    788s]     Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.021ns max=0.112ns {20 <= 0.071ns, 291 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:12:42    788s]   Clock DAG library cell distribution before polishing {count}:
[12/10 02:12:42    788s]      Bufs: BUFX16MA10TR: 38 FRICGX13BA10TR: 8 FRICGX11BA10TR: 291 BUFX5BA10TR: 8 
[12/10 02:12:42    788s]      Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/10 02:12:42    788s]     NICGs: AND2X11MA10TR: 1 
[12/10 02:12:42    788s]    Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 1 
[12/10 02:12:42    788s]   Clock DAG hash before polishing: 16578482136202569496 10536811525725313030
[12/10 02:12:42    788s]   Clock DAG hash before polishing: 16578482136202569496 10536811525725313030
[12/10 02:12:42    788s]   Primary reporting skew groups before polishing:
[12/10 02:12:42    788s]     skew_group my_clk/mode: insertion delay [min=0.454, max=0.500], skew [0.046 vs 0.058]
[12/10 02:12:42    788s]         min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_6_/CK
[12/10 02:12:42    788s]         max path sink: vproc_top_genblk4_vcache_way1/lines_reg_7__365_/CK
[12/10 02:12:42    788s]   Skew group summary before polishing:
[12/10 02:12:42    788s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.149, max=0.193], skew [0.044 vs 0.058]
[12/10 02:12:42    788s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.149, max=0.193], skew [0.044 vs 0.058]
[12/10 02:12:42    788s]     skew_group my_clk/mode: insertion delay [min=0.454, max=0.500], skew [0.046 vs 0.058]
[12/10 02:12:42    788s]   Merging balancing drivers for power...
[12/10 02:12:42    788s]     Clock DAG hash before 'Merging balancing drivers for power': 16578482136202569496 10536811525725313030
[12/10 02:12:42    788s]     Tried: 360 Succeeded: 0
[12/10 02:12:42    789s]     Clock DAG stats after 'Merging balancing drivers for power':
[12/10 02:12:42    789s]       cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:12:42    789s]       misc counts      : r=4, pp=2
[12/10 02:12:42    789s]       cell areas       : b=3592.000um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=36.400um^2, total=3645.600um^2
[12/10 02:12:42    789s]       cell capacitance : b=2.258pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.045pF, total=2.322pF
[12/10 02:12:42    789s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:12:42    789s]       wire capacitance : top=0.000pF, trunk=1.553pF, leaf=12.900pF, total=14.453pF
[12/10 02:12:42    789s]       wire lengths     : top=0.000um, trunk=13515.597um, leaf=113484.222um, total=126999.819um
[12/10 02:12:42    789s]       hp wire lengths  : top=0.000um, trunk=9528.500um, leaf=29116.000um, total=38644.500um
[12/10 02:12:42    789s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[12/10 02:12:42    789s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[12/10 02:12:42    789s]       Trunk : target=0.118ns count=39 avg=0.070ns sd=0.027ns min=0.000ns max=0.117ns {15 <= 0.071ns, 17 <= 0.094ns, 6 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/10 02:12:42    789s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.021ns max=0.112ns {20 <= 0.071ns, 291 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:12:42    789s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[12/10 02:12:42    789s]        Bufs: BUFX16MA10TR: 38 FRICGX13BA10TR: 8 FRICGX11BA10TR: 291 BUFX5BA10TR: 8 
[12/10 02:12:42    789s]        Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/10 02:12:42    789s]       NICGs: AND2X11MA10TR: 1 
[12/10 02:12:42    789s]      Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 1 
[12/10 02:12:43    789s]     Clock DAG hash after 'Merging balancing drivers for power': 16578482136202569496 10536811525725313030
[12/10 02:12:43    789s]     Clock DAG hash after 'Merging balancing drivers for power': 16578482136202569496 10536811525725313030
[12/10 02:12:43    789s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[12/10 02:12:43    789s]       skew_group my_clk/mode: insertion delay [min=0.454, max=0.500], skew [0.046 vs 0.058]
[12/10 02:12:43    789s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_6_/CK
[12/10 02:12:43    789s]           max path sink: vproc_top_genblk4_vcache_way1/lines_reg_7__365_/CK
[12/10 02:12:43    789s]     Skew group summary after 'Merging balancing drivers for power':
[12/10 02:12:43    789s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.149, max=0.193], skew [0.044 vs 0.058]
[12/10 02:12:43    789s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.149, max=0.193], skew [0.044 vs 0.058]
[12/10 02:12:43    789s]       skew_group my_clk/mode: insertion delay [min=0.454, max=0.500], skew [0.046 vs 0.058]
[12/10 02:12:43    789s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:12:43    789s]   Merging balancing drivers for power done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/10 02:12:43    789s]   Improving clock skew...
[12/10 02:12:43    789s]     Clock DAG hash before 'Improving clock skew': 16578482136202569496 10536811525725313030
[12/10 02:12:43    789s]     Clock DAG stats after 'Improving clock skew':
[12/10 02:12:43    789s]       cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:12:43    789s]       misc counts      : r=4, pp=2
[12/10 02:12:43    789s]       cell areas       : b=3592.000um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=36.400um^2, total=3645.600um^2
[12/10 02:12:43    789s]       cell capacitance : b=2.258pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.045pF, total=2.322pF
[12/10 02:12:43    789s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:12:43    789s]       wire capacitance : top=0.000pF, trunk=1.553pF, leaf=12.900pF, total=14.453pF
[12/10 02:12:43    789s]       wire lengths     : top=0.000um, trunk=13515.597um, leaf=113484.222um, total=126999.819um
[12/10 02:12:43    789s]       hp wire lengths  : top=0.000um, trunk=9528.500um, leaf=29116.000um, total=38644.500um
[12/10 02:12:43    789s]     Clock DAG net violations after 'Improving clock skew': none
[12/10 02:12:43    789s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[12/10 02:12:43    789s]       Trunk : target=0.118ns count=39 avg=0.070ns sd=0.027ns min=0.000ns max=0.117ns {15 <= 0.071ns, 17 <= 0.094ns, 6 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/10 02:12:43    789s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.021ns max=0.112ns {20 <= 0.071ns, 291 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:12:43    789s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[12/10 02:12:43    789s]        Bufs: BUFX16MA10TR: 38 FRICGX13BA10TR: 8 FRICGX11BA10TR: 291 BUFX5BA10TR: 8 
[12/10 02:12:43    789s]        Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/10 02:12:43    789s]       NICGs: AND2X11MA10TR: 1 
[12/10 02:12:43    789s]      Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 1 
[12/10 02:12:43    789s]     Clock DAG hash after 'Improving clock skew': 16578482136202569496 10536811525725313030
[12/10 02:12:43    789s]     Clock DAG hash after 'Improving clock skew': 16578482136202569496 10536811525725313030
[12/10 02:12:44    790s]     Primary reporting skew groups after 'Improving clock skew':
[12/10 02:12:44    790s]       skew_group my_clk/mode: insertion delay [min=0.454, max=0.500, avg=0.484, sd=0.008], skew [0.046 vs 0.058], 100% {0.454, 0.500} (wid=0.119 ws=0.066) (gid=0.419 gs=0.052)
[12/10 02:12:44    790s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_6_/CK
[12/10 02:12:44    790s]           max path sink: vproc_top_genblk4_vcache_way1/lines_reg_7__365_/CK
[12/10 02:12:44    790s]     Skew group summary after 'Improving clock skew':
[12/10 02:12:44    790s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.149, max=0.193, avg=0.171, sd=0.019], skew [0.044 vs 0.058], 100% {0.149, 0.193} (wid=0.036 ws=0.006) (gid=0.157 gs=0.044)
[12/10 02:12:44    790s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.149, max=0.193, avg=0.171, sd=0.024], skew [0.044 vs 0.058], 100% {0.149, 0.193} (wid=0.036 ws=0.000) (gid=0.157 gs=0.044)
[12/10 02:12:44    790s]       skew_group my_clk/mode: insertion delay [min=0.454, max=0.500, avg=0.484, sd=0.008], skew [0.046 vs 0.058], 100% {0.454, 0.500} (wid=0.119 ws=0.066) (gid=0.419 gs=0.052)
[12/10 02:12:44    790s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:12:44    790s]   Improving clock skew done. (took cpu=0:00:01.1 real=0:00:01.1)
[12/10 02:12:44    790s]   Moving gates to reduce wire capacitance...
[12/10 02:12:44    790s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 16578482136202569496 10536811525725313030
[12/10 02:12:44    790s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[12/10 02:12:44    790s]     Iteration 1...
[12/10 02:12:44    790s]       Artificially removing short and long paths...
[12/10 02:12:44    790s]         Clock DAG hash before 'Artificially removing short and long paths': 16578482136202569496 10536811525725313030
[12/10 02:12:44    791s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:12:44    791s]       Artificially removing short and long paths done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/10 02:12:44    791s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[12/10 02:12:45    791s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 16578482136202569496 10536811525725313030
[12/10 02:12:45    791s]         Legalizer releasing space for clock trees
[12/10 02:12:48    798s]         Legalizing clock trees...
[12/10 02:12:48    798s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/10 02:12:48    798s]         Legalizer API calls during this step: 2362 succeeded with high effort: 2362 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:12:48    798s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:07.3 real=0:00:03.8)
[12/10 02:12:48    798s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[12/10 02:12:48    798s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 4013293410213119430 9236525815017802648
[12/10 02:12:48    798s]         Moving gates: 
[12/10 02:12:48    798s]         Legalizer releasing space for clock trees
[12/10 02:12:49    799s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/10 02:12:57    826s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/10 02:12:57    826s]         100% 
[12/10 02:12:57    826s]         Legalizer API calls during this step: 4924 succeeded with high effort: 4924 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:12:57    826s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:28.4 real=0:00:08.7)
[12/10 02:12:57    826s]     Iteration 1 done.
[12/10 02:12:57    826s]     Iteration 2...
[12/10 02:12:57    826s]       Artificially removing short and long paths...
[12/10 02:12:57    826s]         Clock DAG hash before 'Artificially removing short and long paths': 13068024166358286115 1946488696401400489
[12/10 02:12:58    827s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:12:58    827s]       Artificially removing short and long paths done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/10 02:12:58    827s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[12/10 02:12:58    827s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 13068024166358286115 1946488696401400489
[12/10 02:12:58    827s]         Legalizer releasing space for clock trees
[12/10 02:13:01    834s]         Legalizing clock trees...
[12/10 02:13:01    834s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/10 02:13:01    834s]         Legalizer API calls during this step: 2014 succeeded with high effort: 2014 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:13:01    834s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:06.7 real=0:00:03.3)
[12/10 02:13:01    834s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[12/10 02:13:01    834s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 8822788563123735019 12444001092195169485
[12/10 02:13:01    834s]         Moving gates: 
[12/10 02:13:01    834s]         Legalizer releasing space for clock trees
[12/10 02:13:01    834s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/10 02:13:07    852s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/10 02:13:07    852s]         100% 
[12/10 02:13:07    852s]         Legalizer API calls during this step: 4923 succeeded with high effort: 4923 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:13:07    852s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:18.3 real=0:00:05.7)
[12/10 02:13:07    852s]     Iteration 2 done.
[12/10 02:13:07    852s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[12/10 02:13:07    853s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[12/10 02:13:07    853s]       cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:13:07    853s]       misc counts      : r=4, pp=2
[12/10 02:13:07    853s]       cell areas       : b=3592.000um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=36.400um^2, total=3645.600um^2
[12/10 02:13:07    853s]       cell capacitance : b=2.258pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.045pF, total=2.322pF
[12/10 02:13:07    853s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:13:07    853s]       wire capacitance : top=0.000pF, trunk=1.396pF, leaf=12.717pF, total=14.113pF
[12/10 02:13:07    853s]       wire lengths     : top=0.000um, trunk=12210.799um, leaf=111924.052um, total=124134.850um
[12/10 02:13:07    853s]       hp wire lengths  : top=0.000um, trunk=9106.500um, leaf=28996.500um, total=38103.000um
[12/10 02:13:07    853s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[12/10 02:13:07    853s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[12/10 02:13:07    853s]       Trunk : target=0.118ns count=39 avg=0.068ns sd=0.026ns min=0.000ns max=0.107ns {18 <= 0.071ns, 18 <= 0.094ns, 2 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:13:07    853s]       Leaf  : target=0.118ns count=320 avg=0.086ns sd=0.009ns min=0.020ns max=0.111ns {20 <= 0.071ns, 294 <= 0.094ns, 5 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:13:07    853s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[12/10 02:13:07    853s]        Bufs: BUFX16MA10TR: 38 FRICGX13BA10TR: 8 FRICGX11BA10TR: 291 BUFX5BA10TR: 8 
[12/10 02:13:07    853s]        Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/10 02:13:07    853s]       NICGs: AND2X11MA10TR: 1 
[12/10 02:13:07    853s]      Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 1 
[12/10 02:13:07    853s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 16174514496623062716 593067383818564102
[12/10 02:13:08    853s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 16174514496623062716 593067383818564102
[12/10 02:13:08    853s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[12/10 02:13:08    853s]       skew_group my_clk/mode: insertion delay [min=0.442, max=0.491, avg=0.470, sd=0.009], skew [0.050 vs 0.058], 100% {0.442, 0.491} (wid=0.116 ws=0.061) (gid=0.405 gs=0.048)
[12/10 02:13:08    853s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_6_/CK
[12/10 02:13:08    853s]           max path sink: vproc_top_v_core_vregfile/genblk1_0__genblk1_genblk1_1__ram_reg_25__8_/CK
[12/10 02:13:08    853s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[12/10 02:13:08    853s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.148, max=0.193, avg=0.171, sd=0.019], skew [0.044 vs 0.058], 100% {0.148, 0.193} (wid=0.036 ws=0.006) (gid=0.156 gs=0.044)
[12/10 02:13:08    853s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.148, max=0.193, avg=0.171, sd=0.024], skew [0.044 vs 0.058], 100% {0.148, 0.193} (wid=0.036 ws=0.000) (gid=0.156 gs=0.044)
[12/10 02:13:08    853s]       skew_group my_clk/mode: insertion delay [min=0.442, max=0.491, avg=0.470, sd=0.009], skew [0.050 vs 0.058], 100% {0.442, 0.491} (wid=0.116 ws=0.061) (gid=0.405 gs=0.048)
[12/10 02:13:08    853s]     Legalizer API calls during this step: 14223 succeeded with high effort: 14223 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:13:08    853s]   Moving gates to reduce wire capacitance done. (took cpu=0:01:04 real=0:00:24.5)
[12/10 02:13:08    853s]   Reducing clock tree power 3...
[12/10 02:13:08    854s]     Clock DAG hash before 'Reducing clock tree power 3': 16174514496623062716 593067383818564102
[12/10 02:13:08    854s]     Artificially removing short and long paths...
[12/10 02:13:08    854s]       Clock DAG hash before 'Artificially removing short and long paths': 16174514496623062716 593067383818564102
[12/10 02:13:09    854s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:13:09    854s]     Artificially removing short and long paths done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/10 02:13:09    854s]     Initial gate capacitance is (rise=29.093pF fall=29.093pF).
[12/10 02:13:09    854s]     Resizing gates: 
[12/10 02:13:09    854s]     Legalizer releasing space for clock trees
[12/10 02:13:09    855s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/10 02:13:11    859s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/10 02:13:11    859s]     100% 
[12/10 02:13:11    859s]     Stopping in iteration 1: unable to make further power recovery in this step.
[12/10 02:13:11    859s]     Iteration 1: gate capacitance is (rise=29.050pF fall=29.050pF).
[12/10 02:13:11    859s]     Clock DAG stats after 'Reducing clock tree power 3':
[12/10 02:13:11    859s]       cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:13:11    859s]       misc counts      : r=4, pp=2
[12/10 02:13:11    859s]       cell areas       : b=3574.000um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=36.400um^2, total=3621.200um^2
[12/10 02:13:11    859s]       cell capacitance : b=2.223pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.042pF, total=2.278pF
[12/10 02:13:11    859s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:13:11    859s]       wire capacitance : top=0.000pF, trunk=1.397pF, leaf=12.719pF, total=14.116pF
[12/10 02:13:11    859s]       wire lengths     : top=0.000um, trunk=12212.798um, leaf=111946.448um, total=124159.246um
[12/10 02:13:11    860s]       hp wire lengths  : top=0.000um, trunk=9109.800um, leaf=28996.500um, total=38106.300um
[12/10 02:13:11    860s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[12/10 02:13:11    860s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[12/10 02:13:11    860s]       Trunk : target=0.118ns count=39 avg=0.071ns sd=0.027ns min=0.000ns max=0.107ns {14 <= 0.071ns, 22 <= 0.094ns, 2 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:13:11    860s]       Leaf  : target=0.118ns count=320 avg=0.088ns sd=0.008ns min=0.020ns max=0.114ns {8 <= 0.071ns, 301 <= 0.094ns, 9 <= 0.106ns, 1 <= 0.112ns, 1 <= 0.118ns}
[12/10 02:13:11    860s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[12/10 02:13:11    860s]        Bufs: BUFX16MA10TR: 19 FRICGX13BA10TR: 14 FRICGX11BA10TR: 304 BUFX5BA10TR: 8 
[12/10 02:13:11    860s]        Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/10 02:13:11    860s]       NICGs: AND2X6MA10TR: 1 
[12/10 02:13:11    860s]      Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
[12/10 02:13:11    860s]     Clock DAG hash after 'Reducing clock tree power 3': 10039428067570881876 12705650885563258386
[12/10 02:13:11    860s]     Clock DAG hash after 'Reducing clock tree power 3': 10039428067570881876 12705650885563258386
[12/10 02:13:11    860s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[12/10 02:13:11    860s]       skew_group my_clk/mode: insertion delay [min=0.441, max=0.497, avg=0.478, sd=0.010], skew [0.057 vs 0.058], 100% {0.441, 0.497} (wid=0.114 ws=0.060) (gid=0.419 gs=0.060)
[12/10 02:13:12    860s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_6_/CK
[12/10 02:13:12    860s]           max path sink: vproc_top_genblk4_vcache_way1/lines_reg_7__67_/CK
[12/10 02:13:12    860s]     Skew group summary after 'Reducing clock tree power 3':
[12/10 02:13:12    860s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.159, max=0.205, avg=0.179, sd=0.021], skew [0.046 vs 0.058], 100% {0.159, 0.205} (wid=0.036 ws=0.006) (gid=0.169 gs=0.046)
[12/10 02:13:12    860s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.159, max=0.205, avg=0.182, sd=0.025], skew [0.046 vs 0.058], 100% {0.159, 0.205} (wid=0.036 ws=0.000) (gid=0.169 gs=0.046)
[12/10 02:13:12    860s]       skew_group my_clk/mode: insertion delay [min=0.441, max=0.497, avg=0.478, sd=0.010], skew [0.057 vs 0.058], 100% {0.441, 0.497} (wid=0.114 ws=0.060) (gid=0.419 gs=0.060)
[12/10 02:13:12    860s]     Legalizer API calls during this step: 785 succeeded with high effort: 785 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:13:12    860s]   Reducing clock tree power 3 done. (took cpu=0:00:06.7 real=0:00:03.5)
[12/10 02:13:12    860s]   Improving insertion delay...
[12/10 02:13:12    860s]     Clock DAG hash before 'Improving insertion delay': 10039428067570881876 12705650885563258386
[12/10 02:13:12    861s]     Clock DAG stats after 'Improving insertion delay':
[12/10 02:13:12    861s]       cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:13:12    861s]       misc counts      : r=4, pp=2
[12/10 02:13:12    861s]       cell areas       : b=3574.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=36.400um^2, total=3621.600um^2
[12/10 02:13:12    861s]       cell capacitance : b=2.224pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.042pF, total=2.280pF
[12/10 02:13:12    861s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:13:12    861s]       wire capacitance : top=0.000pF, trunk=1.397pF, leaf=12.719pF, total=14.116pF
[12/10 02:13:12    861s]       wire lengths     : top=0.000um, trunk=12212.198um, leaf=111946.448um, total=124158.646um
[12/10 02:13:12    861s]       hp wire lengths  : top=0.000um, trunk=9105.800um, leaf=28996.500um, total=38102.300um
[12/10 02:13:12    861s]     Clock DAG net violations after 'Improving insertion delay': none
[12/10 02:13:12    861s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[12/10 02:13:12    861s]       Trunk : target=0.118ns count=39 avg=0.071ns sd=0.027ns min=0.000ns max=0.107ns {14 <= 0.071ns, 22 <= 0.094ns, 2 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:13:12    861s]       Leaf  : target=0.118ns count=320 avg=0.088ns sd=0.008ns min=0.020ns max=0.114ns {8 <= 0.071ns, 301 <= 0.094ns, 9 <= 0.106ns, 1 <= 0.112ns, 1 <= 0.118ns}
[12/10 02:13:12    861s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[12/10 02:13:12    861s]        Bufs: BUFX16MA10TR: 20 FRICGX13BA10TR: 13 FRICGX11BA10TR: 304 BUFX5BA10TR: 8 
[12/10 02:13:12    861s]        Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/10 02:13:12    861s]       NICGs: AND2X6MA10TR: 1 
[12/10 02:13:12    861s]      Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
[12/10 02:13:12    861s]     Clock DAG hash after 'Improving insertion delay': 481979262615697351 6394385519666473253
[12/10 02:13:13    861s]     Clock DAG hash after 'Improving insertion delay': 481979262615697351 6394385519666473253
[12/10 02:13:13    861s]     Primary reporting skew groups after 'Improving insertion delay':
[12/10 02:13:13    861s]       skew_group my_clk/mode: insertion delay [min=0.442, max=0.498, avg=0.478, sd=0.010], skew [0.056 vs 0.058], 100% {0.442, 0.498} (wid=0.114 ws=0.060) (gid=0.420 gs=0.060)
[12/10 02:13:13    861s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_6_/CK
[12/10 02:13:13    861s]           max path sink: vproc_top_genblk4_vcache_way1/lines_reg_7__67_/CK
[12/10 02:13:13    861s]     Skew group summary after 'Improving insertion delay':
[12/10 02:13:13    861s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.148, max=0.193, avg=0.171, sd=0.019], skew [0.044 vs 0.058], 100% {0.148, 0.193} (wid=0.036 ws=0.006) (gid=0.157 gs=0.044)
[12/10 02:13:13    861s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.148, max=0.193, avg=0.171, sd=0.024], skew [0.044 vs 0.058], 100% {0.148, 0.193} (wid=0.036 ws=0.000) (gid=0.157 gs=0.044)
[12/10 02:13:13    861s]       skew_group my_clk/mode: insertion delay [min=0.442, max=0.498, avg=0.478, sd=0.010], skew [0.056 vs 0.058], 100% {0.442, 0.498} (wid=0.114 ws=0.060) (gid=0.420 gs=0.060)
[12/10 02:13:13    861s]     Legalizer API calls during this step: 123 succeeded with high effort: 123 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:13:13    861s]   Improving insertion delay done. (took cpu=0:00:01.2 real=0:00:01.2)
[12/10 02:13:13    861s]   Wire Opt OverFix...
[12/10 02:13:13    861s]     Clock DAG hash before 'Wire Opt OverFix': 481979262615697351 6394385519666473253
[12/10 02:13:13    861s]     Wire Reduction extra effort...
[12/10 02:13:13    862s]       Clock DAG hash before 'Wire Reduction extra effort': 481979262615697351 6394385519666473253
[12/10 02:13:13    862s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[12/10 02:13:13    862s]       Artificially removing short and long paths...
[12/10 02:13:13    862s]         Clock DAG hash before 'Artificially removing short and long paths': 481979262615697351 6394385519666473253
[12/10 02:13:14    862s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:13:14    862s]       Artificially removing short and long paths done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/10 02:13:14    862s]       Global shorten wires A0...
[12/10 02:13:14    862s]         Clock DAG hash before 'Global shorten wires A0': 481979262615697351 6394385519666473253
[12/10 02:13:14    862s]         Legalizer API calls during this step: 131 succeeded with high effort: 131 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:13:14    862s]       Global shorten wires A0 done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/10 02:13:14    862s]       Move For Wirelength - core...
[12/10 02:13:14    862s]         Clock DAG hash before 'Move For Wirelength - core': 9147385322235920949 10018904743104321415
[12/10 02:13:19    867s]         Move for wirelength. considered=356, filtered=356, permitted=352, cannotCompute=11, computed=341, moveTooSmall=323, resolved=0, predictFail=108, currentlyIllegal=0, legalizationFail=11, legalizedMoveTooSmall=192, ignoredLeafDriver=0, worse=974, accepted=59
[12/10 02:13:19    867s]         Max accepted move=72.000um, total accepted move=1057.800um, average move=17.928um
[12/10 02:13:24    872s]         Move for wirelength. considered=356, filtered=356, permitted=352, cannotCompute=15, computed=337, moveTooSmall=337, resolved=0, predictFail=118, currentlyIllegal=0, legalizationFail=13, legalizedMoveTooSmall=195, ignoredLeafDriver=0, worse=1083, accepted=23
[12/10 02:13:24    872s]         Max accepted move=30.800um, total accepted move=299.200um, average move=13.008um
[12/10 02:13:28    877s]         Move for wirelength. considered=356, filtered=356, permitted=352, cannotCompute=16, computed=336, moveTooSmall=346, resolved=0, predictFail=122, currentlyIllegal=0, legalizationFail=12, legalizedMoveTooSmall=210, ignoredLeafDriver=0, worse=1099, accepted=11
[12/10 02:13:28    877s]         Max accepted move=30.000um, total accepted move=148.200um, average move=13.473um
[12/10 02:13:28    877s]         Legalizer API calls during this step: 4245 succeeded with high effort: 4245 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:13:28    877s]       Move For Wirelength - core done. (took cpu=0:00:14.2 real=0:00:14.2)
[12/10 02:13:28    877s]       Global shorten wires A1...
[12/10 02:13:28    877s]         Clock DAG hash before 'Global shorten wires A1': 13070329942947610263 9195557860260719689
[12/10 02:13:28    877s]         Legalizer API calls during this step: 125 succeeded with high effort: 125 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:13:28    877s]       Global shorten wires A1 done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/10 02:13:28    877s]       Move For Wirelength - core...
[12/10 02:13:29    877s]         Clock DAG hash before 'Move For Wirelength - core': 6999416826172683406 9845917737116575760
[12/10 02:13:29    877s]         Move for wirelength. considered=356, filtered=356, permitted=352, cannotCompute=307, computed=45, moveTooSmall=584, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=23, ignoredLeafDriver=0, worse=37, accepted=5
[12/10 02:13:29    877s]         Max accepted move=7.200um, total accepted move=20.400um, average move=4.080um
[12/10 02:13:30    878s]         Move for wirelength. considered=356, filtered=356, permitted=352, cannotCompute=311, computed=41, moveTooSmall=578, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=25, ignoredLeafDriver=0, worse=37, accepted=0
[12/10 02:13:30    878s]         Max accepted move=0.000um, total accepted move=0.000um
[12/10 02:13:30    878s]         Legalizer API calls during this step: 129 succeeded with high effort: 129 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:13:30    878s]       Move For Wirelength - core done. (took cpu=0:00:01.1 real=0:00:01.1)
[12/10 02:13:30    878s]       Global shorten wires B...
[12/10 02:13:30    878s]         Clock DAG hash before 'Global shorten wires B': 4935635950766710296 15822605693633517806
[12/10 02:13:32    881s]         Legalizer API calls during this step: 1595 succeeded with high effort: 1595 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:13:32    881s]       Global shorten wires B done. (took cpu=0:00:02.9 real=0:00:02.9)
[12/10 02:13:32    881s]       Move For Wirelength - branch...
[12/10 02:13:33    881s]         Clock DAG hash before 'Move For Wirelength - branch': 10730416807169433416 12325166943998694078
[12/10 02:13:34    882s]         Move for wirelength. considered=356, filtered=356, permitted=352, cannotCompute=0, computed=352, moveTooSmall=0, resolved=0, predictFail=5, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=368, accepted=21
[12/10 02:13:34    882s]         Max accepted move=1.600um, total accepted move=15.400um, average move=0.733um
[12/10 02:13:34    882s]         Move for wirelength. considered=356, filtered=356, permitted=352, cannotCompute=327, computed=25, moveTooSmall=0, resolved=0, predictFail=615, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=23, accepted=0
[12/10 02:13:34    882s]         Max accepted move=0.000um, total accepted move=0.000um
[12/10 02:13:34    882s]         Legalizer API calls during this step: 427 succeeded with high effort: 427 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:13:34    882s]       Move For Wirelength - branch done. (took cpu=0:00:01.5 real=0:00:01.5)
[12/10 02:13:34    882s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[12/10 02:13:34    883s]       Clock DAG stats after 'Wire Reduction extra effort':
[12/10 02:13:34    883s]         cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:13:34    883s]         misc counts      : r=4, pp=2
[12/10 02:13:34    883s]         cell areas       : b=3574.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=36.400um^2, total=3621.600um^2
[12/10 02:13:34    883s]         cell capacitance : b=2.224pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.042pF, total=2.280pF
[12/10 02:13:34    883s]         sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:13:34    883s]         wire capacitance : top=0.000pF, trunk=1.344pF, leaf=12.707pF, total=14.051pF
[12/10 02:13:34    883s]         wire lengths     : top=0.000um, trunk=11750.698um, leaf=111832.458um, total=123583.156um
[12/10 02:13:34    883s]         hp wire lengths  : top=0.000um, trunk=8923.200um, leaf=29039.300um, total=37962.500um
[12/10 02:13:34    883s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[12/10 02:13:34    883s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[12/10 02:13:34    883s]         Trunk : target=0.118ns count=39 avg=0.070ns sd=0.027ns min=0.000ns max=0.106ns {14 <= 0.071ns, 20 <= 0.094ns, 4 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:13:34    883s]         Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.008ns min=0.020ns max=0.106ns {10 <= 0.071ns, 299 <= 0.094ns, 9 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:13:34    883s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[12/10 02:13:34    883s]          Bufs: BUFX16MA10TR: 20 FRICGX13BA10TR: 13 FRICGX11BA10TR: 304 BUFX5BA10TR: 8 
[12/10 02:13:34    883s]          Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/10 02:13:34    883s]         NICGs: AND2X6MA10TR: 1 
[12/10 02:13:34    883s]        Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
[12/10 02:13:34    883s]       Clock DAG hash after 'Wire Reduction extra effort': 3448866420752352799 5717406133338656449
[12/10 02:13:34    883s]       Clock DAG hash after 'Wire Reduction extra effort': 3448866420752352799 5717406133338656449
[12/10 02:13:35    883s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[12/10 02:13:35    883s]         skew_group my_clk/mode: insertion delay [min=0.442, max=0.495, avg=0.473, sd=0.011], skew [0.053 vs 0.058], 100% {0.442, 0.495} (wid=0.118 ws=0.065) (gid=0.414 gs=0.055)
[12/10 02:13:35    883s]             min path sink: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/stage_state_q_reg_1__ctrl__13_/CK
[12/10 02:13:35    883s]             max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_29__11_/CK
[12/10 02:13:35    883s]       Skew group summary after 'Wire Reduction extra effort':
[12/10 02:13:35    883s]         skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.148, max=0.193, avg=0.171, sd=0.019], skew [0.044 vs 0.058], 100% {0.148, 0.193} (wid=0.036 ws=0.006) (gid=0.157 gs=0.044)
[12/10 02:13:35    883s]         skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.148, max=0.193, avg=0.171, sd=0.024], skew [0.044 vs 0.058], 100% {0.148, 0.193} (wid=0.036 ws=0.000) (gid=0.157 gs=0.044)
[12/10 02:13:35    883s]         skew_group my_clk/mode: insertion delay [min=0.442, max=0.495, avg=0.473, sd=0.011], skew [0.053 vs 0.058], 100% {0.442, 0.495} (wid=0.118 ws=0.065) (gid=0.414 gs=0.055)
[12/10 02:13:35    883s]       Legalizer API calls during this step: 6652 succeeded with high effort: 6652 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:13:35    883s]     Wire Reduction extra effort done. (took cpu=0:00:22.0 real=0:00:22.1)
[12/10 02:13:35    883s]     Optimizing orientation...
[12/10 02:13:35    883s]     FlipOpt...
[12/10 02:13:35    883s]     Disconnecting clock tree from netlist...
[12/10 02:13:35    883s]     Disconnecting clock tree from netlist done.
[12/10 02:13:35    883s]     Performing Single Threaded FlipOpt
[12/10 02:13:35    883s]     Optimizing orientation on clock cells...
[12/10 02:13:36    884s]       Orientation Wirelength Optimization: Attempted = 360 , Succeeded = 52 , Constraints Broken = 300 , CannotMove = 8 , Illegal = 0 , Other = 0
[12/10 02:13:36    884s]     Optimizing orientation on clock cells done.
[12/10 02:13:36    884s]     Resynthesising clock tree into netlist...
[12/10 02:13:36    885s]       Reset timing graph...
[12/10 02:13:36    885s] Ignoring AAE DB Resetting ...
[12/10 02:13:36    885s]       Reset timing graph done.
[12/10 02:13:36    885s]     Resynthesising clock tree into netlist done.
[12/10 02:13:36    885s]     FlipOpt done. (took cpu=0:00:01.3 real=0:00:01.4)
[12/10 02:13:36    885s]     Optimizing orientation done. (took cpu=0:00:01.3 real=0:00:01.4)
[12/10 02:13:36    885s] End AAE Lib Interpolated Model. (MEM=3187.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:13:37    886s]     Clock DAG stats after 'Wire Opt OverFix':
[12/10 02:13:37    886s]       cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:13:37    886s]       misc counts      : r=4, pp=2
[12/10 02:13:37    886s]       cell areas       : b=3574.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=36.400um^2, total=3621.600um^2
[12/10 02:13:37    886s]       cell capacitance : b=2.224pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.042pF, total=2.280pF
[12/10 02:13:37    886s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:13:37    886s]       wire capacitance : top=0.000pF, trunk=1.334pF, leaf=12.705pF, total=14.039pF
[12/10 02:13:37    886s]       wire lengths     : top=0.000um, trunk=11664.998um, leaf=111820.462um, total=123485.460um
[12/10 02:13:37    886s]       hp wire lengths  : top=0.000um, trunk=8923.200um, leaf=29039.300um, total=37962.500um
[12/10 02:13:37    886s]     Clock DAG net violations after 'Wire Opt OverFix': none
[12/10 02:13:37    886s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[12/10 02:13:37    886s]       Trunk : target=0.118ns count=39 avg=0.070ns sd=0.027ns min=0.000ns max=0.106ns {14 <= 0.071ns, 21 <= 0.094ns, 3 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:13:37    886s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.008ns min=0.020ns max=0.106ns {10 <= 0.071ns, 299 <= 0.094ns, 9 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:13:37    886s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[12/10 02:13:37    886s]        Bufs: BUFX16MA10TR: 20 FRICGX13BA10TR: 13 FRICGX11BA10TR: 304 BUFX5BA10TR: 8 
[12/10 02:13:37    886s]        Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/10 02:13:37    886s]       NICGs: AND2X6MA10TR: 1 
[12/10 02:13:37    886s]      Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
[12/10 02:13:37    886s]     Clock DAG hash after 'Wire Opt OverFix': 11137604464766871670 11859372443494471288
[12/10 02:13:37    886s]     Clock DAG hash after 'Wire Opt OverFix': 11137604464766871670 11859372443494471288
[12/10 02:13:38    887s]     Primary reporting skew groups after 'Wire Opt OverFix':
[12/10 02:13:38    887s]       skew_group my_clk/mode: insertion delay [min=0.442, max=0.494, avg=0.473, sd=0.011], skew [0.053 vs 0.058], 100% {0.442, 0.494} (wid=0.117 ws=0.064) (gid=0.414 gs=0.054)
[12/10 02:13:38    887s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_6_/CK
[12/10 02:13:38    887s]           max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_29__11_/CK
[12/10 02:13:38    887s]     Skew group summary after 'Wire Opt OverFix':
[12/10 02:13:38    887s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.148, max=0.193, avg=0.171, sd=0.019], skew [0.044 vs 0.058], 100% {0.148, 0.193} (wid=0.036 ws=0.006) (gid=0.157 gs=0.044)
[12/10 02:13:38    887s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.148, max=0.193, avg=0.171, sd=0.024], skew [0.044 vs 0.058], 100% {0.148, 0.193} (wid=0.036 ws=0.000) (gid=0.157 gs=0.044)
[12/10 02:13:38    887s]       skew_group my_clk/mode: insertion delay [min=0.442, max=0.494, avg=0.473, sd=0.011], skew [0.053 vs 0.058], 100% {0.442, 0.494} (wid=0.117 ws=0.064) (gid=0.414 gs=0.054)
[12/10 02:13:38    887s]     Legalizer API calls during this step: 6652 succeeded with high effort: 6652 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:13:38    887s]   Wire Opt OverFix done. (took cpu=0:00:25.8 real=0:00:25.2)
[12/10 02:13:38    887s]   Total capacitance is (rise=43.090pF fall=43.090pF), of which (rise=14.039pF fall=14.039pF) is wire, and (rise=29.051pF fall=29.051pF) is gate.
[12/10 02:13:38    887s]   Stage::Polishing done. (took cpu=0:01:41 real=0:00:57.3)
[12/10 02:13:38    887s]   Stage::Updating netlist...
[12/10 02:13:38    887s]   Reset timing graph...
[12/10 02:13:38    887s] Ignoring AAE DB Resetting ...
[12/10 02:13:38    887s]   Reset timing graph done.
[12/10 02:13:38    887s]   Setting non-default rules before calling refine place.
[12/10 02:13:38    887s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/10 02:13:38    887s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3187.4M, EPOCH TIME: 1670660018.902522
[12/10 02:13:38    888s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.042, REAL:0.043, MEM:2983.4M, EPOCH TIME: 1670660018.945051
[12/10 02:13:38    888s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/10 02:13:38    888s]   Leaving CCOpt scope - ClockRefiner...
[12/10 02:13:38    888s]   Assigned high priority to 347 instances.
[12/10 02:13:38    888s]   Soft fixed 352 clock instances.
[12/10 02:13:38    888s]   Performing Clock Only Refine Place.
[12/10 02:13:38    888s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[12/10 02:13:38    888s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2983.4M, EPOCH TIME: 1670660018.987281
[12/10 02:13:38    888s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2983.4M, EPOCH TIME: 1670660018.987409
[12/10 02:13:38    888s] z: 2, totalTracks: 1
[12/10 02:13:38    888s] z: 4, totalTracks: 1
[12/10 02:13:38    888s] z: 6, totalTracks: 1
[12/10 02:13:38    888s] z: 8, totalTracks: 1
[12/10 02:13:38    888s] #spOpts: VtWidth mergeVia=F 
[12/10 02:13:39    888s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2983.4M, EPOCH TIME: 1670660019.131648
[12/10 02:13:39    888s] Info: 352 insts are soft-fixed.
[12/10 02:13:39    888s] 
[12/10 02:13:39    888s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:13:39    888s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.118, REAL:0.119, MEM:2983.4M, EPOCH TIME: 1670660019.250673
[12/10 02:13:39    888s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2983.4MB).
[12/10 02:13:39    888s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.302, REAL:0.304, MEM:2983.4M, EPOCH TIME: 1670660019.291423
[12/10 02:13:39    888s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.303, REAL:0.304, MEM:2983.4M, EPOCH TIME: 1670660019.291460
[12/10 02:13:39    888s] TDRefine: refinePlace mode is spiral
[12/10 02:13:39    888s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1561211.5
[12/10 02:13:39    888s] OPERPROF: Starting RefinePlace at level 1, MEM:2983.4M, EPOCH TIME: 1670660019.291610
[12/10 02:13:39    888s] *** Starting refinePlace (0:14:48 mem=2983.4M) ***
[12/10 02:13:39    888s] Total net bbox length = 2.683e+06 (1.420e+06 1.264e+06) (ext = 1.197e+03)
[12/10 02:13:39    888s] 
[12/10 02:13:39    888s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:13:39    888s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/10 02:13:39    888s] Info: 352 insts are soft-fixed.
[12/10 02:13:39    888s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/10 02:13:39    888s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/10 02:13:39    888s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/10 02:13:39    888s] Enhanced MH flow has been turned off for floorplan mode.
[12/10 02:13:39    888s] (I)      Default power domain name = toplevel_498
[12/10 02:13:39    888s] .Default power domain name = toplevel_498
[12/10 02:13:39    888s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:2983.4M, EPOCH TIME: 1670660019.647820
[12/10 02:13:39    888s] Starting refinePlace ...
[12/10 02:13:39    888s] Default power domain name = toplevel_498
[12/10 02:13:39    888s] .One DDP V2 for no tweak run.
[12/10 02:13:39    888s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/10 02:13:39    888s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2983.4MB
[12/10 02:13:39    888s] Statistics of distance of Instance movement in refine placement:
[12/10 02:13:39    888s]   maximum (X+Y) =         0.00 um
[12/10 02:13:39    888s]   mean    (X+Y) =         0.00 um
[12/10 02:13:39    888s] Summary Report:
[12/10 02:13:39    888s] Instances move: 0 (out of 154181 movable)
[12/10 02:13:39    888s] Instances flipped: 0
[12/10 02:13:39    888s] Mean displacement: 0.00 um
[12/10 02:13:39    888s] Max displacement: 0.00 um 
[12/10 02:13:39    888s] Total instances moved : 0
[12/10 02:13:39    888s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.135, REAL:0.136, MEM:2983.4M, EPOCH TIME: 1670660019.783548
[12/10 02:13:39    888s] Total net bbox length = 2.683e+06 (1.420e+06 1.264e+06) (ext = 1.197e+03)
[12/10 02:13:39    888s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2983.4MB
[12/10 02:13:39    888s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=2983.4MB) @(0:14:48 - 0:14:49).
[12/10 02:13:39    888s] *** Finished refinePlace (0:14:49 mem=2983.4M) ***
[12/10 02:13:39    888s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1561211.5
[12/10 02:13:39    888s] OPERPROF: Finished RefinePlace at level 1, CPU:0.590, REAL:0.593, MEM:2983.4M, EPOCH TIME: 1670660019.884717
[12/10 02:13:39    888s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2983.4M, EPOCH TIME: 1670660019.884756
[12/10 02:13:39    888s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.025, REAL:0.025, MEM:2983.4M, EPOCH TIME: 1670660019.909750
[12/10 02:13:39    888s]   ClockRefiner summary
[12/10 02:13:39    888s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 31056).
[12/10 02:13:39    888s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 355).
[12/10 02:13:39    888s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 30701).
[12/10 02:13:39    888s]   Restoring pStatusCts on 352 clock instances.
[12/10 02:13:39    888s]   Revert refine place priority changes on 0 instances.
[12/10 02:13:39    888s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.0 real=0:00:01.0)
[12/10 02:13:39    888s]   Stage::Updating netlist done. (took cpu=0:00:01.2 real=0:00:01.2)
[12/10 02:13:39    888s]   CCOpt::Phase::Implementation done. (took cpu=0:02:16 real=0:01:22)
[12/10 02:13:39    888s]   CCOpt::Phase::eGRPC...
[12/10 02:13:39    888s]   eGR Post Conditioning loop iteration 0...
[12/10 02:13:40    889s]     Clock implementation routing...
[12/10 02:13:40    889s]       Leaving CCOpt scope - Routing Tools...
[12/10 02:13:40    889s] Net route status summary:
[12/10 02:13:40    889s]   Clock:       356 (unrouted=356, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/10 02:13:40    889s]   Non-clock: 158871 (unrouted=4026, trialRouted=154845, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4023, (crossesIlmBoundary AND tooFewTerms=0)])
[12/10 02:13:40    889s]       Routing using eGR only...
[12/10 02:13:40    889s]         Early Global Route - eGR only step...
[12/10 02:13:40    889s] (ccopt eGR): There are 356 nets for routing of which 356 have one or more fixed wires.
[12/10 02:13:40    889s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/10 02:13:40    889s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/10 02:13:40    889s] (ccopt eGR): Start to route 356 all nets
[12/10 02:13:40    889s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/10 02:13:40    890s] Started Early Global Route kernel ( Curr Mem: 2986.05 MB )
[12/10 02:13:40    890s] (I)      ==================== Layers =====================
[12/10 02:13:40    890s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:13:40    890s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/10 02:13:40    890s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:13:40    890s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/10 02:13:40    890s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/10 02:13:40    890s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/10 02:13:40    890s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/10 02:13:40    890s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/10 02:13:40    890s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/10 02:13:40    890s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/10 02:13:40    890s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/10 02:13:40    890s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/10 02:13:40    890s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/10 02:13:40    890s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/10 02:13:40    890s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/10 02:13:40    890s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/10 02:13:40    890s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/10 02:13:40    890s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/10 02:13:40    890s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/10 02:13:40    890s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/10 02:13:40    890s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:13:40    890s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/10 02:13:40    890s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/10 02:13:40    890s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/10 02:13:40    890s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/10 02:13:40    890s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/10 02:13:40    890s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:13:40    890s] (I)      Started Import and model ( Curr Mem: 2986.05 MB )
[12/10 02:13:40    890s] (I)      Default power domain name = toplevel_498
[12/10 02:13:40    890s] .== Non-default Options ==
[12/10 02:13:41    890s] (I)      Clean congestion better                            : true
[12/10 02:13:41    890s] (I)      Estimate vias on DPT layer                         : true
[12/10 02:13:41    890s] (I)      Clean congestion layer assignment rounds           : 3
[12/10 02:13:41    890s] (I)      Layer constraints as soft constraints              : true
[12/10 02:13:41    890s] (I)      Soft top layer                                     : true
[12/10 02:13:41    890s] (I)      Skip prospective layer relax nets                  : true
[12/10 02:13:41    890s] (I)      Better NDR handling                                : true
[12/10 02:13:41    890s] (I)      Improved NDR modeling in LA                        : true
[12/10 02:13:41    890s] (I)      Routing cost fix for NDR handling                  : true
[12/10 02:13:41    890s] (I)      Update initial WL after Phase 1a                   : true
[12/10 02:13:41    890s] (I)      Block tracks for preroutes                         : true
[12/10 02:13:41    890s] (I)      Assign IRoute by net group key                     : true
[12/10 02:13:41    890s] (I)      Block unroutable channels                          : true
[12/10 02:13:41    890s] (I)      Block unroutable channels 3D                       : true
[12/10 02:13:41    890s] (I)      Bound layer relaxed segment wl                     : true
[12/10 02:13:41    890s] (I)      Blocked pin reach length threshold                 : 2
[12/10 02:13:41    890s] (I)      Check blockage within NDR space in TA              : true
[12/10 02:13:41    890s] (I)      Skip must join for term with via pillar            : true
[12/10 02:13:41    890s] (I)      Model find APA for IO pin                          : true
[12/10 02:13:41    890s] (I)      On pin location for off pin term                   : true
[12/10 02:13:41    890s] (I)      Handle EOL spacing                                 : true
[12/10 02:13:41    890s] (I)      Merge PG vias by gap                               : true
[12/10 02:13:41    890s] (I)      Maximum routing layer                              : 6
[12/10 02:13:41    890s] (I)      Route selected nets only                           : true
[12/10 02:13:41    890s] (I)      Refine MST                                         : true
[12/10 02:13:41    890s] (I)      Honor PRL                                          : true
[12/10 02:13:41    890s] (I)      Strong congestion aware                            : true
[12/10 02:13:41    890s] (I)      Improved initial location for IRoutes              : true
[12/10 02:13:41    890s] (I)      Multi panel TA                                     : true
[12/10 02:13:41    890s] (I)      Penalize wire overlap                              : true
[12/10 02:13:41    890s] (I)      Expand small instance blockage                     : true
[12/10 02:13:41    890s] (I)      Reduce via in TA                                   : true
[12/10 02:13:41    890s] (I)      SS-aware routing                                   : true
[12/10 02:13:41    890s] (I)      Improve tree edge sharing                          : true
[12/10 02:13:41    890s] (I)      Improve 2D via estimation                          : true
[12/10 02:13:41    890s] (I)      Refine Steiner tree                                : true
[12/10 02:13:41    890s] (I)      Build spine tree                                   : true
[12/10 02:13:41    890s] (I)      Model pass through capacity                        : true
[12/10 02:13:41    890s] (I)      Extend blockages by a half GCell                   : true
[12/10 02:13:41    890s] (I)      Consider pin shapes                                : true
[12/10 02:13:41    890s] (I)      Consider pin shapes for all nodes                  : true
[12/10 02:13:41    890s] (I)      Consider NR APA                                    : true
[12/10 02:13:41    890s] (I)      Consider IO pin shape                              : true
[12/10 02:13:41    890s] (I)      Fix pin connection bug                             : true
[12/10 02:13:41    890s] (I)      Consider layer RC for local wires                  : true
[12/10 02:13:41    890s] (I)      LA-aware pin escape length                         : 2
[12/10 02:13:41    890s] (I)      Connect multiple ports                             : true
[12/10 02:13:41    890s] (I)      Split for must join                                : true
[12/10 02:13:41    890s] (I)      Number of threads                                  : 4
[12/10 02:13:41    890s] (I)      Routing effort level                               : 10000
[12/10 02:13:41    890s] (I)      Prefer layer length threshold                      : 8
[12/10 02:13:41    890s] (I)      Overflow penalty cost                              : 10
[12/10 02:13:41    890s] (I)      A-star cost                                        : 0.300000
[12/10 02:13:41    890s] (I)      Misalignment cost                                  : 10.000000
[12/10 02:13:41    890s] (I)      Threshold for short IRoute                         : 6
[12/10 02:13:41    890s] (I)      Via cost during post routing                       : 1.000000
[12/10 02:13:41    890s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/10 02:13:41    890s] (I)      Source-to-sink ratio                               : 0.300000
[12/10 02:13:41    890s] (I)      Scenic ratio bound                                 : 3.000000
[12/10 02:13:41    890s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/10 02:13:41    890s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/10 02:13:41    890s] (I)      PG-aware similar topology routing                  : true
[12/10 02:13:41    890s] (I)      Maze routing via cost fix                          : true
[12/10 02:13:41    890s] (I)      Apply PRL on PG terms                              : true
[12/10 02:13:41    890s] (I)      Apply PRL on obs objects                           : true
[12/10 02:13:41    890s] (I)      Handle range-type spacing rules                    : true
[12/10 02:13:41    890s] (I)      PG gap threshold multiplier                        : 10.000000
[12/10 02:13:41    890s] (I)      Parallel spacing query fix                         : true
[12/10 02:13:41    890s] (I)      Force source to root IR                            : true
[12/10 02:13:41    890s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/10 02:13:41    890s] (I)      Do not relax to DPT layer                          : true
[12/10 02:13:41    890s] (I)      No DPT in post routing                             : true
[12/10 02:13:41    890s] (I)      Modeling PG via merging fix                        : true
[12/10 02:13:41    890s] (I)      Shield aware TA                                    : true
[12/10 02:13:41    890s] (I)      Strong shield aware TA                             : true
[12/10 02:13:41    890s] (I)      Overflow calculation fix in LA                     : true
[12/10 02:13:41    890s] (I)      Post routing fix                                   : true
[12/10 02:13:41    890s] (I)      Strong post routing                                : true
[12/10 02:13:41    890s] (I)      Access via pillar from top                         : true
[12/10 02:13:41    890s] (I)      NDR via pillar fix                                 : true
[12/10 02:13:41    890s] (I)      Violation on path threshold                        : 1
[12/10 02:13:41    890s] (I)      Pass through capacity modeling                     : true
[12/10 02:13:41    890s] (I)      Select the non-relaxed segments in post routing stage : true
[12/10 02:13:41    890s] (I)      Select term pin box for io pin                     : true
[12/10 02:13:41    890s] (I)      Penalize NDR sharing                               : true
[12/10 02:13:41    890s] (I)      Enable special modeling                            : false
[12/10 02:13:41    890s] (I)      Keep fixed segments                                : true
[12/10 02:13:41    890s] (I)      Reorder net groups by key                          : true
[12/10 02:13:41    890s] (I)      Increase net scenic ratio                          : true
[12/10 02:13:41    890s] (I)      Method to set GCell size                           : row
[12/10 02:13:41    890s] (I)      Connect multiple ports and must join fix           : true
[12/10 02:13:41    890s] (I)      Avoid high resistance layers                       : true
[12/10 02:13:41    890s] (I)      Model find APA for IO pin fix                      : true
[12/10 02:13:41    890s] (I)      Avoid connecting non-metal layers                  : true
[12/10 02:13:41    890s] (I)      Use track pitch for NDR                            : true
[12/10 02:13:41    890s] (I)      Enable layer relax to lower layer                  : true
[12/10 02:13:41    890s] (I)      Enable layer relax to upper layer                  : true
[12/10 02:13:41    890s] (I)      Top layer relaxation fix                           : true
[12/10 02:13:41    890s] (I)      Counted 10337 PG shapes. We will not process PG shapes layer by layer.
[12/10 02:13:41    890s] (I)      Use row-based GCell size
[12/10 02:13:41    890s] (I)      Use row-based GCell align
[12/10 02:13:41    890s] (I)      layer 0 area = 168000
[12/10 02:13:41    890s] (I)      layer 1 area = 208000
[12/10 02:13:41    890s] (I)      layer 2 area = 208000
[12/10 02:13:41    890s] (I)      layer 3 area = 208000
[12/10 02:13:41    890s] (I)      layer 4 area = 208000
[12/10 02:13:41    890s] (I)      layer 5 area = 208000
[12/10 02:13:41    890s] (I)      GCell unit size   : 4000
[12/10 02:13:41    890s] (I)      GCell multiplier  : 1
[12/10 02:13:41    890s] (I)      GCell row height  : 4000
[12/10 02:13:41    890s] (I)      Actual row height : 4000
[12/10 02:13:41    890s] (I)      GCell align ref   : 0 0
[12/10 02:13:41    890s] [NR-eGR] Track table information for default rule: 
[12/10 02:13:41    890s] [NR-eGR] M1 has no routable track
[12/10 02:13:41    890s] [NR-eGR] M2 has single uniform track structure
[12/10 02:13:41    890s] [NR-eGR] M3 has single uniform track structure
[12/10 02:13:41    890s] [NR-eGR] M4 has single uniform track structure
[12/10 02:13:41    890s] [NR-eGR] M5 has single uniform track structure
[12/10 02:13:41    890s] [NR-eGR] M6 has single uniform track structure
[12/10 02:13:41    890s] (I)      =============== Default via ================
[12/10 02:13:41    890s] (I)      +---+------------------+-------------------+
[12/10 02:13:41    890s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/10 02:13:41    890s] (I)      +---+------------------+-------------------+
[12/10 02:13:41    890s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/10 02:13:41    890s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/10 02:13:41    890s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/10 02:13:41    890s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/10 02:13:41    890s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/10 02:13:41    890s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/10 02:13:41    890s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/10 02:13:41    890s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/10 02:13:41    890s] (I)      +---+------------------+-------------------+
[12/10 02:13:41    890s] [NR-eGR] Read 14904 PG shapes
[12/10 02:13:41    890s] [NR-eGR] Read 0 clock shapes
[12/10 02:13:41    890s] [NR-eGR] Read 0 other shapes
[12/10 02:13:41    890s] [NR-eGR] #Routing Blockages  : 0
[12/10 02:13:41    890s] [NR-eGR] #Instance Blockages : 0
[12/10 02:13:41    890s] [NR-eGR] #PG Blockages       : 14904
[12/10 02:13:41    890s] [NR-eGR] #Halo Blockages     : 0
[12/10 02:13:41    890s] [NR-eGR] #Boundary Blockages : 0
[12/10 02:13:41    890s] [NR-eGR] #Clock Blockages    : 0
[12/10 02:13:41    890s] [NR-eGR] #Other Blockages    : 0
[12/10 02:13:41    890s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/10 02:13:41    890s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/10 02:13:41    891s] [NR-eGR] Read 155204 nets ( ignored 154848 )
[12/10 02:13:41    891s] [NR-eGR] Connected 0 must-join pins/ports
[12/10 02:13:41    891s] (I)      early_global_route_priority property id does not exist.
[12/10 02:13:41    891s] (I)      Read Num Blocks=19890  Num Prerouted Wires=0  Num CS=0
[12/10 02:13:41    891s] (I)      Layer 1 (V) : #blockages 15 : #preroutes 0
[12/10 02:13:42    891s] (I)      Layer 2 (H) : #blockages 12378 : #preroutes 0
[12/10 02:13:42    891s] (I)      Layer 3 (V) : #blockages 15 : #preroutes 0
[12/10 02:13:42    891s] (I)      Layer 4 (H) : #blockages 7440 : #preroutes 0
[12/10 02:13:42    891s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/10 02:13:42    891s] (I)      Moved 2 terms for better access 
[12/10 02:13:42    891s] (I)      Number of ignored nets                =      0
[12/10 02:13:42    891s] (I)      Number of connected nets              =      0
[12/10 02:13:42    891s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/10 02:13:42    891s] (I)      Number of clock nets                  =    356.  Ignored: No
[12/10 02:13:42    891s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/10 02:13:42    891s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/10 02:13:42    891s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/10 02:13:42    891s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/10 02:13:42    891s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/10 02:13:42    891s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/10 02:13:42    891s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/10 02:13:42    891s] [NR-eGR] There are 356 clock nets ( 356 with NDR ).
[12/10 02:13:42    891s] (I)      Ndr track 0 does not exist
[12/10 02:13:42    891s] (I)      Ndr track 0 does not exist
[12/10 02:13:42    891s] (I)      ---------------------Grid Graph Info--------------------
[12/10 02:13:42    891s] (I)      Routing area        : (0, 0) - (1650000, 1650000)
[12/10 02:13:42    891s] (I)      Core area           : (0, 0) - (1650000, 1650000)
[12/10 02:13:42    891s] (I)      Site width          :   400  (dbu)
[12/10 02:13:42    891s] (I)      Row height          :  4000  (dbu)
[12/10 02:13:42    891s] (I)      GCell row height    :  4000  (dbu)
[12/10 02:13:42    891s] (I)      GCell width         :  4000  (dbu)
[12/10 02:13:42    891s] (I)      GCell height        :  4000  (dbu)
[12/10 02:13:42    891s] (I)      Grid                :   413   413     6
[12/10 02:13:42    891s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/10 02:13:42    891s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/10 02:13:42    891s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/10 02:13:42    891s] (I)      Default wire width  :   180   200   200   200   200   200
[12/10 02:13:42    891s] (I)      Default wire space  :   180   200   200   200   200   200
[12/10 02:13:42    891s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/10 02:13:42    891s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/10 02:13:42    891s] (I)      First track coord   :     0   200   200   200   200   200
[12/10 02:13:42    891s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/10 02:13:42    891s] (I)      Total num of tracks :     0  4125  4125  4125  4125  4125
[12/10 02:13:42    891s] (I)      Num of masks        :     1     1     1     1     1     1
[12/10 02:13:42    891s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/10 02:13:42    891s] (I)      --------------------------------------------------------
[12/10 02:13:42    891s] 
[12/10 02:13:42    891s] [NR-eGR] ============ Routing rule table ============
[12/10 02:13:42    891s] [NR-eGR] Rule id: 0  Nets: 356
[12/10 02:13:42    891s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/10 02:13:42    891s] (I)                    Layer    2    3    4    5    6 
[12/10 02:13:42    891s] (I)                    Pitch  800  800  800  800  800 
[12/10 02:13:42    891s] (I)             #Used tracks    2    2    2    2    2 
[12/10 02:13:42    891s] (I)       #Fully used tracks    1    1    1    1    1 
[12/10 02:13:42    891s] [NR-eGR] Rule id: 1  Nets: 0
[12/10 02:13:42    891s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/10 02:13:42    891s] (I)                    Layer    2    3    4    5    6 
[12/10 02:13:42    891s] (I)                    Pitch  400  400  400  400  400 
[12/10 02:13:42    891s] (I)             #Used tracks    1    1    1    1    1 
[12/10 02:13:42    891s] (I)       #Fully used tracks    1    1    1    1    1 
[12/10 02:13:42    891s] [NR-eGR] ========================================
[12/10 02:13:42    891s] [NR-eGR] 
[12/10 02:13:42    891s] (I)      =============== Blocked Tracks ===============
[12/10 02:13:42    891s] (I)      +-------+---------+----------+---------------+
[12/10 02:13:42    891s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/10 02:13:42    891s] (I)      +-------+---------+----------+---------------+
[12/10 02:13:42    891s] (I)      |     1 |       0 |        0 |         0.00% |
[12/10 02:13:42    891s] (I)      |     2 | 1703625 |    30938 |         1.82% |
[12/10 02:13:42    891s] (I)      |     3 | 1703625 |    15266 |         0.90% |
[12/10 02:13:42    891s] (I)      |     4 | 1703625 |    30938 |         1.82% |
[12/10 02:13:42    891s] (I)      |     5 | 1703625 |    70125 |         4.12% |
[12/10 02:13:42    891s] (I)      |     6 | 1703625 |        0 |         0.00% |
[12/10 02:13:42    891s] (I)      +-------+---------+----------+---------------+
[12/10 02:13:42    891s] (I)      Finished Import and model ( CPU: 1.16 sec, Real: 1.15 sec, Curr Mem: 3117.80 MB )
[12/10 02:13:42    891s] (I)      Reset routing kernel
[12/10 02:13:42    891s] (I)      Started Global Routing ( Curr Mem: 3117.80 MB )
[12/10 02:13:42    891s] (I)      totalPins=31419  totalGlobalPin=31415 (99.99%)
[12/10 02:13:42    891s] (I)      total 2D Cap : 3364419 = (1691665 H, 1672754 V)
[12/10 02:13:42    891s] [NR-eGR] Layer group 1: route 356 net(s) in layer range [3, 4]
[12/10 02:13:42    891s] (I)      
[12/10 02:13:42    891s] (I)      ============  Phase 1a Route ============
[12/10 02:13:42    891s] (I)      Usage: 58952 = (27145 H, 31807 V) = (1.60% H, 1.90% V) = (5.429e+04um H, 6.361e+04um V)
[12/10 02:13:42    891s] (I)      
[12/10 02:13:42    891s] (I)      ============  Phase 1b Route ============
[12/10 02:13:42    891s] (I)      Usage: 58952 = (27145 H, 31807 V) = (1.60% H, 1.90% V) = (5.429e+04um H, 6.361e+04um V)
[12/10 02:13:42    891s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.179040e+05um
[12/10 02:13:42    891s] (I)      
[12/10 02:13:42    891s] (I)      ============  Phase 1c Route ============
[12/10 02:13:42    891s] (I)      Usage: 58952 = (27145 H, 31807 V) = (1.60% H, 1.90% V) = (5.429e+04um H, 6.361e+04um V)
[12/10 02:13:42    891s] (I)      
[12/10 02:13:42    891s] (I)      ============  Phase 1d Route ============
[12/10 02:13:42    891s] (I)      Usage: 58952 = (27145 H, 31807 V) = (1.60% H, 1.90% V) = (5.429e+04um H, 6.361e+04um V)
[12/10 02:13:42    891s] (I)      
[12/10 02:13:42    891s] (I)      ============  Phase 1e Route ============
[12/10 02:13:42    891s] (I)      Usage: 58952 = (27145 H, 31807 V) = (1.60% H, 1.90% V) = (5.429e+04um H, 6.361e+04um V)
[12/10 02:13:42    891s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.179040e+05um
[12/10 02:13:42    891s] (I)      
[12/10 02:13:42    891s] (I)      ============  Phase 1f Route ============
[12/10 02:13:42    891s] (I)      Usage: 58952 = (27145 H, 31807 V) = (1.60% H, 1.90% V) = (5.429e+04um H, 6.361e+04um V)
[12/10 02:13:42    891s] (I)      
[12/10 02:13:42    891s] (I)      ============  Phase 1g Route ============
[12/10 02:13:42    891s] (I)      Usage: 58443 = (26547 H, 31896 V) = (1.57% H, 1.91% V) = (5.309e+04um H, 6.379e+04um V)
[12/10 02:13:42    891s] (I)      #Nets         : 356
[12/10 02:13:42    891s] (I)      #Relaxed nets : 65
[12/10 02:13:42    891s] (I)      Wire length   : 47880
[12/10 02:13:42    891s] [NR-eGR] Create a new net group with 65 nets and layer range [3, 6]
[12/10 02:13:42    891s] (I)      
[12/10 02:13:42    891s] (I)      ============  Phase 1h Route ============
[12/10 02:13:42    891s] (I)      Usage: 58130 = (26849 H, 31281 V) = (1.59% H, 1.87% V) = (5.370e+04um H, 6.256e+04um V)
[12/10 02:13:42    891s] (I)      total 2D Cap : 6734541 = (3358162 H, 3376379 V)
[12/10 02:13:42    891s] [NR-eGR] Layer group 2: route 65 net(s) in layer range [3, 6]
[12/10 02:13:42    891s] (I)      
[12/10 02:13:42    891s] (I)      ============  Phase 1a Route ============
[12/10 02:13:42    891s] (I)      Usage: 69140 = (31830 H, 37310 V) = (0.95% H, 1.11% V) = (6.366e+04um H, 7.462e+04um V)
[12/10 02:13:42    891s] (I)      
[12/10 02:13:42    891s] (I)      ============  Phase 1b Route ============
[12/10 02:13:42    891s] (I)      Usage: 69140 = (31830 H, 37310 V) = (0.95% H, 1.11% V) = (6.366e+04um H, 7.462e+04um V)
[12/10 02:13:42    891s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.382800e+05um
[12/10 02:13:42    891s] (I)      
[12/10 02:13:42    891s] (I)      ============  Phase 1c Route ============
[12/10 02:13:42    891s] (I)      Usage: 69140 = (31830 H, 37310 V) = (0.95% H, 1.11% V) = (6.366e+04um H, 7.462e+04um V)
[12/10 02:13:42    891s] (I)      
[12/10 02:13:42    891s] (I)      ============  Phase 1d Route ============
[12/10 02:13:42    891s] (I)      Usage: 69140 = (31830 H, 37310 V) = (0.95% H, 1.11% V) = (6.366e+04um H, 7.462e+04um V)
[12/10 02:13:42    891s] (I)      
[12/10 02:13:42    891s] (I)      ============  Phase 1e Route ============
[12/10 02:13:42    891s] (I)      Usage: 69140 = (31830 H, 37310 V) = (0.95% H, 1.11% V) = (6.366e+04um H, 7.462e+04um V)
[12/10 02:13:42    891s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.382800e+05um
[12/10 02:13:42    891s] (I)      
[12/10 02:13:42    891s] (I)      ============  Phase 1f Route ============
[12/10 02:13:42    891s] (I)      Usage: 69140 = (31830 H, 37310 V) = (0.95% H, 1.11% V) = (6.366e+04um H, 7.462e+04um V)
[12/10 02:13:42    891s] (I)      
[12/10 02:13:42    891s] (I)      ============  Phase 1g Route ============
[12/10 02:13:42    891s] (I)      Usage: 68981 = (31787 H, 37194 V) = (0.95% H, 1.10% V) = (6.357e+04um H, 7.439e+04um V)
[12/10 02:13:42    891s] (I)      #Nets         : 65
[12/10 02:13:42    891s] (I)      #Relaxed nets : 34
[12/10 02:13:42    891s] (I)      Wire length   : 5171
[12/10 02:13:42    891s] [NR-eGR] Create a new net group with 34 nets and layer range [2, 6]
[12/10 02:13:42    891s] (I)      
[12/10 02:13:42    891s] (I)      ============  Phase 1h Route ============
[12/10 02:13:42    891s] (I)      Usage: 68978 = (31789 H, 37189 V) = (0.95% H, 1.10% V) = (6.358e+04um H, 7.438e+04um V)
[12/10 02:13:42    891s] (I)      total 2D Cap : 8407308 = (3358162 H, 5049146 V)
[12/10 02:13:42    891s] [NR-eGR] Layer group 3: route 34 net(s) in layer range [2, 6]
[12/10 02:13:42    891s] (I)      
[12/10 02:13:42    891s] (I)      ============  Phase 1a Route ============
[12/10 02:13:42    891s] (I)      Usage: 80497 = (37083 H, 43414 V) = (1.10% H, 0.86% V) = (7.417e+04um H, 8.683e+04um V)
[12/10 02:13:42    891s] (I)      
[12/10 02:13:42    891s] (I)      ============  Phase 1b Route ============
[12/10 02:13:42    891s] (I)      Usage: 80497 = (37083 H, 43414 V) = (1.10% H, 0.86% V) = (7.417e+04um H, 8.683e+04um V)
[12/10 02:13:42    891s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.609940e+05um
[12/10 02:13:42    891s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/10 02:13:42    891s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/10 02:13:42    891s] (I)      
[12/10 02:13:42    891s] (I)      ============  Phase 1c Route ============
[12/10 02:13:42    891s] (I)      Usage: 80497 = (37083 H, 43414 V) = (1.10% H, 0.86% V) = (7.417e+04um H, 8.683e+04um V)
[12/10 02:13:42    891s] (I)      
[12/10 02:13:42    891s] (I)      ============  Phase 1d Route ============
[12/10 02:13:42    891s] (I)      Usage: 80497 = (37083 H, 43414 V) = (1.10% H, 0.86% V) = (7.417e+04um H, 8.683e+04um V)
[12/10 02:13:42    891s] (I)      
[12/10 02:13:42    891s] (I)      ============  Phase 1e Route ============
[12/10 02:13:42    891s] (I)      Usage: 80497 = (37083 H, 43414 V) = (1.10% H, 0.86% V) = (7.417e+04um H, 8.683e+04um V)
[12/10 02:13:42    891s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.609940e+05um
[12/10 02:13:42    891s] (I)      
[12/10 02:13:42    891s] (I)      ============  Phase 1f Route ============
[12/10 02:13:42    891s] (I)      Usage: 80497 = (37083 H, 43414 V) = (1.10% H, 0.86% V) = (7.417e+04um H, 8.683e+04um V)
[12/10 02:13:42    891s] (I)      
[12/10 02:13:42    891s] (I)      ============  Phase 1g Route ============
[12/10 02:13:42    891s] (I)      Usage: 80490 = (37080 H, 43410 V) = (1.10% H, 0.86% V) = (7.416e+04um H, 8.682e+04um V)
[12/10 02:13:42    891s] (I)      
[12/10 02:13:42    891s] (I)      ============  Phase 1h Route ============
[12/10 02:13:42    891s] (I)      Usage: 80492 = (37079 H, 43413 V) = (1.10% H, 0.86% V) = (7.416e+04um H, 8.683e+04um V)
[12/10 02:13:42    891s] (I)      
[12/10 02:13:42    891s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/10 02:13:42    891s] [NR-eGR]                        OverCon            
[12/10 02:13:42    891s] [NR-eGR]                         #Gcell     %Gcell
[12/10 02:13:42    891s] [NR-eGR]        Layer             (1-0)    OverCon
[12/10 02:13:42    891s] [NR-eGR] ----------------------------------------------
[12/10 02:13:42    891s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/10 02:13:42    891s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/10 02:13:42    891s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/10 02:13:42    891s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/10 02:13:42    891s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/10 02:13:42    891s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/10 02:13:42    891s] [NR-eGR] ----------------------------------------------
[12/10 02:13:42    891s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/10 02:13:42    891s] [NR-eGR] 
[12/10 02:13:42    891s] (I)      Finished Global Routing ( CPU: 0.74 sec, Real: 0.50 sec, Curr Mem: 3117.80 MB )
[12/10 02:13:42    891s] (I)      total 2D Cap : 8412266 = (3363114 H, 5049152 V)
[12/10 02:13:42    891s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/10 02:13:42    891s] (I)      ============= Track Assignment ============
[12/10 02:13:42    891s] (I)      Started Track Assignment (4T) ( Curr Mem: 3117.80 MB )
[12/10 02:13:42    891s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/10 02:13:42    891s] (I)      Run Multi-thread track assignment
[12/10 02:13:42    892s] (I)      Finished Track Assignment (4T) ( CPU: 0.36 sec, Real: 0.10 sec, Curr Mem: 3117.80 MB )
[12/10 02:13:42    892s] (I)      Started Export ( Curr Mem: 3117.80 MB )
[12/10 02:13:42    892s] [NR-eGR]             Length (um)     Vias 
[12/10 02:13:42    892s] [NR-eGR] ---------------------------------
[12/10 02:13:42    892s] [NR-eGR]  M1  (1H)             0   580759 
[12/10 02:13:42    892s] [NR-eGR]  M2  (2V)        969378   830072 
[12/10 02:13:42    892s] [NR-eGR]  M3  (3H)       1271794   115956 
[12/10 02:13:42    892s] [NR-eGR]  M4  (4V)        657454    45586 
[12/10 02:13:42    892s] [NR-eGR]  M5  (5H)        520031     3969 
[12/10 02:13:42    892s] [NR-eGR]  M6  (6V)         82825        0 
[12/10 02:13:42    892s] [NR-eGR]  M7  (7H)             0        0 
[12/10 02:13:42    892s] [NR-eGR]  M8  (8V)             0        0 
[12/10 02:13:42    892s] [NR-eGR]  M9  (9H)             0        0 
[12/10 02:13:42    892s] [NR-eGR] ---------------------------------
[12/10 02:13:42    892s] [NR-eGR]      Total      3501483  1576342 
[12/10 02:13:42    892s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:13:42    892s] [NR-eGR] Total half perimeter of net bounding box: 2683370um
[12/10 02:13:42    892s] [NR-eGR] Total length: 3501483um, number of vias: 1576342
[12/10 02:13:42    892s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:13:42    892s] [NR-eGR] Total eGR-routed clock nets wire length: 124449um, number of vias: 79144
[12/10 02:13:42    892s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:13:43    892s] [NR-eGR] Report for selected net(s) only.
[12/10 02:13:43    892s] [NR-eGR]             Length (um)   Vias 
[12/10 02:13:43    892s] [NR-eGR] -------------------------------
[12/10 02:13:43    892s] [NR-eGR]  M1  (1H)             0  31417 
[12/10 02:13:43    892s] [NR-eGR]  M2  (2V)         33954  34984 
[12/10 02:13:43    892s] [NR-eGR]  M3  (3H)         59269  12707 
[12/10 02:13:43    892s] [NR-eGR]  M4  (4V)         31008     36 
[12/10 02:13:43    892s] [NR-eGR]  M5  (5H)           218      0 
[12/10 02:13:43    892s] [NR-eGR]  M6  (6V)             0      0 
[12/10 02:13:43    892s] [NR-eGR]  M7  (7H)             0      0 
[12/10 02:13:43    892s] [NR-eGR]  M8  (8V)             0      0 
[12/10 02:13:43    892s] [NR-eGR]  M9  (9H)             0      0 
[12/10 02:13:43    892s] [NR-eGR] -------------------------------
[12/10 02:13:43    892s] [NR-eGR]      Total       124449  79144 
[12/10 02:13:43    892s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:13:43    892s] [NR-eGR] Total half perimeter of net bounding box: 37902um
[12/10 02:13:43    892s] [NR-eGR] Total length: 124449um, number of vias: 79144
[12/10 02:13:43    892s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:13:43    892s] [NR-eGR] Total routed clock nets wire length: 124449um, number of vias: 79144
[12/10 02:13:43    892s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:13:43    893s] (I)      Finished Export ( CPU: 0.69 sec, Real: 0.44 sec, Curr Mem: 3117.80 MB )
[12/10 02:13:43    893s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.99 sec, Real: 2.25 sec, Curr Mem: 3117.80 MB )
[12/10 02:13:43    893s] (I)      ====================================== Runtime Summary ======================================
[12/10 02:13:43    893s] (I)       Step                                          %       Start      Finish      Real       CPU 
[12/10 02:13:43    893s] (I)      ---------------------------------------------------------------------------------------------
[12/10 02:13:43    893s] (I)       Early Global Route kernel               100.00%  276.09 sec  278.33 sec  2.25 sec  2.99 sec 
[12/10 02:13:43    893s] (I)       +-Import and model                       51.29%  276.09 sec  277.24 sec  1.15 sec  1.16 sec 
[12/10 02:13:43    893s] (I)       | +-Create place DB                      37.35%  276.09 sec  276.93 sec  0.84 sec  0.83 sec 
[12/10 02:13:43    893s] (I)       | | +-Import place data                  37.34%  276.09 sec  276.93 sec  0.84 sec  0.83 sec 
[12/10 02:13:43    893s] (I)       | | | +-Read instances and placement     10.83%  276.09 sec  276.33 sec  0.24 sec  0.24 sec 
[12/10 02:13:43    893s] (I)       | | | +-Read nets                        26.51%  276.33 sec  276.93 sec  0.60 sec  0.59 sec 
[12/10 02:13:43    893s] (I)       | +-Create route DB                      12.11%  276.93 sec  277.20 sec  0.27 sec  0.28 sec 
[12/10 02:13:43    893s] (I)       | | +-Import route data (4T)             12.07%  276.93 sec  277.20 sec  0.27 sec  0.28 sec 
[12/10 02:13:43    893s] (I)       | | | +-Read blockages ( Layer 2-6 )      1.77%  276.94 sec  276.98 sec  0.04 sec  0.04 sec 
[12/10 02:13:43    893s] (I)       | | | | +-Read routing blockages          0.00%  276.94 sec  276.94 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | | | +-Read instance blockages         1.55%  276.94 sec  276.97 sec  0.03 sec  0.03 sec 
[12/10 02:13:43    893s] (I)       | | | | +-Read PG blockages               0.20%  276.97 sec  276.97 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | | | +-Read clock blockages            0.00%  276.97 sec  276.97 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | | | +-Read other blockages            0.00%  276.97 sec  276.97 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | | | +-Read boundary cut boxes         0.00%  276.98 sec  276.98 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | | +-Read blackboxes                   0.00%  276.98 sec  276.98 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | | +-Read prerouted                    2.44%  276.98 sec  277.03 sec  0.05 sec  0.05 sec 
[12/10 02:13:43    893s] (I)       | | | +-Read unlegalized nets             1.94%  277.03 sec  277.07 sec  0.04 sec  0.04 sec 
[12/10 02:13:43    893s] (I)       | | | +-Read nets                         0.25%  277.08 sec  277.08 sec  0.01 sec  0.01 sec 
[12/10 02:13:43    893s] (I)       | | | +-Set up via pillars                0.00%  277.09 sec  277.09 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | | +-Initialize 3D grid graph          0.30%  277.09 sec  277.09 sec  0.01 sec  0.01 sec 
[12/10 02:13:43    893s] (I)       | | | +-Model blockage capacity           4.39%  277.10 sec  277.19 sec  0.10 sec  0.10 sec 
[12/10 02:13:43    893s] (I)       | | | | +-Initialize 3D capacity          4.20%  277.10 sec  277.19 sec  0.09 sec  0.09 sec 
[12/10 02:13:43    893s] (I)       | | | +-Move terms for access (4T)        0.21%  277.19 sec  277.20 sec  0.00 sec  0.01 sec 
[12/10 02:13:43    893s] (I)       | +-Read aux data                         0.00%  277.20 sec  277.20 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | +-Others data preparation               0.04%  277.20 sec  277.20 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | +-Create route kernel                   0.24%  277.20 sec  277.21 sec  0.01 sec  0.01 sec 
[12/10 02:13:43    893s] (I)       +-Global Routing                         22.44%  277.24 sec  277.74 sec  0.50 sec  0.74 sec 
[12/10 02:13:43    893s] (I)       | +-Initialization                        0.13%  277.24 sec  277.24 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | +-Net group 1                          15.70%  277.24 sec  277.60 sec  0.35 sec  0.54 sec 
[12/10 02:13:43    893s] (I)       | | +-Generate topology (4T)              3.33%  277.24 sec  277.32 sec  0.07 sec  0.24 sec 
[12/10 02:13:43    893s] (I)       | | +-Phase 1a                            0.96%  277.33 sec  277.35 sec  0.02 sec  0.02 sec 
[12/10 02:13:43    893s] (I)       | | | +-Pattern routing (4T)              0.44%  277.34 sec  277.35 sec  0.01 sec  0.01 sec 
[12/10 02:13:43    893s] (I)       | | +-Phase 1b                            0.55%  277.35 sec  277.37 sec  0.01 sec  0.01 sec 
[12/10 02:13:43    893s] (I)       | | +-Phase 1c                            0.00%  277.37 sec  277.37 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | +-Phase 1d                            0.00%  277.37 sec  277.37 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | +-Phase 1e                            0.19%  277.37 sec  277.37 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | | +-Route legalization                0.14%  277.37 sec  277.37 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | | | +-Legalize Blockage Violations    0.14%  277.37 sec  277.37 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | +-Phase 1f                            0.00%  277.37 sec  277.37 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | +-Phase 1g                            5.20%  277.37 sec  277.49 sec  0.12 sec  0.12 sec 
[12/10 02:13:43    893s] (I)       | | | +-Post Routing                      5.19%  277.37 sec  277.49 sec  0.12 sec  0.12 sec 
[12/10 02:13:43    893s] (I)       | | +-Phase 1h                            2.76%  277.50 sec  277.56 sec  0.06 sec  0.06 sec 
[12/10 02:13:43    893s] (I)       | | | +-Post Routing                      2.74%  277.50 sec  277.56 sec  0.06 sec  0.06 sec 
[12/10 02:13:43    893s] (I)       | | +-Layer assignment (4T)               1.35%  277.56 sec  277.59 sec  0.03 sec  0.06 sec 
[12/10 02:13:43    893s] (I)       | +-Net group 2                           3.25%  277.60 sec  277.67 sec  0.07 sec  0.12 sec 
[12/10 02:13:43    893s] (I)       | | +-Generate topology (4T)              0.57%  277.60 sec  277.61 sec  0.01 sec  0.05 sec 
[12/10 02:13:43    893s] (I)       | | +-Phase 1a                            0.23%  277.63 sec  277.63 sec  0.01 sec  0.01 sec 
[12/10 02:13:43    893s] (I)       | | | +-Pattern routing (4T)              0.13%  277.63 sec  277.63 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | +-Phase 1b                            0.14%  277.63 sec  277.64 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | +-Phase 1c                            0.00%  277.64 sec  277.64 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | +-Phase 1d                            0.00%  277.64 sec  277.64 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | +-Phase 1e                            0.04%  277.64 sec  277.64 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | | +-Route legalization                0.00%  277.64 sec  277.64 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | +-Phase 1f                            0.00%  277.64 sec  277.64 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | +-Phase 1g                            0.51%  277.64 sec  277.65 sec  0.01 sec  0.01 sec 
[12/10 02:13:43    893s] (I)       | | | +-Post Routing                      0.50%  277.64 sec  277.65 sec  0.01 sec  0.01 sec 
[12/10 02:13:43    893s] (I)       | | +-Phase 1h                            0.25%  277.65 sec  277.65 sec  0.01 sec  0.01 sec 
[12/10 02:13:43    893s] (I)       | | | +-Post Routing                      0.24%  277.65 sec  277.65 sec  0.01 sec  0.01 sec 
[12/10 02:13:43    893s] (I)       | | +-Layer assignment (4T)               0.66%  277.65 sec  277.67 sec  0.01 sec  0.02 sec 
[12/10 02:13:43    893s] (I)       | +-Net group 3                           2.65%  277.67 sec  277.73 sec  0.06 sec  0.07 sec 
[12/10 02:13:43    893s] (I)       | | +-Generate topology (4T)              0.03%  277.67 sec  277.67 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | +-Phase 1a                            0.19%  277.69 sec  277.70 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | | +-Pattern routing (4T)              0.10%  277.69 sec  277.69 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | | +-Add via demand to 2D              0.06%  277.69 sec  277.70 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | +-Phase 1b                            0.09%  277.70 sec  277.70 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | +-Phase 1c                            0.00%  277.70 sec  277.70 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | +-Phase 1d                            0.00%  277.70 sec  277.70 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | +-Phase 1e                            0.04%  277.70 sec  277.70 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | | +-Route legalization                0.00%  277.70 sec  277.70 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | +-Phase 1f                            0.00%  277.70 sec  277.70 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | +-Phase 1g                            0.07%  277.70 sec  277.70 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | | +-Post Routing                      0.07%  277.70 sec  277.70 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | +-Phase 1h                            0.06%  277.70 sec  277.70 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | | +-Post Routing                      0.05%  277.70 sec  277.70 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | | +-Layer assignment (4T)               0.62%  277.71 sec  277.73 sec  0.01 sec  0.02 sec 
[12/10 02:13:43    893s] (I)       +-Export 3D cong map                      1.69%  277.74 sec  277.78 sec  0.04 sec  0.04 sec 
[12/10 02:13:43    893s] (I)       | +-Export 2D cong map                    0.24%  277.78 sec  277.78 sec  0.01 sec  0.01 sec 
[12/10 02:13:43    893s] (I)       +-Extract Global 3D Wires                 0.05%  277.78 sec  277.78 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       +-Track Assignment (4T)                   4.47%  277.78 sec  277.88 sec  0.10 sec  0.36 sec 
[12/10 02:13:43    893s] (I)       | +-Initialization                        0.00%  277.78 sec  277.78 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       | +-Track Assignment Kernel               4.46%  277.78 sec  277.88 sec  0.10 sec  0.36 sec 
[12/10 02:13:43    893s] (I)       | +-Free Memory                           0.00%  277.88 sec  277.88 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       +-Export                                 19.72%  277.88 sec  278.33 sec  0.44 sec  0.69 sec 
[12/10 02:13:43    893s] (I)       | +-Export DB wires                       1.41%  277.88 sec  277.92 sec  0.03 sec  0.05 sec 
[12/10 02:13:43    893s] (I)       | | +-Export all nets (4T)                1.25%  277.89 sec  277.91 sec  0.03 sec  0.04 sec 
[12/10 02:13:43    893s] (I)       | | +-Set wire vias (4T)                  0.10%  277.91 sec  277.92 sec  0.00 sec  0.01 sec 
[12/10 02:13:43    893s] (I)       | +-Report wirelength                    12.92%  277.92 sec  278.21 sec  0.29 sec  0.29 sec 
[12/10 02:13:43    893s] (I)       | +-Update net boxes                      5.37%  278.21 sec  278.33 sec  0.12 sec  0.35 sec 
[12/10 02:13:43    893s] (I)       | +-Update timing                         0.00%  278.33 sec  278.33 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)       +-Postprocess design                      0.02%  278.33 sec  278.33 sec  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)      ==================== Summary by functions =====================
[12/10 02:13:43    893s] (I)       Lv  Step                                %      Real       CPU 
[12/10 02:13:43    893s] (I)      ---------------------------------------------------------------
[12/10 02:13:43    893s] (I)        0  Early Global Route kernel     100.00%  2.25 sec  2.99 sec 
[12/10 02:13:43    893s] (I)        1  Import and model               51.29%  1.15 sec  1.16 sec 
[12/10 02:13:43    893s] (I)        1  Global Routing                 22.44%  0.50 sec  0.74 sec 
[12/10 02:13:43    893s] (I)        1  Export                         19.72%  0.44 sec  0.69 sec 
[12/10 02:13:43    893s] (I)        1  Track Assignment (4T)           4.47%  0.10 sec  0.36 sec 
[12/10 02:13:43    893s] (I)        1  Export 3D cong map              1.69%  0.04 sec  0.04 sec 
[12/10 02:13:43    893s] (I)        1  Extract Global 3D Wires         0.05%  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)        1  Postprocess design              0.02%  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)        2  Create place DB                37.35%  0.84 sec  0.83 sec 
[12/10 02:13:43    893s] (I)        2  Net group 1                    15.70%  0.35 sec  0.54 sec 
[12/10 02:13:43    893s] (I)        2  Report wirelength              12.92%  0.29 sec  0.29 sec 
[12/10 02:13:43    893s] (I)        2  Create route DB                12.11%  0.27 sec  0.28 sec 
[12/10 02:13:43    893s] (I)        2  Update net boxes                5.37%  0.12 sec  0.35 sec 
[12/10 02:13:43    893s] (I)        2  Track Assignment Kernel         4.46%  0.10 sec  0.36 sec 
[12/10 02:13:43    893s] (I)        2  Net group 2                     3.25%  0.07 sec  0.12 sec 
[12/10 02:13:43    893s] (I)        2  Net group 3                     2.65%  0.06 sec  0.07 sec 
[12/10 02:13:43    893s] (I)        2  Export DB wires                 1.41%  0.03 sec  0.05 sec 
[12/10 02:13:43    893s] (I)        2  Create route kernel             0.24%  0.01 sec  0.01 sec 
[12/10 02:13:43    893s] (I)        2  Export 2D cong map              0.24%  0.01 sec  0.01 sec 
[12/10 02:13:43    893s] (I)        2  Initialization                  0.13%  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)        2  Others data preparation         0.04%  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)        3  Import place data              37.34%  0.84 sec  0.83 sec 
[12/10 02:13:43    893s] (I)        3  Import route data (4T)         12.07%  0.27 sec  0.28 sec 
[12/10 02:13:43    893s] (I)        3  Phase 1g                        5.78%  0.13 sec  0.13 sec 
[12/10 02:13:43    893s] (I)        3  Generate topology (4T)          3.93%  0.09 sec  0.29 sec 
[12/10 02:13:43    893s] (I)        3  Phase 1h                        3.07%  0.07 sec  0.06 sec 
[12/10 02:13:43    893s] (I)        3  Layer assignment (4T)           2.62%  0.06 sec  0.10 sec 
[12/10 02:13:43    893s] (I)        3  Phase 1a                        1.38%  0.03 sec  0.03 sec 
[12/10 02:13:43    893s] (I)        3  Export all nets (4T)            1.25%  0.03 sec  0.04 sec 
[12/10 02:13:43    893s] (I)        3  Phase 1b                        0.78%  0.02 sec  0.02 sec 
[12/10 02:13:43    893s] (I)        3  Phase 1e                        0.27%  0.01 sec  0.01 sec 
[12/10 02:13:43    893s] (I)        3  Set wire vias (4T)              0.10%  0.00 sec  0.01 sec 
[12/10 02:13:43    893s] (I)        3  Phase 1c                        0.00%  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)        3  Phase 1f                        0.00%  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)        3  Phase 1d                        0.00%  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)        4  Read nets                      26.75%  0.60 sec  0.60 sec 
[12/10 02:13:43    893s] (I)        4  Read instances and placement   10.83%  0.24 sec  0.24 sec 
[12/10 02:13:43    893s] (I)        4  Post Routing                    8.79%  0.20 sec  0.19 sec 
[12/10 02:13:43    893s] (I)        4  Model blockage capacity         4.39%  0.10 sec  0.10 sec 
[12/10 02:13:43    893s] (I)        4  Read prerouted                  2.44%  0.05 sec  0.05 sec 
[12/10 02:13:43    893s] (I)        4  Read unlegalized nets           1.94%  0.04 sec  0.04 sec 
[12/10 02:13:43    893s] (I)        4  Read blockages ( Layer 2-6 )    1.77%  0.04 sec  0.04 sec 
[12/10 02:13:43    893s] (I)        4  Pattern routing (4T)            0.68%  0.02 sec  0.02 sec 
[12/10 02:13:43    893s] (I)        4  Initialize 3D grid graph        0.30%  0.01 sec  0.01 sec 
[12/10 02:13:43    893s] (I)        4  Move terms for access (4T)      0.21%  0.00 sec  0.01 sec 
[12/10 02:13:43    893s] (I)        4  Route legalization              0.14%  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)        4  Add via demand to 2D            0.06%  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)        4  Read blackboxes                 0.00%  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)        5  Initialize 3D capacity          4.20%  0.09 sec  0.09 sec 
[12/10 02:13:43    893s] (I)        5  Read instance blockages         1.55%  0.03 sec  0.03 sec 
[12/10 02:13:43    893s] (I)        5  Read PG blockages               0.20%  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)        5  Legalize Blockage Violations    0.14%  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)        5  Read clock blockages            0.00%  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)        5  Read other blockages            0.00%  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[12/10 02:13:43    893s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/10 02:13:43    893s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/10 02:13:43    893s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/10 02:13:43    893s]         Early Global Route - eGR only step done. (took cpu=0:00:03.4 real=0:00:02.6)
[12/10 02:13:43    893s]       Routing using eGR only done.
[12/10 02:13:43    893s] Net route status summary:
[12/10 02:13:43    893s]   Clock:       356 (unrouted=0, trialRouted=0, noStatus=0, routed=356, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/10 02:13:43    893s]   Non-clock: 158871 (unrouted=4026, trialRouted=154845, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4023, (crossesIlmBoundary AND tooFewTerms=0)])
[12/10 02:13:43    893s] 
[12/10 02:13:43    893s] CCOPT: Done with clock implementation routing.
[12/10 02:13:43    893s] 
[12/10 02:13:43    893s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:04.3 real=0:00:03.5)
[12/10 02:13:43    893s]     Clock implementation routing done.
[12/10 02:13:43    893s]     Leaving CCOpt scope - extractRC...
[12/10 02:13:43    893s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/10 02:13:43    893s] Extraction called for design 'toplevel_498' of instances=166541 and nets=159227 using extraction engine 'preRoute' .
[12/10 02:13:43    893s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/10 02:13:43    893s] Type 'man IMPEXT-3530' for more detail.
[12/10 02:13:43    893s] PreRoute RC Extraction called for design toplevel_498.
[12/10 02:13:43    893s] RC Extraction called in multi-corner(1) mode.
[12/10 02:13:43    893s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/10 02:13:43    893s] Type 'man IMPEXT-6197' for more detail.
[12/10 02:13:43    893s] RCMode: PreRoute
[12/10 02:13:43    893s]       RC Corner Indexes            0   
[12/10 02:13:43    893s] Capacitance Scaling Factor   : 1.00000 
[12/10 02:13:43    893s] Resistance Scaling Factor    : 1.00000 
[12/10 02:13:43    893s] Clock Cap. Scaling Factor    : 1.00000 
[12/10 02:13:43    893s] Clock Res. Scaling Factor    : 1.00000 
[12/10 02:13:43    893s] Shrink Factor                : 1.00000
[12/10 02:13:43    893s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/10 02:13:43    893s] LayerId::1 widthSet size::1
[12/10 02:13:43    893s] LayerId::2 widthSet size::1
[12/10 02:13:43    893s] LayerId::3 widthSet size::1
[12/10 02:13:43    893s] LayerId::4 widthSet size::1
[12/10 02:13:43    893s] LayerId::5 widthSet size::1
[12/10 02:13:43    893s] LayerId::6 widthSet size::1
[12/10 02:13:43    893s] LayerId::7 widthSet size::1
[12/10 02:13:43    893s] LayerId::8 widthSet size::1
[12/10 02:13:43    893s] LayerId::9 widthSet size::1
[12/10 02:13:43    893s] Updating RC grid for preRoute extraction ...
[12/10 02:13:43    893s] eee: pegSigSF::1.070000
[12/10 02:13:43    893s] Initializing multi-corner resistance tables ...
[12/10 02:13:43    893s] eee: l::1 avDens::0.109843 usedTrk::19376.250000 availTrk::176400.000000 sigTrk::19376.250000
[12/10 02:13:43    893s] eee: l::2 avDens::0.278851 usedTrk::49189.339718 availTrk::176400.000000 sigTrk::49189.339718
[12/10 02:13:43    893s] eee: l::3 avDens::0.365361 usedTrk::64449.593898 availTrk::176400.000000 sigTrk::64449.593898
[12/10 02:13:43    893s] eee: l::4 avDens::0.189490 usedTrk::33028.157973 availTrk::174300.000000 sigTrk::33028.157973
[12/10 02:13:43    893s] eee: l::5 avDens::0.150740 usedTrk::26138.274968 availTrk::173400.000000 sigTrk::26138.274968
[12/10 02:13:43    893s] eee: l::6 avDens::0.045217 usedTrk::4141.852749 availTrk::91600.000000 sigTrk::4141.852749
[12/10 02:13:43    893s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:13:43    893s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:13:43    893s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:13:43    893s] {RT default_rc_corner 0 6 6 0}
[12/10 02:13:44    893s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.287873 ; uaWl: 1.000000 ; uaWlH: 0.363954 ; aWlH: 0.000000 ; Pmax: 0.860400 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 80 ; 
[12/10 02:13:44    894s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:01.0  MEM: 3117.801M)
[12/10 02:13:44    894s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/10 02:13:44    894s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.2 real=0:00:01.2)
[12/10 02:13:44    894s]     Leaving CCOpt scope - Initializing placement interface...
[12/10 02:13:44    894s] OPERPROF: Starting DPlace-Init at level 1, MEM:3117.8M, EPOCH TIME: 1670660024.848743
[12/10 02:13:44    894s] z: 2, totalTracks: 1
[12/10 02:13:44    894s] z: 4, totalTracks: 1
[12/10 02:13:44    894s] z: 6, totalTracks: 1
[12/10 02:13:44    894s] z: 8, totalTracks: 1
[12/10 02:13:44    894s] #spOpts: VtWidth mergeVia=F 
[12/10 02:13:44    894s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3117.8M, EPOCH TIME: 1670660024.989950
[12/10 02:13:45    894s] 
[12/10 02:13:45    894s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:13:45    894s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.098, REAL:0.098, MEM:3117.8M, EPOCH TIME: 1670660025.088145
[12/10 02:13:45    894s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3117.8MB).
[12/10 02:13:45    894s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.280, REAL:0.281, MEM:3117.8M, EPOCH TIME: 1670660025.129728
[12/10 02:13:45    894s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/10 02:13:45    894s]     Legalizer reserving space for clock trees
[12/10 02:13:45    894s]     Calling post conditioning for eGRPC...
[12/10 02:13:45    894s]       eGRPC...
[12/10 02:13:45    894s]         eGRPC active optimizations:
[12/10 02:13:45    894s]          - Move Down
[12/10 02:13:45    894s]          - Downsizing before DRV sizing
[12/10 02:13:45    894s]          - DRV fixing with sizing
[12/10 02:13:45    894s]          - Move to fanout
[12/10 02:13:45    894s]          - Cloning
[12/10 02:13:45    894s]         
[12/10 02:13:45    894s]         Currently running CTS, using active skew data
[12/10 02:13:45    894s]         Reset bufferability constraints...
[12/10 02:13:45    894s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[12/10 02:13:45    894s]         Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/10 02:13:45    894s] End AAE Lib Interpolated Model. (MEM=3117.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:13:45    895s]         Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.9 real=0:00:00.2)
[12/10 02:13:45    895s]         Reset bufferability constraints done. (took cpu=0:00:00.9 real=0:00:00.2)
[12/10 02:13:45    896s]         Clock DAG stats eGRPC initial state:
[12/10 02:13:45    896s]           cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:13:45    896s]           misc counts      : r=4, pp=2
[12/10 02:13:45    896s]           cell areas       : b=3574.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=36.400um^2, total=3621.600um^2
[12/10 02:13:45    896s]           cell capacitance : b=2.224pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.042pF, total=2.280pF
[12/10 02:13:45    896s]           sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:13:45    896s]           wire capacitance : top=0.000pF, trunk=1.346pF, leaf=13.009pF, total=14.355pF
[12/10 02:13:45    896s]           wire lengths     : top=0.000um, trunk=11751.890um, leaf=112696.890um, total=124448.780um
[12/10 02:13:45    896s]           hp wire lengths  : top=0.000um, trunk=8923.200um, leaf=29039.300um, total=37962.500um
[12/10 02:13:45    896s]         Clock DAG net violations eGRPC initial state: none
[12/10 02:13:45    896s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[12/10 02:13:45    896s]           Trunk : target=0.118ns count=39 avg=0.070ns sd=0.027ns min=0.000ns max=0.105ns {14 <= 0.071ns, 21 <= 0.094ns, 4 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:13:45    896s]           Leaf  : target=0.118ns count=320 avg=0.088ns sd=0.008ns min=0.020ns max=0.107ns {10 <= 0.071ns, 296 <= 0.094ns, 12 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:13:45    896s]         Clock DAG library cell distribution eGRPC initial state {count}:
[12/10 02:13:45    896s]            Bufs: BUFX16MA10TR: 20 FRICGX13BA10TR: 13 FRICGX11BA10TR: 304 BUFX5BA10TR: 8 
[12/10 02:13:45    896s]            Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/10 02:13:45    896s]           NICGs: AND2X6MA10TR: 1 
[12/10 02:13:45    896s]          Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
[12/10 02:13:45    896s]         Clock DAG hash eGRPC initial state: 11137604464766871670 11859372443494471288
[12/10 02:13:45    896s]         Clock DAG hash eGRPC initial state: 11137604464766871670 11859372443494471288
[12/10 02:13:46    896s]         Primary reporting skew groups eGRPC initial state:
[12/10 02:13:46    896s]           skew_group my_clk/mode: insertion delay [min=0.442, max=0.495, avg=0.474, sd=0.011], skew [0.053 vs 0.058], 100% {0.442, 0.495} (wid=0.118 ws=0.064) (gid=0.414 gs=0.053)
[12/10 02:13:46    896s]               min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_6_/CK
[12/10 02:13:46    896s]               max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_31__9_/CK
[12/10 02:13:46    896s]         Skew group summary eGRPC initial state:
[12/10 02:13:46    896s]           skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.149, max=0.193, avg=0.172, sd=0.019], skew [0.044 vs 0.058], 100% {0.149, 0.193} (wid=0.036 ws=0.005) (gid=0.158 gs=0.044)
[12/10 02:13:46    896s]           skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.149, max=0.193, avg=0.171, sd=0.024], skew [0.044 vs 0.058], 100% {0.149, 0.193} (wid=0.036 ws=0.000) (gid=0.158 gs=0.044)
[12/10 02:13:46    897s]           skew_group my_clk/mode: insertion delay [min=0.442, max=0.495, avg=0.474, sd=0.011], skew [0.053 vs 0.058], 100% {0.442, 0.495} (wid=0.118 ws=0.064) (gid=0.414 gs=0.053)
[12/10 02:13:46    897s]         eGRPC Moving buffers...
[12/10 02:13:46    897s]           Clock DAG hash before 'eGRPC Moving buffers': 11137604464766871670 11859372443494471288
[12/10 02:13:46    897s]           Violation analysis...
[12/10 02:13:47    897s]           Violation analysis done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/10 02:13:47    897s]           Clock DAG stats after 'eGRPC Moving buffers':
[12/10 02:13:47    897s]             cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:13:47    897s]             misc counts      : r=4, pp=2
[12/10 02:13:47    897s]             cell areas       : b=3574.400um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=36.400um^2, total=3621.600um^2
[12/10 02:13:47    897s]             cell capacitance : b=2.224pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.042pF, total=2.280pF
[12/10 02:13:47    897s]             sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:13:47    897s]             wire capacitance : top=0.000pF, trunk=1.346pF, leaf=13.009pF, total=14.355pF
[12/10 02:13:47    897s]             wire lengths     : top=0.000um, trunk=11751.890um, leaf=112696.890um, total=124448.780um
[12/10 02:13:47    897s]             hp wire lengths  : top=0.000um, trunk=8923.200um, leaf=29039.300um, total=37962.500um
[12/10 02:13:47    897s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[12/10 02:13:47    897s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[12/10 02:13:47    897s]             Trunk : target=0.118ns count=39 avg=0.070ns sd=0.027ns min=0.000ns max=0.105ns {14 <= 0.071ns, 21 <= 0.094ns, 4 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:13:47    897s]             Leaf  : target=0.118ns count=320 avg=0.088ns sd=0.008ns min=0.020ns max=0.107ns {10 <= 0.071ns, 296 <= 0.094ns, 12 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:13:47    897s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[12/10 02:13:47    897s]              Bufs: BUFX16MA10TR: 20 FRICGX13BA10TR: 13 FRICGX11BA10TR: 304 BUFX5BA10TR: 8 
[12/10 02:13:47    897s]              Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/10 02:13:47    897s]             NICGs: AND2X6MA10TR: 1 
[12/10 02:13:47    897s]            Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1P4AA10TR: 1 NOR2X1P4MA10TR: 1 
[12/10 02:13:47    897s]           Clock DAG hash after 'eGRPC Moving buffers': 11137604464766871670 11859372443494471288
[12/10 02:13:47    897s]           Clock DAG hash after 'eGRPC Moving buffers': 11137604464766871670 11859372443494471288
[12/10 02:13:47    897s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[12/10 02:13:47    897s]             skew_group my_clk/mode: insertion delay [min=0.442, max=0.495], skew [0.053 vs 0.058]
[12/10 02:13:47    897s]                 min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_6_/CK
[12/10 02:13:47    897s]                 max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_31__9_/CK
[12/10 02:13:47    897s]           Skew group summary after 'eGRPC Moving buffers':
[12/10 02:13:47    897s]             skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.149, max=0.193], skew [0.044 vs 0.058]
[12/10 02:13:47    897s]             skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.149, max=0.193], skew [0.044 vs 0.058]
[12/10 02:13:47    897s]             skew_group my_clk/mode: insertion delay [min=0.442, max=0.495], skew [0.053 vs 0.058]
[12/10 02:13:47    897s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:13:47    897s]         eGRPC Moving buffers done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/10 02:13:47    897s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[12/10 02:13:47    898s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 11137604464766871670 11859372443494471288
[12/10 02:13:47    898s]           Artificially removing long paths...
[12/10 02:13:47    898s]             Clock DAG hash before 'Artificially removing long paths': 11137604464766871670 11859372443494471288
[12/10 02:13:48    898s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:13:48    898s]           Artificially removing long paths done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/10 02:13:48    898s]           Modifying slew-target multiplier from 1 to 0.9
[12/10 02:13:48    898s]           Downsizing prefiltering...
[12/10 02:13:48    898s]           Downsizing prefiltering done.
[12/10 02:13:48    898s]           Downsizing: Library trimming buffers in power domain auto-default and half-corner slowDC:setup.late removed 0 of 2 cells
[12/10 02:13:48    898s]           Original list had 2 cells:
[12/10 02:13:48    898s]           BUFX16MA10TR BUFX5BA10TR 
[12/10 02:13:48    898s]           Library trimming was not able to trim any cells:
[12/10 02:13:48    898s]           BUFX16MA10TR BUFX5BA10TR 
[12/10 02:13:48    898s]           Library trimming buffers in power domain auto-default and half-corner slowDC:setup.late removed 0 of 2 cells
[12/10 02:13:48    898s]           Original list had 2 cells:
[12/10 02:13:48    898s]           FRICGX13BA10TR FRICGX11BA10TR 
[12/10 02:13:48    898s]           Library trimming was not able to trim any cells:
[12/10 02:13:48    898s]           FRICGX13BA10TR FRICGX11BA10TR 
[12/10 02:13:48    898s]           ...20% ...40% ...60% ...80% ...100% 
[12/10 02:13:49    900s]           DoDownSizing Summary : numSized = 3, numUnchanged = 267, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 14, numSkippedDueToCloseToSkewTarget = 72
[12/10 02:13:49    900s]           CCOpt-eGRPC Downsizing: considered: 270, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 4, attempted: 266, unsuccessful: 0, sized: 3
[12/10 02:13:49    900s]           Downsizing prefiltering...
[12/10 02:13:49    900s]           Downsizing prefiltering done.
[12/10 02:13:49    900s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[12/10 02:13:49    900s]           DoDownSizing Summary : numSized = 0, numUnchanged = 2, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1, numSkippedDueToCloseToSkewTarget = 0
[12/10 02:13:49    900s]           CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
[12/10 02:13:49    900s]           Reverting slew-target multiplier from 0.9 to 1
[12/10 02:13:50    900s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/10 02:13:50    900s]             cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:13:50    900s]             misc counts      : r=4, pp=2
[12/10 02:13:50    900s]             cell areas       : b=3573.600um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=34.000um^2, total=3618.400um^2
[12/10 02:13:50    900s]             cell capacitance : b=2.224pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.040pF, total=2.276pF
[12/10 02:13:50    900s]             sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:13:50    900s]             wire capacitance : top=0.000pF, trunk=1.346pF, leaf=13.009pF, total=14.355pF
[12/10 02:13:50    900s]             wire lengths     : top=0.000um, trunk=11751.890um, leaf=112696.890um, total=124448.780um
[12/10 02:13:50    900s]             hp wire lengths  : top=0.000um, trunk=8923.200um, leaf=29039.300um, total=37962.500um
[12/10 02:13:50    900s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[12/10 02:13:50    900s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/10 02:13:50    900s]             Trunk : target=0.118ns count=39 avg=0.070ns sd=0.027ns min=0.000ns max=0.105ns {14 <= 0.071ns, 20 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:13:50    900s]             Leaf  : target=0.118ns count=320 avg=0.088ns sd=0.008ns min=0.020ns max=0.107ns {9 <= 0.071ns, 297 <= 0.094ns, 12 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:13:50    900s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[12/10 02:13:50    900s]              Bufs: BUFX16MA10TR: 20 FRICGX13BA10TR: 12 FRICGX11BA10TR: 305 BUFX5BA10TR: 8 
[12/10 02:13:50    900s]              Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/10 02:13:50    900s]             NICGs: AND2X6MA10TR: 1 
[12/10 02:13:50    900s]            Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/10 02:13:50    900s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 13997125314694039072 8080206095474223210
[12/10 02:13:50    900s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 13997125314694039072 8080206095474223210
[12/10 02:13:50    900s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/10 02:13:50    900s]             skew_group my_clk/mode: insertion delay [min=0.442, max=0.495], skew [0.053 vs 0.058]
[12/10 02:13:50    900s]                 min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_6_/CK
[12/10 02:13:50    900s]                 max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_31__9_/CK
[12/10 02:13:50    900s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/10 02:13:50    900s]             skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.149, max=0.193], skew [0.044 vs 0.058]
[12/10 02:13:50    900s]             skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.149, max=0.193], skew [0.044 vs 0.058]
[12/10 02:13:50    900s]             skew_group my_clk/mode: insertion delay [min=0.442, max=0.495], skew [0.053 vs 0.058]
[12/10 02:13:50    900s]           Legalizer API calls during this step: 274 succeeded with high effort: 274 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:13:50    900s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:02.8 real=0:00:02.8)
[12/10 02:13:50    900s]         eGRPC Fixing DRVs...
[12/10 02:13:50    900s]           Clock DAG hash before 'eGRPC Fixing DRVs': 13997125314694039072 8080206095474223210
[12/10 02:13:50    900s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/10 02:13:50    900s]           CCOpt-eGRPC: considered: 356, tested: 356, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/10 02:13:50    900s]           
[12/10 02:13:50    900s]           PRO Statistics: Fix DRVs (cell sizing):
[12/10 02:13:50    900s]           =======================================
[12/10 02:13:50    900s]           
[12/10 02:13:50    900s]           Cell changes by Net Type:
[12/10 02:13:50    900s]           
[12/10 02:13:50    900s]           -------------------------------------------------------------------------------------------------
[12/10 02:13:50    900s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/10 02:13:50    900s]           -------------------------------------------------------------------------------------------------
[12/10 02:13:50    900s]           top                0            0           0            0                    0                0
[12/10 02:13:50    900s]           trunk              0            0           0            0                    0                0
[12/10 02:13:50    900s]           leaf               0            0           0            0                    0                0
[12/10 02:13:50    900s]           -------------------------------------------------------------------------------------------------
[12/10 02:13:50    900s]           Total              0            0           0            0                    0                0
[12/10 02:13:50    900s]           -------------------------------------------------------------------------------------------------
[12/10 02:13:50    900s]           
[12/10 02:13:50    900s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/10 02:13:50    900s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/10 02:13:50    900s]           
[12/10 02:13:50    901s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[12/10 02:13:50    901s]             cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:13:50    901s]             misc counts      : r=4, pp=2
[12/10 02:13:50    901s]             cell areas       : b=3573.600um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=34.000um^2, total=3618.400um^2
[12/10 02:13:50    901s]             cell capacitance : b=2.224pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.040pF, total=2.276pF
[12/10 02:13:50    901s]             sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:13:50    901s]             wire capacitance : top=0.000pF, trunk=1.346pF, leaf=13.009pF, total=14.355pF
[12/10 02:13:50    901s]             wire lengths     : top=0.000um, trunk=11751.890um, leaf=112696.890um, total=124448.780um
[12/10 02:13:50    901s]             hp wire lengths  : top=0.000um, trunk=8923.200um, leaf=29039.300um, total=37962.500um
[12/10 02:13:50    901s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[12/10 02:13:50    901s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[12/10 02:13:50    901s]             Trunk : target=0.118ns count=39 avg=0.070ns sd=0.027ns min=0.000ns max=0.105ns {14 <= 0.071ns, 20 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:13:50    901s]             Leaf  : target=0.118ns count=320 avg=0.088ns sd=0.008ns min=0.020ns max=0.107ns {9 <= 0.071ns, 297 <= 0.094ns, 12 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:13:50    901s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[12/10 02:13:50    901s]              Bufs: BUFX16MA10TR: 20 FRICGX13BA10TR: 12 FRICGX11BA10TR: 305 BUFX5BA10TR: 8 
[12/10 02:13:50    901s]              Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/10 02:13:50    901s]             NICGs: AND2X6MA10TR: 1 
[12/10 02:13:50    901s]            Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/10 02:13:50    901s]           Clock DAG hash after 'eGRPC Fixing DRVs': 13997125314694039072 8080206095474223210
[12/10 02:13:51    901s]           Clock DAG hash after 'eGRPC Fixing DRVs': 13997125314694039072 8080206095474223210
[12/10 02:13:51    901s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[12/10 02:13:51    901s]             skew_group my_clk/mode: insertion delay [min=0.442, max=0.495], skew [0.053 vs 0.058]
[12/10 02:13:51    901s]                 min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_6_/CK
[12/10 02:13:51    901s]                 max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_31__9_/CK
[12/10 02:13:51    901s]           Skew group summary after 'eGRPC Fixing DRVs':
[12/10 02:13:51    901s]             skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.149, max=0.193], skew [0.044 vs 0.058]
[12/10 02:13:51    901s]             skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.149, max=0.193], skew [0.044 vs 0.058]
[12/10 02:13:51    901s]             skew_group my_clk/mode: insertion delay [min=0.442, max=0.495], skew [0.053 vs 0.058]
[12/10 02:13:51    901s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:13:51    901s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/10 02:13:51    901s]         
[12/10 02:13:51    901s]         Slew Diagnostics: After DRV fixing
[12/10 02:13:51    901s]         ==================================
[12/10 02:13:51    901s]         
[12/10 02:13:51    901s]         Global Causes:
[12/10 02:13:51    901s]         
[12/10 02:13:51    901s]         -------------------------------------
[12/10 02:13:51    901s]         Cause
[12/10 02:13:51    901s]         -------------------------------------
[12/10 02:13:51    901s]         DRV fixing with buffering is disabled
[12/10 02:13:51    901s]         -------------------------------------
[12/10 02:13:51    901s]         
[12/10 02:13:51    901s]         Top 5 overslews:
[12/10 02:13:51    901s]         
[12/10 02:13:51    901s]         ---------------------------------
[12/10 02:13:51    901s]         Overslew    Causes    Driving Pin
[12/10 02:13:51    901s]         ---------------------------------
[12/10 02:13:51    901s]           (empty table)
[12/10 02:13:51    901s]         ---------------------------------
[12/10 02:13:51    901s]         
[12/10 02:13:51    901s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/10 02:13:51    901s]         
[12/10 02:13:51    901s]         -------------------
[12/10 02:13:51    901s]         Cause    Occurences
[12/10 02:13:51    901s]         -------------------
[12/10 02:13:51    901s]           (empty table)
[12/10 02:13:51    901s]         -------------------
[12/10 02:13:51    901s]         
[12/10 02:13:51    901s]         Violation diagnostics counts from the 0 nodes that have violations:
[12/10 02:13:51    901s]         
[12/10 02:13:51    901s]         -------------------
[12/10 02:13:51    901s]         Cause    Occurences
[12/10 02:13:51    901s]         -------------------
[12/10 02:13:51    901s]           (empty table)
[12/10 02:13:51    901s]         -------------------
[12/10 02:13:51    901s]         
[12/10 02:13:51    901s]         Reconnecting optimized routes...
[12/10 02:13:51    901s]         Reset timing graph...
[12/10 02:13:51    901s] Ignoring AAE DB Resetting ...
[12/10 02:13:51    901s]         Reset timing graph done.
[12/10 02:13:51    901s]         Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/10 02:13:51    901s]         Violation analysis...
[12/10 02:13:51    901s] End AAE Lib Interpolated Model. (MEM=3100.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:13:51    901s]         Violation analysis done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/10 02:13:51    901s]         Clock instances to consider for cloning: 0
[12/10 02:13:51    902s]         Reset timing graph...
[12/10 02:13:51    902s] Ignoring AAE DB Resetting ...
[12/10 02:13:51    902s]         Reset timing graph done.
[12/10 02:13:51    902s]         Set dirty flag on 3 instances, 8 nets
[12/10 02:13:51    902s]         Clock DAG stats before routing clock trees:
[12/10 02:13:51    902s]           cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:13:51    902s]           misc counts      : r=4, pp=2
[12/10 02:13:51    902s]           cell areas       : b=3573.600um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=34.000um^2, total=3618.400um^2
[12/10 02:13:51    902s]           cell capacitance : b=2.224pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.040pF, total=2.276pF
[12/10 02:13:51    902s]           sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:13:51    902s]           wire capacitance : top=0.000pF, trunk=1.346pF, leaf=13.009pF, total=14.355pF
[12/10 02:13:51    902s]           wire lengths     : top=0.000um, trunk=11751.890um, leaf=112696.890um, total=124448.780um
[12/10 02:13:51    902s]           hp wire lengths  : top=0.000um, trunk=8923.200um, leaf=29039.300um, total=37962.500um
[12/10 02:13:51    902s]         Clock DAG net violations before routing clock trees: none
[12/10 02:13:51    902s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[12/10 02:13:51    902s]           Trunk : target=0.118ns count=39 avg=0.070ns sd=0.027ns min=0.000ns max=0.105ns {14 <= 0.071ns, 20 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:13:51    902s]           Leaf  : target=0.118ns count=320 avg=0.088ns sd=0.008ns min=0.020ns max=0.107ns {9 <= 0.071ns, 297 <= 0.094ns, 12 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:13:51    902s]         Clock DAG library cell distribution before routing clock trees {count}:
[12/10 02:13:51    902s]            Bufs: BUFX16MA10TR: 20 FRICGX13BA10TR: 12 FRICGX11BA10TR: 305 BUFX5BA10TR: 8 
[12/10 02:13:51    902s]            Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/10 02:13:51    902s]           NICGs: AND2X6MA10TR: 1 
[12/10 02:13:51    902s]          Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/10 02:13:52    902s]         Clock DAG hash before routing clock trees: 13997125314694039072 8080206095474223210
[12/10 02:13:52    902s]         Clock DAG hash before routing clock trees: 13997125314694039072 8080206095474223210
[12/10 02:13:52    902s]         Primary reporting skew groups before routing clock trees:
[12/10 02:13:52    902s]           skew_group my_clk/mode: insertion delay [min=0.442, max=0.495, avg=0.474, sd=0.011], skew [0.053 vs 0.058], 100% {0.442, 0.495} (wid=0.117 ws=0.064) (gid=0.414 gs=0.053)
[12/10 02:13:52    902s]               min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_6_/CK
[12/10 02:13:52    902s]               max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_31__9_/CK
[12/10 02:13:52    902s]         Skew group summary before routing clock trees:
[12/10 02:13:52    902s]           skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.149, max=0.193, avg=0.172, sd=0.019], skew [0.044 vs 0.058], 100% {0.149, 0.193} (wid=0.036 ws=0.005) (gid=0.158 gs=0.044)
[12/10 02:13:52    902s]           skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.149, max=0.193, avg=0.171, sd=0.024], skew [0.044 vs 0.058], 100% {0.149, 0.193} (wid=0.036 ws=0.000) (gid=0.158 gs=0.044)
[12/10 02:13:52    902s]           skew_group my_clk/mode: insertion delay [min=0.442, max=0.495, avg=0.474, sd=0.011], skew [0.053 vs 0.058], 100% {0.442, 0.495} (wid=0.117 ws=0.064) (gid=0.414 gs=0.053)
[12/10 02:13:52    902s]       eGRPC done.
[12/10 02:13:52    902s]     Calling post conditioning for eGRPC done.
[12/10 02:13:52    902s]   eGR Post Conditioning loop iteration 0 done.
[12/10 02:13:52    902s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[12/10 02:13:52    902s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/10 02:13:52    902s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3100.1M, EPOCH TIME: 1670660032.571511
[12/10 02:13:52    902s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.039, REAL:0.040, MEM:2862.1M, EPOCH TIME: 1670660032.611209
[12/10 02:13:52    902s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/10 02:13:52    902s]   Leaving CCOpt scope - ClockRefiner...
[12/10 02:13:52    902s]   Assigned high priority to 0 instances.
[12/10 02:13:52    902s]   Soft fixed 352 clock instances.
[12/10 02:13:52    903s]   Performing Single Pass Refine Place.
[12/10 02:13:52    903s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/10 02:13:52    903s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2862.1M, EPOCH TIME: 1670660032.655074
[12/10 02:13:52    903s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2862.1M, EPOCH TIME: 1670660032.655193
[12/10 02:13:52    903s] z: 2, totalTracks: 1
[12/10 02:13:52    903s] z: 4, totalTracks: 1
[12/10 02:13:52    903s] z: 6, totalTracks: 1
[12/10 02:13:52    903s] z: 8, totalTracks: 1
[12/10 02:13:52    903s] #spOpts: VtWidth mergeVia=F 
[12/10 02:13:52    903s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2862.1M, EPOCH TIME: 1670660032.802115
[12/10 02:13:52    903s] Info: 352 insts are soft-fixed.
[12/10 02:13:52    903s] 
[12/10 02:13:52    903s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:13:52    903s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.111, REAL:0.111, MEM:2862.1M, EPOCH TIME: 1670660032.913365
[12/10 02:13:52    903s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2862.1MB).
[12/10 02:13:52    903s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.300, REAL:0.301, MEM:2862.1M, EPOCH TIME: 1670660032.956506
[12/10 02:13:52    903s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.300, REAL:0.301, MEM:2862.1M, EPOCH TIME: 1670660032.956543
[12/10 02:13:52    903s] TDRefine: refinePlace mode is spiral
[12/10 02:13:52    903s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1561211.6
[12/10 02:13:52    903s] OPERPROF: Starting RefinePlace at level 1, MEM:2862.1M, EPOCH TIME: 1670660032.956611
[12/10 02:13:52    903s] *** Starting refinePlace (0:15:03 mem=2862.1M) ***
[12/10 02:13:53    903s] Total net bbox length = 2.683e+06 (1.420e+06 1.264e+06) (ext = 1.197e+03)
[12/10 02:13:53    903s] 
[12/10 02:13:53    903s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:13:53    903s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/10 02:13:53    903s] Info: 352 insts are soft-fixed.
[12/10 02:13:53    903s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/10 02:13:53    903s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/10 02:13:53    903s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/10 02:13:53    903s] (I)      Default power domain name = toplevel_498
[12/10 02:13:53    903s] .Default power domain name = toplevel_498
[12/10 02:13:53    903s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:2862.1M, EPOCH TIME: 1670660033.320825
[12/10 02:13:53    903s] Starting refinePlace ...
[12/10 02:13:53    903s] Default power domain name = toplevel_498
[12/10 02:13:53    903s] .One DDP V2 for no tweak run.
[12/10 02:13:53    903s] Default power domain name = toplevel_498
[12/10 02:13:53    903s] .** Cut row section cpu time 0:00:00.0.
[12/10 02:13:53    904s]    Spread Effort: high, standalone mode, useDDP on.
[12/10 02:13:54    905s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.5, real=0:00:01.0, mem=2908.4MB) @(0:15:04 - 0:15:05).
[12/10 02:13:54    905s] Move report: preRPlace moves 8532 insts, mean move: 1.61 um, max move: 12.60 um 
[12/10 02:13:54    905s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unit_mux_genblk1_1__genblk1_unit_genblk1_alu/operand2_q_reg_30_): (713.80, 292.00) --> (720.40, 298.00)
[12/10 02:13:54    905s] 	Length: 31 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: EDFFQX1MA10TR
[12/10 02:13:54    905s] wireLenOptFixPriorityInst 30700 inst fixed
[12/10 02:13:55    906s] 
[12/10 02:13:55    906s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/10 02:13:56    908s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/10 02:13:56    908s] [CPU] RefinePlace/Spiral (cpu=0:00:00.9, real=0:00:00.0)
[12/10 02:13:56    908s] [CPU] RefinePlace/Commit (cpu=0:00:01.8, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.8, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/10 02:13:56    908s] [CPU] RefinePlace/Legalization (cpu=0:00:03.5, real=0:00:02.0, mem=2909.4MB) @(0:15:05 - 0:15:09).
[12/10 02:13:56    908s] Move report: Detail placement moves 8532 insts, mean move: 1.61 um, max move: 12.60 um 
[12/10 02:13:56    908s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unit_mux_genblk1_1__genblk1_unit_genblk1_alu/operand2_q_reg_30_): (713.80, 292.00) --> (720.40, 298.00)
[12/10 02:13:56    908s] 	Runtime: CPU: 0:00:05.2 REAL: 0:00:03.0 MEM: 2909.4MB
[12/10 02:13:56    908s] Statistics of distance of Instance movement in refine placement:
[12/10 02:13:56    908s]   maximum (X+Y) =        12.60 um
[12/10 02:13:56    908s]   inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unit_mux_genblk1_1__genblk1_unit_genblk1_alu/operand2_q_reg_30_) with max move: (713.8, 292) -> (720.4, 298)
[12/10 02:13:56    908s]   mean    (X+Y) =         1.61 um
[12/10 02:13:56    908s] Summary Report:
[12/10 02:13:56    908s] Instances move: 8532 (out of 154181 movable)
[12/10 02:13:56    908s] Instances flipped: 0
[12/10 02:13:56    908s] Mean displacement: 1.61 um
[12/10 02:13:56    908s] Max displacement: 12.60 um (Instance: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unit_mux_genblk1_1__genblk1_unit_genblk1_alu/operand2_q_reg_30_) (713.8, 292) -> (720.4, 298)
[12/10 02:13:56    908s] 	Length: 31 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: EDFFQX1MA10TR
[12/10 02:13:56    908s] Total instances moved : 8532
[12/10 02:13:56    908s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:5.282, REAL:3.672, MEM:2909.4M, EPOCH TIME: 1670660036.992433
[12/10 02:13:57    909s] Total net bbox length = 2.690e+06 (1.424e+06 1.267e+06) (ext = 1.197e+03)
[12/10 02:13:57    909s] Runtime: CPU: 0:00:05.6 REAL: 0:00:04.0 MEM: 2909.4MB
[12/10 02:13:57    909s] [CPU] RefinePlace/total (cpu=0:00:05.6, real=0:00:04.0, mem=2909.4MB) @(0:15:03 - 0:15:09).
[12/10 02:13:57    909s] *** Finished refinePlace (0:15:09 mem=2909.4M) ***
[12/10 02:13:57    909s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1561211.6
[12/10 02:13:57    909s] OPERPROF: Finished RefinePlace at level 1, CPU:5.748, REAL:4.141, MEM:2909.4M, EPOCH TIME: 1670660037.097125
[12/10 02:13:57    909s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2909.4M, EPOCH TIME: 1670660037.097165
[12/10 02:13:57    909s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.031, MEM:2850.4M, EPOCH TIME: 1670660037.127717
[12/10 02:13:57    909s]   ClockRefiner summary
[12/10 02:13:57    909s]   All clock instances: Moved 2643, flipped 1036 and cell swapped 0 (out of a total of 31056).
[12/10 02:13:57    909s]   The largest move was 12.6 um for vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unit_mux_genblk1_1__genblk1_unit_genblk1_alu/operand2_q_reg_30_.
[12/10 02:13:57    909s]   Non-sink clock instances: Moved 1, flipped 1 and cell swapped 0 (out of a total of 355).
[12/10 02:13:57    909s]   The largest move was 2.6 um for mmu_storage_controller_qspi_controller/state_reg_1_.
[12/10 02:13:57    909s]   Clock sinks: Moved 2642, flipped 1035 and cell swapped 0 (out of a total of 30701).
[12/10 02:13:57    909s]   The largest move was 12.6 um for vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unit_mux_genblk1_1__genblk1_unit_genblk1_alu/operand2_q_reg_30_.
[12/10 02:13:57    909s]   Restoring pStatusCts on 352 clock instances.
[12/10 02:13:57    909s]   Revert refine place priority changes on 0 instances.
[12/10 02:13:57    909s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:06.1 real=0:00:04.5)
[12/10 02:13:57    909s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:20.1 real=0:00:17.2)
[12/10 02:13:57    909s]   CCOpt::Phase::Routing...
[12/10 02:13:57    909s]   Clock implementation routing...
[12/10 02:13:57    909s]     Leaving CCOpt scope - Routing Tools...
[12/10 02:13:57    909s] Net route status summary:
[12/10 02:13:57    909s]   Clock:       356 (unrouted=0, trialRouted=0, noStatus=0, routed=356, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/10 02:13:57    909s]   Non-clock: 158871 (unrouted=4026, trialRouted=154845, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4023, (crossesIlmBoundary AND tooFewTerms=0)])
[12/10 02:13:58    910s]     Routing using eGR in eGR->NR Step...
[12/10 02:13:58    910s]       Early Global Route - eGR->Nr High Frequency step...
[12/10 02:13:58    910s] (ccopt eGR): There are 356 nets for routing of which 356 have one or more fixed wires.
[12/10 02:13:58    910s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/10 02:13:58    910s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/10 02:13:58    910s] (ccopt eGR): Start to route 356 all nets
[12/10 02:13:58    910s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/10 02:13:58    910s] Started Early Global Route kernel ( Curr Mem: 2853.00 MB )
[12/10 02:13:58    910s] (I)      ==================== Layers =====================
[12/10 02:13:58    910s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:13:58    910s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/10 02:13:58    910s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:13:58    910s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/10 02:13:58    910s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/10 02:13:58    910s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/10 02:13:58    910s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/10 02:13:58    910s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/10 02:13:58    910s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/10 02:13:58    910s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/10 02:13:58    910s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/10 02:13:58    910s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/10 02:13:58    910s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/10 02:13:58    910s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/10 02:13:58    910s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/10 02:13:58    910s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/10 02:13:58    910s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/10 02:13:58    910s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/10 02:13:58    910s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/10 02:13:58    910s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/10 02:13:58    910s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:13:58    910s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/10 02:13:58    910s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/10 02:13:58    910s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/10 02:13:58    910s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/10 02:13:58    910s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/10 02:13:58    910s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:13:58    910s] (I)      Started Import and model ( Curr Mem: 2853.00 MB )
[12/10 02:13:58    910s] (I)      Default power domain name = toplevel_498
[12/10 02:13:58    910s] .== Non-default Options ==
[12/10 02:13:59    911s] (I)      Clean congestion better                            : true
[12/10 02:13:59    911s] (I)      Estimate vias on DPT layer                         : true
[12/10 02:13:59    911s] (I)      Clean congestion layer assignment rounds           : 3
[12/10 02:13:59    911s] (I)      Layer constraints as soft constraints              : true
[12/10 02:13:59    911s] (I)      Soft top layer                                     : true
[12/10 02:13:59    911s] (I)      Skip prospective layer relax nets                  : true
[12/10 02:13:59    911s] (I)      Better NDR handling                                : true
[12/10 02:13:59    911s] (I)      Improved NDR modeling in LA                        : true
[12/10 02:13:59    911s] (I)      Routing cost fix for NDR handling                  : true
[12/10 02:13:59    911s] (I)      Update initial WL after Phase 1a                   : true
[12/10 02:13:59    911s] (I)      Block tracks for preroutes                         : true
[12/10 02:13:59    911s] (I)      Assign IRoute by net group key                     : true
[12/10 02:13:59    911s] (I)      Block unroutable channels                          : true
[12/10 02:13:59    911s] (I)      Block unroutable channels 3D                       : true
[12/10 02:13:59    911s] (I)      Bound layer relaxed segment wl                     : true
[12/10 02:13:59    911s] (I)      Blocked pin reach length threshold                 : 2
[12/10 02:13:59    911s] (I)      Check blockage within NDR space in TA              : true
[12/10 02:13:59    911s] (I)      Skip must join for term with via pillar            : true
[12/10 02:13:59    911s] (I)      Model find APA for IO pin                          : true
[12/10 02:13:59    911s] (I)      On pin location for off pin term                   : true
[12/10 02:13:59    911s] (I)      Handle EOL spacing                                 : true
[12/10 02:13:59    911s] (I)      Merge PG vias by gap                               : true
[12/10 02:13:59    911s] (I)      Maximum routing layer                              : 6
[12/10 02:13:59    911s] (I)      Route selected nets only                           : true
[12/10 02:13:59    911s] (I)      Refine MST                                         : true
[12/10 02:13:59    911s] (I)      Honor PRL                                          : true
[12/10 02:13:59    911s] (I)      Strong congestion aware                            : true
[12/10 02:13:59    911s] (I)      Improved initial location for IRoutes              : true
[12/10 02:13:59    911s] (I)      Multi panel TA                                     : true
[12/10 02:13:59    911s] (I)      Penalize wire overlap                              : true
[12/10 02:13:59    911s] (I)      Expand small instance blockage                     : true
[12/10 02:13:59    911s] (I)      Reduce via in TA                                   : true
[12/10 02:13:59    911s] (I)      SS-aware routing                                   : true
[12/10 02:13:59    911s] (I)      Improve tree edge sharing                          : true
[12/10 02:13:59    911s] (I)      Improve 2D via estimation                          : true
[12/10 02:13:59    911s] (I)      Refine Steiner tree                                : true
[12/10 02:13:59    911s] (I)      Build spine tree                                   : true
[12/10 02:13:59    911s] (I)      Model pass through capacity                        : true
[12/10 02:13:59    911s] (I)      Extend blockages by a half GCell                   : true
[12/10 02:13:59    911s] (I)      Consider pin shapes                                : true
[12/10 02:13:59    911s] (I)      Consider pin shapes for all nodes                  : true
[12/10 02:13:59    911s] (I)      Consider NR APA                                    : true
[12/10 02:13:59    911s] (I)      Consider IO pin shape                              : true
[12/10 02:13:59    911s] (I)      Fix pin connection bug                             : true
[12/10 02:13:59    911s] (I)      Consider layer RC for local wires                  : true
[12/10 02:13:59    911s] (I)      LA-aware pin escape length                         : 2
[12/10 02:13:59    911s] (I)      Connect multiple ports                             : true
[12/10 02:13:59    911s] (I)      Split for must join                                : true
[12/10 02:13:59    911s] (I)      Number of threads                                  : 4
[12/10 02:13:59    911s] (I)      Routing effort level                               : 10000
[12/10 02:13:59    911s] (I)      Prefer layer length threshold                      : 8
[12/10 02:13:59    911s] (I)      Overflow penalty cost                              : 10
[12/10 02:13:59    911s] (I)      A-star cost                                        : 0.300000
[12/10 02:13:59    911s] (I)      Misalignment cost                                  : 10.000000
[12/10 02:13:59    911s] (I)      Threshold for short IRoute                         : 6
[12/10 02:13:59    911s] (I)      Via cost during post routing                       : 1.000000
[12/10 02:13:59    911s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/10 02:13:59    911s] (I)      Source-to-sink ratio                               : 0.300000
[12/10 02:13:59    911s] (I)      Scenic ratio bound                                 : 3.000000
[12/10 02:13:59    911s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/10 02:13:59    911s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/10 02:13:59    911s] (I)      PG-aware similar topology routing                  : true
[12/10 02:13:59    911s] (I)      Maze routing via cost fix                          : true
[12/10 02:13:59    911s] (I)      Apply PRL on PG terms                              : true
[12/10 02:13:59    911s] (I)      Apply PRL on obs objects                           : true
[12/10 02:13:59    911s] (I)      Handle range-type spacing rules                    : true
[12/10 02:13:59    911s] (I)      PG gap threshold multiplier                        : 10.000000
[12/10 02:13:59    911s] (I)      Parallel spacing query fix                         : true
[12/10 02:13:59    911s] (I)      Force source to root IR                            : true
[12/10 02:13:59    911s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/10 02:13:59    911s] (I)      Do not relax to DPT layer                          : true
[12/10 02:13:59    911s] (I)      No DPT in post routing                             : true
[12/10 02:13:59    911s] (I)      Modeling PG via merging fix                        : true
[12/10 02:13:59    911s] (I)      Shield aware TA                                    : true
[12/10 02:13:59    911s] (I)      Strong shield aware TA                             : true
[12/10 02:13:59    911s] (I)      Overflow calculation fix in LA                     : true
[12/10 02:13:59    911s] (I)      Post routing fix                                   : true
[12/10 02:13:59    911s] (I)      Strong post routing                                : true
[12/10 02:13:59    911s] (I)      Access via pillar from top                         : true
[12/10 02:13:59    911s] (I)      NDR via pillar fix                                 : true
[12/10 02:13:59    911s] (I)      Violation on path threshold                        : 1
[12/10 02:13:59    911s] (I)      Pass through capacity modeling                     : true
[12/10 02:13:59    911s] (I)      Select the non-relaxed segments in post routing stage : true
[12/10 02:13:59    911s] (I)      Select term pin box for io pin                     : true
[12/10 02:13:59    911s] (I)      Penalize NDR sharing                               : true
[12/10 02:13:59    911s] (I)      Enable special modeling                            : false
[12/10 02:13:59    911s] (I)      Keep fixed segments                                : true
[12/10 02:13:59    911s] (I)      Reorder net groups by key                          : true
[12/10 02:13:59    911s] (I)      Increase net scenic ratio                          : true
[12/10 02:13:59    911s] (I)      Method to set GCell size                           : row
[12/10 02:13:59    911s] (I)      Connect multiple ports and must join fix           : true
[12/10 02:13:59    911s] (I)      Avoid high resistance layers                       : true
[12/10 02:13:59    911s] (I)      Model find APA for IO pin fix                      : true
[12/10 02:13:59    911s] (I)      Avoid connecting non-metal layers                  : true
[12/10 02:13:59    911s] (I)      Use track pitch for NDR                            : true
[12/10 02:13:59    911s] (I)      Enable layer relax to lower layer                  : true
[12/10 02:13:59    911s] (I)      Enable layer relax to upper layer                  : true
[12/10 02:13:59    911s] (I)      Top layer relaxation fix                           : true
[12/10 02:13:59    911s] (I)      Counted 10337 PG shapes. We will not process PG shapes layer by layer.
[12/10 02:13:59    911s] (I)      Use row-based GCell size
[12/10 02:13:59    911s] (I)      Use row-based GCell align
[12/10 02:13:59    911s] (I)      layer 0 area = 168000
[12/10 02:13:59    911s] (I)      layer 1 area = 208000
[12/10 02:13:59    911s] (I)      layer 2 area = 208000
[12/10 02:13:59    911s] (I)      layer 3 area = 208000
[12/10 02:13:59    911s] (I)      layer 4 area = 208000
[12/10 02:13:59    911s] (I)      layer 5 area = 208000
[12/10 02:13:59    911s] (I)      GCell unit size   : 4000
[12/10 02:13:59    911s] (I)      GCell multiplier  : 1
[12/10 02:13:59    911s] (I)      GCell row height  : 4000
[12/10 02:13:59    911s] (I)      Actual row height : 4000
[12/10 02:13:59    911s] (I)      GCell align ref   : 0 0
[12/10 02:13:59    911s] [NR-eGR] Track table information for default rule: 
[12/10 02:13:59    911s] [NR-eGR] M1 has no routable track
[12/10 02:13:59    911s] [NR-eGR] M2 has single uniform track structure
[12/10 02:13:59    911s] [NR-eGR] M3 has single uniform track structure
[12/10 02:13:59    911s] [NR-eGR] M4 has single uniform track structure
[12/10 02:13:59    911s] [NR-eGR] M5 has single uniform track structure
[12/10 02:13:59    911s] [NR-eGR] M6 has single uniform track structure
[12/10 02:13:59    911s] (I)      =============== Default via ================
[12/10 02:13:59    911s] (I)      +---+------------------+-------------------+
[12/10 02:13:59    911s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/10 02:13:59    911s] (I)      +---+------------------+-------------------+
[12/10 02:13:59    911s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/10 02:13:59    911s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/10 02:13:59    911s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/10 02:13:59    911s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/10 02:13:59    911s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/10 02:13:59    911s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/10 02:13:59    911s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/10 02:13:59    911s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/10 02:13:59    911s] (I)      +---+------------------+-------------------+
[12/10 02:13:59    911s] [NR-eGR] Read 14904 PG shapes
[12/10 02:13:59    911s] [NR-eGR] Read 0 clock shapes
[12/10 02:13:59    911s] [NR-eGR] Read 0 other shapes
[12/10 02:13:59    911s] [NR-eGR] #Routing Blockages  : 0
[12/10 02:13:59    911s] [NR-eGR] #Instance Blockages : 0
[12/10 02:13:59    911s] [NR-eGR] #PG Blockages       : 14904
[12/10 02:13:59    911s] [NR-eGR] #Halo Blockages     : 0
[12/10 02:13:59    911s] [NR-eGR] #Boundary Blockages : 0
[12/10 02:13:59    911s] [NR-eGR] #Clock Blockages    : 0
[12/10 02:13:59    911s] [NR-eGR] #Other Blockages    : 0
[12/10 02:13:59    911s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/10 02:13:59    911s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/10 02:13:59    911s] [NR-eGR] Read 155204 nets ( ignored 154848 )
[12/10 02:13:59    911s] [NR-eGR] Connected 0 must-join pins/ports
[12/10 02:13:59    911s] (I)      early_global_route_priority property id does not exist.
[12/10 02:13:59    911s] (I)      Read Num Blocks=19890  Num Prerouted Wires=0  Num CS=0
[12/10 02:13:59    911s] (I)      Layer 1 (V) : #blockages 15 : #preroutes 0
[12/10 02:13:59    911s] (I)      Layer 2 (H) : #blockages 12378 : #preroutes 0
[12/10 02:13:59    911s] (I)      Layer 3 (V) : #blockages 15 : #preroutes 0
[12/10 02:13:59    911s] (I)      Layer 4 (H) : #blockages 7440 : #preroutes 0
[12/10 02:13:59    911s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/10 02:13:59    911s] (I)      Moved 2 terms for better access 
[12/10 02:13:59    911s] (I)      Number of ignored nets                =      0
[12/10 02:13:59    911s] (I)      Number of connected nets              =      0
[12/10 02:13:59    911s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/10 02:13:59    911s] (I)      Number of clock nets                  =    356.  Ignored: No
[12/10 02:13:59    911s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/10 02:13:59    911s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/10 02:13:59    911s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/10 02:13:59    911s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/10 02:13:59    911s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/10 02:13:59    911s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/10 02:13:59    911s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/10 02:13:59    911s] [NR-eGR] There are 356 clock nets ( 356 with NDR ).
[12/10 02:13:59    911s] (I)      Ndr track 0 does not exist
[12/10 02:13:59    911s] (I)      Ndr track 0 does not exist
[12/10 02:13:59    911s] (I)      ---------------------Grid Graph Info--------------------
[12/10 02:13:59    911s] (I)      Routing area        : (0, 0) - (1650000, 1650000)
[12/10 02:13:59    911s] (I)      Core area           : (0, 0) - (1650000, 1650000)
[12/10 02:13:59    911s] (I)      Site width          :   400  (dbu)
[12/10 02:13:59    911s] (I)      Row height          :  4000  (dbu)
[12/10 02:13:59    911s] (I)      GCell row height    :  4000  (dbu)
[12/10 02:13:59    911s] (I)      GCell width         :  4000  (dbu)
[12/10 02:13:59    911s] (I)      GCell height        :  4000  (dbu)
[12/10 02:13:59    911s] (I)      Grid                :   413   413     6
[12/10 02:13:59    911s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/10 02:13:59    911s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/10 02:13:59    911s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/10 02:13:59    911s] (I)      Default wire width  :   180   200   200   200   200   200
[12/10 02:13:59    911s] (I)      Default wire space  :   180   200   200   200   200   200
[12/10 02:13:59    911s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/10 02:13:59    911s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/10 02:13:59    911s] (I)      First track coord   :     0   200   200   200   200   200
[12/10 02:13:59    911s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/10 02:13:59    911s] (I)      Total num of tracks :     0  4125  4125  4125  4125  4125
[12/10 02:13:59    911s] (I)      Num of masks        :     1     1     1     1     1     1
[12/10 02:13:59    911s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/10 02:13:59    911s] (I)      --------------------------------------------------------
[12/10 02:13:59    911s] 
[12/10 02:13:59    911s] [NR-eGR] ============ Routing rule table ============
[12/10 02:13:59    911s] [NR-eGR] Rule id: 0  Nets: 356
[12/10 02:13:59    911s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/10 02:13:59    911s] (I)                    Layer    2    3    4    5    6 
[12/10 02:13:59    911s] (I)                    Pitch  800  800  800  800  800 
[12/10 02:13:59    911s] (I)             #Used tracks    2    2    2    2    2 
[12/10 02:13:59    911s] (I)       #Fully used tracks    1    1    1    1    1 
[12/10 02:13:59    911s] [NR-eGR] Rule id: 1  Nets: 0
[12/10 02:13:59    911s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/10 02:13:59    911s] (I)                    Layer    2    3    4    5    6 
[12/10 02:13:59    911s] (I)                    Pitch  400  400  400  400  400 
[12/10 02:13:59    911s] (I)             #Used tracks    1    1    1    1    1 
[12/10 02:13:59    911s] (I)       #Fully used tracks    1    1    1    1    1 
[12/10 02:13:59    911s] [NR-eGR] ========================================
[12/10 02:13:59    911s] [NR-eGR] 
[12/10 02:13:59    911s] (I)      =============== Blocked Tracks ===============
[12/10 02:13:59    911s] (I)      +-------+---------+----------+---------------+
[12/10 02:13:59    911s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/10 02:13:59    911s] (I)      +-------+---------+----------+---------------+
[12/10 02:13:59    911s] (I)      |     1 |       0 |        0 |         0.00% |
[12/10 02:13:59    911s] (I)      |     2 | 1703625 |    30938 |         1.82% |
[12/10 02:13:59    911s] (I)      |     3 | 1703625 |    15266 |         0.90% |
[12/10 02:13:59    911s] (I)      |     4 | 1703625 |    30938 |         1.82% |
[12/10 02:13:59    911s] (I)      |     5 | 1703625 |    70125 |         4.12% |
[12/10 02:13:59    911s] (I)      |     6 | 1703625 |        0 |         0.00% |
[12/10 02:13:59    911s] (I)      +-------+---------+----------+---------------+
[12/10 02:13:59    911s] (I)      Finished Import and model ( CPU: 1.17 sec, Real: 1.17 sec, Curr Mem: 2984.75 MB )
[12/10 02:13:59    911s] (I)      Reset routing kernel
[12/10 02:13:59    911s] (I)      Started Global Routing ( Curr Mem: 2984.75 MB )
[12/10 02:13:59    911s] (I)      totalPins=31419  totalGlobalPin=31415 (99.99%)
[12/10 02:13:59    911s] (I)      total 2D Cap : 3364419 = (1691665 H, 1672754 V)
[12/10 02:13:59    911s] [NR-eGR] Layer group 1: route 356 net(s) in layer range [3, 4]
[12/10 02:13:59    911s] (I)      
[12/10 02:13:59    911s] (I)      ============  Phase 1a Route ============
[12/10 02:13:59    911s] (I)      Usage: 59190 = (27234 H, 31956 V) = (1.61% H, 1.91% V) = (5.447e+04um H, 6.391e+04um V)
[12/10 02:13:59    911s] (I)      
[12/10 02:13:59    911s] (I)      ============  Phase 1b Route ============
[12/10 02:13:59    911s] (I)      Usage: 59190 = (27234 H, 31956 V) = (1.61% H, 1.91% V) = (5.447e+04um H, 6.391e+04um V)
[12/10 02:13:59    911s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.183800e+05um
[12/10 02:13:59    911s] (I)      
[12/10 02:13:59    911s] (I)      ============  Phase 1c Route ============
[12/10 02:13:59    911s] (I)      Usage: 59190 = (27234 H, 31956 V) = (1.61% H, 1.91% V) = (5.447e+04um H, 6.391e+04um V)
[12/10 02:13:59    911s] (I)      
[12/10 02:13:59    911s] (I)      ============  Phase 1d Route ============
[12/10 02:13:59    911s] (I)      Usage: 59190 = (27234 H, 31956 V) = (1.61% H, 1.91% V) = (5.447e+04um H, 6.391e+04um V)
[12/10 02:13:59    911s] (I)      
[12/10 02:13:59    911s] (I)      ============  Phase 1e Route ============
[12/10 02:13:59    911s] (I)      Usage: 59190 = (27234 H, 31956 V) = (1.61% H, 1.91% V) = (5.447e+04um H, 6.391e+04um V)
[12/10 02:13:59    911s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.183800e+05um
[12/10 02:13:59    911s] (I)      
[12/10 02:13:59    911s] (I)      ============  Phase 1f Route ============
[12/10 02:13:59    911s] (I)      Usage: 59190 = (27234 H, 31956 V) = (1.61% H, 1.91% V) = (5.447e+04um H, 6.391e+04um V)
[12/10 02:13:59    911s] (I)      
[12/10 02:13:59    911s] (I)      ============  Phase 1g Route ============
[12/10 02:13:59    911s] (I)      Usage: 58729 = (26670 H, 32059 V) = (1.58% H, 1.92% V) = (5.334e+04um H, 6.412e+04um V)
[12/10 02:13:59    911s] (I)      #Nets         : 356
[12/10 02:13:59    911s] (I)      #Relaxed nets : 63
[12/10 02:13:59    911s] (I)      Wire length   : 48394
[12/10 02:13:59    911s] [NR-eGR] Create a new net group with 63 nets and layer range [3, 6]
[12/10 02:13:59    911s] (I)      
[12/10 02:13:59    911s] (I)      ============  Phase 1h Route ============
[12/10 02:13:59    911s] (I)      Usage: 58150 = (26868 H, 31282 V) = (1.59% H, 1.87% V) = (5.374e+04um H, 6.256e+04um V)
[12/10 02:13:59    912s] (I)      total 2D Cap : 6734541 = (3358162 H, 3376379 V)
[12/10 02:13:59    912s] [NR-eGR] Layer group 2: route 63 net(s) in layer range [3, 6]
[12/10 02:13:59    912s] (I)      
[12/10 02:13:59    912s] (I)      ============  Phase 1a Route ============
[12/10 02:13:59    912s] (I)      Usage: 68887 = (31768 H, 37119 V) = (0.95% H, 1.10% V) = (6.354e+04um H, 7.424e+04um V)
[12/10 02:13:59    912s] (I)      
[12/10 02:13:59    912s] (I)      ============  Phase 1b Route ============
[12/10 02:13:59    912s] (I)      Usage: 68887 = (31768 H, 37119 V) = (0.95% H, 1.10% V) = (6.354e+04um H, 7.424e+04um V)
[12/10 02:13:59    912s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.377740e+05um
[12/10 02:13:59    912s] (I)      
[12/10 02:13:59    912s] (I)      ============  Phase 1c Route ============
[12/10 02:13:59    912s] (I)      Usage: 68887 = (31768 H, 37119 V) = (0.95% H, 1.10% V) = (6.354e+04um H, 7.424e+04um V)
[12/10 02:13:59    912s] (I)      
[12/10 02:13:59    912s] (I)      ============  Phase 1d Route ============
[12/10 02:13:59    912s] (I)      Usage: 68887 = (31768 H, 37119 V) = (0.95% H, 1.10% V) = (6.354e+04um H, 7.424e+04um V)
[12/10 02:13:59    912s] (I)      
[12/10 02:13:59    912s] (I)      ============  Phase 1e Route ============
[12/10 02:13:59    912s] (I)      Usage: 68887 = (31768 H, 37119 V) = (0.95% H, 1.10% V) = (6.354e+04um H, 7.424e+04um V)
[12/10 02:13:59    912s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.377740e+05um
[12/10 02:13:59    912s] (I)      
[12/10 02:13:59    912s] (I)      ============  Phase 1f Route ============
[12/10 02:13:59    912s] (I)      Usage: 68887 = (31768 H, 37119 V) = (0.95% H, 1.10% V) = (6.354e+04um H, 7.424e+04um V)
[12/10 02:13:59    912s] (I)      
[12/10 02:13:59    912s] (I)      ============  Phase 1g Route ============
[12/10 02:13:59    912s] (I)      Usage: 68702 = (31702 H, 37000 V) = (0.94% H, 1.10% V) = (6.340e+04um H, 7.400e+04um V)
[12/10 02:13:59    912s] (I)      #Nets         : 63
[12/10 02:13:59    912s] (I)      #Relaxed nets : 35
[12/10 02:13:59    912s] (I)      Wire length   : 4617
[12/10 02:13:59    912s] [NR-eGR] Create a new net group with 35 nets and layer range [2, 6]
[12/10 02:13:59    912s] (I)      
[12/10 02:13:59    912s] (I)      ============  Phase 1h Route ============
[12/10 02:13:59    912s] (I)      Usage: 68702 = (31705 H, 36997 V) = (0.94% H, 1.10% V) = (6.341e+04um H, 7.399e+04um V)
[12/10 02:13:59    912s] (I)      total 2D Cap : 8407308 = (3358162 H, 5049146 V)
[12/10 02:13:59    912s] [NR-eGR] Layer group 3: route 35 net(s) in layer range [2, 6]
[12/10 02:13:59    912s] (I)      
[12/10 02:13:59    912s] (I)      ============  Phase 1a Route ============
[12/10 02:13:59    912s] (I)      Usage: 80765 = (37206 H, 43559 V) = (1.11% H, 0.86% V) = (7.441e+04um H, 8.712e+04um V)
[12/10 02:13:59    912s] (I)      
[12/10 02:13:59    912s] (I)      ============  Phase 1b Route ============
[12/10 02:13:59    912s] (I)      Usage: 80765 = (37206 H, 43559 V) = (1.11% H, 0.86% V) = (7.441e+04um H, 8.712e+04um V)
[12/10 02:13:59    912s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.615300e+05um
[12/10 02:13:59    912s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/10 02:13:59    912s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/10 02:13:59    912s] (I)      
[12/10 02:13:59    912s] (I)      ============  Phase 1c Route ============
[12/10 02:13:59    912s] (I)      Usage: 80765 = (37206 H, 43559 V) = (1.11% H, 0.86% V) = (7.441e+04um H, 8.712e+04um V)
[12/10 02:13:59    912s] (I)      
[12/10 02:13:59    912s] (I)      ============  Phase 1d Route ============
[12/10 02:13:59    912s] (I)      Usage: 80765 = (37206 H, 43559 V) = (1.11% H, 0.86% V) = (7.441e+04um H, 8.712e+04um V)
[12/10 02:13:59    912s] (I)      
[12/10 02:13:59    912s] (I)      ============  Phase 1e Route ============
[12/10 02:13:59    912s] (I)      Usage: 80765 = (37206 H, 43559 V) = (1.11% H, 0.86% V) = (7.441e+04um H, 8.712e+04um V)
[12/10 02:13:59    912s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.615300e+05um
[12/10 02:13:59    912s] (I)      
[12/10 02:13:59    912s] (I)      ============  Phase 1f Route ============
[12/10 02:13:59    912s] (I)      Usage: 80765 = (37206 H, 43559 V) = (1.11% H, 0.86% V) = (7.441e+04um H, 8.712e+04um V)
[12/10 02:13:59    912s] (I)      
[12/10 02:13:59    912s] (I)      ============  Phase 1g Route ============
[12/10 02:13:59    912s] (I)      Usage: 80755 = (37199 H, 43556 V) = (1.11% H, 0.86% V) = (7.440e+04um H, 8.711e+04um V)
[12/10 02:13:59    912s] (I)      
[12/10 02:13:59    912s] (I)      ============  Phase 1h Route ============
[12/10 02:13:59    912s] (I)      Usage: 80756 = (37198 H, 43558 V) = (1.11% H, 0.86% V) = (7.440e+04um H, 8.712e+04um V)
[12/10 02:13:59    912s] (I)      
[12/10 02:13:59    912s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/10 02:13:59    912s] [NR-eGR]                        OverCon            
[12/10 02:13:59    912s] [NR-eGR]                         #Gcell     %Gcell
[12/10 02:13:59    912s] [NR-eGR]        Layer             (1-0)    OverCon
[12/10 02:13:59    912s] [NR-eGR] ----------------------------------------------
[12/10 02:13:59    912s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/10 02:13:59    912s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/10 02:13:59    912s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/10 02:13:59    912s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/10 02:13:59    912s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/10 02:13:59    912s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/10 02:13:59    912s] [NR-eGR] ----------------------------------------------
[12/10 02:13:59    912s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/10 02:13:59    912s] [NR-eGR] 
[12/10 02:13:59    912s] (I)      Finished Global Routing ( CPU: 0.73 sec, Real: 0.49 sec, Curr Mem: 2984.75 MB )
[12/10 02:13:59    912s] (I)      total 2D Cap : 8412266 = (3363114 H, 5049152 V)
[12/10 02:13:59    912s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/10 02:13:59    912s] (I)      ============= Track Assignment ============
[12/10 02:13:59    912s] (I)      Started Track Assignment (4T) ( Curr Mem: 2984.75 MB )
[12/10 02:13:59    912s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/10 02:13:59    912s] (I)      Run Multi-thread track assignment
[12/10 02:14:00    912s] (I)      Finished Track Assignment (4T) ( CPU: 0.42 sec, Real: 0.13 sec, Curr Mem: 2984.75 MB )
[12/10 02:14:00    912s] (I)      Started Export ( Curr Mem: 2984.75 MB )
[12/10 02:14:00    912s] [NR-eGR]             Length (um)     Vias 
[12/10 02:14:00    912s] [NR-eGR] ---------------------------------
[12/10 02:14:00    912s] [NR-eGR]  M1  (1H)             0   580759 
[12/10 02:14:00    912s] [NR-eGR]  M2  (2V)        969343   829921 
[12/10 02:14:00    912s] [NR-eGR]  M3  (3H)       1271928   116051 
[12/10 02:14:00    912s] [NR-eGR]  M4  (4V)        657821    45597 
[12/10 02:14:00    912s] [NR-eGR]  M5  (5H)        520101     3969 
[12/10 02:14:00    912s] [NR-eGR]  M6  (6V)         82825        0 
[12/10 02:14:00    912s] [NR-eGR]  M7  (7H)             0        0 
[12/10 02:14:00    912s] [NR-eGR]  M8  (8V)             0        0 
[12/10 02:14:00    912s] [NR-eGR]  M9  (9H)             0        0 
[12/10 02:14:00    912s] [NR-eGR] ---------------------------------
[12/10 02:14:00    912s] [NR-eGR]      Total      3502019  1576297 
[12/10 02:14:00    912s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:14:00    912s] [NR-eGR] Total half perimeter of net bounding box: 2690210um
[12/10 02:14:00    912s] [NR-eGR] Total length: 3502019um, number of vias: 1576297
[12/10 02:14:00    912s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:14:00    912s] [NR-eGR] Total eGR-routed clock nets wire length: 124985um, number of vias: 79099
[12/10 02:14:00    912s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:14:00    912s] [NR-eGR] Report for selected net(s) only.
[12/10 02:14:00    912s] [NR-eGR]             Length (um)   Vias 
[12/10 02:14:00    912s] [NR-eGR] -------------------------------
[12/10 02:14:00    912s] [NR-eGR]  M1  (1H)             0  31417 
[12/10 02:14:00    912s] [NR-eGR]  M2  (2V)         33919  34833 
[12/10 02:14:00    912s] [NR-eGR]  M3  (3H)         59403  12802 
[12/10 02:14:00    912s] [NR-eGR]  M4  (4V)         31375     47 
[12/10 02:14:00    912s] [NR-eGR]  M5  (5H)           287      0 
[12/10 02:14:00    912s] [NR-eGR]  M6  (6V)             0      0 
[12/10 02:14:00    912s] [NR-eGR]  M7  (7H)             0      0 
[12/10 02:14:00    912s] [NR-eGR]  M8  (8V)             0      0 
[12/10 02:14:00    912s] [NR-eGR]  M9  (9H)             0      0 
[12/10 02:14:00    912s] [NR-eGR] -------------------------------
[12/10 02:14:00    912s] [NR-eGR]      Total       124985  79099 
[12/10 02:14:00    912s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:14:00    912s] [NR-eGR] Total half perimeter of net bounding box: 38031um
[12/10 02:14:00    912s] [NR-eGR] Total length: 124985um, number of vias: 79099
[12/10 02:14:00    912s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:14:00    912s] [NR-eGR] Total routed clock nets wire length: 124985um, number of vias: 79099
[12/10 02:14:00    912s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:14:00    913s] (I)      Finished Export ( CPU: 0.69 sec, Real: 0.43 sec, Curr Mem: 2984.75 MB )
[12/10 02:14:00    913s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.06 sec, Real: 2.26 sec, Curr Mem: 2984.75 MB )
[12/10 02:14:00    913s] (I)      ====================================== Runtime Summary ======================================
[12/10 02:14:00    913s] (I)       Step                                          %       Start      Finish      Real       CPU 
[12/10 02:14:00    913s] (I)      ---------------------------------------------------------------------------------------------
[12/10 02:14:00    913s] (I)       Early Global Route kernel               100.00%  293.43 sec  295.69 sec  2.26 sec  3.06 sec 
[12/10 02:14:00    913s] (I)       +-Import and model                       51.53%  293.43 sec  294.60 sec  1.17 sec  1.17 sec 
[12/10 02:14:00    913s] (I)       | +-Create place DB                      37.37%  293.43 sec  294.28 sec  0.84 sec  0.84 sec 
[12/10 02:14:00    913s] (I)       | | +-Import place data                  37.36%  293.43 sec  294.28 sec  0.84 sec  0.84 sec 
[12/10 02:14:00    913s] (I)       | | | +-Read instances and placement     11.07%  293.43 sec  293.68 sec  0.25 sec  0.25 sec 
[12/10 02:14:00    913s] (I)       | | | +-Read nets                        26.28%  293.68 sec  294.28 sec  0.59 sec  0.59 sec 
[12/10 02:14:00    913s] (I)       | +-Create route DB                      12.33%  294.28 sec  294.55 sec  0.28 sec  0.29 sec 
[12/10 02:14:00    913s] (I)       | | +-Import route data (4T)             12.29%  294.28 sec  294.55 sec  0.28 sec  0.29 sec 
[12/10 02:14:00    913s] (I)       | | | +-Read blockages ( Layer 2-6 )      1.81%  294.28 sec  294.33 sec  0.04 sec  0.04 sec 
[12/10 02:14:00    913s] (I)       | | | | +-Read routing blockages          0.00%  294.28 sec  294.28 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | | | +-Read instance blockages         1.58%  294.28 sec  294.32 sec  0.04 sec  0.04 sec 
[12/10 02:14:00    913s] (I)       | | | | +-Read PG blockages               0.21%  294.32 sec  294.32 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | | | +-Read clock blockages            0.00%  294.32 sec  294.32 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | | | +-Read other blockages            0.00%  294.32 sec  294.32 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | | | +-Read boundary cut boxes         0.00%  294.33 sec  294.33 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | | +-Read blackboxes                   0.00%  294.33 sec  294.33 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | | +-Read prerouted                    2.39%  294.33 sec  294.38 sec  0.05 sec  0.05 sec 
[12/10 02:14:00    913s] (I)       | | | +-Read unlegalized nets             1.85%  294.38 sec  294.42 sec  0.04 sec  0.04 sec 
[12/10 02:14:00    913s] (I)       | | | +-Read nets                         0.23%  294.42 sec  294.43 sec  0.01 sec  0.01 sec 
[12/10 02:14:00    913s] (I)       | | | +-Set up via pillars                0.00%  294.44 sec  294.44 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | | +-Initialize 3D grid graph          0.47%  294.44 sec  294.45 sec  0.01 sec  0.01 sec 
[12/10 02:14:00    913s] (I)       | | | +-Model blockage capacity           4.41%  294.45 sec  294.55 sec  0.10 sec  0.10 sec 
[12/10 02:14:00    913s] (I)       | | | | +-Initialize 3D capacity          4.22%  294.45 sec  294.54 sec  0.10 sec  0.10 sec 
[12/10 02:14:00    913s] (I)       | | | +-Move terms for access (4T)        0.35%  294.55 sec  294.55 sec  0.01 sec  0.02 sec 
[12/10 02:14:00    913s] (I)       | +-Read aux data                         0.00%  294.55 sec  294.55 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | +-Others data preparation               0.04%  294.55 sec  294.56 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | +-Create route kernel                   0.23%  294.56 sec  294.56 sec  0.01 sec  0.01 sec 
[12/10 02:14:00    913s] (I)       +-Global Routing                         21.70%  294.60 sec  295.09 sec  0.49 sec  0.73 sec 
[12/10 02:14:00    913s] (I)       | +-Initialization                        0.13%  294.60 sec  294.60 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | +-Net group 1                          15.11%  294.60 sec  294.94 sec  0.34 sec  0.54 sec 
[12/10 02:14:00    913s] (I)       | | +-Generate topology (4T)              2.75%  294.60 sec  294.66 sec  0.06 sec  0.23 sec 
[12/10 02:14:00    913s] (I)       | | +-Phase 1a                            0.93%  294.68 sec  294.70 sec  0.02 sec  0.02 sec 
[12/10 02:14:00    913s] (I)       | | | +-Pattern routing (4T)              0.41%  294.69 sec  294.70 sec  0.01 sec  0.01 sec 
[12/10 02:14:00    913s] (I)       | | +-Phase 1b                            0.56%  294.70 sec  294.71 sec  0.01 sec  0.01 sec 
[12/10 02:14:00    913s] (I)       | | +-Phase 1c                            0.00%  294.71 sec  294.71 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | +-Phase 1d                            0.00%  294.71 sec  294.71 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | +-Phase 1e                            0.23%  294.71 sec  294.72 sec  0.01 sec  0.01 sec 
[12/10 02:14:00    913s] (I)       | | | +-Route legalization                0.18%  294.71 sec  294.72 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | | | +-Legalize Blockage Violations    0.18%  294.71 sec  294.72 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | +-Phase 1f                            0.00%  294.72 sec  294.72 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | +-Phase 1g                            5.24%  294.72 sec  294.83 sec  0.12 sec  0.12 sec 
[12/10 02:14:00    913s] (I)       | | | +-Post Routing                      5.23%  294.72 sec  294.83 sec  0.12 sec  0.12 sec 
[12/10 02:14:00    913s] (I)       | | +-Phase 1h                            2.59%  294.85 sec  294.91 sec  0.06 sec  0.06 sec 
[12/10 02:14:00    913s] (I)       | | | +-Post Routing                      2.57%  294.85 sec  294.91 sec  0.06 sec  0.06 sec 
[12/10 02:14:00    913s] (I)       | | +-Layer assignment (4T)               1.40%  294.91 sec  294.94 sec  0.03 sec  0.06 sec 
[12/10 02:14:00    913s] (I)       | +-Net group 2                           3.23%  294.94 sec  295.01 sec  0.07 sec  0.11 sec 
[12/10 02:14:00    913s] (I)       | | +-Generate topology (4T)              0.58%  294.94 sec  294.95 sec  0.01 sec  0.05 sec 
[12/10 02:14:00    913s] (I)       | | +-Phase 1a                            0.23%  294.97 sec  294.98 sec  0.01 sec  0.01 sec 
[12/10 02:14:00    913s] (I)       | | | +-Pattern routing (4T)              0.14%  294.97 sec  294.98 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | +-Phase 1b                            0.14%  294.98 sec  294.98 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | +-Phase 1c                            0.00%  294.98 sec  294.98 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | +-Phase 1d                            0.00%  294.98 sec  294.98 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | +-Phase 1e                            0.04%  294.98 sec  294.98 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | | +-Route legalization                0.00%  294.98 sec  294.98 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | +-Phase 1f                            0.00%  294.98 sec  294.98 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | +-Phase 1g                            0.49%  294.98 sec  294.99 sec  0.01 sec  0.01 sec 
[12/10 02:14:00    913s] (I)       | | | +-Post Routing                      0.48%  294.98 sec  294.99 sec  0.01 sec  0.01 sec 
[12/10 02:14:00    913s] (I)       | | +-Phase 1h                            0.22%  294.99 sec  295.00 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | | +-Post Routing                      0.21%  294.99 sec  295.00 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | +-Layer assignment (4T)               0.66%  295.00 sec  295.01 sec  0.01 sec  0.02 sec 
[12/10 02:14:00    913s] (I)       | +-Net group 3                           2.61%  295.01 sec  295.07 sec  0.06 sec  0.07 sec 
[12/10 02:14:00    913s] (I)       | | +-Generate topology (4T)              0.03%  295.01 sec  295.01 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | +-Phase 1a                            0.22%  295.04 sec  295.04 sec  0.00 sec  0.01 sec 
[12/10 02:14:00    913s] (I)       | | | +-Pattern routing (4T)              0.11%  295.04 sec  295.04 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | | +-Add via demand to 2D              0.09%  295.04 sec  295.04 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | +-Phase 1b                            0.09%  295.04 sec  295.04 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | +-Phase 1c                            0.00%  295.04 sec  295.04 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | +-Phase 1d                            0.00%  295.04 sec  295.04 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | +-Phase 1e                            0.04%  295.04 sec  295.04 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | | +-Route legalization                0.00%  295.04 sec  295.04 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | +-Phase 1f                            0.00%  295.04 sec  295.04 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | +-Phase 1g                            0.06%  295.04 sec  295.04 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | | +-Post Routing                      0.05%  295.04 sec  295.04 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | +-Phase 1h                            0.05%  295.05 sec  295.05 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | | +-Post Routing                      0.05%  295.05 sec  295.05 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | | +-Layer assignment (4T)               0.63%  295.06 sec  295.07 sec  0.01 sec  0.02 sec 
[12/10 02:14:00    913s] (I)       +-Export 3D cong map                      1.63%  295.09 sec  295.12 sec  0.04 sec  0.04 sec 
[12/10 02:14:00    913s] (I)       | +-Export 2D cong map                    0.24%  295.12 sec  295.12 sec  0.01 sec  0.01 sec 
[12/10 02:14:00    913s] (I)       +-Extract Global 3D Wires                 0.04%  295.12 sec  295.12 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       +-Track Assignment (4T)                   5.87%  295.12 sec  295.26 sec  0.13 sec  0.42 sec 
[12/10 02:14:00    913s] (I)       | +-Initialization                        0.00%  295.12 sec  295.12 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       | +-Track Assignment Kernel               5.85%  295.12 sec  295.26 sec  0.13 sec  0.42 sec 
[12/10 02:14:00    913s] (I)       | +-Free Memory                           0.00%  295.26 sec  295.26 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       +-Export                                 18.90%  295.26 sec  295.68 sec  0.43 sec  0.69 sec 
[12/10 02:14:00    913s] (I)       | +-Export DB wires                       0.71%  295.26 sec  295.27 sec  0.02 sec  0.04 sec 
[12/10 02:14:00    913s] (I)       | | +-Export all nets (4T)                0.53%  295.26 sec  295.27 sec  0.01 sec  0.04 sec 
[12/10 02:14:00    913s] (I)       | | +-Set wire vias (4T)                  0.12%  295.27 sec  295.27 sec  0.00 sec  0.01 sec 
[12/10 02:14:00    913s] (I)       | +-Report wirelength                    12.69%  295.27 sec  295.56 sec  0.29 sec  0.29 sec 
[12/10 02:14:00    913s] (I)       | +-Update net boxes                      5.49%  295.56 sec  295.68 sec  0.12 sec  0.36 sec 
[12/10 02:14:00    913s] (I)       | +-Update timing                         0.00%  295.68 sec  295.68 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)       +-Postprocess design                      0.01%  295.68 sec  295.68 sec  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)      ==================== Summary by functions =====================
[12/10 02:14:00    913s] (I)       Lv  Step                                %      Real       CPU 
[12/10 02:14:00    913s] (I)      ---------------------------------------------------------------
[12/10 02:14:00    913s] (I)        0  Early Global Route kernel     100.00%  2.26 sec  3.06 sec 
[12/10 02:14:00    913s] (I)        1  Import and model               51.53%  1.17 sec  1.17 sec 
[12/10 02:14:00    913s] (I)        1  Global Routing                 21.70%  0.49 sec  0.73 sec 
[12/10 02:14:00    913s] (I)        1  Export                         18.90%  0.43 sec  0.69 sec 
[12/10 02:14:00    913s] (I)        1  Track Assignment (4T)           5.87%  0.13 sec  0.42 sec 
[12/10 02:14:00    913s] (I)        1  Export 3D cong map              1.63%  0.04 sec  0.04 sec 
[12/10 02:14:00    913s] (I)        1  Extract Global 3D Wires         0.04%  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)        1  Postprocess design              0.01%  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)        2  Create place DB                37.37%  0.84 sec  0.84 sec 
[12/10 02:14:00    913s] (I)        2  Net group 1                    15.11%  0.34 sec  0.54 sec 
[12/10 02:14:00    913s] (I)        2  Report wirelength              12.69%  0.29 sec  0.29 sec 
[12/10 02:14:00    913s] (I)        2  Create route DB                12.33%  0.28 sec  0.29 sec 
[12/10 02:14:00    913s] (I)        2  Track Assignment Kernel         5.85%  0.13 sec  0.42 sec 
[12/10 02:14:00    913s] (I)        2  Update net boxes                5.49%  0.12 sec  0.36 sec 
[12/10 02:14:00    913s] (I)        2  Net group 2                     3.23%  0.07 sec  0.11 sec 
[12/10 02:14:00    913s] (I)        2  Net group 3                     2.61%  0.06 sec  0.07 sec 
[12/10 02:14:00    913s] (I)        2  Export DB wires                 0.71%  0.02 sec  0.04 sec 
[12/10 02:14:00    913s] (I)        2  Export 2D cong map              0.24%  0.01 sec  0.01 sec 
[12/10 02:14:00    913s] (I)        2  Create route kernel             0.23%  0.01 sec  0.01 sec 
[12/10 02:14:00    913s] (I)        2  Initialization                  0.13%  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)        2  Others data preparation         0.04%  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)        3  Import place data              37.36%  0.84 sec  0.84 sec 
[12/10 02:14:00    913s] (I)        3  Import route data (4T)         12.29%  0.28 sec  0.29 sec 
[12/10 02:14:00    913s] (I)        3  Phase 1g                        5.78%  0.13 sec  0.13 sec 
[12/10 02:14:00    913s] (I)        3  Generate topology (4T)          3.35%  0.08 sec  0.28 sec 
[12/10 02:14:00    913s] (I)        3  Phase 1h                        2.86%  0.06 sec  0.06 sec 
[12/10 02:14:00    913s] (I)        3  Layer assignment (4T)           2.68%  0.06 sec  0.10 sec 
[12/10 02:14:00    913s] (I)        3  Phase 1a                        1.37%  0.03 sec  0.03 sec 
[12/10 02:14:00    913s] (I)        3  Phase 1b                        0.79%  0.02 sec  0.02 sec 
[12/10 02:14:00    913s] (I)        3  Export all nets (4T)            0.53%  0.01 sec  0.04 sec 
[12/10 02:14:00    913s] (I)        3  Phase 1e                        0.31%  0.01 sec  0.01 sec 
[12/10 02:14:00    913s] (I)        3  Set wire vias (4T)              0.12%  0.00 sec  0.01 sec 
[12/10 02:14:00    913s] (I)        3  Phase 1c                        0.00%  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)        3  Phase 1f                        0.00%  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)        3  Phase 1d                        0.00%  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)        4  Read nets                      26.51%  0.60 sec  0.60 sec 
[12/10 02:14:00    913s] (I)        4  Read instances and placement   11.07%  0.25 sec  0.25 sec 
[12/10 02:14:00    913s] (I)        4  Post Routing                    8.59%  0.19 sec  0.19 sec 
[12/10 02:14:00    913s] (I)        4  Model blockage capacity         4.41%  0.10 sec  0.10 sec 
[12/10 02:14:00    913s] (I)        4  Read prerouted                  2.39%  0.05 sec  0.05 sec 
[12/10 02:14:00    913s] (I)        4  Read unlegalized nets           1.85%  0.04 sec  0.04 sec 
[12/10 02:14:00    913s] (I)        4  Read blockages ( Layer 2-6 )    1.81%  0.04 sec  0.04 sec 
[12/10 02:14:00    913s] (I)        4  Pattern routing (4T)            0.66%  0.01 sec  0.02 sec 
[12/10 02:14:00    913s] (I)        4  Initialize 3D grid graph        0.47%  0.01 sec  0.01 sec 
[12/10 02:14:00    913s] (I)        4  Move terms for access (4T)      0.35%  0.01 sec  0.02 sec 
[12/10 02:14:00    913s] (I)        4  Route legalization              0.18%  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)        4  Add via demand to 2D            0.09%  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)        4  Read blackboxes                 0.00%  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)        5  Initialize 3D capacity          4.22%  0.10 sec  0.10 sec 
[12/10 02:14:00    913s] (I)        5  Read instance blockages         1.58%  0.04 sec  0.04 sec 
[12/10 02:14:00    913s] (I)        5  Read PG blockages               0.21%  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)        5  Legalize Blockage Violations    0.18%  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)        5  Read clock blockages            0.00%  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)        5  Read other blockages            0.00%  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[12/10 02:14:00    913s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/10 02:14:00    913s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/10 02:14:00    913s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/10 02:14:00    913s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:03.4 real=0:00:02.6)
[12/10 02:14:00    913s]     Routing using eGR in eGR->NR Step done.
[12/10 02:14:00    913s]     Routing using NR in eGR->NR Step...
[12/10 02:14:00    913s] 
[12/10 02:14:00    913s] CCOPT: Preparing to route 356 clock nets with NanoRoute.
[12/10 02:14:00    913s]   All net are default rule.
[12/10 02:14:00    913s]   Preferred NanoRoute mode settings: Current
[12/10 02:14:00    913s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[12/10 02:14:00    913s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[12/10 02:14:00    913s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/10 02:14:00    913s]       Clock detailed routing...
[12/10 02:14:00    913s]         NanoRoute...
[12/10 02:14:00    913s] % Begin globalDetailRoute (date=12/10 02:14:00, mem=2438.5M)
[12/10 02:14:00    913s] 
[12/10 02:14:00    913s] globalDetailRoute
[12/10 02:14:00    913s] 
[12/10 02:14:00    913s] #Start globalDetailRoute on Sat Dec 10 02:14:00 2022
[12/10 02:14:00    913s] #
[12/10 02:14:00    913s] ### Time Record (globalDetailRoute) is installed.
[12/10 02:14:00    913s] ### Time Record (Pre Callback) is installed.
[12/10 02:14:00    913s] ### Time Record (Pre Callback) is uninstalled.
[12/10 02:14:00    913s] ### Time Record (DB Import) is installed.
[12/10 02:14:00    913s] ### Time Record (Timing Data Generation) is installed.
[12/10 02:14:00    913s] ### Time Record (Timing Data Generation) is uninstalled.
[12/10 02:14:01    914s] ### Net info: total nets: 159227
[12/10 02:14:01    914s] ### Net info: dirty nets: 0
[12/10 02:14:01    914s] ### Net info: marked as disconnected nets: 0
[12/10 02:14:02    915s] #num needed restored net=0
[12/10 02:14:02    915s] #need_extraction net=0 (total=159227)
[12/10 02:14:02    915s] ### Net info: fully routed nets: 356
[12/10 02:14:02    915s] ### Net info: trivial (< 2 pins) nets: 4023
[12/10 02:14:02    915s] ### Net info: unrouted nets: 154848
[12/10 02:14:02    915s] ### Net info: re-extraction nets: 0
[12/10 02:14:02    915s] ### Net info: selected nets: 356
[12/10 02:14:02    915s] ### Net info: ignored nets: 0
[12/10 02:14:02    915s] ### Net info: skip routing nets: 0
[12/10 02:14:02    915s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/10 02:14:02    915s] #WARNING (NRDB-2005) SPECIAL_NET vss has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/10 02:14:02    916s] ### import design signature (23): route=319489135 fixed_route=635807336 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1833348886 dirty_area=0 del_dirty_area=0 cell=900635776 placement=65100144 pin_access=1 inst_pattern=1
[12/10 02:14:02    916s] ### Time Record (DB Import) is uninstalled.
[12/10 02:14:02    916s] #NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
[12/10 02:14:02    916s] #Wire/Via statistics before line assignment ...
[12/10 02:14:02    917s] #Total number of nets with non-default rule or having extra spacing = 356
[12/10 02:14:02    917s] #Total wire length = 124985 um.
[12/10 02:14:02    917s] #Total half perimeter of net bounding box = 38342 um.
[12/10 02:14:02    917s] #Total wire length on LAYER M1 = 0 um.
[12/10 02:14:02    917s] #Total wire length on LAYER M2 = 33919 um.
[12/10 02:14:02    917s] #Total wire length on LAYER M3 = 59403 um.
[12/10 02:14:02    917s] #Total wire length on LAYER M4 = 31375 um.
[12/10 02:14:02    917s] #Total wire length on LAYER M5 = 287 um.
[12/10 02:14:02    917s] #Total wire length on LAYER M6 = 0 um.
[12/10 02:14:02    917s] #Total wire length on LAYER M7 = 0 um.
[12/10 02:14:02    917s] #Total wire length on LAYER M8 = 0 um.
[12/10 02:14:02    917s] #Total wire length on LAYER M9 = 0 um.
[12/10 02:14:02    917s] #Total number of vias = 79099
[12/10 02:14:02    917s] #Up-Via Summary (total 79099):
[12/10 02:14:02    917s] #           
[12/10 02:14:02    917s] #-----------------------
[12/10 02:14:02    917s] # M1              31417
[12/10 02:14:02    917s] # M2              34833
[12/10 02:14:02    917s] # M3              12802
[12/10 02:14:02    917s] # M4                 47
[12/10 02:14:02    917s] #-----------------------
[12/10 02:14:02    917s] #                 79099 
[12/10 02:14:02    917s] #
[12/10 02:14:03    917s] ### Time Record (Data Preparation) is installed.
[12/10 02:14:03    917s] #Start routing data preparation on Sat Dec 10 02:14:03 2022
[12/10 02:14:03    917s] #
[12/10 02:14:03    917s] #Minimum voltage of a net in the design = 0.000.
[12/10 02:14:03    917s] #Maximum voltage of a net in the design = 1.100.
[12/10 02:14:03    917s] #Voltage range [0.000 - 1.100] has 159225 nets.
[12/10 02:14:03    917s] #Voltage range [0.000 - 0.000] has 1 net.
[12/10 02:14:03    917s] #Voltage range [0.900 - 1.100] has 1 net.
[12/10 02:14:03    917s] ### Time Record (Cell Pin Access) is installed.
[12/10 02:14:03    917s] #Initial pin access analysis.
[12/10 02:14:07    931s] #Detail pin access analysis.
[12/10 02:14:07    931s] ### Time Record (Cell Pin Access) is uninstalled.
[12/10 02:14:09    933s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/10 02:14:09    933s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/10 02:14:09    933s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/10 02:14:09    933s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/10 02:14:09    933s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/10 02:14:09    933s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/10 02:14:09    933s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/10 02:14:09    933s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/10 02:14:09    933s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/10 02:14:09    934s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2519.44 (MB), peak = 2752.76 (MB)
[12/10 02:14:09    934s] #Regenerating Ggrids automatically.
[12/10 02:14:09    934s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/10 02:14:09    934s] #Using automatically generated G-grids.
[12/10 02:14:10    934s] #Done routing data preparation.
[12/10 02:14:10    934s] #cpu time = 00:00:18, elapsed time = 00:00:07, memory = 2534.46 (MB), peak = 2752.76 (MB)
[12/10 02:14:10    934s] ### Time Record (Data Preparation) is uninstalled.
[12/10 02:14:10    935s] #
[12/10 02:14:10    935s] #Connectivity extraction summary:
[12/10 02:14:10    935s] #356 routed net(s) are imported.
[12/10 02:14:10    935s] #4021 nets are fixed|skipped|trivial (not extracted).
[12/10 02:14:10    935s] #Total number of nets = 4377.
[12/10 02:14:10    935s] ### Total number of dirty nets = 358.
[12/10 02:14:10    935s] #
[12/10 02:14:10    935s] #Data initialization: cpu:00:00:18, real:00:00:07, mem:2.5 GB, peak:2.7 GB --2.44 [4]--
[12/10 02:14:10    935s] LayerId::1 widthSet size::1
[12/10 02:14:10    935s] LayerId::2 widthSet size::1
[12/10 02:14:10    935s] LayerId::3 widthSet size::1
[12/10 02:14:10    935s] LayerId::4 widthSet size::1
[12/10 02:14:10    935s] LayerId::5 widthSet size::1
[12/10 02:14:10    935s] LayerId::6 widthSet size::1
[12/10 02:14:10    935s] LayerId::7 widthSet size::1
[12/10 02:14:10    935s] LayerId::8 widthSet size::1
[12/10 02:14:10    935s] LayerId::9 widthSet size::1
[12/10 02:14:10    935s] Updating RC grid for preRoute extraction ...
[12/10 02:14:10    935s] eee: pegSigSF::1.070000
[12/10 02:14:10    935s] Initializing multi-corner resistance tables ...
[12/10 02:14:10    935s] eee: l::1 avDens::0.109843 usedTrk::19376.250000 availTrk::176400.000000 sigTrk::19376.250000
[12/10 02:14:10    935s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:14:10    935s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:14:10    935s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:14:10    935s] eee: l::5 avDens::0.001306 usedTrk::38.400000 availTrk::29400.000000 sigTrk::38.400000
[12/10 02:14:10    935s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:14:10    935s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:14:10    935s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:14:10    935s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:14:10    935s] {RT default_rc_corner 0 6 6 0}
[12/10 02:14:10    935s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.860400 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 80 ; 
[12/10 02:14:10    935s] #Successfully loaded pre-route RC model
[12/10 02:14:10    935s] #Enabled timing driven Line Assignment.
[12/10 02:14:10    935s] ### Time Record (Line Assignment) is installed.
[12/10 02:14:10    935s] #
[12/10 02:14:10    935s] #Begin Line Assignment ...
[12/10 02:14:10    935s] #
[12/10 02:14:10    935s] #Begin build data ...
[12/10 02:14:10    935s] #
[12/10 02:14:10    935s] #Distribution of nets:
[12/10 02:14:10    935s] #     4021 ( 0         pin),      2 ( 1         pin),  91853 ( 2         pin),
[12/10 02:14:10    935s] #    39348 ( 3         pin),  10237 ( 4         pin),   2334 ( 5         pin),
[12/10 02:14:10    935s] #     1251 ( 6         pin),    625 ( 7         pin),    400 ( 8         pin),
[12/10 02:14:10    935s] #     2138 ( 9         pin),   3911 (10-19      pin),    594 (20-29      pin),
[12/10 02:14:10    935s] #     1259 (30-39      pin),    271 (40-49      pin),    240 (50-59      pin),
[12/10 02:14:10    935s] #      244 (60-69      pin),    190 (70-79      pin),      1 (80-89      pin),
[12/10 02:14:10    935s] #       60 (90-99      pin),    248 (100-199    pin),      0 (>=2000     pin).
[12/10 02:14:10    935s] #Total: 159227 nets, 356 fully global routed, 356 clocks, 2 tie-nets,
[12/10 02:14:10    935s] #       356 nets have extra space, 356 nets have layer range,
[12/10 02:14:10    935s] #       356 nets have weight, 356 nets have avoid detour,
[12/10 02:14:10    935s] #       356 nets have priority.
[12/10 02:14:10    935s] #
[12/10 02:14:10    935s] #Nets in 1 layer range:
[12/10 02:14:10    935s] #   (M3, M4) :      356 ( 0.2%)
[12/10 02:14:10    935s] #
[12/10 02:14:10    935s] #Nets in 1 priority group:
[12/10 02:14:10    935s] #  clock:      356 ( 0.2%)
[12/10 02:14:10    935s] #
[12/10 02:14:10    935s] #356 nets selected.
[12/10 02:14:10    935s] #
[12/10 02:14:10    936s] #End build data: cpu:00:00:01, real:00:00:00, mem:2.5 GB, peak:2.7 GB --1.82 [4]--
[12/10 02:14:10    936s] #
[12/10 02:14:10    936s] #Net length summary:
[12/10 02:14:10    936s] #Layer   H-Len   V-Len         Total       #Up-Via
[12/10 02:14:10    936s] #-------------------------------------------------
[12/10 02:14:10    936s] #   M1       0       0       0(  0%)   31417( 40%)
[12/10 02:14:10    936s] #   M2       0   33919   33919( 27%)   34833( 44%)
[12/10 02:14:10    936s] #   M3   59402       0   59402( 48%)   12802( 16%)
[12/10 02:14:10    936s] #   M4       0   31375   31375( 25%)      47(  0%)
[12/10 02:14:10    936s] #   M5     287       0     287(  0%)       0(  0%)
[12/10 02:14:10    936s] #   M6       0       0       0(  0%)       0(  0%)
[12/10 02:14:10    936s] #   M7       0       0       0(  0%)       0(  0%)
[12/10 02:14:10    936s] #   M8       0       0       0(  0%)       0(  0%)
[12/10 02:14:10    936s] #   M9       0       0       0(  0%)       0(  0%)
[12/10 02:14:10    936s] #-------------------------------------------------
[12/10 02:14:10    936s] #        59690   65294  124984         79099      
[12/10 02:14:13    941s] ### Top 2 overlap violations ...
[12/10 02:14:13    941s] ###   Net: external_qspi_ck_o
[12/10 02:14:13    941s] ###     M3: (823.89050, 4.05000, 824.73950, 4.15000), length: 0.84900, total: 0.84900
[12/10 02:14:13    941s] ###       fixed object
[12/10 02:14:13    941s] ###   Net: CTS_146
[12/10 02:14:13    941s] ###     M3: (98.10050, 158.85000, 98.89950, 158.95000), length: 0.79900, total: 0.79900
[12/10 02:14:13    941s] ###       CTS_150
[12/10 02:14:13    941s] #
[12/10 02:14:13    941s] #Net length and overlap summary:
[12/10 02:14:13    941s] #Layer   H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
[12/10 02:14:13    941s] #---------------------------------------------------------------------------------------------
[12/10 02:14:13    941s] #   M1     401       0     401(  0%)   31417( 43%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/10 02:14:13    941s] #   M2       0   37198   37198( 30%)   31531( 43%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/10 02:14:13    941s] #   M3   58134       0   58134( 46%)   10039( 14%)       0(  0%)      0(  0.0%)      2(  0.0%)
[12/10 02:14:13    941s] #   M4       0   29358   29358( 23%)      33(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/10 02:14:13    941s] #   M5     262       0     262(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/10 02:14:13    941s] #   M6       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/10 02:14:13    941s] #   M7       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/10 02:14:13    941s] #   M8       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/10 02:14:13    941s] #   M9       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/10 02:14:13    941s] #---------------------------------------------------------------------------------------------
[12/10 02:14:13    941s] #        58798   66556  125355         73020             0            0              2        
[12/10 02:14:13    941s] #
[12/10 02:14:13    941s] #Line Assignment statistics:
[12/10 02:14:13    941s] #Cpu time = 00:00:06
[12/10 02:14:13    941s] #Elapsed time = 00:00:02
[12/10 02:14:13    941s] #Increased memory = 23.08 (MB)
[12/10 02:14:13    941s] #Total memory = 2632.09 (MB)
[12/10 02:14:13    941s] #Peak memory = 2752.76 (MB)
[12/10 02:14:13    941s] #End Line Assignment: cpu:00:00:06, real:00:00:03, mem:2.6 GB, peak:2.7 GB --2.20 [4]--
[12/10 02:14:13    941s] #
[12/10 02:14:13    941s] #Begin assignment summary ...
[12/10 02:14:13    941s] #
[12/10 02:14:13    941s] #  Total number of segments             = 17073
[12/10 02:14:13    941s] #  Total number of overlap segments     =     1 (  0.0%)
[12/10 02:14:13    941s] #  Total number of assigned segments    = 17072 (100.0%)
[12/10 02:14:13    941s] #  Total number of shifted segments     =   414 (  2.4%)
[12/10 02:14:13    941s] #  Average movement of shifted segments =     6.39 tracks
[12/10 02:14:13    941s] #
[12/10 02:14:13    941s] #  Total number of overlaps             =     0
[12/10 02:14:13    941s] #  Total length of overlaps             =     0 um
[12/10 02:14:13    941s] #
[12/10 02:14:13    941s] #End assignment summary.
[12/10 02:14:13    941s] ### Time Record (Line Assignment) is uninstalled.
[12/10 02:14:13    941s] #Wire/Via statistics after line assignment ...
[12/10 02:14:13    941s] #Total number of nets with non-default rule or having extra spacing = 356
[12/10 02:14:13    941s] #Total wire length = 118470 um.
[12/10 02:14:13    941s] #Total half perimeter of net bounding box = 38342 um.
[12/10 02:14:13    941s] #Total wire length on LAYER M1 = 108 um.
[12/10 02:14:13    941s] #Total wire length on LAYER M2 = 30608 um.
[12/10 02:14:13    941s] #Total wire length on LAYER M3 = 58134 um.
[12/10 02:14:13    941s] #Total wire length on LAYER M4 = 29358 um.
[12/10 02:14:13    941s] #Total wire length on LAYER M5 = 263 um.
[12/10 02:14:13    941s] #Total wire length on LAYER M6 = 0 um.
[12/10 02:14:13    941s] #Total wire length on LAYER M7 = 0 um.
[12/10 02:14:13    941s] #Total wire length on LAYER M8 = 0 um.
[12/10 02:14:13    941s] #Total wire length on LAYER M9 = 0 um.
[12/10 02:14:13    941s] #Total number of vias = 73020
[12/10 02:14:13    941s] #Up-Via Summary (total 73020):
[12/10 02:14:13    941s] #           
[12/10 02:14:13    941s] #-----------------------
[12/10 02:14:13    941s] # M1              31417
[12/10 02:14:13    941s] # M2              31531
[12/10 02:14:13    941s] # M3              10039
[12/10 02:14:13    941s] # M4                 33
[12/10 02:14:13    941s] #-----------------------
[12/10 02:14:13    941s] #                 73020 
[12/10 02:14:13    941s] #
[12/10 02:14:13    941s] #Routing data preparation, pin analysis, line assignment statistics:
[12/10 02:14:13    941s] #Cpu time = 00:00:25
[12/10 02:14:13    941s] #Elapsed time = 00:00:11
[12/10 02:14:13    941s] #Increased memory = 125.88 (MB)
[12/10 02:14:13    941s] #Total memory = 2617.57 (MB)
[12/10 02:14:13    941s] #Peak memory = 2752.76 (MB)
[12/10 02:14:13    942s] #RTESIG:78da8d924f4b033110c53dfb2986b4870a5633f9db3d7811bcaa14f5bac46eba2cee2625
[12/10 02:14:13    942s] #       9b55faed8d4510a54d3c26f965e6bd37339bbfdcad8130bc42badc512a6a84fb35432aa9
[12/10 02:14:13    942s] #       5aa214e29a619d9e9e6fc9f96cfef0f8c4808019c7ae75f5e01b7bb3e9fde60d623774ae
[12/10 02:14:13    942s] #       3ddc10588c31a4d3254ca30d30da18d3e9e2fbbb8618260b8b57effba304720d5bd38f39
[12/10 02:14:13    942s] #       86710a8cc2a273d1b6369ce854fdaed3ec9d19ba0d34766ba63efec1398a9232c993f9e8
[12/10 02:14:13    942s] #       77bef7ed1e7a9f0c7f74a16058e9151033459fb0688333617f94abb82ada46a45f0a92ca
[12/10 02:14:13    942s] #       54ccba69384149550c59725e6ea764d27ea0b2fd945280323f0dd46964e49de7c3429da4
[12/10 02:14:13    942s] #       93311ad798d0649b6aa98138eff2d22a21ca362b4d8b79552bf113456ebf29435085cda4
[12/10 02:14:13    942s] #       ac2aaf384ddb568604fe07ca8670f60981c23dd6
[12/10 02:14:13    942s] #
[12/10 02:14:13    942s] #Skip comparing routing design signature in db-snapshot flow
[12/10 02:14:13    942s] #Using multithreading with 4 threads.
[12/10 02:14:13    942s] ### Time Record (Detail Routing) is installed.
[12/10 02:14:14    943s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/10 02:14:14    943s] #
[12/10 02:14:14    943s] #Start Detail Routing..
[12/10 02:14:14    943s] #start initial detail routing ...
[12/10 02:14:14    943s] ### Design has 159227 dirty nets
[12/10 02:14:20    968s] #    completing 10% with 16 violations
[12/10 02:14:20    968s] #    elapsed time = 00:00:07, memory = 2689.32 (MB)
[12/10 02:14:25    988s] #    completing 20% with 19 violations
[12/10 02:14:25    988s] #    elapsed time = 00:00:12, memory = 2706.35 (MB)
[12/10 02:14:30   1006s] #    completing 30% with 30 violations
[12/10 02:14:30   1006s] #    elapsed time = 00:00:16, memory = 2696.46 (MB)
[12/10 02:14:36   1027s] #    completing 40% with 33 violations
[12/10 02:14:36   1027s] #    elapsed time = 00:00:22, memory = 2699.00 (MB)
[12/10 02:14:39   1040s] #    completing 50% with 34 violations
[12/10 02:14:39   1040s] #    elapsed time = 00:00:25, memory = 2697.59 (MB)
[12/10 02:14:44   1059s] #    completing 60% with 18 violations
[12/10 02:14:44   1059s] #    elapsed time = 00:00:30, memory = 2691.86 (MB)
[12/10 02:14:48   1074s] #    completing 70% with 12 violations
[12/10 02:14:48   1074s] #    elapsed time = 00:00:34, memory = 2700.28 (MB)
[12/10 02:14:51   1088s] #    completing 80% with 4 violations
[12/10 02:14:51   1088s] #    elapsed time = 00:00:37, memory = 2699.08 (MB)
[12/10 02:14:55   1102s] #    completing 90% with 2 violations
[12/10 02:14:55   1102s] #    elapsed time = 00:00:41, memory = 2697.95 (MB)
[12/10 02:14:57   1112s] #    completing 100% with 2 violations
[12/10 02:14:57   1112s] #    elapsed time = 00:00:44, memory = 2700.29 (MB)
[12/10 02:14:57   1112s] #   number of violations = 2
[12/10 02:14:57   1112s] #
[12/10 02:14:57   1112s] #    By Layer and Type :
[12/10 02:14:57   1112s] #	         MetSpc    Short   Totals
[12/10 02:14:57   1112s] #	M1            0        0        0
[12/10 02:14:57   1112s] #	M2            0        1        1
[12/10 02:14:57   1112s] #	M3            1        0        1
[12/10 02:14:57   1112s] #	Totals        1        1        2
[12/10 02:14:57   1112s] #cpu time = 00:02:49, elapsed time = 00:00:44, memory = 2613.84 (MB), peak = 2752.76 (MB)
[12/10 02:14:58   1113s] #start 1st optimization iteration ...
[12/10 02:14:58   1113s] #   number of violations = 0
[12/10 02:14:58   1113s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2614.17 (MB), peak = 2752.76 (MB)
[12/10 02:14:58   1113s] #Complete Detail Routing.
[12/10 02:14:58   1113s] #Total number of nets with non-default rule or having extra spacing = 356
[12/10 02:14:58   1113s] #Total wire length = 134164 um.
[12/10 02:14:58   1113s] #Total half perimeter of net bounding box = 38342 um.
[12/10 02:14:58   1113s] #Total wire length on LAYER M1 = 1 um.
[12/10 02:14:58   1113s] #Total wire length on LAYER M2 = 21533 um.
[12/10 02:14:58   1113s] #Total wire length on LAYER M3 = 72553 um.
[12/10 02:14:58   1113s] #Total wire length on LAYER M4 = 39815 um.
[12/10 02:14:58   1113s] #Total wire length on LAYER M5 = 262 um.
[12/10 02:14:58   1113s] #Total wire length on LAYER M6 = 0 um.
[12/10 02:14:58   1113s] #Total wire length on LAYER M7 = 0 um.
[12/10 02:14:58   1113s] #Total wire length on LAYER M8 = 0 um.
[12/10 02:14:58   1113s] #Total wire length on LAYER M9 = 0 um.
[12/10 02:14:58   1113s] #Total number of vias = 77922
[12/10 02:14:58   1113s] #Up-Via Summary (total 77922):
[12/10 02:14:58   1113s] #           
[12/10 02:14:58   1113s] #-----------------------
[12/10 02:14:58   1113s] # M1              31419
[12/10 02:14:58   1113s] # M2              29032
[12/10 02:14:58   1113s] # M3              17438
[12/10 02:14:58   1113s] # M4                 33
[12/10 02:14:58   1113s] #-----------------------
[12/10 02:14:58   1113s] #                 77922 
[12/10 02:14:58   1113s] #
[12/10 02:14:58   1113s] #Total number of DRC violations = 0
[12/10 02:14:58   1113s] ### Time Record (Detail Routing) is uninstalled.
[12/10 02:14:58   1113s] #Cpu time = 00:02:51
[12/10 02:14:58   1113s] #Elapsed time = 00:00:45
[12/10 02:14:58   1113s] #Increased memory = -3.41 (MB)
[12/10 02:14:58   1113s] #Total memory = 2614.17 (MB)
[12/10 02:14:58   1113s] #Peak memory = 2752.76 (MB)
[12/10 02:14:58   1113s] #Skip updating routing design signature in db-snapshot flow
[12/10 02:14:58   1113s] #detailRoute Statistics:
[12/10 02:14:58   1113s] #Cpu time = 00:02:52
[12/10 02:14:58   1113s] #Elapsed time = 00:00:45
[12/10 02:14:58   1113s] #Increased memory = -3.41 (MB)
[12/10 02:14:58   1113s] #Total memory = 2614.17 (MB)
[12/10 02:14:58   1113s] #Peak memory = 2752.76 (MB)
[12/10 02:14:58   1113s] ### Time Record (DB Export) is installed.
[12/10 02:14:58   1113s] ### export design design signature (30): route=1843338182 fixed_route=635807336 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1751565923 dirty_area=0 del_dirty_area=0 cell=900635776 placement=65100144 pin_access=1875785564 inst_pattern=1
[12/10 02:15:00   1115s] ### Time Record (DB Export) is uninstalled.
[12/10 02:15:00   1115s] ### Time Record (Post Callback) is installed.
[12/10 02:15:00   1115s] ### Time Record (Post Callback) is uninstalled.
[12/10 02:15:00   1115s] #
[12/10 02:15:00   1115s] #globalDetailRoute statistics:
[12/10 02:15:00   1115s] #Cpu time = 00:03:22
[12/10 02:15:00   1115s] #Elapsed time = 00:00:59
[12/10 02:15:00   1115s] #Increased memory = 160.70 (MB)
[12/10 02:15:00   1115s] #Total memory = 2599.20 (MB)
[12/10 02:15:00   1115s] #Peak memory = 2752.76 (MB)
[12/10 02:15:00   1115s] #Number of warnings = 2
[12/10 02:15:00   1115s] #Total number of warnings = 6
[12/10 02:15:00   1115s] #Number of fails = 0
[12/10 02:15:00   1115s] #Total number of fails = 0
[12/10 02:15:00   1115s] #Complete globalDetailRoute on Sat Dec 10 02:15:00 2022
[12/10 02:15:00   1115s] #
[12/10 02:15:00   1115s] ### import design signature (31): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1875785564 inst_pattern=1
[12/10 02:15:00   1115s] ### Time Record (globalDetailRoute) is uninstalled.
[12/10 02:15:00   1115s] ### 
[12/10 02:15:00   1115s] ###   Scalability Statistics
[12/10 02:15:00   1115s] ### 
[12/10 02:15:00   1115s] ### --------------------------------+----------------+----------------+----------------+
[12/10 02:15:00   1115s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/10 02:15:00   1115s] ### --------------------------------+----------------+----------------+----------------+
[12/10 02:15:00   1115s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/10 02:15:00   1115s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/10 02:15:00   1115s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/10 02:15:00   1115s] ###   DB Import                     |        00:00:03|        00:00:02|             1.7|
[12/10 02:15:00   1115s] ###   DB Export                     |        00:00:02|        00:00:02|             1.2|
[12/10 02:15:00   1115s] ###   Cell Pin Access               |        00:00:14|        00:00:04|             3.8|
[12/10 02:15:00   1115s] ###   Data Preparation              |        00:00:03|        00:00:03|             1.0|
[12/10 02:15:00   1115s] ###   Detail Routing                |        00:02:51|        00:00:45|             3.8|
[12/10 02:15:00   1115s] ###   Line Assignment               |        00:00:07|        00:00:03|             2.2|
[12/10 02:15:00   1115s] ###   Entire Command                |        00:03:22|        00:00:59|             3.4|
[12/10 02:15:00   1115s] ### --------------------------------+----------------+----------------+----------------+
[12/10 02:15:00   1115s] ### 
[12/10 02:15:00   1115s] % End globalDetailRoute (date=12/10 02:15:00, total cpu=0:03:22, real=0:01:00.0, peak res=2705.9M, current mem=2594.3M)
[12/10 02:15:00   1115s]         NanoRoute done. (took cpu=0:03:22 real=0:00:59.4)
[12/10 02:15:00   1115s]       Clock detailed routing done.
[12/10 02:15:00   1115s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[12/10 02:15:00   1115s] Skipping check of guided vs. routed net lengths.
[12/10 02:15:00   1115s] Set FIXED routing status on 356 net(s)
[12/10 02:15:00   1115s] Set FIXED placed status on 355 instance(s)
[12/10 02:15:00   1115s]       Route Remaining Unrouted Nets...
[12/10 02:15:00   1115s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[12/10 02:15:00   1115s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2994.6M, EPOCH TIME: 1670660100.278494
[12/10 02:15:00   1115s] All LLGs are deleted
[12/10 02:15:00   1115s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2994.6M, EPOCH TIME: 1670660100.278618
[12/10 02:15:00   1115s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.084, REAL:0.084, MEM:2994.6M, EPOCH TIME: 1670660100.363045
[12/10 02:15:00   1115s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.085, REAL:0.085, MEM:2994.6M, EPOCH TIME: 1670660100.363472
[12/10 02:15:00   1115s] ### Creating LA Mngr. totSessionCpu=0:18:36 mem=2994.6M
[12/10 02:15:00   1115s] ### Creating LA Mngr, finished. totSessionCpu=0:18:36 mem=2994.6M
[12/10 02:15:00   1115s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2994.60 MB )
[12/10 02:15:00   1115s] (I)      ==================== Layers =====================
[12/10 02:15:00   1115s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:15:00   1115s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/10 02:15:00   1115s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:15:00   1115s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/10 02:15:00   1115s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/10 02:15:00   1115s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/10 02:15:00   1115s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/10 02:15:00   1115s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/10 02:15:00   1115s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/10 02:15:00   1115s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/10 02:15:00   1115s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/10 02:15:00   1115s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/10 02:15:00   1115s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/10 02:15:00   1115s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/10 02:15:00   1115s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/10 02:15:00   1115s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/10 02:15:00   1115s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/10 02:15:00   1115s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/10 02:15:00   1115s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/10 02:15:00   1115s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/10 02:15:00   1115s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:15:00   1115s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/10 02:15:00   1115s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/10 02:15:00   1115s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/10 02:15:00   1115s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/10 02:15:00   1115s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/10 02:15:00   1115s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:15:00   1115s] (I)      Started Import and model ( Curr Mem: 2994.60 MB )
[12/10 02:15:00   1115s] (I)      Default power domain name = toplevel_498
[12/10 02:15:00   1115s] .== Non-default Options ==
[12/10 02:15:01   1116s] (I)      Maximum routing layer                              : 6
[12/10 02:15:01   1116s] (I)      Number of threads                                  : 4
[12/10 02:15:01   1116s] (I)      Method to set GCell size                           : row
[12/10 02:15:01   1116s] (I)      Counted 10337 PG shapes. We will not process PG shapes layer by layer.
[12/10 02:15:01   1116s] (I)      Use row-based GCell size
[12/10 02:15:01   1116s] (I)      Use row-based GCell align
[12/10 02:15:01   1116s] (I)      layer 0 area = 168000
[12/10 02:15:01   1116s] (I)      layer 1 area = 208000
[12/10 02:15:01   1116s] (I)      layer 2 area = 208000
[12/10 02:15:01   1116s] (I)      layer 3 area = 208000
[12/10 02:15:01   1116s] (I)      layer 4 area = 208000
[12/10 02:15:01   1116s] (I)      layer 5 area = 208000
[12/10 02:15:01   1116s] (I)      GCell unit size   : 4000
[12/10 02:15:01   1116s] (I)      GCell multiplier  : 1
[12/10 02:15:01   1116s] (I)      GCell row height  : 4000
[12/10 02:15:01   1116s] (I)      Actual row height : 4000
[12/10 02:15:01   1116s] (I)      GCell align ref   : 0 0
[12/10 02:15:01   1116s] [NR-eGR] Track table information for default rule: 
[12/10 02:15:01   1116s] [NR-eGR] M1 has no routable track
[12/10 02:15:01   1116s] [NR-eGR] M2 has single uniform track structure
[12/10 02:15:01   1116s] [NR-eGR] M3 has single uniform track structure
[12/10 02:15:01   1116s] [NR-eGR] M4 has single uniform track structure
[12/10 02:15:01   1116s] [NR-eGR] M5 has single uniform track structure
[12/10 02:15:01   1116s] [NR-eGR] M6 has single uniform track structure
[12/10 02:15:01   1116s] (I)      =============== Default via ================
[12/10 02:15:01   1116s] (I)      +---+------------------+-------------------+
[12/10 02:15:01   1116s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/10 02:15:01   1116s] (I)      +---+------------------+-------------------+
[12/10 02:15:01   1116s] (I)      | 1 |    3  VIA1_X     |   35  VIA1_2CUT_N |
[12/10 02:15:01   1116s] (I)      | 2 |    7  VIA2_X     |   37  VIA2_2CUT_E |
[12/10 02:15:01   1116s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/10 02:15:01   1116s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/10 02:15:01   1116s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/10 02:15:01   1116s] (I)      | 6 |   23  VIA6_X     |   53  VIA6_2CUT_E |
[12/10 02:15:01   1116s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/10 02:15:01   1116s] (I)      | 8 |   31  VIA8_X     |   61  VIA8_2CUT_E |
[12/10 02:15:01   1116s] (I)      +---+------------------+-------------------+
[12/10 02:15:01   1116s] [NR-eGR] Read 17358 PG shapes
[12/10 02:15:01   1116s] [NR-eGR] Read 0 clock shapes
[12/10 02:15:01   1116s] [NR-eGR] Read 0 other shapes
[12/10 02:15:01   1116s] [NR-eGR] #Routing Blockages  : 0
[12/10 02:15:01   1116s] [NR-eGR] #Instance Blockages : 0
[12/10 02:15:01   1116s] [NR-eGR] #PG Blockages       : 17358
[12/10 02:15:01   1116s] [NR-eGR] #Halo Blockages     : 0
[12/10 02:15:01   1116s] [NR-eGR] #Boundary Blockages : 0
[12/10 02:15:01   1116s] [NR-eGR] #Clock Blockages    : 0
[12/10 02:15:01   1116s] [NR-eGR] #Other Blockages    : 0
[12/10 02:15:01   1116s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/10 02:15:01   1116s] [NR-eGR] Num Prerouted Nets = 356  Num Prerouted Wires = 73410
[12/10 02:15:01   1116s] [NR-eGR] Read 155204 nets ( ignored 356 )
[12/10 02:15:01   1116s] (I)      early_global_route_priority property id does not exist.
[12/10 02:15:01   1116s] (I)      Read Num Blocks=17358  Num Prerouted Wires=73410  Num CS=0
[12/10 02:15:01   1116s] (I)      Layer 1 (V) : #blockages 4956 : #preroutes 38221
[12/10 02:15:01   1116s] (I)      Layer 2 (H) : #blockages 4956 : #preroutes 31103
[12/10 02:15:01   1117s] (I)      Layer 3 (V) : #blockages 4956 : #preroutes 4072
[12/10 02:15:01   1117s] (I)      Layer 4 (H) : #blockages 2490 : #preroutes 14
[12/10 02:15:01   1117s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/10 02:15:01   1117s] (I)      Number of ignored nets                =    356
[12/10 02:15:01   1117s] (I)      Number of connected nets              =      0
[12/10 02:15:01   1117s] (I)      Number of fixed nets                  =    356.  Ignored: Yes
[12/10 02:15:01   1117s] (I)      Number of clock nets                  =    356.  Ignored: No
[12/10 02:15:01   1117s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/10 02:15:01   1117s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/10 02:15:01   1117s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/10 02:15:01   1117s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/10 02:15:01   1117s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/10 02:15:01   1117s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/10 02:15:01   1117s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/10 02:15:01   1117s] (I)      Ndr track 0 does not exist
[12/10 02:15:01   1117s] (I)      Ndr track 0 does not exist
[12/10 02:15:01   1117s] (I)      ---------------------Grid Graph Info--------------------
[12/10 02:15:01   1117s] (I)      Routing area        : (0, 0) - (1650000, 1650000)
[12/10 02:15:01   1117s] (I)      Core area           : (0, 0) - (1650000, 1650000)
[12/10 02:15:01   1117s] (I)      Site width          :   400  (dbu)
[12/10 02:15:01   1117s] (I)      Row height          :  4000  (dbu)
[12/10 02:15:01   1117s] (I)      GCell row height    :  4000  (dbu)
[12/10 02:15:01   1117s] (I)      GCell width         :  4000  (dbu)
[12/10 02:15:01   1117s] (I)      GCell height        :  4000  (dbu)
[12/10 02:15:01   1117s] (I)      Grid                :   413   413     6
[12/10 02:15:01   1117s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/10 02:15:01   1117s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/10 02:15:01   1117s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/10 02:15:01   1117s] (I)      Default wire width  :   180   200   200   200   200   200
[12/10 02:15:01   1117s] (I)      Default wire space  :   180   200   200   200   200   200
[12/10 02:15:01   1117s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/10 02:15:01   1117s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/10 02:15:01   1117s] (I)      First track coord   :     0   200   200   200   200   200
[12/10 02:15:01   1117s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/10 02:15:01   1117s] (I)      Total num of tracks :     0  4125  4125  4125  4125  4125
[12/10 02:15:01   1117s] (I)      Num of masks        :     1     1     1     1     1     1
[12/10 02:15:01   1117s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/10 02:15:01   1117s] (I)      --------------------------------------------------------
[12/10 02:15:01   1117s] 
[12/10 02:15:01   1117s] [NR-eGR] ============ Routing rule table ============
[12/10 02:15:01   1117s] [NR-eGR] Rule id: 0  Nets: 0
[12/10 02:15:01   1117s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/10 02:15:01   1117s] (I)                    Layer    2    3    4    5    6 
[12/10 02:15:01   1117s] (I)                    Pitch  800  800  800  800  800 
[12/10 02:15:01   1117s] (I)             #Used tracks    2    2    2    2    2 
[12/10 02:15:01   1117s] (I)       #Fully used tracks    1    1    1    1    1 
[12/10 02:15:01   1117s] [NR-eGR] Rule id: 1  Nets: 154848
[12/10 02:15:01   1117s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/10 02:15:01   1117s] (I)                    Layer    2    3    4    5    6 
[12/10 02:15:01   1117s] (I)                    Pitch  400  400  400  400  400 
[12/10 02:15:01   1117s] (I)             #Used tracks    1    1    1    1    1 
[12/10 02:15:01   1117s] (I)       #Fully used tracks    1    1    1    1    1 
[12/10 02:15:01   1117s] [NR-eGR] ========================================
[12/10 02:15:01   1117s] [NR-eGR] 
[12/10 02:15:01   1117s] (I)      =============== Blocked Tracks ===============
[12/10 02:15:01   1117s] (I)      +-------+---------+----------+---------------+
[12/10 02:15:01   1117s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/10 02:15:01   1117s] (I)      +-------+---------+----------+---------------+
[12/10 02:15:01   1117s] (I)      |     1 |       0 |        0 |         0.00% |
[12/10 02:15:01   1117s] (I)      |     2 | 1703625 |    31762 |         1.86% |
[12/10 02:15:01   1117s] (I)      |     3 | 1703625 |    15678 |         0.92% |
[12/10 02:15:01   1117s] (I)      |     4 | 1703625 |    31762 |         1.86% |
[12/10 02:15:01   1117s] (I)      |     5 | 1703625 |    70125 |         4.12% |
[12/10 02:15:01   1117s] (I)      |     6 | 1703625 |        0 |         0.00% |
[12/10 02:15:01   1117s] (I)      +-------+---------+----------+---------------+
[12/10 02:15:01   1117s] (I)      Finished Import and model ( CPU: 1.17 sec, Real: 1.17 sec, Curr Mem: 3165.10 MB )
[12/10 02:15:01   1117s] (I)      Reset routing kernel
[12/10 02:15:01   1117s] (I)      Started Global Routing ( Curr Mem: 3165.10 MB )
[12/10 02:15:01   1117s] (I)      totalPins=549366  totalGlobalPin=529253 (96.34%)
[12/10 02:15:01   1117s] (I)      total 2D Cap : 8445936 = (3356924 H, 5089012 V)
[12/10 02:15:01   1117s] [NR-eGR] Layer group 1: route 154848 net(s) in layer range [2, 6]
[12/10 02:15:01   1117s] (I)      
[12/10 02:15:01   1117s] (I)      ============  Phase 1a Route ============
[12/10 02:15:02   1118s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/10 02:15:02   1118s] (I)      Usage: 1620459 = (849582 H, 770877 V) = (25.31% H, 15.15% V) = (1.699e+06um H, 1.542e+06um V)
[12/10 02:15:02   1118s] (I)      
[12/10 02:15:02   1118s] (I)      ============  Phase 1b Route ============
[12/10 02:15:02   1118s] (I)      Usage: 1620627 = (849689 H, 770938 V) = (25.31% H, 15.15% V) = (1.699e+06um H, 1.542e+06um V)
[12/10 02:15:02   1118s] (I)      Overflow of layer group 1: 0.06% H + 0.00% V. EstWL: 3.241254e+06um
[12/10 02:15:02   1118s] (I)      Congestion metric : 0.06%H 0.00%V, 0.06%HV
[12/10 02:15:02   1118s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/10 02:15:02   1118s] (I)      
[12/10 02:15:02   1118s] (I)      ============  Phase 1c Route ============
[12/10 02:15:02   1118s] (I)      Level2 Grid: 83 x 83
[12/10 02:15:02   1118s] (I)      Usage: 1620627 = (849689 H, 770938 V) = (25.31% H, 15.15% V) = (1.699e+06um H, 1.542e+06um V)
[12/10 02:15:02   1118s] (I)      
[12/10 02:15:02   1118s] (I)      ============  Phase 1d Route ============
[12/10 02:15:03   1119s] (I)      Usage: 1620711 = (849684 H, 771027 V) = (25.31% H, 15.15% V) = (1.699e+06um H, 1.542e+06um V)
[12/10 02:15:03   1119s] (I)      
[12/10 02:15:03   1119s] (I)      ============  Phase 1e Route ============
[12/10 02:15:03   1119s] (I)      Usage: 1620711 = (849684 H, 771027 V) = (25.31% H, 15.15% V) = (1.699e+06um H, 1.542e+06um V)
[12/10 02:15:03   1119s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 3.241422e+06um
[12/10 02:15:03   1119s] (I)      
[12/10 02:15:03   1119s] (I)      ============  Phase 1l Route ============
[12/10 02:15:03   1120s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/10 02:15:03   1120s] (I)      Layer  2:    1689983    699489        71           0     1701560    ( 0.00%) 
[12/10 02:15:03   1120s] (I)      Layer  3:    1688982    732271       122           0     1701560    ( 0.00%) 
[12/10 02:15:03   1120s] (I)      Layer  4:    1689983    379733         1           0     1701560    ( 0.00%) 
[12/10 02:15:03   1120s] (I)      Layer  5:    1665914    269962       463           0     1701560    ( 0.00%) 
[12/10 02:15:03   1120s] (I)      Layer  6:    1699500     44600         0           0     1701560    ( 0.00%) 
[12/10 02:15:03   1120s] (I)      Total:       8434362   2126055       657           0     8507800    ( 0.00%) 
[12/10 02:15:03   1120s] (I)      
[12/10 02:15:03   1120s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/10 02:15:03   1120s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/10 02:15:03   1120s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/10 02:15:03   1120s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[12/10 02:15:03   1120s] [NR-eGR] --------------------------------------------------------------------------------
[12/10 02:15:03   1120s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/10 02:15:03   1120s] [NR-eGR]      M2 ( 2)        62( 0.04%)         1( 0.00%)         0( 0.00%)   ( 0.04%) 
[12/10 02:15:03   1120s] [NR-eGR]      M3 ( 3)       100( 0.06%)         4( 0.00%)         0( 0.00%)   ( 0.06%) 
[12/10 02:15:03   1120s] [NR-eGR]      M4 ( 4)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/10 02:15:03   1120s] [NR-eGR]      M5 ( 5)       248( 0.15%)        40( 0.02%)         2( 0.00%)   ( 0.17%) 
[12/10 02:15:03   1120s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/10 02:15:03   1120s] [NR-eGR] --------------------------------------------------------------------------------
[12/10 02:15:03   1120s] [NR-eGR]        Total       411( 0.05%)        45( 0.01%)         2( 0.00%)   ( 0.05%) 
[12/10 02:15:03   1120s] [NR-eGR] 
[12/10 02:15:03   1120s] (I)      Finished Global Routing ( CPU: 3.01 sec, Real: 1.90 sec, Curr Mem: 3217.10 MB )
[12/10 02:15:03   1120s] (I)      total 2D Cap : 8450895 = (3359407 H, 5091488 V)
[12/10 02:15:03   1120s] [NR-eGR] Overflow after Early Global Route 0.03% H + 0.00% V
[12/10 02:15:03   1120s] (I)      ============= Track Assignment ============
[12/10 02:15:03   1120s] (I)      Started Track Assignment (4T) ( Curr Mem: 3217.10 MB )
[12/10 02:15:03   1120s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/10 02:15:03   1120s] (I)      Run Multi-thread track assignment
[12/10 02:15:04   1123s] (I)      Finished Track Assignment (4T) ( CPU: 2.92 sec, Real: 0.80 sec, Curr Mem: 3217.10 MB )
[12/10 02:15:04   1123s] (I)      Started Export ( Curr Mem: 3217.10 MB )
[12/10 02:15:05   1124s] [NR-eGR]             Length (um)     Vias 
[12/10 02:15:05   1124s] [NR-eGR] ---------------------------------
[12/10 02:15:05   1124s] [NR-eGR]  M1  (1H)             1   580768 
[12/10 02:15:05   1124s] [NR-eGR]  M2  (2V)        964166   825903 
[12/10 02:15:05   1124s] [NR-eGR]  M3  (3H)       1271172   120177 
[12/10 02:15:05   1124s] [NR-eGR]  M4  (4V)        655029    49095 
[12/10 02:15:05   1124s] [NR-eGR]  M5  (5H)        539842     4328 
[12/10 02:15:05   1124s] [NR-eGR]  M6  (6V)         89432        0 
[12/10 02:15:05   1124s] [NR-eGR]  M7  (7H)             0        0 
[12/10 02:15:05   1124s] [NR-eGR]  M8  (8V)             0        0 
[12/10 02:15:05   1124s] [NR-eGR]  M9  (9H)             0        0 
[12/10 02:15:05   1124s] [NR-eGR] ---------------------------------
[12/10 02:15:05   1124s] [NR-eGR]      Total      3519641  1580271 
[12/10 02:15:05   1124s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:15:05   1124s] [NR-eGR] Total half perimeter of net bounding box: 2690210um
[12/10 02:15:05   1124s] [NR-eGR] Total length: 3519641um, number of vias: 1580271
[12/10 02:15:05   1124s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:15:05   1124s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/10 02:15:05   1124s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:15:05   1124s] (I)      Finished Export ( CPU: 1.74 sec, Real: 0.87 sec, Curr Mem: 3217.10 MB )
[12/10 02:15:05   1124s] [NR-eGR] Finished Early Global Route kernel ( CPU: 8.97 sec, Real: 4.88 sec, Curr Mem: 3217.10 MB )
[12/10 02:15:05   1124s] (I)      ======================================== Runtime Summary ========================================
[12/10 02:15:05   1124s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/10 02:15:05   1124s] (I)      -------------------------------------------------------------------------------------------------
[12/10 02:15:05   1124s] (I)       Early Global Route kernel                   100.00%  355.57 sec  360.44 sec  4.88 sec  8.97 sec 
[12/10 02:15:05   1124s] (I)       +-Import and model                           24.02%  355.57 sec  356.74 sec  1.17 sec  1.17 sec 
[12/10 02:15:05   1124s] (I)       | +-Create place DB                          16.34%  355.57 sec  356.36 sec  0.80 sec  0.79 sec 
[12/10 02:15:05   1124s] (I)       | | +-Import place data                      16.34%  355.57 sec  356.36 sec  0.80 sec  0.79 sec 
[12/10 02:15:05   1124s] (I)       | | | +-Read instances and placement          4.95%  355.57 sec  355.81 sec  0.24 sec  0.24 sec 
[12/10 02:15:05   1124s] (I)       | | | +-Read nets                            11.38%  355.81 sec  356.36 sec  0.55 sec  0.55 sec 
[12/10 02:15:05   1124s] (I)       | +-Create route DB                           6.59%  356.36 sec  356.69 sec  0.32 sec  0.32 sec 
[12/10 02:15:05   1124s] (I)       | | +-Import route data (4T)                  6.58%  356.36 sec  356.69 sec  0.32 sec  0.32 sec 
[12/10 02:15:05   1124s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.77%  356.37 sec  356.41 sec  0.04 sec  0.04 sec 
[12/10 02:15:05   1124s] (I)       | | | | +-Read routing blockages              0.00%  356.37 sec  356.37 sec  0.00 sec  0.00 sec 
[12/10 02:15:05   1124s] (I)       | | | | +-Read instance blockages             0.72%  356.37 sec  356.41 sec  0.03 sec  0.03 sec 
[12/10 02:15:05   1124s] (I)       | | | | +-Read PG blockages                   0.04%  356.41 sec  356.41 sec  0.00 sec  0.00 sec 
[12/10 02:15:05   1124s] (I)       | | | | +-Read clock blockages                0.00%  356.41 sec  356.41 sec  0.00 sec  0.00 sec 
[12/10 02:15:05   1124s] (I)       | | | | +-Read other blockages                0.00%  356.41 sec  356.41 sec  0.00 sec  0.00 sec 
[12/10 02:15:05   1124s] (I)       | | | | +-Read boundary cut boxes             0.00%  356.41 sec  356.41 sec  0.00 sec  0.00 sec 
[12/10 02:15:05   1124s] (I)       | | | +-Read blackboxes                       0.00%  356.41 sec  356.41 sec  0.00 sec  0.00 sec 
[12/10 02:15:05   1124s] (I)       | | | +-Read prerouted                        0.62%  356.41 sec  356.44 sec  0.03 sec  0.03 sec 
[12/10 02:15:05   1124s] (I)       | | | +-Read unlegalized nets                 0.78%  356.44 sec  356.48 sec  0.04 sec  0.04 sec 
[12/10 02:15:05   1124s] (I)       | | | +-Read nets                             1.27%  356.48 sec  356.54 sec  0.06 sec  0.06 sec 
[12/10 02:15:05   1124s] (I)       | | | +-Set up via pillars                    0.05%  356.56 sec  356.56 sec  0.00 sec  0.00 sec 
[12/10 02:15:05   1124s] (I)       | | | +-Initialize 3D grid graph              0.06%  356.57 sec  356.58 sec  0.00 sec  0.00 sec 
[12/10 02:15:05   1124s] (I)       | | | +-Model blockage capacity               1.92%  356.58 sec  356.67 sec  0.09 sec  0.09 sec 
[12/10 02:15:05   1124s] (I)       | | | | +-Initialize 3D capacity              1.86%  356.58 sec  356.67 sec  0.09 sec  0.09 sec 
[12/10 02:15:05   1124s] (I)       | +-Read aux data                             0.00%  356.69 sec  356.69 sec  0.00 sec  0.00 sec 
[12/10 02:15:05   1124s] (I)       | +-Others data preparation                   0.30%  356.69 sec  356.70 sec  0.01 sec  0.01 sec 
[12/10 02:15:05   1124s] (I)       | +-Create route kernel                       0.09%  356.70 sec  356.71 sec  0.00 sec  0.00 sec 
[12/10 02:15:05   1124s] (I)       +-Global Routing                             38.95%  356.74 sec  358.64 sec  1.90 sec  3.01 sec 
[12/10 02:15:05   1124s] (I)       | +-Initialization                            0.93%  356.74 sec  356.78 sec  0.05 sec  0.05 sec 
[12/10 02:15:05   1124s] (I)       | +-Net group 1                              37.22%  356.79 sec  358.61 sec  1.82 sec  2.93 sec 
[12/10 02:15:05   1124s] (I)       | | +-Generate topology (4T)                  1.85%  356.79 sec  356.88 sec  0.09 sec  0.19 sec 
[12/10 02:15:05   1124s] (I)       | | +-Phase 1a                               15.32%  356.91 sec  357.66 sec  0.75 sec  1.19 sec 
[12/10 02:15:05   1124s] (I)       | | | +-Pattern routing (4T)                 10.72%  356.91 sec  357.44 sec  0.52 sec  0.97 sec 
[12/10 02:15:05   1124s] (I)       | | | +-Pattern Routing Avoiding Blockages    2.16%  357.44 sec  357.54 sec  0.11 sec  0.10 sec 
[12/10 02:15:05   1124s] (I)       | | | +-Add via demand to 2D                  2.44%  357.54 sec  357.66 sec  0.12 sec  0.12 sec 
[12/10 02:15:05   1124s] (I)       | | +-Phase 1b                                5.07%  357.66 sec  357.91 sec  0.25 sec  0.31 sec 
[12/10 02:15:05   1124s] (I)       | | | +-Monotonic routing (4T)                5.00%  357.66 sec  357.91 sec  0.24 sec  0.31 sec 
[12/10 02:15:05   1124s] (I)       | | +-Phase 1c                                0.97%  357.91 sec  357.96 sec  0.05 sec  0.05 sec 
[12/10 02:15:05   1124s] (I)       | | | +-Two level Routing                     0.97%  357.91 sec  357.96 sec  0.05 sec  0.05 sec 
[12/10 02:15:05   1124s] (I)       | | | | +-Two Level Routing (Regular)         0.69%  357.91 sec  357.94 sec  0.03 sec  0.03 sec 
[12/10 02:15:05   1124s] (I)       | | | | +-Two Level Routing (Strong)          0.23%  357.95 sec  357.96 sec  0.01 sec  0.01 sec 
[12/10 02:15:05   1124s] (I)       | | +-Phase 1d                                3.61%  357.96 sec  358.13 sec  0.18 sec  0.18 sec 
[12/10 02:15:05   1124s] (I)       | | | +-Detoured routing                      3.60%  357.96 sec  358.13 sec  0.18 sec  0.17 sec 
[12/10 02:15:05   1124s] (I)       | | +-Phase 1e                                0.02%  358.13 sec  358.13 sec  0.00 sec  0.00 sec 
[12/10 02:15:05   1124s] (I)       | | | +-Route legalization                    0.00%  358.13 sec  358.13 sec  0.00 sec  0.00 sec 
[12/10 02:15:05   1124s] (I)       | | +-Phase 1l                                9.70%  358.13 sec  358.61 sec  0.47 sec  0.98 sec 
[12/10 02:15:05   1124s] (I)       | | | +-Layer assignment (4T)                 9.45%  358.15 sec  358.61 sec  0.46 sec  0.96 sec 
[12/10 02:15:05   1124s] (I)       | +-Clean cong LA                             0.00%  358.61 sec  358.61 sec  0.00 sec  0.00 sec 
[12/10 02:15:05   1124s] (I)       +-Export 3D cong map                          0.79%  358.64 sec  358.68 sec  0.04 sec  0.04 sec 
[12/10 02:15:05   1124s] (I)       | +-Export 2D cong map                        0.11%  358.67 sec  358.68 sec  0.01 sec  0.01 sec 
[12/10 02:15:05   1124s] (I)       +-Extract Global 3D Wires                     0.81%  358.69 sec  358.73 sec  0.04 sec  0.04 sec 
[12/10 02:15:05   1124s] (I)       +-Track Assignment (4T)                      16.37%  358.73 sec  359.52 sec  0.80 sec  2.92 sec 
[12/10 02:15:05   1124s] (I)       | +-Initialization                            0.20%  358.73 sec  358.74 sec  0.01 sec  0.01 sec 
[12/10 02:15:05   1124s] (I)       | +-Track Assignment Kernel                  15.61%  358.74 sec  359.50 sec  0.76 sec  2.88 sec 
[12/10 02:15:05   1124s] (I)       | +-Free Memory                               0.01%  359.52 sec  359.52 sec  0.00 sec  0.00 sec 
[12/10 02:15:05   1124s] (I)       +-Export                                     17.79%  359.52 sec  360.39 sec  0.87 sec  1.74 sec 
[12/10 02:15:05   1124s] (I)       | +-Export DB wires                           8.23%  359.52 sec  359.93 sec  0.40 sec  1.02 sec 
[12/10 02:15:05   1124s] (I)       | | +-Export all nets (4T)                    5.91%  359.58 sec  359.87 sec  0.29 sec  0.77 sec 
[12/10 02:15:05   1124s] (I)       | | +-Set wire vias (4T)                      1.10%  359.87 sec  359.92 sec  0.05 sec  0.20 sec 
[12/10 02:15:05   1124s] (I)       | +-Report wirelength                         7.11%  359.93 sec  360.27 sec  0.35 sec  0.34 sec 
[12/10 02:15:05   1124s] (I)       | +-Update net boxes                          2.44%  360.27 sec  360.39 sec  0.12 sec  0.37 sec 
[12/10 02:15:05   1124s] (I)       | +-Update timing                             0.00%  360.39 sec  360.39 sec  0.00 sec  0.00 sec 
[12/10 02:15:05   1124s] (I)       +-Postprocess design                          0.00%  360.39 sec  360.39 sec  0.00 sec  0.00 sec 
[12/10 02:15:05   1124s] (I)      ======================= Summary by functions ========================
[12/10 02:15:05   1124s] (I)       Lv  Step                                      %      Real       CPU 
[12/10 02:15:05   1124s] (I)      ---------------------------------------------------------------------
[12/10 02:15:05   1124s] (I)        0  Early Global Route kernel           100.00%  4.88 sec  8.97 sec 
[12/10 02:15:05   1124s] (I)        1  Global Routing                       38.95%  1.90 sec  3.01 sec 
[12/10 02:15:05   1124s] (I)        1  Import and model                     24.02%  1.17 sec  1.17 sec 
[12/10 02:15:05   1124s] (I)        1  Export                               17.79%  0.87 sec  1.74 sec 
[12/10 02:15:05   1124s] (I)        1  Track Assignment (4T)                16.37%  0.80 sec  2.92 sec 
[12/10 02:15:05   1124s] (I)        1  Extract Global 3D Wires               0.81%  0.04 sec  0.04 sec 
[12/10 02:15:05   1124s] (I)        1  Export 3D cong map                    0.79%  0.04 sec  0.04 sec 
[12/10 02:15:05   1124s] (I)        1  Postprocess design                    0.00%  0.00 sec  0.00 sec 
[12/10 02:15:05   1124s] (I)        2  Net group 1                          37.22%  1.82 sec  2.93 sec 
[12/10 02:15:05   1124s] (I)        2  Create place DB                      16.34%  0.80 sec  0.79 sec 
[12/10 02:15:05   1124s] (I)        2  Track Assignment Kernel              15.61%  0.76 sec  2.88 sec 
[12/10 02:15:05   1124s] (I)        2  Export DB wires                       8.23%  0.40 sec  1.02 sec 
[12/10 02:15:05   1124s] (I)        2  Report wirelength                     7.11%  0.35 sec  0.34 sec 
[12/10 02:15:05   1124s] (I)        2  Create route DB                       6.59%  0.32 sec  0.32 sec 
[12/10 02:15:05   1124s] (I)        2  Update net boxes                      2.44%  0.12 sec  0.37 sec 
[12/10 02:15:05   1124s] (I)        2  Initialization                        1.13%  0.06 sec  0.06 sec 
[12/10 02:15:05   1124s] (I)        2  Others data preparation               0.30%  0.01 sec  0.01 sec 
[12/10 02:15:05   1124s] (I)        2  Export 2D cong map                    0.11%  0.01 sec  0.01 sec 
[12/10 02:15:05   1124s] (I)        2  Create route kernel                   0.09%  0.00 sec  0.00 sec 
[12/10 02:15:05   1124s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[12/10 02:15:05   1124s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/10 02:15:05   1124s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/10 02:15:05   1124s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/10 02:15:05   1124s] (I)        3  Import place data                    16.34%  0.80 sec  0.79 sec 
[12/10 02:15:05   1124s] (I)        3  Phase 1a                             15.32%  0.75 sec  1.19 sec 
[12/10 02:15:05   1124s] (I)        3  Phase 1l                              9.70%  0.47 sec  0.98 sec 
[12/10 02:15:05   1124s] (I)        3  Import route data (4T)                6.58%  0.32 sec  0.32 sec 
[12/10 02:15:05   1124s] (I)        3  Export all nets (4T)                  5.91%  0.29 sec  0.77 sec 
[12/10 02:15:05   1124s] (I)        3  Phase 1b                              5.07%  0.25 sec  0.31 sec 
[12/10 02:15:05   1124s] (I)        3  Phase 1d                              3.61%  0.18 sec  0.18 sec 
[12/10 02:15:05   1124s] (I)        3  Generate topology (4T)                1.85%  0.09 sec  0.19 sec 
[12/10 02:15:05   1124s] (I)        3  Set wire vias (4T)                    1.10%  0.05 sec  0.20 sec 
[12/10 02:15:05   1124s] (I)        3  Phase 1c                              0.97%  0.05 sec  0.05 sec 
[12/10 02:15:05   1124s] (I)        3  Phase 1e                              0.02%  0.00 sec  0.00 sec 
[12/10 02:15:05   1124s] (I)        4  Read nets                            12.65%  0.62 sec  0.61 sec 
[12/10 02:15:05   1124s] (I)        4  Pattern routing (4T)                 10.72%  0.52 sec  0.97 sec 
[12/10 02:15:05   1124s] (I)        4  Layer assignment (4T)                 9.45%  0.46 sec  0.96 sec 
[12/10 02:15:05   1124s] (I)        4  Monotonic routing (4T)                5.00%  0.24 sec  0.31 sec 
[12/10 02:15:05   1124s] (I)        4  Read instances and placement          4.95%  0.24 sec  0.24 sec 
[12/10 02:15:05   1124s] (I)        4  Detoured routing                      3.60%  0.18 sec  0.17 sec 
[12/10 02:15:05   1124s] (I)        4  Add via demand to 2D                  2.44%  0.12 sec  0.12 sec 
[12/10 02:15:05   1124s] (I)        4  Pattern Routing Avoiding Blockages    2.16%  0.11 sec  0.10 sec 
[12/10 02:15:05   1124s] (I)        4  Model blockage capacity               1.92%  0.09 sec  0.09 sec 
[12/10 02:15:05   1124s] (I)        4  Two level Routing                     0.97%  0.05 sec  0.05 sec 
[12/10 02:15:05   1124s] (I)        4  Read unlegalized nets                 0.78%  0.04 sec  0.04 sec 
[12/10 02:15:05   1124s] (I)        4  Read blockages ( Layer 2-6 )          0.77%  0.04 sec  0.04 sec 
[12/10 02:15:05   1124s] (I)        4  Read prerouted                        0.62%  0.03 sec  0.03 sec 
[12/10 02:15:05   1124s] (I)        4  Initialize 3D grid graph              0.06%  0.00 sec  0.00 sec 
[12/10 02:15:05   1124s] (I)        4  Set up via pillars                    0.05%  0.00 sec  0.00 sec 
[12/10 02:15:05   1124s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/10 02:15:05   1124s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/10 02:15:05   1124s] (I)        5  Initialize 3D capacity                1.86%  0.09 sec  0.09 sec 
[12/10 02:15:05   1124s] (I)        5  Read instance blockages               0.72%  0.03 sec  0.03 sec 
[12/10 02:15:05   1124s] (I)        5  Two Level Routing (Regular)           0.69%  0.03 sec  0.03 sec 
[12/10 02:15:05   1124s] (I)        5  Two Level Routing (Strong)            0.23%  0.01 sec  0.01 sec 
[12/10 02:15:05   1124s] (I)        5  Read PG blockages                     0.04%  0.00 sec  0.00 sec 
[12/10 02:15:05   1124s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/10 02:15:05   1124s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/10 02:15:05   1124s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/10 02:15:05   1124s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/10 02:15:05   1124s]       Route Remaining Unrouted Nets done. (took cpu=0:00:09.2 real=0:00:05.1)
[12/10 02:15:05   1124s]     Routing using NR in eGR->NR Step done.
[12/10 02:15:05   1125s] Net route status summary:
[12/10 02:15:05   1125s]   Clock:       356 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=356, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/10 02:15:05   1125s]   Non-clock: 158871 (unrouted=4023, trialRouted=154848, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4023, (crossesIlmBoundary AND tooFewTerms=0)])
[12/10 02:15:05   1125s] 
[12/10 02:15:05   1125s] CCOPT: Done with clock implementation routing.
[12/10 02:15:05   1125s] 
[12/10 02:15:05   1125s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:03:36 real=0:01:08)
[12/10 02:15:05   1125s]   Clock implementation routing done.
[12/10 02:15:05   1125s]   Leaving CCOpt scope - extractRC...
[12/10 02:15:05   1125s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/10 02:15:05   1125s] Extraction called for design 'toplevel_498' of instances=166541 and nets=159227 using extraction engine 'preRoute' .
[12/10 02:15:05   1125s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/10 02:15:05   1125s] Type 'man IMPEXT-3530' for more detail.
[12/10 02:15:05   1125s] PreRoute RC Extraction called for design toplevel_498.
[12/10 02:15:05   1125s] RC Extraction called in multi-corner(1) mode.
[12/10 02:15:05   1125s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/10 02:15:05   1125s] Type 'man IMPEXT-6197' for more detail.
[12/10 02:15:05   1125s] RCMode: PreRoute
[12/10 02:15:05   1125s]       RC Corner Indexes            0   
[12/10 02:15:05   1125s] Capacitance Scaling Factor   : 1.00000 
[12/10 02:15:05   1125s] Resistance Scaling Factor    : 1.00000 
[12/10 02:15:05   1125s] Clock Cap. Scaling Factor    : 1.00000 
[12/10 02:15:05   1125s] Clock Res. Scaling Factor    : 1.00000 
[12/10 02:15:05   1125s] Shrink Factor                : 1.00000
[12/10 02:15:05   1125s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/10 02:15:05   1125s] LayerId::1 widthSet size::1
[12/10 02:15:05   1125s] LayerId::2 widthSet size::1
[12/10 02:15:05   1125s] LayerId::3 widthSet size::1
[12/10 02:15:05   1125s] LayerId::4 widthSet size::1
[12/10 02:15:05   1125s] LayerId::5 widthSet size::1
[12/10 02:15:05   1125s] LayerId::6 widthSet size::1
[12/10 02:15:05   1125s] LayerId::7 widthSet size::1
[12/10 02:15:05   1125s] LayerId::8 widthSet size::1
[12/10 02:15:05   1125s] LayerId::9 widthSet size::1
[12/10 02:15:05   1125s] Updating RC grid for preRoute extraction ...
[12/10 02:15:05   1125s] eee: pegSigSF::1.070000
[12/10 02:15:05   1125s] Initializing multi-corner resistance tables ...
[12/10 02:15:05   1125s] eee: l::1 avDens::0.109843 usedTrk::19376.300000 availTrk::176400.000000 sigTrk::19376.300000
[12/10 02:15:05   1125s] eee: l::2 avDens::0.277311 usedTrk::48917.697491 availTrk::176400.000000 sigTrk::48917.697491
[12/10 02:15:05   1125s] eee: l::3 avDens::0.365265 usedTrk::64432.714963 availTrk::176400.000000 sigTrk::64432.714963
[12/10 02:15:05   1125s] eee: l::4 avDens::0.188596 usedTrk::32909.940009 availTrk::174500.000000 sigTrk::32909.940009
[12/10 02:15:05   1125s] eee: l::5 avDens::0.156608 usedTrk::27124.539993 availTrk::173200.000000 sigTrk::27124.539993
[12/10 02:15:05   1125s] eee: l::6 avDens::0.047526 usedTrk::4472.224249 availTrk::94100.000000 sigTrk::4472.224249
[12/10 02:15:05   1125s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:15:05   1125s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:15:05   1125s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:15:05   1125s] {RT default_rc_corner 0 6 6 0}
[12/10 02:15:06   1125s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.287064 ; uaWl: 1.000000 ; uaWlH: 0.367518 ; aWlH: 0.000000 ; Pmax: 0.861200 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 80 ; 
[12/10 02:15:06   1126s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.4  Real Time: 0:00:01.0  MEM: 3217.098M)
[12/10 02:15:06   1126s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/10 02:15:06   1126s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.4 real=0:00:01.4)
[12/10 02:15:06   1126s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/10 02:15:06   1126s] End AAE Lib Interpolated Model. (MEM=3217.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:15:07   1127s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:01.0 real=0:00:00.3)
[12/10 02:15:07   1127s]   Clock DAG stats after routing clock trees:
[12/10 02:15:07   1127s]     cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:15:07   1127s]     misc counts      : r=4, pp=2
[12/10 02:15:07   1127s]     cell areas       : b=3573.600um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=34.000um^2, total=3618.400um^2
[12/10 02:15:07   1127s]     cell capacitance : b=2.224pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.040pF, total=2.276pF
[12/10 02:15:07   1127s]     sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:15:07   1127s]     wire capacitance : top=0.000pF, trunk=1.342pF, leaf=14.136pF, total=15.478pF
[12/10 02:15:07   1127s]     wire lengths     : top=0.000um, trunk=11724.600um, leaf=122439.800um, total=134164.400um
[12/10 02:15:07   1127s]     hp wire lengths  : top=0.000um, trunk=8923.200um, leaf=29165.900um, total=38089.100um
[12/10 02:15:07   1127s]   Clock DAG net violations after routing clock trees: none
[12/10 02:15:07   1127s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[12/10 02:15:07   1127s]     Trunk : target=0.118ns count=39 avg=0.070ns sd=0.027ns min=0.000ns max=0.105ns {15 <= 0.071ns, 19 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:15:07   1127s]     Leaf  : target=0.118ns count=320 avg=0.090ns sd=0.009ns min=0.021ns max=0.108ns {9 <= 0.071ns, 287 <= 0.094ns, 21 <= 0.106ns, 3 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:15:07   1127s]   Clock DAG library cell distribution after routing clock trees {count}:
[12/10 02:15:07   1127s]      Bufs: BUFX16MA10TR: 20 FRICGX13BA10TR: 12 FRICGX11BA10TR: 305 BUFX5BA10TR: 8 
[12/10 02:15:07   1127s]      Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/10 02:15:07   1127s]     NICGs: AND2X6MA10TR: 1 
[12/10 02:15:07   1127s]    Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/10 02:15:07   1127s]   Clock DAG hash after routing clock trees: 318492328628424976 14433538731853487034
[12/10 02:15:07   1128s]   Clock DAG hash after routing clock trees: 318492328628424976 14433538731853487034
[12/10 02:15:08   1128s]   Primary reporting skew groups after routing clock trees:
[12/10 02:15:08   1128s]     skew_group my_clk/mode: insertion delay [min=0.442, max=0.496, avg=0.474, sd=0.011], skew [0.055 vs 0.058], 100% {0.442, 0.496} (wid=0.115 ws=0.062) (gid=0.415 gs=0.055)
[12/10 02:15:08   1128s]         min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_6_/CK
[12/10 02:15:08   1128s]         max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_31__9_/CK
[12/10 02:15:08   1128s]   Skew group summary after routing clock trees:
[12/10 02:15:08   1128s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.149, max=0.193, avg=0.172, sd=0.019], skew [0.044 vs 0.058], 100% {0.149, 0.193} (wid=0.036 ws=0.006) (gid=0.157 gs=0.044)
[12/10 02:15:08   1128s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.149, max=0.193, avg=0.171, sd=0.024], skew [0.044 vs 0.058], 100% {0.149, 0.193} (wid=0.036 ws=0.000) (gid=0.157 gs=0.044)
[12/10 02:15:08   1128s]     skew_group my_clk/mode: insertion delay [min=0.442, max=0.496, avg=0.474, sd=0.011], skew [0.055 vs 0.058], 100% {0.442, 0.496} (wid=0.115 ws=0.062) (gid=0.415 gs=0.055)
[12/10 02:15:08   1128s]   CCOpt::Phase::Routing done. (took cpu=0:03:40 real=0:01:11)
[12/10 02:15:08   1128s]   CCOpt::Phase::PostConditioning...
[12/10 02:15:08   1128s]   Leaving CCOpt scope - Initializing placement interface...
[12/10 02:15:08   1128s] OPERPROF: Starting DPlace-Init at level 1, MEM:3367.3M, EPOCH TIME: 1670660108.593500
[12/10 02:15:08   1128s] z: 2, totalTracks: 1
[12/10 02:15:08   1128s] z: 4, totalTracks: 1
[12/10 02:15:08   1128s] z: 6, totalTracks: 1
[12/10 02:15:08   1128s] z: 8, totalTracks: 1
[12/10 02:15:08   1128s] #spOpts: VtWidth mergeVia=F 
[12/10 02:15:08   1128s] All LLGs are deleted
[12/10 02:15:08   1128s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3367.3M, EPOCH TIME: 1670660108.678823
[12/10 02:15:08   1128s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3367.3M, EPOCH TIME: 1670660108.679739
[12/10 02:15:08   1129s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3367.3M, EPOCH TIME: 1670660108.741542
[12/10 02:15:08   1129s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3367.3M, EPOCH TIME: 1670660108.747685
[12/10 02:15:08   1129s] Core basic site is TSMC65ADV10TSITE
[12/10 02:15:08   1129s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3367.3M, EPOCH TIME: 1670660108.758412
[12/10 02:15:08   1129s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.005, MEM:3367.3M, EPOCH TIME: 1670660108.763836
[12/10 02:15:08   1129s] Fast DP-INIT is on for default
[12/10 02:15:08   1129s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.072, REAL:0.058, MEM:3367.3M, EPOCH TIME: 1670660108.805802
[12/10 02:15:08   1129s] 
[12/10 02:15:08   1129s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:15:08   1129s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.223, REAL:0.210, MEM:3367.3M, EPOCH TIME: 1670660108.951529
[12/10 02:15:08   1129s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=3367.3MB).
[12/10 02:15:08   1129s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.409, REAL:0.396, MEM:3367.3M, EPOCH TIME: 1670660108.989715
[12/10 02:15:08   1129s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/10 02:15:08   1129s]   Removing CTS place status from clock tree and sinks.
[12/10 02:15:08   1129s]   Removed CTS place status from 352 clock cells (out of 362 ) and 0 clock sinks (out of 1 ).
[12/10 02:15:08   1129s]   Legalizer reserving space for clock trees
[12/10 02:15:09   1129s]   PostConditioning...
[12/10 02:15:09   1129s]     PostConditioning active optimizations:
[12/10 02:15:09   1129s]      - DRV fixing with initial upsizing, sizing and buffering
[12/10 02:15:09   1129s]      - Skew fixing with sizing
[12/10 02:15:09   1129s]     
[12/10 02:15:09   1129s]     Currently running CTS, using active skew data
[12/10 02:15:09   1129s]     Reset bufferability constraints...
[12/10 02:15:09   1129s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[12/10 02:15:09   1129s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/10 02:15:09   1129s]     PostConditioning Upsizing To Fix DRVs...
[12/10 02:15:09   1129s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 318492328628424976 14433538731853487034
[12/10 02:15:09   1129s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[12/10 02:15:09   1129s]       CCOpt-PostConditioning: considered: 356, tested: 356, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/10 02:15:09   1129s]       
[12/10 02:15:09   1129s]       PRO Statistics: Fix DRVs (initial upsizing):
[12/10 02:15:09   1129s]       ============================================
[12/10 02:15:09   1129s]       
[12/10 02:15:09   1129s]       Cell changes by Net Type:
[12/10 02:15:09   1129s]       
[12/10 02:15:09   1129s]       -------------------------------------------------------------------------------------------------
[12/10 02:15:09   1129s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/10 02:15:09   1129s]       -------------------------------------------------------------------------------------------------
[12/10 02:15:09   1129s]       top                0            0           0            0                    0                0
[12/10 02:15:09   1129s]       trunk              0            0           0            0                    0                0
[12/10 02:15:09   1129s]       leaf               0            0           0            0                    0                0
[12/10 02:15:09   1129s]       -------------------------------------------------------------------------------------------------
[12/10 02:15:09   1129s]       Total              0            0           0            0                    0                0
[12/10 02:15:09   1129s]       -------------------------------------------------------------------------------------------------
[12/10 02:15:09   1129s]       
[12/10 02:15:09   1129s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/10 02:15:09   1129s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/10 02:15:09   1129s]       
[12/10 02:15:09   1129s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[12/10 02:15:09   1129s]         cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:15:09   1129s]         misc counts      : r=4, pp=2
[12/10 02:15:09   1129s]         cell areas       : b=3573.600um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=34.000um^2, total=3618.400um^2
[12/10 02:15:09   1129s]         cell capacitance : b=2.224pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.040pF, total=2.276pF
[12/10 02:15:09   1129s]         sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:15:09   1129s]         wire capacitance : top=0.000pF, trunk=1.342pF, leaf=14.136pF, total=15.478pF
[12/10 02:15:09   1129s]         wire lengths     : top=0.000um, trunk=11724.600um, leaf=122439.800um, total=134164.400um
[12/10 02:15:09   1129s]         hp wire lengths  : top=0.000um, trunk=8923.200um, leaf=29165.900um, total=38089.100um
[12/10 02:15:09   1129s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[12/10 02:15:09   1129s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[12/10 02:15:09   1129s]         Trunk : target=0.118ns count=39 avg=0.070ns sd=0.027ns min=0.000ns max=0.105ns {15 <= 0.071ns, 19 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:15:09   1129s]         Leaf  : target=0.118ns count=320 avg=0.090ns sd=0.009ns min=0.021ns max=0.108ns {9 <= 0.071ns, 287 <= 0.094ns, 21 <= 0.106ns, 3 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:15:09   1129s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[12/10 02:15:09   1129s]          Bufs: BUFX16MA10TR: 20 FRICGX13BA10TR: 12 FRICGX11BA10TR: 305 BUFX5BA10TR: 8 
[12/10 02:15:09   1129s]          Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/10 02:15:09   1129s]         NICGs: AND2X6MA10TR: 1 
[12/10 02:15:09   1129s]        Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/10 02:15:09   1130s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 318492328628424976 14433538731853487034
[12/10 02:15:09   1130s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 318492328628424976 14433538731853487034
[12/10 02:15:09   1130s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[12/10 02:15:09   1130s]         skew_group my_clk/mode: insertion delay [min=0.442, max=0.496], skew [0.055 vs 0.058]
[12/10 02:15:09   1130s]             min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_6_/CK
[12/10 02:15:09   1130s]             max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_31__9_/CK
[12/10 02:15:09   1130s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[12/10 02:15:09   1130s]         skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.149, max=0.193], skew [0.044 vs 0.058]
[12/10 02:15:09   1130s]         skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.149, max=0.193], skew [0.044 vs 0.058]
[12/10 02:15:09   1130s]         skew_group my_clk/mode: insertion delay [min=0.442, max=0.496], skew [0.055 vs 0.058]
[12/10 02:15:09   1130s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:15:09   1130s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/10 02:15:09   1130s]     Recomputing CTS skew targets...
[12/10 02:15:09   1130s]     Resolving skew group constraints...
[12/10 02:15:11   1131s]       Solving LP: 3 skew groups; 23 fragments, 36 fraglets and 37 vertices; 113 variables and 339 constraints; tolerance 1
[12/10 02:15:11   1131s]     Resolving skew group constraints done.
[12/10 02:15:11   1131s]     Recomputing CTS skew targets done. (took cpu=0:00:01.2 real=0:00:01.2)
[12/10 02:15:11   1131s]     PostConditioning Fixing DRVs...
[12/10 02:15:11   1131s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 318492328628424976 14433538731853487034
[12/10 02:15:11   1131s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/10 02:15:11   1131s]       CCOpt-PostConditioning: considered: 356, tested: 356, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/10 02:15:11   1131s]       
[12/10 02:15:11   1131s]       PRO Statistics: Fix DRVs (cell sizing):
[12/10 02:15:11   1131s]       =======================================
[12/10 02:15:11   1131s]       
[12/10 02:15:11   1131s]       Cell changes by Net Type:
[12/10 02:15:11   1131s]       
[12/10 02:15:11   1131s]       -------------------------------------------------------------------------------------------------
[12/10 02:15:11   1131s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/10 02:15:11   1131s]       -------------------------------------------------------------------------------------------------
[12/10 02:15:11   1131s]       top                0            0           0            0                    0                0
[12/10 02:15:11   1131s]       trunk              0            0           0            0                    0                0
[12/10 02:15:11   1131s]       leaf               0            0           0            0                    0                0
[12/10 02:15:11   1131s]       -------------------------------------------------------------------------------------------------
[12/10 02:15:11   1131s]       Total              0            0           0            0                    0                0
[12/10 02:15:11   1131s]       -------------------------------------------------------------------------------------------------
[12/10 02:15:11   1131s]       
[12/10 02:15:11   1131s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/10 02:15:11   1131s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/10 02:15:11   1131s]       
[12/10 02:15:11   1131s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[12/10 02:15:11   1131s]         cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:15:11   1131s]         misc counts      : r=4, pp=2
[12/10 02:15:11   1131s]         cell areas       : b=3573.600um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=34.000um^2, total=3618.400um^2
[12/10 02:15:11   1131s]         cell capacitance : b=2.224pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.040pF, total=2.276pF
[12/10 02:15:11   1131s]         sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:15:11   1131s]         wire capacitance : top=0.000pF, trunk=1.342pF, leaf=14.136pF, total=15.478pF
[12/10 02:15:11   1131s]         wire lengths     : top=0.000um, trunk=11724.600um, leaf=122439.800um, total=134164.400um
[12/10 02:15:11   1131s]         hp wire lengths  : top=0.000um, trunk=8923.200um, leaf=29165.900um, total=38089.100um
[12/10 02:15:11   1131s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[12/10 02:15:11   1131s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[12/10 02:15:11   1131s]         Trunk : target=0.118ns count=39 avg=0.070ns sd=0.027ns min=0.000ns max=0.105ns {15 <= 0.071ns, 19 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:15:11   1131s]         Leaf  : target=0.118ns count=320 avg=0.090ns sd=0.009ns min=0.021ns max=0.108ns {9 <= 0.071ns, 287 <= 0.094ns, 21 <= 0.106ns, 3 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:15:11   1131s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[12/10 02:15:11   1131s]          Bufs: BUFX16MA10TR: 20 FRICGX13BA10TR: 12 FRICGX11BA10TR: 305 BUFX5BA10TR: 8 
[12/10 02:15:11   1131s]          Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/10 02:15:11   1131s]         NICGs: AND2X6MA10TR: 1 
[12/10 02:15:11   1131s]        Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/10 02:15:11   1131s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 318492328628424976 14433538731853487034
[12/10 02:15:11   1131s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 318492328628424976 14433538731853487034
[12/10 02:15:11   1131s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[12/10 02:15:11   1131s]         skew_group my_clk/mode: insertion delay [min=0.442, max=0.496], skew [0.055 vs 0.058]
[12/10 02:15:11   1131s]             min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_6_/CK
[12/10 02:15:11   1131s]             max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_31__9_/CK
[12/10 02:15:11   1131s]       Skew group summary after 'PostConditioning Fixing DRVs':
[12/10 02:15:11   1131s]         skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.149, max=0.193], skew [0.044 vs 0.058]
[12/10 02:15:11   1131s]         skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.149, max=0.193], skew [0.044 vs 0.058]
[12/10 02:15:11   1131s]         skew_group my_clk/mode: insertion delay [min=0.442, max=0.496], skew [0.055 vs 0.058]
[12/10 02:15:11   1131s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:15:11   1131s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/10 02:15:11   1131s]     Buffering to fix DRVs...
[12/10 02:15:11   1131s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[12/10 02:15:11   1131s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/10 02:15:11   1131s]     Inserted 0 buffers and inverters.
[12/10 02:15:11   1131s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[12/10 02:15:11   1131s]     CCOpt-PostConditioning: nets considered: 356, nets tested: 356, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[12/10 02:15:11   1132s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[12/10 02:15:11   1132s]       cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:15:11   1132s]       misc counts      : r=4, pp=2
[12/10 02:15:11   1132s]       cell areas       : b=3573.600um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=34.000um^2, total=3618.400um^2
[12/10 02:15:11   1132s]       cell capacitance : b=2.224pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.040pF, total=2.276pF
[12/10 02:15:11   1132s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:15:11   1132s]       wire capacitance : top=0.000pF, trunk=1.342pF, leaf=14.136pF, total=15.478pF
[12/10 02:15:11   1132s]       wire lengths     : top=0.000um, trunk=11724.600um, leaf=122439.800um, total=134164.400um
[12/10 02:15:11   1132s]       hp wire lengths  : top=0.000um, trunk=8923.200um, leaf=29165.900um, total=38089.100um
[12/10 02:15:11   1132s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[12/10 02:15:11   1132s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[12/10 02:15:11   1132s]       Trunk : target=0.118ns count=39 avg=0.070ns sd=0.027ns min=0.000ns max=0.105ns {15 <= 0.071ns, 19 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:15:11   1132s]       Leaf  : target=0.118ns count=320 avg=0.090ns sd=0.009ns min=0.021ns max=0.108ns {9 <= 0.071ns, 287 <= 0.094ns, 21 <= 0.106ns, 3 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:15:11   1132s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[12/10 02:15:11   1132s]        Bufs: BUFX16MA10TR: 20 FRICGX13BA10TR: 12 FRICGX11BA10TR: 305 BUFX5BA10TR: 8 
[12/10 02:15:11   1132s]        Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/10 02:15:11   1132s]       NICGs: AND2X6MA10TR: 1 
[12/10 02:15:11   1132s]      Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/10 02:15:12   1132s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 318492328628424976 14433538731853487034
[12/10 02:15:12   1132s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 318492328628424976 14433538731853487034
[12/10 02:15:12   1132s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[12/10 02:15:12   1132s]       skew_group my_clk/mode: insertion delay [min=0.442, max=0.496, avg=0.474, sd=0.011], skew [0.055 vs 0.058], 100% {0.442, 0.496} (wid=0.115 ws=0.062) (gid=0.415 gs=0.055)
[12/10 02:15:12   1132s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_6_/CK
[12/10 02:15:12   1132s]           max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_31__9_/CK
[12/10 02:15:12   1132s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[12/10 02:15:12   1132s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.149, max=0.193, avg=0.172, sd=0.019], skew [0.044 vs 0.058], 100% {0.149, 0.193} (wid=0.036 ws=0.006) (gid=0.157 gs=0.044)
[12/10 02:15:12   1132s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.149, max=0.193, avg=0.171, sd=0.024], skew [0.044 vs 0.058], 100% {0.149, 0.193} (wid=0.036 ws=0.000) (gid=0.157 gs=0.044)
[12/10 02:15:12   1132s]       skew_group my_clk/mode: insertion delay [min=0.442, max=0.496, avg=0.474, sd=0.011], skew [0.055 vs 0.058], 100% {0.442, 0.496} (wid=0.115 ws=0.062) (gid=0.415 gs=0.055)
[12/10 02:15:12   1132s]     Buffering to fix DRVs done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/10 02:15:12   1132s]     
[12/10 02:15:12   1132s]     Slew Diagnostics: After DRV fixing
[12/10 02:15:12   1132s]     ==================================
[12/10 02:15:12   1132s]     
[12/10 02:15:12   1132s]     Global Causes:
[12/10 02:15:12   1132s]     
[12/10 02:15:12   1132s]     -----
[12/10 02:15:12   1132s]     Cause
[12/10 02:15:12   1132s]     -----
[12/10 02:15:12   1132s]       (empty table)
[12/10 02:15:12   1132s]     -----
[12/10 02:15:12   1132s]     
[12/10 02:15:12   1132s]     Top 5 overslews:
[12/10 02:15:12   1132s]     
[12/10 02:15:12   1132s]     ---------------------------------
[12/10 02:15:12   1132s]     Overslew    Causes    Driving Pin
[12/10 02:15:12   1132s]     ---------------------------------
[12/10 02:15:12   1132s]       (empty table)
[12/10 02:15:12   1132s]     ---------------------------------
[12/10 02:15:12   1132s]     
[12/10 02:15:12   1132s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/10 02:15:12   1132s]     
[12/10 02:15:12   1132s]     -------------------
[12/10 02:15:12   1132s]     Cause    Occurences
[12/10 02:15:12   1132s]     -------------------
[12/10 02:15:12   1132s]       (empty table)
[12/10 02:15:12   1132s]     -------------------
[12/10 02:15:12   1132s]     
[12/10 02:15:12   1132s]     Violation diagnostics counts from the 0 nodes that have violations:
[12/10 02:15:12   1132s]     
[12/10 02:15:12   1132s]     -------------------
[12/10 02:15:12   1132s]     Cause    Occurences
[12/10 02:15:12   1132s]     -------------------
[12/10 02:15:12   1132s]       (empty table)
[12/10 02:15:12   1132s]     -------------------
[12/10 02:15:12   1132s]     
[12/10 02:15:12   1132s]     PostConditioning Fixing Skew by cell sizing...
[12/10 02:15:12   1132s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 318492328628424976 14433538731853487034
[12/10 02:15:12   1133s]       Path optimization required 0 stage delay updates 
[12/10 02:15:12   1133s]       Resized 0 clock insts to decrease delay.
[12/10 02:15:12   1133s]       Fixing short paths with downsize only
[12/10 02:15:12   1133s]       Path optimization required 0 stage delay updates 
[12/10 02:15:12   1133s]       Resized 0 clock insts to increase delay.
[12/10 02:15:12   1133s]       
[12/10 02:15:12   1133s]       PRO Statistics: Fix Skew (cell sizing):
[12/10 02:15:12   1133s]       =======================================
[12/10 02:15:12   1133s]       
[12/10 02:15:12   1133s]       Cell changes by Net Type:
[12/10 02:15:12   1133s]       
[12/10 02:15:12   1133s]       -------------------------------------------------------------------------------------------------
[12/10 02:15:12   1133s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/10 02:15:12   1133s]       -------------------------------------------------------------------------------------------------
[12/10 02:15:12   1133s]       top                0            0           0            0                    0                0
[12/10 02:15:12   1133s]       trunk              0            0           0            0                    0                0
[12/10 02:15:12   1133s]       leaf               0            0           0            0                    0                0
[12/10 02:15:12   1133s]       -------------------------------------------------------------------------------------------------
[12/10 02:15:12   1133s]       Total              0            0           0            0                    0                0
[12/10 02:15:12   1133s]       -------------------------------------------------------------------------------------------------
[12/10 02:15:12   1133s]       
[12/10 02:15:12   1133s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/10 02:15:12   1133s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/10 02:15:12   1133s]       
[12/10 02:15:13   1133s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[12/10 02:15:13   1133s]         cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:15:13   1133s]         misc counts      : r=4, pp=2
[12/10 02:15:13   1133s]         cell areas       : b=3573.600um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=34.000um^2, total=3618.400um^2
[12/10 02:15:13   1133s]         cell capacitance : b=2.224pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.040pF, total=2.276pF
[12/10 02:15:13   1133s]         sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:15:13   1133s]         wire capacitance : top=0.000pF, trunk=1.342pF, leaf=14.136pF, total=15.478pF
[12/10 02:15:13   1133s]         wire lengths     : top=0.000um, trunk=11724.600um, leaf=122439.800um, total=134164.400um
[12/10 02:15:13   1133s]         hp wire lengths  : top=0.000um, trunk=8923.200um, leaf=29165.900um, total=38089.100um
[12/10 02:15:13   1133s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[12/10 02:15:13   1133s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[12/10 02:15:13   1133s]         Trunk : target=0.118ns count=39 avg=0.070ns sd=0.027ns min=0.000ns max=0.105ns {15 <= 0.071ns, 19 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:15:13   1133s]         Leaf  : target=0.118ns count=320 avg=0.090ns sd=0.009ns min=0.021ns max=0.108ns {9 <= 0.071ns, 287 <= 0.094ns, 21 <= 0.106ns, 3 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:15:13   1133s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[12/10 02:15:13   1133s]          Bufs: BUFX16MA10TR: 20 FRICGX13BA10TR: 12 FRICGX11BA10TR: 305 BUFX5BA10TR: 8 
[12/10 02:15:13   1133s]          Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/10 02:15:13   1133s]         NICGs: AND2X6MA10TR: 1 
[12/10 02:15:13   1133s]        Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/10 02:15:13   1133s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 318492328628424976 14433538731853487034
[12/10 02:15:13   1133s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 318492328628424976 14433538731853487034
[12/10 02:15:13   1133s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[12/10 02:15:13   1133s]         skew_group my_clk/mode: insertion delay [min=0.442, max=0.496, avg=0.474, sd=0.011], skew [0.055 vs 0.058], 100% {0.442, 0.496} (wid=0.115 ws=0.062) (gid=0.415 gs=0.055)
[12/10 02:15:13   1133s]             min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_6_/CK
[12/10 02:15:13   1133s]             max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_31__9_/CK
[12/10 02:15:13   1133s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[12/10 02:15:13   1133s]         skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.149, max=0.193, avg=0.172, sd=0.019], skew [0.044 vs 0.058], 100% {0.149, 0.193} (wid=0.036 ws=0.006) (gid=0.157 gs=0.044)
[12/10 02:15:13   1133s]         skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.149, max=0.193, avg=0.171, sd=0.024], skew [0.044 vs 0.058], 100% {0.149, 0.193} (wid=0.036 ws=0.000) (gid=0.157 gs=0.044)
[12/10 02:15:13   1133s]         skew_group my_clk/mode: insertion delay [min=0.442, max=0.496, avg=0.474, sd=0.011], skew [0.055 vs 0.058], 100% {0.442, 0.496} (wid=0.115 ws=0.062) (gid=0.415 gs=0.055)
[12/10 02:15:13   1133s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:15:13   1133s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:01.1 real=0:00:01.1)
[12/10 02:15:13   1133s]     Reconnecting optimized routes...
[12/10 02:15:13   1134s]     Reset timing graph...
[12/10 02:15:13   1134s] Ignoring AAE DB Resetting ...
[12/10 02:15:13   1134s]     Reset timing graph done.
[12/10 02:15:13   1134s]     Reconnecting optimized routes done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/10 02:15:13   1134s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[12/10 02:15:13   1134s]     Set dirty flag on 0 instances, 0 nets
[12/10 02:15:14   1134s]   PostConditioning done.
[12/10 02:15:14   1134s] Net route status summary:
[12/10 02:15:14   1134s]   Clock:       356 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=356, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/10 02:15:14   1134s]   Non-clock: 158871 (unrouted=4023, trialRouted=154848, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4023, (crossesIlmBoundary AND tooFewTerms=0)])
[12/10 02:15:14   1134s]   Update timing and DAG stats after post-conditioning...
[12/10 02:15:14   1134s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/10 02:15:14   1134s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/10 02:15:14   1134s] End AAE Lib Interpolated Model. (MEM=3235.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:15:14   1135s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.9 real=0:00:00.3)
[12/10 02:15:14   1135s]   Clock DAG stats after post-conditioning:
[12/10 02:15:14   1135s]     cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:15:14   1135s]     misc counts      : r=4, pp=2
[12/10 02:15:14   1135s]     cell areas       : b=3573.600um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=34.000um^2, total=3618.400um^2
[12/10 02:15:14   1135s]     cell capacitance : b=2.224pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.040pF, total=2.276pF
[12/10 02:15:14   1135s]     sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:15:14   1135s]     wire capacitance : top=0.000pF, trunk=1.342pF, leaf=14.136pF, total=15.478pF
[12/10 02:15:14   1135s]     wire lengths     : top=0.000um, trunk=11724.600um, leaf=122439.800um, total=134164.400um
[12/10 02:15:14   1135s]     hp wire lengths  : top=0.000um, trunk=8923.200um, leaf=29165.900um, total=38089.100um
[12/10 02:15:14   1135s]   Clock DAG net violations after post-conditioning: none
[12/10 02:15:14   1135s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[12/10 02:15:14   1135s]     Trunk : target=0.118ns count=39 avg=0.070ns sd=0.027ns min=0.000ns max=0.105ns {15 <= 0.071ns, 19 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:15:14   1135s]     Leaf  : target=0.118ns count=320 avg=0.090ns sd=0.009ns min=0.021ns max=0.108ns {9 <= 0.071ns, 287 <= 0.094ns, 21 <= 0.106ns, 3 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:15:14   1135s]   Clock DAG library cell distribution after post-conditioning {count}:
[12/10 02:15:14   1135s]      Bufs: BUFX16MA10TR: 20 FRICGX13BA10TR: 12 FRICGX11BA10TR: 305 BUFX5BA10TR: 8 
[12/10 02:15:14   1135s]      Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/10 02:15:14   1135s]     NICGs: AND2X6MA10TR: 1 
[12/10 02:15:14   1135s]    Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/10 02:15:14   1135s]   Clock DAG hash after post-conditioning: 318492328628424976 14433538731853487034
[12/10 02:15:15   1135s]   Clock DAG hash after post-conditioning: 318492328628424976 14433538731853487034
[12/10 02:15:15   1136s]   Primary reporting skew groups after post-conditioning:
[12/10 02:15:15   1136s]     skew_group my_clk/mode: insertion delay [min=0.442, max=0.496, avg=0.474, sd=0.011], skew [0.055 vs 0.058], 100% {0.442, 0.496} (wid=0.115 ws=0.062) (gid=0.415 gs=0.055)
[12/10 02:15:15   1136s]         min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_6_/CK
[12/10 02:15:15   1136s]         max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_31__9_/CK
[12/10 02:15:15   1136s]   Skew group summary after post-conditioning:
[12/10 02:15:15   1136s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.149, max=0.193, avg=0.172, sd=0.019], skew [0.044 vs 0.058], 100% {0.149, 0.193} (wid=0.036 ws=0.006) (gid=0.157 gs=0.044)
[12/10 02:15:15   1136s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.149, max=0.193, avg=0.171, sd=0.024], skew [0.044 vs 0.058], 100% {0.149, 0.193} (wid=0.036 ws=0.000) (gid=0.157 gs=0.044)
[12/10 02:15:15   1136s]     skew_group my_clk/mode: insertion delay [min=0.442, max=0.496, avg=0.474, sd=0.011], skew [0.055 vs 0.058], 100% {0.442, 0.496} (wid=0.115 ws=0.062) (gid=0.415 gs=0.055)
[12/10 02:15:15   1136s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:07.9 real=0:00:07.3)
[12/10 02:15:15   1136s]   Setting CTS place status to fixed for clock tree and sinks.
[12/10 02:15:15   1136s]   numClockCells = 362, numClockCellsFixed = 362, numClockCellsRestored = 0, numClockLatches = 1, numClockLatchesFixed =  1, numClockLatchesRestored = 0
[12/10 02:15:15   1136s]   Post-balance tidy up or trial balance steps...
[12/10 02:15:16   1137s]   
[12/10 02:15:16   1137s]   Clock DAG stats at end of CTS:
[12/10 02:15:16   1137s]   ==============================
[12/10 02:15:16   1137s]   
[12/10 02:15:16   1137s]   --------------------------------------------------------------
[12/10 02:15:16   1137s]   Cell type                     Count    Area        Capacitance
[12/10 02:15:16   1137s]   --------------------------------------------------------------
[12/10 02:15:16   1137s]   Buffers                        345     3573.600       2.224
[12/10 02:15:16   1137s]   Inverters                        2        4.000       0.008
[12/10 02:15:16   1137s]   Integrated Clock Gates           0        0.000       0.000
[12/10 02:15:16   1137s]   Non-Integrated Clock Gates       1        6.800       0.005
[12/10 02:15:16   1137s]   Clock Logic                      4       34.000       0.040
[12/10 02:15:16   1137s]   All                            352     3618.400       2.276
[12/10 02:15:16   1137s]   --------------------------------------------------------------
[12/10 02:15:16   1137s]   
[12/10 02:15:16   1137s]   
[12/10 02:15:16   1137s]   Clock DAG wire lengths at end of CTS:
[12/10 02:15:16   1137s]   =====================================
[12/10 02:15:16   1137s]   
[12/10 02:15:16   1137s]   --------------------
[12/10 02:15:16   1137s]   Type     Wire Length
[12/10 02:15:16   1137s]   --------------------
[12/10 02:15:16   1137s]   Top           0.000
[12/10 02:15:16   1137s]   Trunk     11724.600
[12/10 02:15:16   1137s]   Leaf     122439.800
[12/10 02:15:16   1137s]   Total    134164.400
[12/10 02:15:16   1137s]   --------------------
[12/10 02:15:16   1137s]   
[12/10 02:15:16   1137s]   
[12/10 02:15:16   1137s]   Clock DAG hp wire lengths at end of CTS:
[12/10 02:15:16   1137s]   ========================================
[12/10 02:15:16   1137s]   
[12/10 02:15:16   1137s]   -----------------------
[12/10 02:15:16   1137s]   Type     hp Wire Length
[12/10 02:15:16   1137s]   -----------------------
[12/10 02:15:16   1137s]   Top            0.000
[12/10 02:15:16   1137s]   Trunk       8923.200
[12/10 02:15:16   1137s]   Leaf       29165.900
[12/10 02:15:16   1137s]   Total      38089.100
[12/10 02:15:16   1137s]   -----------------------
[12/10 02:15:16   1137s]   
[12/10 02:15:16   1137s]   
[12/10 02:15:16   1137s]   Clock DAG capacitances at end of CTS:
[12/10 02:15:16   1137s]   =====================================
[12/10 02:15:16   1137s]   
[12/10 02:15:16   1137s]   -----------------------------------
[12/10 02:15:16   1137s]   Type     Gate      Wire      Total
[12/10 02:15:16   1137s]   -----------------------------------
[12/10 02:15:16   1137s]   Top       0.000     0.000     0.000
[12/10 02:15:16   1137s]   Trunk     2.256     1.342     3.598
[12/10 02:15:16   1137s]   Leaf     26.791    14.136    40.928
[12/10 02:15:16   1137s]   Total    29.047    15.478    44.525
[12/10 02:15:16   1137s]   -----------------------------------
[12/10 02:15:16   1137s]   
[12/10 02:15:16   1137s]   
[12/10 02:15:16   1137s]   Clock DAG sink capacitances at end of CTS:
[12/10 02:15:16   1137s]   ==========================================
[12/10 02:15:16   1137s]   
[12/10 02:15:16   1137s]   ---------------------------------------------------------
[12/10 02:15:16   1137s]   Count    Total     Average    Std. Dev.    Min      Max
[12/10 02:15:16   1137s]   ---------------------------------------------------------
[12/10 02:15:16   1137s]   30705    26.751     0.001       0.000      0.001    0.040
[12/10 02:15:16   1137s]   ---------------------------------------------------------
[12/10 02:15:16   1137s]   
[12/10 02:15:16   1137s]   
[12/10 02:15:16   1137s]   Clock DAG net violations at end of CTS:
[12/10 02:15:16   1137s]   =======================================
[12/10 02:15:16   1137s]   
[12/10 02:15:16   1137s]   None
[12/10 02:15:16   1137s]   
[12/10 02:15:16   1137s]   
[12/10 02:15:16   1137s]   Clock DAG primary half-corner transition distribution at end of CTS:
[12/10 02:15:16   1137s]   ====================================================================
[12/10 02:15:16   1137s]   
[12/10 02:15:16   1137s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/10 02:15:16   1137s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
[12/10 02:15:16   1137s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/10 02:15:16   1137s]   Trunk       0.118       39      0.070       0.027      0.000    0.105    {15 <= 0.071ns, 19 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}          -
[12/10 02:15:16   1137s]   Leaf        0.118      320      0.090       0.009      0.021    0.108    {9 <= 0.071ns, 287 <= 0.094ns, 21 <= 0.106ns, 3 <= 0.112ns, 0 <= 0.118ns}         -
[12/10 02:15:16   1137s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/10 02:15:16   1137s]   
[12/10 02:15:16   1137s]   
[12/10 02:15:16   1137s]   Clock DAG library cell distribution at end of CTS:
[12/10 02:15:16   1137s]   ==================================================
[12/10 02:15:16   1137s]   
[12/10 02:15:16   1137s]   -------------------------------------------------
[12/10 02:15:16   1137s]   Name              Type        Inst     Inst Area 
[12/10 02:15:16   1137s]                                 Count    (um^2)
[12/10 02:15:16   1137s]   -------------------------------------------------
[12/10 02:15:16   1137s]   BUFX16MA10TR      buffer        20       232.000
[12/10 02:15:16   1137s]   FRICGX13BA10TR    buffer        12       134.400
[12/10 02:15:16   1137s]   FRICGX11BA10TR    buffer       305      3172.000
[12/10 02:15:16   1137s]   BUFX5BA10TR       buffer         8        35.200
[12/10 02:15:16   1137s]   INVX4BA10TR       inverter       1         2.800
[12/10 02:15:16   1137s]   INVX1BA10TR       inverter       1         1.200
[12/10 02:15:16   1137s]   AND2X6MA10TR      nicg           1         6.800
[12/10 02:15:16   1137s]   BUFZX16MA10TR     logic          1        24.000
[12/10 02:15:16   1137s]   NOR2X6MA10TR      logic          1         6.800
[12/10 02:15:16   1137s]   NAND2X1BA10TR     logic          1         1.600
[12/10 02:15:16   1137s]   NOR2X1AA10TR      logic          1         1.600
[12/10 02:15:16   1137s]   -------------------------------------------------
[12/10 02:15:16   1137s]   
[12/10 02:15:16   1137s]   Clock DAG hash at end of CTS: 318492328628424976 14433538731853487034
[12/10 02:15:16   1137s]   Clock DAG hash at end of CTS: 318492328628424976 14433538731853487034
[12/10 02:15:16   1137s]   
[12/10 02:15:16   1137s]   Primary reporting skew groups summary at end of CTS:
[12/10 02:15:16   1137s]   ====================================================
[12/10 02:15:16   1137s]   
[12/10 02:15:16   1137s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/10 02:15:16   1137s]   Half-corner          Skew Group     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/10 02:15:16   1137s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/10 02:15:16   1137s]   slowDC:setup.late    my_clk/mode    0.442     0.496     0.055       0.058         0.062           0.015           0.474        0.011     100% {0.442, 0.496}
[12/10 02:15:16   1137s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/10 02:15:16   1137s]   
[12/10 02:15:16   1137s]   
[12/10 02:15:16   1137s]   Skew group summary at end of CTS:
[12/10 02:15:16   1137s]   =================================
[12/10 02:15:16   1137s]   
[12/10 02:15:16   1137s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/10 02:15:16   1137s]   Half-corner          Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/10 02:15:16   1137s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/10 02:15:16   1137s]   slowDC:setup.late    _clock_gen_my_clk_state_reg_0_/mode    0.149     0.193     0.044       0.058         0.006           0.000           0.172        0.019     100% {0.149, 0.193}
[12/10 02:15:16   1137s]   slowDC:setup.late    _clock_gen_my_clk_state_reg_1_/mode    0.149     0.193     0.044       0.058         0.000           0.000           0.171        0.024     100% {0.149, 0.193}
[12/10 02:15:16   1137s]   slowDC:setup.late    my_clk/mode                            0.442     0.496     0.055       0.058         0.062           0.015           0.474        0.011     100% {0.442, 0.496}
[12/10 02:15:16   1137s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/10 02:15:16   1137s]   
[12/10 02:15:16   1137s]   
[12/10 02:15:16   1137s]   Found a total of 0 clock tree pins with a slew violation.
[12/10 02:15:16   1137s]   
[12/10 02:15:16   1137s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:01.1 real=0:00:01.2)
[12/10 02:15:16   1137s] Synthesizing clock trees done.
[12/10 02:15:16   1137s] Tidy Up And Update Timing...
[12/10 02:15:17   1138s] External - Set all clocks to propagated mode...
[12/10 02:15:17   1138s] Innovus updating I/O latencies
[12/10 02:15:19   1146s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'fastView'
[12/10 02:15:19   1146s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/10 02:15:20   1147s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/10 02:15:21   1147s] #################################################################################
[12/10 02:15:21   1147s] # Design Stage: PreRoute
[12/10 02:15:21   1147s] # Design Name: toplevel_498
[12/10 02:15:21   1147s] # Design Mode: 90nm
[12/10 02:15:21   1147s] # Analysis Mode: MMMC Non-OCV 
[12/10 02:15:21   1147s] # Parasitics Mode: No SPEF/RCDB 
[12/10 02:15:21   1147s] # Signoff Settings: SI Off 
[12/10 02:15:21   1147s] #################################################################################
[12/10 02:15:23   1154s] Topological Sorting (REAL = 0:00:01.0, MEM = 3361.4M, InitMEM = 3346.9M)
[12/10 02:15:23   1155s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'fastView'
[12/10 02:15:23   1155s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/10 02:15:23   1155s] Start delay calculation (fullDC) (4 T). (MEM=3361.43)
[12/10 02:15:24   1156s] End AAE Lib Interpolated Model. (MEM=3383.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:15:27   1167s] Total number of fetched objects 155223
[12/10 02:15:28   1168s] Total number of fetched objects 155223
[12/10 02:15:28   1169s] End Timing Check Calculation. (CPU Time=0:00:01.3, Real Time=0:00:00.0)
[12/10 02:15:29   1170s] End Timing Check Calculation. (CPU Time=0:00:01.3, Real Time=0:00:01.0)
[12/10 02:15:29   1171s] End delay calculation. (MEM=3596.34 CPU=0:00:05.2 REAL=0:00:02.0)
[12/10 02:15:29   1171s] End delay calculation (fullDC). (MEM=3596.34 CPU=0:00:15.3 REAL=0:00:06.0)
[12/10 02:15:29   1171s] *** CDM Built up (cpu=0:00:23.6  real=0:00:08.0  mem= 3596.3M) ***
[12/10 02:15:30   1172s] Setting all clocks to propagated mode.
[12/10 02:15:30   1172s] External - Set all clocks to propagated mode done. (took cpu=0:00:34.4 real=0:00:13.2)
[12/10 02:15:30   1172s] Clock DAG stats after update timingGraph:
[12/10 02:15:30   1172s]   cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:15:30   1172s]   misc counts      : r=4, pp=2
[12/10 02:15:30   1172s]   cell areas       : b=3573.600um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=34.000um^2, total=3618.400um^2
[12/10 02:15:30   1172s]   cell capacitance : b=2.224pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.040pF, total=2.276pF
[12/10 02:15:30   1172s]   sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:15:30   1172s]   wire capacitance : top=0.000pF, trunk=1.342pF, leaf=14.136pF, total=15.478pF
[12/10 02:15:30   1172s]   wire lengths     : top=0.000um, trunk=11724.600um, leaf=122439.800um, total=134164.400um
[12/10 02:15:30   1172s]   hp wire lengths  : top=0.000um, trunk=8923.200um, leaf=29165.900um, total=38089.100um
[12/10 02:15:30   1172s] Clock DAG net violations after update timingGraph: none
[12/10 02:15:30   1172s] Clock DAG primary half-corner transition distribution after update timingGraph:
[12/10 02:15:30   1172s]   Trunk : target=0.118ns count=39 avg=0.070ns sd=0.027ns min=0.000ns max=0.105ns {15 <= 0.071ns, 19 <= 0.094ns, 5 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:15:30   1172s]   Leaf  : target=0.118ns count=320 avg=0.090ns sd=0.009ns min=0.021ns max=0.108ns {9 <= 0.071ns, 287 <= 0.094ns, 21 <= 0.106ns, 3 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:15:30   1172s] Clock DAG library cell distribution after update timingGraph {count}:
[12/10 02:15:30   1172s]    Bufs: BUFX16MA10TR: 20 FRICGX13BA10TR: 12 FRICGX11BA10TR: 305 BUFX5BA10TR: 8 
[12/10 02:15:30   1172s]    Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/10 02:15:30   1172s]   NICGs: AND2X6MA10TR: 1 
[12/10 02:15:30   1172s]  Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/10 02:15:30   1172s] Clock DAG hash after update timingGraph: 318492328628424976 14433538731853487034
[12/10 02:15:30   1173s] Clock DAG hash after update timingGraph: 318492328628424976 14433538731853487034
[12/10 02:15:31   1173s] Primary reporting skew groups after update timingGraph:
[12/10 02:15:31   1173s]   skew_group my_clk/mode: insertion delay [min=0.442, max=0.496, avg=0.474, sd=0.011], skew [0.055 vs 0.058], 100% {0.442, 0.496} (wid=0.115 ws=0.062) (gid=0.415 gs=0.055)
[12/10 02:15:31   1173s]       min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_6_/CK
[12/10 02:15:31   1173s]       max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_31__9_/CK
[12/10 02:15:31   1173s] Skew group summary after update timingGraph:
[12/10 02:15:31   1173s]   skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.149, max=0.193, avg=0.172, sd=0.019], skew [0.044 vs 0.058], 100% {0.149, 0.193} (wid=0.036 ws=0.006) (gid=0.157 gs=0.044)
[12/10 02:15:31   1173s]   skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.149, max=0.193, avg=0.171, sd=0.024], skew [0.044 vs 0.058], 100% {0.149, 0.193} (wid=0.036 ws=0.000) (gid=0.157 gs=0.044)
[12/10 02:15:31   1173s]   skew_group my_clk/mode: insertion delay [min=0.442, max=0.496, avg=0.474, sd=0.011], skew [0.055 vs 0.058], 100% {0.442, 0.496} (wid=0.115 ws=0.062) (gid=0.415 gs=0.055)
[12/10 02:15:31   1173s] Logging CTS constraint violations...
[12/10 02:15:31   1173s]   No violations found.
[12/10 02:15:31   1173s] Logging CTS constraint violations done.
[12/10 02:15:31   1173s] Tidy Up And Update Timing done. (took cpu=0:00:35.7 real=0:00:14.4)
[12/10 02:15:31   1173s] Copying last skew targets (including wire skew targets) from _clock_gen_my_clk_state_reg_1_/mode to _clock_gen_my_clk_state_reg_2_/mode (the duplicate skew group).
[12/10 02:15:31   1173s] Copying last insertion target (including wire insertion delay target) from _clock_gen_my_clk_state_reg_1_/mode to _clock_gen_my_clk_state_reg_2_/mode (the duplicate skew group).
[12/10 02:15:31   1173s] Runtime done. (took cpu=0:08:28 real=0:04:21)
[12/10 02:15:31   1173s] Runtime Report Coverage % = 95.7
[12/10 02:15:31   1173s] Runtime Summary
[12/10 02:15:31   1173s] ===============
[12/10 02:15:31   1173s] Clock Runtime:  (55%) Core CTS         139.04 (Init 6.57, Construction 27.30, Implementation 81.02, eGRPC 8.90, PostConditioning 7.28, Other 7.96)
[12/10 02:15:31   1173s] Clock Runtime:  (32%) CTS services      80.51 (RefinePlace 10.43, EarlyGlobalClock 6.90, NanoRoute 59.36, ExtractRC 3.82, TimingAnalysis 0.00)
[12/10 02:15:31   1173s] Clock Runtime:  (12%) Other CTS         29.95 (Init 6.38, CongRepair/EGR-DP 10.35, TimingUpdate 13.22, Other 0.00)
[12/10 02:15:31   1173s] Clock Runtime: (100%) Total            249.51
[12/10 02:15:31   1173s] 
[12/10 02:15:31   1173s] 
[12/10 02:15:31   1173s] Runtime Summary:
[12/10 02:15:31   1173s] ================
[12/10 02:15:31   1173s] 
[12/10 02:15:31   1173s] -------------------------------------------------------------------------------------------------------------------
[12/10 02:15:31   1173s] wall    % time  children  called  name
[12/10 02:15:31   1173s] -------------------------------------------------------------------------------------------------------------------
[12/10 02:15:31   1173s] 260.66  100.00   260.66     0       
[12/10 02:15:31   1173s] 260.66  100.00   249.51     1     Runtime
[12/10 02:15:31   1173s]   1.23    0.47     1.23     1     CCOpt::Phase::Initialization
[12/10 02:15:31   1173s]   1.23    0.47     1.22     1       Check Prerequisites
[12/10 02:15:31   1173s]   1.22    0.47     0.00     1         Leaving CCOpt scope - CheckPlace
[12/10 02:15:31   1173s]  11.19    4.29    10.89     1     CCOpt::Phase::PreparingToBalance
[12/10 02:15:31   1173s]   0.00    0.00     0.00     1       Leaving CCOpt scope - Initializing power interface
[12/10 02:15:31   1173s]   5.16    1.98     0.00     1       Leaving CCOpt scope - optDesignGlobalRouteStep
[12/10 02:15:31   1173s]   1.07    0.41     0.67     1       Legalization setup
[12/10 02:15:31   1173s]   0.63    0.24     0.00     2         Leaving CCOpt scope - Initializing placement interface
[12/10 02:15:31   1173s]   0.04    0.01     0.00     1         Leaving CCOpt scope - Cleaning up placement interface
[12/10 02:15:31   1173s]   4.65    1.79     0.00     1       Validating CTS configuration
[12/10 02:15:31   1173s]   0.00    0.00     0.00     1         Checking module port directions
[12/10 02:15:31   1173s]   0.00    0.00     0.00     1         Checking for illegal sizes of clock logic instances
[12/10 02:15:31   1173s]   0.54    0.21     0.31     1     Preparing To Balance
[12/10 02:15:31   1173s]   0.03    0.01     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[12/10 02:15:31   1173s]   0.28    0.11     0.00     1       Leaving CCOpt scope - Initializing placement interface
[12/10 02:15:31   1173s]  43.05   16.52    43.05     1     CCOpt::Phase::Construction
[12/10 02:15:31   1173s]  28.60   10.97    28.43     1       Stage::Clustering
[12/10 02:15:31   1173s]  15.59    5.98    14.25     1         Clustering
[12/10 02:15:31   1173s]   0.23    0.09     0.00     1           Initialize for clustering
[12/10 02:15:31   1173s]   7.55    2.90     0.02     1           Bottom-up phase
[12/10 02:15:31   1173s]   0.02    0.01     0.00     1             Clock tree timing engine global stage delay update for slowDC:setup.late
[12/10 02:15:31   1173s]   6.47    2.48     5.70     1           Legalizing clock trees
[12/10 02:15:31   1173s]   4.96    1.90     0.00     1             Leaving CCOpt scope - ClockRefiner
[12/10 02:15:31   1173s]   0.03    0.01     0.00     1             Leaving CCOpt scope - Cleaning up placement interface
[12/10 02:15:31   1173s]   0.37    0.14     0.00     1             Leaving CCOpt scope - Initializing placement interface
[12/10 02:15:31   1173s]   0.35    0.13     0.00     1             Clock tree timing engine global stage delay update for slowDC:setup.late
[12/10 02:15:31   1173s]  12.83    4.92    11.16     1         CongRepair After Initial Clustering
[12/10 02:15:31   1173s]   9.57    3.67     7.97     1           Leaving CCOpt scope - Early Global Route
[12/10 02:15:31   1173s]   2.68    1.03     0.00     1             Early Global Route - eGR only step
[12/10 02:15:31   1173s]   5.29    2.03     0.00     1             Congestion Repair
[12/10 02:15:31   1173s]   1.23    0.47     0.00     1           Leaving CCOpt scope - extractRC
[12/10 02:15:31   1173s]   0.36    0.14     0.00     1           Clock tree timing engine global stage delay update for slowDC:setup.late
[12/10 02:15:31   1173s]   2.23    0.86     2.23     1       Stage::DRV Fixing
[12/10 02:15:31   1173s]   1.07    0.41     0.00     1         Fixing clock tree slew time and max cap violations
[12/10 02:15:31   1173s]   1.16    0.45     0.00     1         Fixing clock tree slew time and max cap violations - detailed pass
[12/10 02:15:31   1173s]  12.22    4.69    12.11     1       Stage::Insertion Delay Reduction
[12/10 02:15:31   1173s]   0.65    0.25     0.00     1         Removing unnecessary root buffering
[12/10 02:15:31   1173s]   0.53    0.20     0.00     1         Removing unconstrained drivers
[12/10 02:15:31   1173s]   0.54    0.21     0.00     1         Reducing insertion delay 1
[12/10 02:15:31   1173s]   1.89    0.73     0.00     1         Removing longest path buffering
[12/10 02:15:31   1173s]   8.49    3.26     0.00     1         Reducing insertion delay 2
[12/10 02:15:31   1173s]  81.98   31.45    81.93     1     CCOpt::Phase::Implementation
[12/10 02:15:31   1173s]   8.65    3.32     8.53     1       Stage::Reducing Power
[12/10 02:15:31   1173s]   1.04    0.40     0.00     1         Improving clock tree routing
[12/10 02:15:31   1173s]   6.31    2.42     0.04     1         Reducing clock tree power 1
[12/10 02:15:31   1173s]   0.04    0.02     0.00     3           Legalizing clock trees
[12/10 02:15:31   1173s]   1.18    0.45     0.00     1         Reducing clock tree power 2
[12/10 02:15:31   1173s]  14.72    5.65    13.77     1       Stage::Balancing
[12/10 02:15:31   1173s]   8.79    3.37     8.21     1         Approximately balancing fragments step
[12/10 02:15:31   1173s]   2.51    0.96     0.00     1           Resolve constraints - Approximately balancing fragments
[12/10 02:15:31   1173s]   0.87    0.33     0.00     1           Estimate delay to be added in balancing - Approximately balancing fragments
[12/10 02:15:31   1173s]   0.72    0.28     0.00     1           Moving gates to improve sub-tree skew
[12/10 02:15:31   1173s]   2.39    0.92     0.00     1           Approximately balancing fragments bottom up
[12/10 02:15:31   1173s]   1.72    0.66     0.00     1           Approximately balancing fragments, wire and cell delays
[12/10 02:15:31   1173s]   1.21    0.46     0.00     1         Improving fragments clock skew
[12/10 02:15:31   1173s]   2.25    0.86     1.68     1         Approximately balancing step
[12/10 02:15:31   1173s]   1.09    0.42     0.00     1           Resolve constraints - Approximately balancing
[12/10 02:15:31   1173s]   0.59    0.23     0.00     1           Approximately balancing, wire and cell delays
[12/10 02:15:31   1173s]   0.57    0.22     0.00     1         Fixing clock tree overload
[12/10 02:15:31   1173s]   0.95    0.37     0.00     1         Approximately balancing paths
[12/10 02:15:31   1173s]  57.35   22.00    56.36     1       Stage::Polishing
[12/10 02:15:31   1173s]   0.31    0.12     0.00     1         Clock tree timing engine global stage delay update for slowDC:setup.late
[12/10 02:15:31   1173s]   0.54    0.21     0.00     1         Merging balancing drivers for power
[12/10 02:15:31   1173s]   1.09    0.42     0.00     1         Improving clock skew
[12/10 02:15:31   1173s]  24.50    9.40    22.58     1         Moving gates to reduce wire capacitance
[12/10 02:15:31   1173s]   1.03    0.40     0.00     2           Artificially removing short and long paths
[12/10 02:15:31   1173s]   3.76    1.44     0.02     1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[12/10 02:15:31   1173s]   0.02    0.01     0.00     1             Legalizing clock trees
[12/10 02:15:31   1173s]   8.74    3.35     0.02     1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[12/10 02:15:31   1173s]   0.02    0.01     0.00     1             Legalizing clock trees
[12/10 02:15:31   1173s]   3.33    1.28     0.03     1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[12/10 02:15:31   1173s]   0.03    0.01     0.00     1             Legalizing clock trees
[12/10 02:15:31   1173s]   5.71    2.19     0.02     1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[12/10 02:15:31   1173s]   0.02    0.01     0.00     1             Legalizing clock trees
[12/10 02:15:31   1173s]   3.54    1.36     0.45     1         Reducing clock tree power 3
[12/10 02:15:31   1173s]   0.43    0.17     0.00     1           Artificially removing short and long paths
[12/10 02:15:31   1173s]   0.01    0.01     0.00     1           Legalizing clock trees
[12/10 02:15:31   1173s]   1.17    0.45     0.00     1         Improving insertion delay
[12/10 02:15:31   1173s]  25.21    9.67    23.44     1         Wire Opt OverFix
[12/10 02:15:31   1173s]  22.09    8.47    20.84     1           Wire Reduction extra effort
[12/10 02:15:31   1173s]   0.42    0.16     0.00     1             Artificially removing short and long paths
[12/10 02:15:31   1173s]   0.42    0.16     0.00     1             Global shorten wires A0
[12/10 02:15:31   1173s]  15.36    5.89     0.00     2             Move For Wirelength - core
[12/10 02:15:31   1173s]   0.25    0.09     0.00     1             Global shorten wires A1
[12/10 02:15:31   1173s]   2.90    1.11     0.00     1             Global shorten wires B
[12/10 02:15:31   1173s]   1.50    0.58     0.00     1             Move For Wirelength - branch
[12/10 02:15:31   1173s]   1.36    0.52     1.36     1           Optimizing orientation
[12/10 02:15:31   1173s]   1.36    0.52     0.00     1             FlipOpt
[12/10 02:15:31   1173s]   1.22    0.47     1.01     1       Stage::Updating netlist
[12/10 02:15:31   1173s]   0.05    0.02     0.00     1         Leaving CCOpt scope - Cleaning up placement interface
[12/10 02:15:31   1173s]   0.96    0.37     0.00     1         Leaving CCOpt scope - ClockRefiner
[12/10 02:15:31   1173s]  17.23    6.61    14.63     1     CCOpt::Phase::eGRPC
[12/10 02:15:31   1173s]   3.54    1.36     2.62     1       Leaving CCOpt scope - Routing Tools
[12/10 02:15:31   1173s]   2.62    1.00     0.00     1         Early Global Route - eGR only step
[12/10 02:15:31   1173s]   1.20    0.46     0.00     1       Leaving CCOpt scope - extractRC
[12/10 02:15:31   1173s]   0.28    0.11     0.00     1       Leaving CCOpt scope - Initializing placement interface
[12/10 02:15:31   1173s]   0.25    0.09     0.25     1       Reset bufferability constraints
[12/10 02:15:31   1173s]   0.25    0.09     0.00     1         Clock tree timing engine global stage delay update for slowDC:setup.late
[12/10 02:15:31   1173s]   0.82    0.31     0.27     1       eGRPC Moving buffers
[12/10 02:15:31   1173s]   0.27    0.10     0.00     1         Violation analysis
[12/10 02:15:31   1173s]   2.81    1.08     0.23     1       eGRPC Initial Pass of Downsizing Clock Tree cells
[12/10 02:15:31   1173s]   0.23    0.09     0.00     1         Artificially removing long paths
[12/10 02:15:31   1173s]   0.69    0.27     0.00     1       eGRPC Fixing DRVs
[12/10 02:15:31   1173s]   0.25    0.10     0.00     1       Reconnecting optimized routes
[12/10 02:15:31   1173s]   0.22    0.09     0.00     1       Violation analysis
[12/10 02:15:31   1173s]   0.04    0.02     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[12/10 02:15:31   1173s]   4.51    1.73     0.00     1       Leaving CCOpt scope - ClockRefiner
[12/10 02:15:31   1173s]  71.39   27.39    69.84     1     CCOpt::Phase::Routing
[12/10 02:15:31   1173s]  68.17   26.15    67.05     1       Leaving CCOpt scope - Routing Tools
[12/10 02:15:31   1173s]   2.63    1.01     0.00     1         Early Global Route - eGR->Nr High Frequency step
[12/10 02:15:31   1173s]  59.36   22.77     0.00     1         NanoRoute
[12/10 02:15:31   1173s]   5.06    1.94     0.00     1         Route Remaining Unrouted Nets
[12/10 02:15:31   1173s]   1.39    0.53     0.00     1       Leaving CCOpt scope - extractRC
[12/10 02:15:31   1173s]   0.28    0.11     0.00     1       Clock tree timing engine global stage delay update for slowDC:setup.late
[12/10 02:15:31   1173s]   7.28    2.79     5.57     1     CCOpt::Phase::PostConditioning
[12/10 02:15:31   1173s]   0.40    0.15     0.00     1       Leaving CCOpt scope - Initializing placement interface
[12/10 02:15:31   1173s]   0.00    0.00     0.00     1       Reset bufferability constraints
[12/10 02:15:31   1173s]   0.82    0.31     0.00     1       PostConditioning Upsizing To Fix DRVs
[12/10 02:15:31   1173s]   1.24    0.48     0.00     1       Recomputing CTS skew targets
[12/10 02:15:31   1173s]   0.58    0.22     0.00     1       PostConditioning Fixing DRVs
[12/10 02:15:31   1173s]   0.89    0.34     0.00     1       Buffering to fix DRVs
[12/10 02:15:31   1173s]   1.09    0.42     0.00     1       PostConditioning Fixing Skew by cell sizing
[12/10 02:15:31   1173s]   0.27    0.10     0.00     1       Reconnecting optimized routes
[12/10 02:15:31   1173s]   0.00    0.00     0.00     1       Update timing and DAG stats after post-conditioning
[12/10 02:15:31   1173s]   0.28    0.11     0.00     1       Clock tree timing engine global stage delay update for slowDC:setup.late
[12/10 02:15:31   1173s]   1.16    0.45     0.00     1     Post-balance tidy up or trial balance steps
[12/10 02:15:31   1173s]  14.44    5.54    13.22     1     Tidy Up And Update Timing
[12/10 02:15:31   1173s]  13.22    5.07     0.00     1       External - Set all clocks to propagated mode
[12/10 02:15:31   1173s] -------------------------------------------------------------------------------------------------------------------
[12/10 02:15:31   1173s] 
[12/10 02:15:31   1173s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/10 02:15:31   1173s] Leaving CCOpt scope - Cleaning up placement interface...
[12/10 02:15:31   1173s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3538.6M, EPOCH TIME: 1670660131.491612
[12/10 02:15:31   1173s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.044, REAL:0.045, MEM:3086.6M, EPOCH TIME: 1670660131.536276
[12/10 02:15:31   1173s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/10 02:15:31   1173s] Synthesizing clock trees with CCOpt done.
[12/10 02:15:31   1173s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/10 02:15:31   1173s] Type 'man IMPSP-9025' for more detail.
[12/10 02:15:31   1173s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2581.1M, totSessionCpu=0:19:34 **
[12/10 02:15:33   1180s] info: unfix 1 clock instance placement location
[12/10 02:15:33   1180s] info: this clock instance will be remarked as fixed at the end of optimiztion
[12/10 02:15:33   1180s] Need call spDPlaceInit before registerPrioInstLoc.
[12/10 02:15:33   1180s] [EEQ-INFO] #EEQ #Cell
[12/10 02:15:33   1180s] [EEQ-INFO] 1    868
[12/10 02:15:33   1180s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/10 02:15:33   1180s] *** InitOpt #2 [begin] : totSession cpu/real = 0:19:40.5/0:09:35.7 (2.1), mem = 3041.3M
[12/10 02:15:33   1180s] GigaOpt running with 4 threads.
[12/10 02:15:33   1180s] Info: 4 threads available for lower-level modules during optimization.
[12/10 02:15:33   1180s] OPERPROF: Starting DPlace-Init at level 1, MEM:3041.3M, EPOCH TIME: 1670660133.828863
[12/10 02:15:33   1180s] z: 2, totalTracks: 1
[12/10 02:15:33   1180s] z: 4, totalTracks: 1
[12/10 02:15:33   1180s] z: 6, totalTracks: 1
[12/10 02:15:33   1180s] z: 8, totalTracks: 1
[12/10 02:15:33   1180s] #spOpts: VtWidth mergeVia=F 
[12/10 02:15:33   1180s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3041.3M, EPOCH TIME: 1670660133.970067
[12/10 02:15:34   1180s] 
[12/10 02:15:34   1180s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:15:34   1180s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.108, REAL:0.109, MEM:3041.3M, EPOCH TIME: 1670660134.078924
[12/10 02:15:34   1180s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3041.3MB).
[12/10 02:15:34   1180s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.289, REAL:0.290, MEM:3041.3M, EPOCH TIME: 1670660134.119230
[12/10 02:15:34   1180s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3041.3M, EPOCH TIME: 1670660134.119607
[12/10 02:15:34   1180s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.026, REAL:0.026, MEM:3041.3M, EPOCH TIME: 1670660134.145395
[12/10 02:15:34   1180s] 
[12/10 02:15:34   1180s] Creating Lib Analyzer ...
[12/10 02:15:34   1181s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/10 02:15:34   1181s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/10 02:15:34   1181s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/10 02:15:34   1181s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/10 02:15:34   1181s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/10 02:15:34   1181s] 
[12/10 02:15:34   1181s] {RT default_rc_corner 0 6 6 0}
[12/10 02:15:36   1183s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:43 mem=3048.4M
[12/10 02:15:36   1183s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:43 mem=3048.4M
[12/10 02:15:36   1183s] Creating Lib Analyzer, finished. 
[12/10 02:15:36   1183s] **optDesign ... cpu = 0:00:10, real = 0:00:05, mem = 2667.1M, totSessionCpu=0:19:43 **
[12/10 02:15:36   1183s] *** optDesign -postCTS ***
[12/10 02:15:36   1183s] DRC Margin: user margin 0.0; extra margin 0.2
[12/10 02:15:36   1183s] Hold Target Slack: user slack 0
[12/10 02:15:36   1183s] Setup Target Slack: user slack 0; extra slack 0.0
[12/10 02:15:36   1183s] setUsefulSkewMode -ecoRoute false
[12/10 02:15:36   1183s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3048.4M, EPOCH TIME: 1670660136.939005
[12/10 02:15:37   1183s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.100, MEM:3048.4M, EPOCH TIME: 1670660137.039285
[12/10 02:15:37   1183s] 
[12/10 02:15:37   1183s] TimeStamp Deleting Cell Server Begin ...
[12/10 02:15:37   1183s] Deleting Lib Analyzer.
[12/10 02:15:37   1183s] 
[12/10 02:15:37   1183s] TimeStamp Deleting Cell Server End ...
[12/10 02:15:37   1183s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/10 02:15:37   1183s] 
[12/10 02:15:37   1183s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/10 02:15:37   1183s] Summary for sequential cells identification: 
[12/10 02:15:37   1183s]   Identified SBFF number: 148
[12/10 02:15:37   1183s]   Identified MBFF number: 0
[12/10 02:15:37   1183s]   Identified SB Latch number: 0
[12/10 02:15:37   1183s]   Identified MB Latch number: 0
[12/10 02:15:37   1183s]   Not identified SBFF number: 0
[12/10 02:15:37   1183s]   Not identified MBFF number: 0
[12/10 02:15:37   1183s]   Not identified SB Latch number: 0
[12/10 02:15:37   1183s]   Not identified MB Latch number: 0
[12/10 02:15:37   1183s]   Number of sequential cells which are not FFs: 106
[12/10 02:15:37   1183s]  Visiting view : slowView
[12/10 02:15:37   1183s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/10 02:15:37   1183s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/10 02:15:37   1183s]  Visiting view : fastView
[12/10 02:15:37   1183s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/10 02:15:37   1183s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/10 02:15:37   1183s] TLC MultiMap info (StdDelay):
[12/10 02:15:37   1183s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/10 02:15:37   1183s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/10 02:15:37   1183s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/10 02:15:37   1183s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/10 02:15:37   1183s]  Setting StdDelay to: 15.6ps
[12/10 02:15:37   1183s] 
[12/10 02:15:37   1183s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/10 02:15:37   1184s] 
[12/10 02:15:37   1184s] TimeStamp Deleting Cell Server Begin ...
[12/10 02:15:37   1184s] 
[12/10 02:15:37   1184s] TimeStamp Deleting Cell Server End ...
[12/10 02:15:37   1184s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3048.4M, EPOCH TIME: 1670660137.490327
[12/10 02:15:37   1184s] All LLGs are deleted
[12/10 02:15:37   1184s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3048.4M, EPOCH TIME: 1670660137.490442
[12/10 02:15:37   1184s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.002, REAL:0.002, MEM:3048.4M, EPOCH TIME: 1670660137.492941
[12/10 02:15:37   1184s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.004, REAL:0.004, MEM:3042.4M, EPOCH TIME: 1670660137.493997
[12/10 02:15:37   1184s] Start to check current routing status for nets...
[12/10 02:15:38   1185s] All nets are already routed correctly.
[12/10 02:15:38   1185s] End to check current routing status for nets (mem=3042.4M)
[12/10 02:15:38   1185s] #optDebug: Start CG creation (mem=3071.0M)
[12/10 02:15:38   1185s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 14.000000 
[12/10 02:15:38   1185s] (cpu=0:00:00.2, mem=3128.0M)
[12/10 02:15:38   1185s]  ...processing cgPrt (cpu=0:00:00.2, mem=3128.0M)
[12/10 02:15:38   1185s]  ...processing cgEgp (cpu=0:00:00.2, mem=3128.0M)
[12/10 02:15:38   1185s]  ...processing cgPbk (cpu=0:00:00.2, mem=3128.0M)
[12/10 02:15:38   1185s]  ...processing cgNrb(cpu=0:00:00.2, mem=3128.0M)
[12/10 02:15:38   1185s]  ...processing cgObs (cpu=0:00:00.2, mem=3128.0M)
[12/10 02:15:38   1185s]  ...processing cgCon (cpu=0:00:00.2, mem=3128.0M)
[12/10 02:15:38   1185s]  ...processing cgPdm (cpu=0:00:00.2, mem=3128.0M)
[12/10 02:15:38   1185s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3128.0M)
[12/10 02:16:19   1226s] Compute RC Scale Done ...
[12/10 02:16:20   1226s] All LLGs are deleted
[12/10 02:16:20   1226s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3118.4M, EPOCH TIME: 1670660180.094330
[12/10 02:16:20   1226s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3118.4M, EPOCH TIME: 1670660180.095154
[12/10 02:16:20   1226s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3118.4M, EPOCH TIME: 1670660180.156221
[12/10 02:16:20   1226s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3118.4M, EPOCH TIME: 1670660180.162126
[12/10 02:16:20   1226s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3118.4M, EPOCH TIME: 1670660180.172407
[12/10 02:16:20   1226s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.008, REAL:0.006, MEM:3118.4M, EPOCH TIME: 1670660180.178264
[12/10 02:16:20   1226s] Fast DP-INIT is on for default
[12/10 02:16:20   1226s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.067, REAL:0.055, MEM:3118.4M, EPOCH TIME: 1670660180.216770
[12/10 02:16:20   1226s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.134, REAL:0.122, MEM:3118.4M, EPOCH TIME: 1670660180.278390
[12/10 02:16:20   1226s] Starting delay calculation for Setup views
[12/10 02:16:20   1227s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/10 02:16:20   1227s] #################################################################################
[12/10 02:16:20   1227s] # Design Stage: PreRoute
[12/10 02:16:20   1227s] # Design Name: toplevel_498
[12/10 02:16:20   1227s] # Design Mode: 90nm
[12/10 02:16:20   1227s] # Analysis Mode: MMMC Non-OCV 
[12/10 02:16:20   1227s] # Parasitics Mode: No SPEF/RCDB 
[12/10 02:16:20   1227s] # Signoff Settings: SI Off 
[12/10 02:16:20   1227s] #################################################################################
[12/10 02:16:21   1229s] Topological Sorting (REAL = 0:00:00.0, MEM = 3116.4M, InitMEM = 3116.4M)
[12/10 02:16:21   1231s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/10 02:16:21   1231s] Calculate delays in BcWc mode...
[12/10 02:16:22   1231s] Start delay calculation (fullDC) (4 T). (MEM=3116.43)
[12/10 02:16:23   1232s] End AAE Lib Interpolated Model. (MEM=3129.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:16:30   1260s] Total number of fetched objects 155223
[12/10 02:16:31   1261s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:01.0)
[12/10 02:16:31   1261s] End delay calculation. (MEM=3264.15 CPU=0:00:24.5 REAL=0:00:07.0)
[12/10 02:16:31   1261s] End delay calculation (fullDC). (MEM=3264.15 CPU=0:00:30.1 REAL=0:00:09.0)
[12/10 02:16:31   1261s] *** CDM Built up (cpu=0:00:34.0  real=0:00:11.0  mem= 3264.2M) ***
[12/10 02:16:32   1264s] *** Done Building Timing Graph (cpu=0:00:38.0 real=0:00:12.0 totSessionCpu=0:21:05 mem=3295.2M)
[12/10 02:16:33   1268s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 28.619  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  32088  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.669%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:34, real = 0:01:02, mem = 2754.9M, totSessionCpu=0:21:08 **
[12/10 02:16:33   1268s] *** InitOpt #2 [finish] : cpu/real = 0:01:27.6/0:01:00.1 (1.5), totSession cpu/real = 0:21:08.1/0:10:35.8 (2.0), mem = 3124.7M
[12/10 02:16:33   1268s] 
[12/10 02:16:33   1268s] =============================================================================================
[12/10 02:16:33   1268s]  Step TAT Report for InitOpt #2                                                 21.10-p004_1
[12/10 02:16:33   1268s] =============================================================================================
[12/10 02:16:33   1268s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:16:33   1268s] ---------------------------------------------------------------------------------------------
[12/10 02:16:33   1268s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:16:33   1268s] [ OptSummaryReport       ]      1   0:00:00.4  (   0.6 % )     0:00:13.9 /  0:00:41.5    3.0
[12/10 02:16:33   1268s] [ DrvReport              ]      1   0:00:01.5  (   2.5 % )     0:00:01.5 /  0:00:02.7    1.8
[12/10 02:16:33   1268s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[12/10 02:16:33   1268s] [ LibAnalyzerInit        ]      1   0:00:02.2  (   3.7 % )     0:00:02.2 /  0:00:02.2    1.0
[12/10 02:16:33   1268s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:16:33   1268s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/10 02:16:33   1268s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:16:33   1268s] [ TimingUpdate           ]      1   0:00:01.1  (   1.7 % )     0:00:11.8 /  0:00:38.0    3.2
[12/10 02:16:33   1268s] [ FullDelayCalc          ]      1   0:00:10.8  (  17.9 % )     0:00:10.8 /  0:00:34.4    3.2
[12/10 02:16:33   1268s] [ TimingReport           ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.4    2.2
[12/10 02:16:33   1268s] [ MISC                   ]          0:00:43.8  (  72.7 % )     0:00:43.8 /  0:00:43.6    1.0
[12/10 02:16:33   1268s] ---------------------------------------------------------------------------------------------
[12/10 02:16:33   1268s]  InitOpt #2 TOTAL                   0:01:00.1  ( 100.0 % )     0:01:00.1 /  0:01:27.6    1.5
[12/10 02:16:33   1268s] ---------------------------------------------------------------------------------------------
[12/10 02:16:33   1268s] 
[12/10 02:16:33   1268s] ** INFO : this run is activating low effort ccoptDesign flow
[12/10 02:16:33   1268s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/10 02:16:33   1268s] ### Creating PhyDesignMc. totSessionCpu=0:21:08 mem=3124.7M
[12/10 02:16:33   1268s] OPERPROF: Starting DPlace-Init at level 1, MEM:3124.7M, EPOCH TIME: 1670660193.895220
[12/10 02:16:33   1268s] z: 2, totalTracks: 1
[12/10 02:16:33   1268s] z: 4, totalTracks: 1
[12/10 02:16:33   1268s] z: 6, totalTracks: 1
[12/10 02:16:33   1268s] z: 8, totalTracks: 1
[12/10 02:16:33   1268s] #spOpts: VtWidth mergeVia=F 
[12/10 02:16:34   1268s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3124.7M, EPOCH TIME: 1670660194.035438
[12/10 02:16:34   1268s] 
[12/10 02:16:34   1268s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:16:34   1268s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.097, REAL:0.098, MEM:3124.7M, EPOCH TIME: 1670660194.133446
[12/10 02:16:34   1268s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3124.7MB).
[12/10 02:16:34   1268s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.277, REAL:0.278, MEM:3124.7M, EPOCH TIME: 1670660194.173718
[12/10 02:16:34   1268s] InstCnt mismatch: prevInstCnt = 153836, ttlInstCnt = 154181
[12/10 02:16:34   1268s] TotalInstCnt at PhyDesignMc Initialization: 154,181
[12/10 02:16:34   1268s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:09 mem=3124.7M
[12/10 02:16:34   1268s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3124.7M, EPOCH TIME: 1670660194.641785
[12/10 02:16:34   1268s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.026, REAL:0.026, MEM:3124.7M, EPOCH TIME: 1670660194.667928
[12/10 02:16:34   1268s] TotalInstCnt at PhyDesignMc Destruction: 154,181
[12/10 02:16:35   1270s] #optDebug: fT-E <X 2 0 0 1>
[12/10 02:16:35   1270s] -congRepairInPostCTS false                 # bool, default=false, private
[12/10 02:16:36   1272s] 
[12/10 02:16:36   1272s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/10 02:16:36   1272s] Summary for sequential cells identification: 
[12/10 02:16:36   1272s]   Identified SBFF number: 148
[12/10 02:16:36   1272s]   Identified MBFF number: 0
[12/10 02:16:36   1272s]   Identified SB Latch number: 0
[12/10 02:16:36   1272s]   Identified MB Latch number: 0
[12/10 02:16:36   1272s]   Not identified SBFF number: 0
[12/10 02:16:36   1272s]   Not identified MBFF number: 0
[12/10 02:16:36   1272s]   Not identified SB Latch number: 0
[12/10 02:16:36   1272s]   Not identified MB Latch number: 0
[12/10 02:16:36   1272s]   Number of sequential cells which are not FFs: 106
[12/10 02:16:36   1272s]  Visiting view : slowView
[12/10 02:16:36   1272s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/10 02:16:36   1272s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/10 02:16:36   1272s]  Visiting view : fastView
[12/10 02:16:36   1272s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/10 02:16:36   1272s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/10 02:16:36   1272s] TLC MultiMap info (StdDelay):
[12/10 02:16:36   1272s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/10 02:16:36   1272s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/10 02:16:36   1272s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/10 02:16:36   1272s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/10 02:16:36   1272s]  Setting StdDelay to: 15.6ps
[12/10 02:16:36   1272s] 
[12/10 02:16:36   1272s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/10 02:16:36   1272s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 4 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 31.2
[12/10 02:16:36   1272s] Begin: GigaOpt Route Type Constraints Refinement
[12/10 02:16:36   1272s] *** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:21:12.6/0:10:38.7 (2.0), mem = 3128.7M
[12/10 02:16:36   1272s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1561211.4
[12/10 02:16:36   1272s] ### Creating RouteCongInterface, started
[12/10 02:16:36   1272s] 
[12/10 02:16:36   1272s] Creating Lib Analyzer ...
[12/10 02:16:36   1272s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/10 02:16:36   1272s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/10 02:16:36   1272s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/10 02:16:36   1272s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/10 02:16:36   1272s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/10 02:16:36   1272s] 
[12/10 02:16:36   1272s] {RT default_rc_corner 0 6 6 0}
[12/10 02:16:38   1274s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:14 mem=3134.2M
[12/10 02:16:38   1274s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:14 mem=3134.2M
[12/10 02:16:38   1274s] Creating Lib Analyzer, finished. 
[12/10 02:16:38   1274s] ### Creating LA Mngr. totSessionCpu=0:21:14 mem=3134.2M
[12/10 02:16:38   1274s] ### Creating LA Mngr, finished. totSessionCpu=0:21:14 mem=3134.2M
[12/10 02:16:38   1274s] 
[12/10 02:16:38   1274s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/10 02:16:38   1274s] 
[12/10 02:16:38   1274s] #optDebug: {0, 1.000}
[12/10 02:16:38   1274s] ### Creating RouteCongInterface, finished
[12/10 02:16:38   1274s] Updated routing constraints on 0 nets.
[12/10 02:16:38   1274s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1561211.4
[12/10 02:16:38   1274s] Bottom Preferred Layer:
[12/10 02:16:38   1274s] +-----------+------------+----------+
[12/10 02:16:38   1274s] |   Layer   |    CLK     |   Rule   |
[12/10 02:16:38   1274s] +-----------+------------+----------+
[12/10 02:16:38   1274s] | M3 (z=3)  |        356 | default  |
[12/10 02:16:38   1274s] +-----------+------------+----------+
[12/10 02:16:38   1274s] Via Pillar Rule:
[12/10 02:16:38   1274s]     None
[12/10 02:16:38   1274s] *** CongRefineRouteType #1 [finish] : cpu/real = 0:00:02.3/0:00:02.1 (1.1), totSession cpu/real = 0:21:14.9/0:10:40.8 (2.0), mem = 3134.2M
[12/10 02:16:38   1274s] 
[12/10 02:16:38   1274s] =============================================================================================
[12/10 02:16:38   1274s]  Step TAT Report for CongRefineRouteType #1                                     21.10-p004_1
[12/10 02:16:38   1274s] =============================================================================================
[12/10 02:16:38   1274s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:16:38   1274s] ---------------------------------------------------------------------------------------------
[12/10 02:16:38   1274s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  63.9 % )     0:00:01.4 /  0:00:01.4    1.0
[12/10 02:16:38   1274s] [ RouteCongInterfaceInit ]      1   0:00:00.6  (  30.1 % )     0:00:02.0 /  0:00:02.1    1.0
[12/10 02:16:38   1274s] [ MISC                   ]          0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.2    1.8
[12/10 02:16:38   1274s] ---------------------------------------------------------------------------------------------
[12/10 02:16:38   1274s]  CongRefineRouteType #1 TOTAL       0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.3    1.1
[12/10 02:16:38   1274s] ---------------------------------------------------------------------------------------------
[12/10 02:16:38   1274s] 
[12/10 02:16:38   1274s] End: GigaOpt Route Type Constraints Refinement
[12/10 02:16:38   1274s] *** Starting optimizing excluded clock nets MEM= 3134.2M) ***
[12/10 02:16:38   1274s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3134.2M) ***
[12/10 02:16:38   1274s] *** Starting optimizing excluded clock nets MEM= 3134.2M) ***
[12/10 02:16:38   1274s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3134.2M) ***
[12/10 02:16:39   1275s] Info: Done creating the CCOpt slew target map.
[12/10 02:16:39   1275s] Begin: GigaOpt high fanout net optimization
[12/10 02:16:39   1275s] GigaOpt HFN: use maxLocalDensity 1.2
[12/10 02:16:39   1275s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 4 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/10 02:16:39   1275s] *** DrvOpt #4 [begin] : totSession cpu/real = 0:21:15.2/0:10:41.2 (2.0), mem = 3134.2M
[12/10 02:16:39   1275s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/10 02:16:39   1275s] Info: 356 nets with fixed/cover wires excluded.
[12/10 02:16:39   1275s] Info: 356 clock nets excluded from IPO operation.
[12/10 02:16:39   1275s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1561211.5
[12/10 02:16:39   1275s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/10 02:16:39   1275s] ### Creating PhyDesignMc. totSessionCpu=0:21:16 mem=3134.2M
[12/10 02:16:39   1275s] OPERPROF: Starting DPlace-Init at level 1, MEM:3134.2M, EPOCH TIME: 1670660199.800214
[12/10 02:16:39   1275s] z: 2, totalTracks: 1
[12/10 02:16:39   1275s] z: 4, totalTracks: 1
[12/10 02:16:39   1275s] z: 6, totalTracks: 1
[12/10 02:16:39   1275s] z: 8, totalTracks: 1
[12/10 02:16:39   1275s] #spOpts: VtWidth mergeVia=F 
[12/10 02:16:39   1275s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3134.2M, EPOCH TIME: 1670660199.947572
[12/10 02:16:40   1276s] 
[12/10 02:16:40   1276s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:16:40   1276s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.106, REAL:0.108, MEM:3134.2M, EPOCH TIME: 1670660200.055730
[12/10 02:16:40   1276s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3134.2MB).
[12/10 02:16:40   1276s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.291, REAL:0.295, MEM:3134.2M, EPOCH TIME: 1670660200.095443
[12/10 02:16:40   1277s] TotalInstCnt at PhyDesignMc Initialization: 154,181
[12/10 02:16:40   1277s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:18 mem=3134.2M
[12/10 02:16:40   1277s] ### Creating RouteCongInterface, started
[12/10 02:16:41   1278s] 
[12/10 02:16:41   1278s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/10 02:16:41   1278s] 
[12/10 02:16:41   1278s] #optDebug: {0, 1.000}
[12/10 02:16:41   1278s] ### Creating RouteCongInterface, finished
[12/10 02:16:41   1278s] ### Creating LA Mngr. totSessionCpu=0:21:18 mem=3134.2M
[12/10 02:16:41   1278s] ### Creating LA Mngr, finished. totSessionCpu=0:21:18 mem=3134.2M
[12/10 02:16:44   1283s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/10 02:16:44   1283s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/10 02:16:44   1283s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 02:16:44   1283s] Total-nets :: 155204, Stn-nets :: 0, ratio :: 0 %
[12/10 02:16:44   1283s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3230.1M, EPOCH TIME: 1670660204.226291
[12/10 02:16:44   1283s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.025, REAL:0.025, MEM:3133.1M, EPOCH TIME: 1670660204.251227
[12/10 02:16:44   1283s] TotalInstCnt at PhyDesignMc Destruction: 154,181
[12/10 02:16:44   1283s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1561211.5
[12/10 02:16:44   1283s] *** DrvOpt #4 [finish] : cpu/real = 0:00:07.9/0:00:05.0 (1.6), totSession cpu/real = 0:21:23.2/0:10:46.2 (2.0), mem = 3133.1M
[12/10 02:16:44   1283s] 
[12/10 02:16:44   1283s] =============================================================================================
[12/10 02:16:44   1283s]  Step TAT Report for DrvOpt #4                                                  21.10-p004_1
[12/10 02:16:44   1283s] =============================================================================================
[12/10 02:16:44   1283s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:16:44   1283s] ---------------------------------------------------------------------------------------------
[12/10 02:16:44   1283s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:16:44   1283s] [ PlacerInterfaceInit    ]      1   0:00:01.2  (  23.7 % )     0:00:01.2 /  0:00:01.9    1.6
[12/10 02:16:44   1283s] [ RouteCongInterfaceInit ]      1   0:00:00.6  (  11.5 % )     0:00:00.6 /  0:00:00.6    1.0
[12/10 02:16:44   1283s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:16:44   1283s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[12/10 02:16:44   1283s] [ MISC                   ]          0:00:03.2  (  64.2 % )     0:00:03.2 /  0:00:05.4    1.7
[12/10 02:16:44   1283s] ---------------------------------------------------------------------------------------------
[12/10 02:16:44   1283s]  DrvOpt #4 TOTAL                    0:00:05.0  ( 100.0 % )     0:00:05.0 /  0:00:07.9    1.6
[12/10 02:16:44   1283s] ---------------------------------------------------------------------------------------------
[12/10 02:16:44   1283s] 
[12/10 02:16:44   1283s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/10 02:16:44   1283s] End: GigaOpt high fanout net optimization
[12/10 02:16:47   1287s] Deleting Lib Analyzer.
[12/10 02:16:47   1287s] Begin: GigaOpt Global Optimization
[12/10 02:16:47   1287s] *info: use new DP (enabled)
[12/10 02:16:47   1287s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 4 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/10 02:16:48   1287s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/10 02:16:48   1287s] Info: 356 nets with fixed/cover wires excluded.
[12/10 02:16:48   1287s] Info: 356 clock nets excluded from IPO operation.
[12/10 02:16:48   1287s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:21:27.5/0:10:50.3 (2.0), mem = 3137.5M
[12/10 02:16:48   1287s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1561211.6
[12/10 02:16:48   1287s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/10 02:16:48   1287s] ### Creating PhyDesignMc. totSessionCpu=0:21:28 mem=3137.5M
[12/10 02:16:48   1287s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/10 02:16:48   1287s] OPERPROF: Starting DPlace-Init at level 1, MEM:3137.5M, EPOCH TIME: 1670660208.340502
[12/10 02:16:48   1287s] z: 2, totalTracks: 1
[12/10 02:16:48   1287s] z: 4, totalTracks: 1
[12/10 02:16:48   1287s] z: 6, totalTracks: 1
[12/10 02:16:48   1287s] z: 8, totalTracks: 1
[12/10 02:16:48   1287s] #spOpts: VtWidth mergeVia=F 
[12/10 02:16:48   1287s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3137.5M, EPOCH TIME: 1670660208.490234
[12/10 02:16:48   1287s] 
[12/10 02:16:48   1287s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:16:48   1287s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.107, REAL:0.108, MEM:3137.5M, EPOCH TIME: 1670660208.597961
[12/10 02:16:48   1287s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3137.5MB).
[12/10 02:16:48   1287s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.296, REAL:0.299, MEM:3137.5M, EPOCH TIME: 1670660208.639725
[12/10 02:16:49   1289s] TotalInstCnt at PhyDesignMc Initialization: 154,181
[12/10 02:16:49   1289s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:29 mem=3137.5M
[12/10 02:16:49   1289s] ### Creating RouteCongInterface, started
[12/10 02:16:49   1289s] 
[12/10 02:16:49   1289s] Creating Lib Analyzer ...
[12/10 02:16:49   1289s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/10 02:16:49   1289s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/10 02:16:49   1289s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/10 02:16:49   1289s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/10 02:16:49   1289s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/10 02:16:49   1289s] 
[12/10 02:16:49   1289s] {RT default_rc_corner 0 6 6 0}
[12/10 02:16:51   1290s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:31 mem=3137.5M
[12/10 02:16:51   1290s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:31 mem=3137.5M
[12/10 02:16:51   1290s] Creating Lib Analyzer, finished. 
[12/10 02:16:51   1291s] 
[12/10 02:16:51   1291s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/10 02:16:51   1291s] 
[12/10 02:16:51   1291s] #optDebug: {0, 1.000}
[12/10 02:16:51   1291s] ### Creating RouteCongInterface, finished
[12/10 02:16:51   1291s] ### Creating LA Mngr. totSessionCpu=0:21:32 mem=3137.5M
[12/10 02:16:51   1291s] ### Creating LA Mngr, finished. totSessionCpu=0:21:32 mem=3137.5M
[12/10 02:16:54   1294s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/10 02:16:54   1294s] *info: 356 clock nets excluded
[12/10 02:16:54   1294s] *info: 2 special nets excluded.
[12/10 02:16:54   1294s] *info: 2 external nets with a tri-state driver excluded.
[12/10 02:16:54   1294s] *info: 14 multi-driver nets excluded.
[12/10 02:16:54   1294s] *info: 2480 no-driver nets excluded.
[12/10 02:16:54   1294s] *info: 356 nets with fixed/cover wires excluded.
[12/10 02:16:55   1295s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3326.4M, EPOCH TIME: 1670660215.508462
[12/10 02:16:55   1295s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:3326.4M, EPOCH TIME: 1670660215.512421
[12/10 02:16:56   1295s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[12/10 02:16:56   1296s] Info: End MT loop @oiCellDelayCachingJob.
[12/10 02:16:57   1297s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/10 02:16:57   1297s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 02:16:57   1297s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/10 02:16:57   1297s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 02:16:57   1297s] |   0.000|   0.000|   89.67%|   0:00:00.0| 3346.4M|  slowView|       NA| NA                                                 |
[12/10 02:16:57   1297s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 02:16:57   1297s] 
[12/10 02:16:57   1297s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=3346.4M) ***
[12/10 02:16:57   1297s] 
[12/10 02:16:57   1297s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=3346.4M) ***
[12/10 02:16:57   1298s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/10 02:16:57   1298s] Total-nets :: 155204, Stn-nets :: 0, ratio :: 0 %
[12/10 02:16:57   1298s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3235.4M, EPOCH TIME: 1670660217.880139
[12/10 02:16:57   1298s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.026, REAL:0.026, MEM:3131.4M, EPOCH TIME: 1670660217.906019
[12/10 02:16:57   1298s] TotalInstCnt at PhyDesignMc Destruction: 154,181
[12/10 02:16:57   1298s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1561211.6
[12/10 02:16:57   1298s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:10.6/0:00:09.6 (1.1), totSession cpu/real = 0:21:38.1/0:10:59.8 (2.0), mem = 3131.4M
[12/10 02:16:57   1298s] 
[12/10 02:16:57   1298s] =============================================================================================
[12/10 02:16:57   1298s]  Step TAT Report for GlobalOpt #1                                               21.10-p004_1
[12/10 02:16:57   1298s] =============================================================================================
[12/10 02:16:57   1298s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:16:57   1298s] ---------------------------------------------------------------------------------------------
[12/10 02:16:57   1298s] [ SlackTraversorInit     ]      1   0:00:01.1  (  11.1 % )     0:00:01.1 /  0:00:01.1    1.0
[12/10 02:16:57   1298s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  14.6 % )     0:00:01.4 /  0:00:01.4    1.0
[12/10 02:16:57   1298s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:16:57   1298s] [ PlacerInterfaceInit    ]      1   0:00:01.3  (  13.4 % )     0:00:01.3 /  0:00:01.9    1.5
[12/10 02:16:57   1298s] [ RouteCongInterfaceInit ]      1   0:00:00.6  (   6.2 % )     0:00:02.0 /  0:00:02.0    1.0
[12/10 02:16:57   1298s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:16:57   1298s] [ TransformInit          ]      1   0:00:03.8  (  39.6 % )     0:00:03.8 /  0:00:03.8    1.0
[12/10 02:16:57   1298s] [ MISC                   ]          0:00:01.4  (  15.2 % )     0:00:01.4 /  0:00:01.7    1.2
[12/10 02:16:57   1298s] ---------------------------------------------------------------------------------------------
[12/10 02:16:57   1298s]  GlobalOpt #1 TOTAL                 0:00:09.6  ( 100.0 % )     0:00:09.6 /  0:00:10.6    1.1
[12/10 02:16:57   1298s] ---------------------------------------------------------------------------------------------
[12/10 02:16:57   1298s] 
[12/10 02:16:57   1298s] End: GigaOpt Global Optimization
[12/10 02:16:57   1298s] *** Timing Is met
[12/10 02:16:57   1298s] *** Check timing (0:00:00.0)
[12/10 02:16:57   1298s] Deleting Lib Analyzer.
[12/10 02:16:57   1298s] GigaOpt Checkpoint: Internal reclaim -numThreads 4 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/10 02:16:58   1298s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/10 02:16:58   1298s] Info: 356 nets with fixed/cover wires excluded.
[12/10 02:16:58   1298s] Info: 356 clock nets excluded from IPO operation.
[12/10 02:16:58   1298s] ### Creating LA Mngr. totSessionCpu=0:21:39 mem=3131.4M
[12/10 02:16:58   1298s] ### Creating LA Mngr, finished. totSessionCpu=0:21:39 mem=3131.4M
[12/10 02:16:58   1298s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/10 02:16:58   1298s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3131.4M, EPOCH TIME: 1670660218.598155
[12/10 02:16:58   1298s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.154, REAL:0.155, MEM:3131.4M, EPOCH TIME: 1670660218.752655
[12/10 02:17:03   1304s] 
[12/10 02:17:03   1304s] Active setup views:
[12/10 02:17:03   1304s]  slowView
[12/10 02:17:03   1304s]   Dominating endpoints: 0
[12/10 02:17:03   1304s]   Dominating TNS: -0.000
[12/10 02:17:03   1304s] 
[12/10 02:17:04   1304s] **INFO: Flow update: Design timing is met.
[12/10 02:17:04   1304s] **INFO: Flow update: Design timing is met.
[12/10 02:17:05   1305s] GigaOpt Checkpoint: Internal reclaim -numThreads 4 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/10 02:17:05   1306s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/10 02:17:05   1306s] Info: 356 nets with fixed/cover wires excluded.
[12/10 02:17:05   1306s] Info: 356 clock nets excluded from IPO operation.
[12/10 02:17:05   1306s] ### Creating LA Mngr. totSessionCpu=0:21:46 mem=3133.9M
[12/10 02:17:05   1306s] ### Creating LA Mngr, finished. totSessionCpu=0:21:46 mem=3133.9M
[12/10 02:17:05   1306s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/10 02:17:05   1306s] ### Creating PhyDesignMc. totSessionCpu=0:21:46 mem=3307.5M
[12/10 02:17:05   1306s] OPERPROF: Starting DPlace-Init at level 1, MEM:3307.5M, EPOCH TIME: 1670660225.750690
[12/10 02:17:05   1306s] z: 2, totalTracks: 1
[12/10 02:17:05   1306s] z: 4, totalTracks: 1
[12/10 02:17:05   1306s] z: 6, totalTracks: 1
[12/10 02:17:05   1306s] z: 8, totalTracks: 1
[12/10 02:17:05   1306s] #spOpts: VtWidth mergeVia=F 
[12/10 02:17:05   1306s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3307.5M, EPOCH TIME: 1670660225.896915
[12/10 02:17:05   1306s] 
[12/10 02:17:05   1306s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:17:05   1306s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.098, REAL:0.099, MEM:3307.5M, EPOCH TIME: 1670660225.995541
[12/10 02:17:06   1306s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3307.5MB).
[12/10 02:17:06   1306s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.285, REAL:0.287, MEM:3307.5M, EPOCH TIME: 1670660226.037213
[12/10 02:17:06   1308s] TotalInstCnt at PhyDesignMc Initialization: 154,181
[12/10 02:17:06   1308s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:48 mem=3339.5M
[12/10 02:17:06   1308s] Begin: Area Reclaim Optimization
[12/10 02:17:06   1308s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:21:48.2/0:11:08.9 (2.0), mem = 3339.5M
[12/10 02:17:06   1308s] 
[12/10 02:17:06   1308s] Creating Lib Analyzer ...
[12/10 02:17:07   1308s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/10 02:17:07   1308s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/10 02:17:07   1308s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/10 02:17:07   1308s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/10 02:17:07   1308s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/10 02:17:07   1308s] 
[12/10 02:17:07   1308s] {RT default_rc_corner 0 6 6 0}
[12/10 02:17:08   1309s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:50 mem=3341.5M
[12/10 02:17:08   1309s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:50 mem=3341.5M
[12/10 02:17:08   1309s] Creating Lib Analyzer, finished. 
[12/10 02:17:08   1309s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1561211.7
[12/10 02:17:08   1309s] ### Creating RouteCongInterface, started
[12/10 02:17:09   1310s] 
[12/10 02:17:09   1310s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/10 02:17:09   1310s] 
[12/10 02:17:09   1310s] #optDebug: {0, 1.000}
[12/10 02:17:09   1310s] ### Creating RouteCongInterface, finished
[12/10 02:17:09   1310s] ### Creating LA Mngr. totSessionCpu=0:21:50 mem=3341.5M
[12/10 02:17:09   1310s] ### Creating LA Mngr, finished. totSessionCpu=0:21:50 mem=3341.5M
[12/10 02:17:09   1310s] Usable buffer cells for single buffer setup transform:
[12/10 02:17:09   1310s] BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR 
[12/10 02:17:09   1310s] Number of usable buffer cells above: 28
[12/10 02:17:10   1311s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3342.8M, EPOCH TIME: 1670660230.551433
[12/10 02:17:10   1311s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:3342.8M, EPOCH TIME: 1670660230.555326
[12/10 02:17:12   1313s] Reclaim Optimization WNS Slack 0.031  TNS Slack 0.000 Density 89.67
[12/10 02:17:12   1313s] +---------+---------+--------+--------+------------+--------+
[12/10 02:17:12   1313s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/10 02:17:12   1313s] +---------+---------+--------+--------+------------+--------+
[12/10 02:17:12   1313s] |   89.67%|        -|   0.031|   0.000|   0:00:00.0| 3348.2M|
[12/10 02:17:17   1327s] |   89.67%|       52|   0.031|   0.000|   0:00:05.0| 3547.7M|
[12/10 02:17:19   1331s] |   89.66%|       35|   0.031|   0.000|   0:00:02.0| 3547.7M|
[12/10 02:17:20   1332s] |   89.66%|        6|   0.031|   0.000|   0:00:01.0| 3547.7M|
[12/10 02:17:20   1333s] |   89.66%|        3|   0.031|   0.000|   0:00:00.0| 3547.7M|
[12/10 02:17:21   1334s] |   89.66%|        2|   0.031|   0.000|   0:00:01.0| 3547.7M|
[12/10 02:17:21   1335s] #optDebug: <stH: 2.0000 MiSeL: 30.3560>
[12/10 02:17:22   1335s] |   89.66%|        0|   0.031|   0.000|   0:00:01.0| 3547.7M|
[12/10 02:17:24   1341s] |   89.63%|      115|   0.031|   0.000|   0:00:02.0| 3547.7M|
[12/10 02:17:46   1407s] |   89.19%|     2384|   0.031|   0.000|   0:00:22.0| 3558.7M|
[12/10 02:17:49   1414s] |   89.18%|       64|   0.031|   0.000|   0:00:03.0| 3558.7M|
[12/10 02:17:49   1414s] |   89.18%|        0|   0.031|   0.000|   0:00:00.0| 3558.7M|
[12/10 02:17:49   1414s] #optDebug: <stH: 2.0000 MiSeL: 30.3560>
[12/10 02:17:49   1414s] #optDebug: RTR_SNLTF <10.0000 2.0000> <20.0000> 
[12/10 02:17:50   1415s] |   89.18%|        0|   0.031|   0.000|   0:00:01.0| 3558.7M|
[12/10 02:17:50   1415s] +---------+---------+--------+--------+------------+--------+
[12/10 02:17:50   1415s] Reclaim Optimization End WNS Slack 0.031  TNS Slack 0.000 Density 89.18
[12/10 02:17:50   1415s] 
[12/10 02:17:50   1415s] ** Summary: Restruct = 98 Buffer Deletion = 12 Declone = 118 Resize = 2448 **
[12/10 02:17:50   1415s] --------------------------------------------------------------
[12/10 02:17:50   1415s] |                                   | Total     | Sequential |
[12/10 02:17:50   1415s] --------------------------------------------------------------
[12/10 02:17:50   1415s] | Num insts resized                 |    2400  |     223    |
[12/10 02:17:50   1415s] | Num insts undone                  |       0  |       0    |
[12/10 02:17:50   1415s] | Num insts Downsized               |    2400  |     223    |
[12/10 02:17:50   1415s] | Num insts Samesized               |       0  |       0    |
[12/10 02:17:50   1415s] | Num insts Upsized                 |       0  |       0    |
[12/10 02:17:50   1415s] | Num multiple commits+uncommits    |      48  |       -    |
[12/10 02:17:50   1415s] --------------------------------------------------------------
[12/10 02:17:50   1415s] End: Core Area Reclaim Optimization (cpu = 0:01:48) (real = 0:00:44.0) **
[12/10 02:17:50   1415s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3558.7M, EPOCH TIME: 1670660270.805828
[12/10 02:17:50   1415s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.028, REAL:0.028, MEM:3488.7M, EPOCH TIME: 1670660270.833880
[12/10 02:17:50   1415s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3488.7M, EPOCH TIME: 1670660270.863919
[12/10 02:17:50   1415s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3488.7M, EPOCH TIME: 1670660270.864053
[12/10 02:17:51   1415s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3488.7M, EPOCH TIME: 1670660271.006125
[12/10 02:17:51   1416s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.159, REAL:0.160, MEM:3488.7M, EPOCH TIME: 1670660271.165736
[12/10 02:17:51   1416s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3488.7M, EPOCH TIME: 1670660271.207973
[12/10 02:17:51   1416s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.004, REAL:0.004, MEM:3488.7M, EPOCH TIME: 1670660271.211989
[12/10 02:17:51   1416s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.346, REAL:0.348, MEM:3488.7M, EPOCH TIME: 1670660271.212144
[12/10 02:17:51   1416s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.346, REAL:0.348, MEM:3488.7M, EPOCH TIME: 1670660271.212172
[12/10 02:17:51   1416s] TDRefine: refinePlace mode is spiral
[12/10 02:17:51   1416s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1561211.7
[12/10 02:17:51   1416s] OPERPROF: Starting RefinePlace at level 1, MEM:3488.7M, EPOCH TIME: 1670660271.212301
[12/10 02:17:51   1416s] *** Starting refinePlace (0:23:36 mem=3488.7M) ***
[12/10 02:17:51   1416s] Total net bbox length = 2.690e+06 (1.423e+06 1.266e+06) (ext = 1.197e+03)
[12/10 02:17:51   1416s] 
[12/10 02:17:51   1416s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:17:51   1416s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/10 02:17:51   1416s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/10 02:17:51   1416s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/10 02:17:51   1416s] Type 'man IMPSP-5140' for more detail.
[12/10 02:17:51   1416s] **WARN: (IMPSP-315):	Found 166406 instances insts with no PG Term connections.
[12/10 02:17:51   1416s] Type 'man IMPSP-315' for more detail.
[12/10 02:17:51   1416s] (I)      Default power domain name = toplevel_498
[12/10 02:17:51   1416s] .Default power domain name = toplevel_498
[12/10 02:17:51   1416s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:3492.3M, EPOCH TIME: 1670660271.511879
[12/10 02:17:51   1416s] Starting refinePlace ...
[12/10 02:17:51   1416s] Default power domain name = toplevel_498
[12/10 02:17:51   1416s] .One DDP V2 for no tweak run.
[12/10 02:17:52   1417s] 
[12/10 02:17:52   1417s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/10 02:17:53   1419s] Move report: legalization moves 3 insts, mean move: 0.33 um, max move: 0.60 um spiral
[12/10 02:17:53   1419s] 	Max move on inst (U8764): (615.80, 18.00) --> (616.40, 18.00)
[12/10 02:17:53   1419s] [CPU] RefinePlace/Spiral (cpu=0:00:00.9, real=0:00:00.0)
[12/10 02:17:53   1419s] [CPU] RefinePlace/Commit (cpu=0:00:01.7, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.7, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/10 02:17:53   1419s] [CPU] RefinePlace/Legalization (cpu=0:00:03.3, real=0:00:02.0, mem=3497.0MB) @(0:23:36 - 0:23:40).
[12/10 02:17:53   1419s] Move report: Detail placement moves 3 insts, mean move: 0.33 um, max move: 0.60 um 
[12/10 02:17:53   1419s] 	Max move on inst (U8764): (615.80, 18.00) --> (616.40, 18.00)
[12/10 02:17:53   1419s] 	Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 3497.0MB
[12/10 02:17:53   1419s] Statistics of distance of Instance movement in refine placement:
[12/10 02:17:53   1419s]   maximum (X+Y) =         0.60 um
[12/10 02:17:53   1419s]   inst (U8764) with max move: (615.8, 18) -> (616.4, 18)
[12/10 02:17:53   1419s]   mean    (X+Y) =         0.33 um
[12/10 02:17:53   1419s] Summary Report:
[12/10 02:17:53   1419s] Instances move: 3 (out of 153691 movable)
[12/10 02:17:53   1419s] Instances flipped: 0
[12/10 02:17:53   1419s] Mean displacement: 0.33 um
[12/10 02:17:53   1419s] Max displacement: 0.60 um (Instance: U8764) (615.8, 18) -> (616.4, 18)
[12/10 02:17:53   1419s] 	Length: 10 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: XOR2X0P5MA10TR
[12/10 02:17:53   1419s] Total instances moved : 3
[12/10 02:17:53   1419s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.490, REAL:2.071, MEM:3497.0M, EPOCH TIME: 1670660273.583021
[12/10 02:17:53   1420s] Total net bbox length = 2.690e+06 (1.423e+06 1.266e+06) (ext = 1.197e+03)
[12/10 02:17:53   1420s] Runtime: CPU: 0:00:03.8 REAL: 0:00:02.0 MEM: 3497.0MB
[12/10 02:17:53   1420s] [CPU] RefinePlace/total (cpu=0:00:03.8, real=0:00:02.0, mem=3497.0MB) @(0:23:36 - 0:23:40).
[12/10 02:17:53   1420s] *** Finished refinePlace (0:23:40 mem=3497.0M) ***
[12/10 02:17:53   1420s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1561211.7
[12/10 02:17:53   1420s] OPERPROF: Finished RefinePlace at level 1, CPU:3.884, REAL:2.467, MEM:3497.0M, EPOCH TIME: 1670660273.679753
[12/10 02:17:54   1420s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3497.0M, EPOCH TIME: 1670660274.314531
[12/10 02:17:54   1420s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.025, REAL:0.025, MEM:3494.0M, EPOCH TIME: 1670660274.339906
[12/10 02:17:54   1420s] *** maximum move = 0.60 um ***
[12/10 02:17:54   1420s] *** Finished re-routing un-routed nets (3494.0M) ***
[12/10 02:17:54   1420s] OPERPROF: Starting DPlace-Init at level 1, MEM:3494.0M, EPOCH TIME: 1670660274.613791
[12/10 02:17:54   1421s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3494.0M, EPOCH TIME: 1670660274.757870
[12/10 02:17:54   1421s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.182, REAL:0.183, MEM:3494.0M, EPOCH TIME: 1670660274.941043
[12/10 02:17:54   1421s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3494.0M, EPOCH TIME: 1670660274.981159
[12/10 02:17:54   1421s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.004, REAL:0.004, MEM:3494.0M, EPOCH TIME: 1670660274.984751
[12/10 02:17:54   1421s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.369, REAL:0.371, MEM:3494.0M, EPOCH TIME: 1670660274.984870
[12/10 02:17:55   1423s] 
[12/10 02:17:55   1423s] *** Finish Physical Update (cpu=0:00:07.3 real=0:00:05.0 mem=3494.0M) ***
[12/10 02:17:55   1423s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1561211.7
[12/10 02:17:55   1423s] *** AreaOpt #1 [finish] : cpu/real = 0:01:54.8/0:00:49.0 (2.3), totSession cpu/real = 0:23:43.0/0:11:57.9 (2.0), mem = 3494.0M
[12/10 02:17:55   1423s] 
[12/10 02:17:55   1423s] =============================================================================================
[12/10 02:17:55   1423s]  Step TAT Report for AreaOpt #1                                                 21.10-p004_1
[12/10 02:17:55   1423s] =============================================================================================
[12/10 02:17:55   1423s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:17:55   1423s] ---------------------------------------------------------------------------------------------
[12/10 02:17:55   1423s] [ SlackTraversorInit     ]      1   0:00:01.1  (   2.2 % )     0:00:01.1 /  0:00:01.1    1.0
[12/10 02:17:55   1423s] [ LibAnalyzerInit        ]      1   0:00:01.6  (   3.3 % )     0:00:01.6 /  0:00:01.6    1.0
[12/10 02:17:55   1423s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:17:55   1423s] [ RouteCongInterfaceInit ]      1   0:00:00.6  (   1.2 % )     0:00:00.6 /  0:00:00.6    1.0
[12/10 02:17:55   1423s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:17:55   1423s] [ OptSingleIteration     ]     11   0:00:01.2  (   2.4 % )     0:00:33.0 /  0:01:36.7    2.9
[12/10 02:17:55   1423s] [ OptGetWeight           ]   1683   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.4
[12/10 02:17:55   1423s] [ OptEval                ]   1683   0:00:05.9  (  12.1 % )     0:00:05.9 /  0:00:20.2    3.4
[12/10 02:17:55   1423s] [ OptCommit              ]   1683   0:00:00.5  (   1.0 % )     0:00:00.5 /  0:00:00.5    1.0
[12/10 02:17:55   1423s] [ PostCommitDelayUpdate  ]   1683   0:00:02.3  (   4.7 % )     0:00:09.6 /  0:00:28.9    3.0
[12/10 02:17:55   1423s] [ IncrDelayCalc          ]   1295   0:00:07.3  (  14.8 % )     0:00:07.3 /  0:00:26.6    3.7
[12/10 02:17:55   1423s] [ RefinePlace            ]      1   0:00:05.1  (  10.4 % )     0:00:05.1 /  0:00:07.3    1.4
[12/10 02:17:55   1423s] [ IncrTimingUpdate       ]    229   0:00:15.8  (  32.2 % )     0:00:15.8 /  0:00:45.7    2.9
[12/10 02:17:55   1423s] [ MISC                   ]          0:00:07.6  (  15.5 % )     0:00:07.6 /  0:00:07.5    1.0
[12/10 02:17:55   1423s] ---------------------------------------------------------------------------------------------
[12/10 02:17:55   1423s]  AreaOpt #1 TOTAL                   0:00:49.0  ( 100.0 % )     0:00:49.0 /  0:01:54.8    2.3
[12/10 02:17:55   1423s] ---------------------------------------------------------------------------------------------
[12/10 02:17:55   1423s] 
[12/10 02:17:55   1423s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3383.8M, EPOCH TIME: 1670660275.915648
[12/10 02:17:55   1423s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.034, REAL:0.034, MEM:3192.8M, EPOCH TIME: 1670660275.950025
[12/10 02:17:55   1423s] TotalInstCnt at PhyDesignMc Destruction: 154,046
[12/10 02:17:55   1423s] End: Area Reclaim Optimization (cpu=0:01:55, real=0:00:49, mem=3192.76M, totSessionCpu=0:23:43).
[12/10 02:17:55   1423s] Starting local wire reclaim
[12/10 02:17:55   1423s] Enhanced MH flow has been turned off for floorplan mode.
[12/10 02:17:55   1423s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3192.8M, EPOCH TIME: 1670660275.989512
[12/10 02:17:55   1423s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3192.8M, EPOCH TIME: 1670660275.989582
[12/10 02:17:55   1423s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3192.8M, EPOCH TIME: 1670660275.989630
[12/10 02:17:55   1423s] z: 2, totalTracks: 1
[12/10 02:17:55   1423s] z: 4, totalTracks: 1
[12/10 02:17:55   1423s] z: 6, totalTracks: 1
[12/10 02:17:55   1423s] z: 8, totalTracks: 1
[12/10 02:17:56   1423s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3192.8M, EPOCH TIME: 1670660276.135655
[12/10 02:17:56   1423s] 
[12/10 02:17:56   1423s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:17:56   1423s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.113, REAL:0.113, MEM:3192.8M, EPOCH TIME: 1670660276.249040
[12/10 02:17:56   1423s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3192.8MB).
[12/10 02:17:56   1423s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.299, REAL:0.300, MEM:3192.8M, EPOCH TIME: 1670660276.290097
[12/10 02:17:56   1423s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.299, REAL:0.301, MEM:3192.8M, EPOCH TIME: 1670660276.290129
[12/10 02:17:56   1423s] TDRefine: refinePlace mode is spiral
[12/10 02:17:56   1423s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1561211.8
[12/10 02:17:56   1423s] OPERPROF:   Starting RefinePlace at level 2, MEM:3192.8M, EPOCH TIME: 1670660276.290199
[12/10 02:17:56   1423s] *** Starting refinePlace (0:23:43 mem=3192.8M) ***
[12/10 02:17:56   1423s] Total net bbox length = 2.690e+06 (1.423e+06 1.266e+06) (ext = 1.197e+03)
[12/10 02:17:56   1423s] 
[12/10 02:17:56   1423s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:17:56   1423s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/10 02:17:56   1423s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/10 02:17:56   1423s] Type 'man IMPSP-5140' for more detail.
[12/10 02:17:56   1423s] **WARN: (IMPSP-315):	Found 166406 instances insts with no PG Term connections.
[12/10 02:17:56   1423s] Type 'man IMPSP-315' for more detail.
[12/10 02:17:56   1423s] Default power domain name = toplevel_498
[12/10 02:17:56   1423s] .Default power domain name = toplevel_498
[12/10 02:17:56   1423s] .OPERPROF:     Starting RefinePlace2 at level 3, MEM:3192.8M, EPOCH TIME: 1670660276.604953
[12/10 02:17:56   1423s] Starting refinePlace ...
[12/10 02:17:56   1423s] Default power domain name = toplevel_498
[12/10 02:17:56   1423s] .One DDP V2 for no tweak run.
[12/10 02:17:57   1424s] 
[12/10 02:17:57   1424s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/10 02:17:58   1427s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/10 02:17:58   1427s] [CPU] RefinePlace/Spiral (cpu=0:00:00.8, real=0:00:00.0)
[12/10 02:17:58   1427s] [CPU] RefinePlace/Commit (cpu=0:00:01.9, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.9, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/10 02:17:58   1427s] [CPU] RefinePlace/Legalization (cpu=0:00:03.4, real=0:00:02.0, mem=3196.2MB) @(0:23:44 - 0:23:47).
[12/10 02:17:58   1427s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/10 02:17:58   1427s] 	Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 3196.2MB
[12/10 02:17:58   1427s] Statistics of distance of Instance movement in refine placement:
[12/10 02:17:58   1427s]   maximum (X+Y) =         0.00 um
[12/10 02:17:58   1427s]   mean    (X+Y) =         0.00 um
[12/10 02:17:58   1427s] Summary Report:
[12/10 02:17:58   1427s] Instances move: 0 (out of 153691 movable)
[12/10 02:17:58   1427s] Instances flipped: 0
[12/10 02:17:58   1427s] Mean displacement: 0.00 um
[12/10 02:17:58   1427s] Max displacement: 0.00 um 
[12/10 02:17:58   1427s] Total instances moved : 0
[12/10 02:17:58   1427s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.550, REAL:2.119, MEM:3196.2M, EPOCH TIME: 1670660278.723665
[12/10 02:17:58   1427s] Total net bbox length = 2.690e+06 (1.423e+06 1.266e+06) (ext = 1.197e+03)
[12/10 02:17:58   1427s] Runtime: CPU: 0:00:03.9 REAL: 0:00:02.0 MEM: 3196.2MB
[12/10 02:17:58   1427s] [CPU] RefinePlace/total (cpu=0:00:03.9, real=0:00:02.0, mem=3196.2MB) @(0:23:43 - 0:23:47).
[12/10 02:17:58   1427s] *** Finished refinePlace (0:23:47 mem=3196.2M) ***
[12/10 02:17:58   1427s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1561211.8
[12/10 02:17:58   1427s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.960, REAL:2.530, MEM:3196.2M, EPOCH TIME: 1670660278.820296
[12/10 02:17:58   1427s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3196.2M, EPOCH TIME: 1670660278.820330
[12/10 02:17:58   1427s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.024, REAL:0.025, MEM:3194.2M, EPOCH TIME: 1670660278.844897
[12/10 02:17:58   1427s] OPERPROF: Finished RefinePlace2 at level 1, CPU:4.283, REAL:2.856, MEM:3194.2M, EPOCH TIME: 1670660278.845018
[12/10 02:17:59   1428s] eGR doReRoute: optGuide
[12/10 02:17:59   1428s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3197.2M, EPOCH TIME: 1670660279.882132
[12/10 02:17:59   1428s] All LLGs are deleted
[12/10 02:17:59   1428s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3197.2M, EPOCH TIME: 1670660279.882219
[12/10 02:17:59   1428s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.083, REAL:0.084, MEM:3197.2M, EPOCH TIME: 1670660279.965922
[12/10 02:17:59   1428s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.084, REAL:0.085, MEM:3194.2M, EPOCH TIME: 1670660279.966798
[12/10 02:17:59   1428s] ### Creating LA Mngr. totSessionCpu=0:23:48 mem=3194.2M
[12/10 02:17:59   1428s] ### Creating LA Mngr, finished. totSessionCpu=0:23:48 mem=3194.2M
[12/10 02:18:00   1428s] Started Early Global Route kernel ( Curr Mem: 3194.21 MB )
[12/10 02:18:00   1428s] (I)      ==================== Layers =====================
[12/10 02:18:00   1428s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:18:00   1428s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/10 02:18:00   1428s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:18:00   1428s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/10 02:18:00   1428s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/10 02:18:00   1428s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/10 02:18:00   1428s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/10 02:18:00   1428s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/10 02:18:00   1428s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/10 02:18:00   1428s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/10 02:18:00   1428s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/10 02:18:00   1428s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/10 02:18:00   1428s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/10 02:18:00   1428s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/10 02:18:00   1428s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/10 02:18:00   1428s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/10 02:18:00   1428s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/10 02:18:00   1428s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/10 02:18:00   1428s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/10 02:18:00   1428s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/10 02:18:00   1428s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:18:00   1428s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/10 02:18:00   1428s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/10 02:18:00   1428s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/10 02:18:00   1428s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/10 02:18:00   1428s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/10 02:18:00   1428s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:18:00   1428s] (I)      Started Import and model ( Curr Mem: 3194.21 MB )
[12/10 02:18:00   1428s] (I)      Default power domain name = toplevel_498
[12/10 02:18:00   1428s] .== Non-default Options ==
[12/10 02:18:00   1429s] (I)      Maximum routing layer                              : 6
[12/10 02:18:00   1429s] (I)      Number of threads                                  : 4
[12/10 02:18:00   1429s] (I)      Method to set GCell size                           : row
[12/10 02:18:00   1429s] (I)      Counted 10337 PG shapes. We will not process PG shapes layer by layer.
[12/10 02:18:00   1429s] (I)      Use row-based GCell size
[12/10 02:18:00   1429s] (I)      Use row-based GCell align
[12/10 02:18:00   1429s] (I)      layer 0 area = 168000
[12/10 02:18:00   1429s] (I)      layer 1 area = 208000
[12/10 02:18:00   1429s] (I)      layer 2 area = 208000
[12/10 02:18:00   1429s] (I)      layer 3 area = 208000
[12/10 02:18:00   1429s] (I)      layer 4 area = 208000
[12/10 02:18:00   1429s] (I)      layer 5 area = 208000
[12/10 02:18:00   1429s] (I)      GCell unit size   : 4000
[12/10 02:18:00   1429s] (I)      GCell multiplier  : 1
[12/10 02:18:00   1429s] (I)      GCell row height  : 4000
[12/10 02:18:00   1429s] (I)      Actual row height : 4000
[12/10 02:18:00   1429s] (I)      GCell align ref   : 0 0
[12/10 02:18:00   1429s] [NR-eGR] Track table information for default rule: 
[12/10 02:18:00   1429s] [NR-eGR] M1 has no routable track
[12/10 02:18:00   1429s] [NR-eGR] M2 has single uniform track structure
[12/10 02:18:00   1429s] [NR-eGR] M3 has single uniform track structure
[12/10 02:18:00   1429s] [NR-eGR] M4 has single uniform track structure
[12/10 02:18:00   1429s] [NR-eGR] M5 has single uniform track structure
[12/10 02:18:00   1429s] [NR-eGR] M6 has single uniform track structure
[12/10 02:18:00   1429s] (I)      =============== Default via ================
[12/10 02:18:00   1429s] (I)      +---+------------------+-------------------+
[12/10 02:18:00   1429s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/10 02:18:00   1429s] (I)      +---+------------------+-------------------+
[12/10 02:18:00   1429s] (I)      | 1 |    3  VIA1_X     |   35  VIA1_2CUT_N |
[12/10 02:18:00   1429s] (I)      | 2 |    7  VIA2_X     |   37  VIA2_2CUT_E |
[12/10 02:18:00   1429s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/10 02:18:00   1429s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/10 02:18:00   1429s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/10 02:18:00   1429s] (I)      | 6 |   23  VIA6_X     |   53  VIA6_2CUT_E |
[12/10 02:18:00   1429s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/10 02:18:00   1429s] (I)      | 8 |   31  VIA8_X     |   61  VIA8_2CUT_E |
[12/10 02:18:00   1429s] (I)      +---+------------------+-------------------+
[12/10 02:18:00   1429s] [NR-eGR] Read 17358 PG shapes
[12/10 02:18:00   1429s] [NR-eGR] Read 0 clock shapes
[12/10 02:18:00   1429s] [NR-eGR] Read 0 other shapes
[12/10 02:18:00   1429s] [NR-eGR] #Routing Blockages  : 0
[12/10 02:18:00   1429s] [NR-eGR] #Instance Blockages : 0
[12/10 02:18:00   1429s] [NR-eGR] #PG Blockages       : 17358
[12/10 02:18:00   1429s] [NR-eGR] #Halo Blockages     : 0
[12/10 02:18:00   1429s] [NR-eGR] #Boundary Blockages : 0
[12/10 02:18:00   1429s] [NR-eGR] #Clock Blockages    : 0
[12/10 02:18:00   1429s] [NR-eGR] #Other Blockages    : 0
[12/10 02:18:00   1429s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/10 02:18:00   1429s] [NR-eGR] Num Prerouted Nets = 356  Num Prerouted Wires = 73410
[12/10 02:18:01   1429s] [NR-eGR] Read 155069 nets ( ignored 356 )
[12/10 02:18:01   1429s] (I)      early_global_route_priority property id does not exist.
[12/10 02:18:01   1429s] (I)      Read Num Blocks=17358  Num Prerouted Wires=73410  Num CS=0
[12/10 02:18:01   1429s] (I)      Layer 1 (V) : #blockages 4956 : #preroutes 38221
[12/10 02:18:01   1429s] (I)      Layer 2 (H) : #blockages 4956 : #preroutes 31103
[12/10 02:18:01   1429s] (I)      Layer 3 (V) : #blockages 4956 : #preroutes 4072
[12/10 02:18:01   1429s] (I)      Layer 4 (H) : #blockages 2490 : #preroutes 14
[12/10 02:18:01   1429s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/10 02:18:01   1429s] (I)      Number of ignored nets                =    356
[12/10 02:18:01   1429s] (I)      Number of connected nets              =      0
[12/10 02:18:01   1429s] (I)      Number of fixed nets                  =    356.  Ignored: Yes
[12/10 02:18:01   1429s] (I)      Number of clock nets                  =    356.  Ignored: No
[12/10 02:18:01   1429s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/10 02:18:01   1429s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/10 02:18:01   1429s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/10 02:18:01   1429s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/10 02:18:01   1429s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/10 02:18:01   1429s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/10 02:18:01   1429s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/10 02:18:01   1429s] (I)      Ndr track 0 does not exist
[12/10 02:18:01   1429s] (I)      Ndr track 0 does not exist
[12/10 02:18:01   1429s] (I)      ---------------------Grid Graph Info--------------------
[12/10 02:18:01   1429s] (I)      Routing area        : (0, 0) - (1650000, 1650000)
[12/10 02:18:01   1429s] (I)      Core area           : (0, 0) - (1650000, 1650000)
[12/10 02:18:01   1429s] (I)      Site width          :   400  (dbu)
[12/10 02:18:01   1429s] (I)      Row height          :  4000  (dbu)
[12/10 02:18:01   1429s] (I)      GCell row height    :  4000  (dbu)
[12/10 02:18:01   1429s] (I)      GCell width         :  4000  (dbu)
[12/10 02:18:01   1429s] (I)      GCell height        :  4000  (dbu)
[12/10 02:18:01   1429s] (I)      Grid                :   413   413     6
[12/10 02:18:01   1429s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/10 02:18:01   1429s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/10 02:18:01   1429s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/10 02:18:01   1429s] (I)      Default wire width  :   180   200   200   200   200   200
[12/10 02:18:01   1429s] (I)      Default wire space  :   180   200   200   200   200   200
[12/10 02:18:01   1429s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/10 02:18:01   1429s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/10 02:18:01   1429s] (I)      First track coord   :     0   200   200   200   200   200
[12/10 02:18:01   1429s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/10 02:18:01   1429s] (I)      Total num of tracks :     0  4125  4125  4125  4125  4125
[12/10 02:18:01   1429s] (I)      Num of masks        :     1     1     1     1     1     1
[12/10 02:18:01   1429s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/10 02:18:01   1429s] (I)      --------------------------------------------------------
[12/10 02:18:01   1429s] 
[12/10 02:18:01   1429s] [NR-eGR] ============ Routing rule table ============
[12/10 02:18:01   1429s] [NR-eGR] Rule id: 0  Nets: 0
[12/10 02:18:01   1429s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/10 02:18:01   1429s] (I)                    Layer    2    3    4    5    6 
[12/10 02:18:01   1429s] (I)                    Pitch  800  800  800  800  800 
[12/10 02:18:01   1429s] (I)             #Used tracks    2    2    2    2    2 
[12/10 02:18:01   1429s] (I)       #Fully used tracks    1    1    1    1    1 
[12/10 02:18:01   1429s] [NR-eGR] Rule id: 1  Nets: 154713
[12/10 02:18:01   1429s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/10 02:18:01   1429s] (I)                    Layer    2    3    4    5    6 
[12/10 02:18:01   1429s] (I)                    Pitch  400  400  400  400  400 
[12/10 02:18:01   1429s] (I)             #Used tracks    1    1    1    1    1 
[12/10 02:18:01   1429s] (I)       #Fully used tracks    1    1    1    1    1 
[12/10 02:18:01   1429s] [NR-eGR] ========================================
[12/10 02:18:01   1429s] [NR-eGR] 
[12/10 02:18:01   1429s] (I)      =============== Blocked Tracks ===============
[12/10 02:18:01   1429s] (I)      +-------+---------+----------+---------------+
[12/10 02:18:01   1429s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/10 02:18:01   1429s] (I)      +-------+---------+----------+---------------+
[12/10 02:18:01   1429s] (I)      |     1 |       0 |        0 |         0.00% |
[12/10 02:18:01   1429s] (I)      |     2 | 1703625 |    31762 |         1.86% |
[12/10 02:18:01   1429s] (I)      |     3 | 1703625 |    15678 |         0.92% |
[12/10 02:18:01   1429s] (I)      |     4 | 1703625 |    31762 |         1.86% |
[12/10 02:18:01   1429s] (I)      |     5 | 1703625 |    70125 |         4.12% |
[12/10 02:18:01   1429s] (I)      |     6 | 1703625 |        0 |         0.00% |
[12/10 02:18:01   1429s] (I)      +-------+---------+----------+---------------+
[12/10 02:18:01   1429s] (I)      Finished Import and model ( CPU: 1.26 sec, Real: 1.27 sec, Curr Mem: 3364.68 MB )
[12/10 02:18:01   1429s] (I)      Reset routing kernel
[12/10 02:18:01   1429s] (I)      Started Global Routing ( Curr Mem: 3364.68 MB )
[12/10 02:18:01   1429s] (I)      totalPins=548875  totalGlobalPin=528917 (96.36%)
[12/10 02:18:01   1430s] (I)      total 2D Cap : 8445936 = (3356924 H, 5089012 V)
[12/10 02:18:01   1430s] [NR-eGR] Layer group 1: route 154713 net(s) in layer range [2, 6]
[12/10 02:18:01   1430s] (I)      
[12/10 02:18:01   1430s] (I)      ============  Phase 1a Route ============
[12/10 02:18:02   1431s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/10 02:18:02   1431s] (I)      Usage: 1620207 = (849522 H, 770685 V) = (25.31% H, 15.14% V) = (1.699e+06um H, 1.541e+06um V)
[12/10 02:18:02   1431s] (I)      
[12/10 02:18:02   1431s] (I)      ============  Phase 1b Route ============
[12/10 02:18:02   1431s] (I)      Usage: 1620339 = (849597 H, 770742 V) = (25.31% H, 15.15% V) = (1.699e+06um H, 1.541e+06um V)
[12/10 02:18:02   1431s] (I)      Overflow of layer group 1: 0.06% H + 0.00% V. EstWL: 3.240678e+06um
[12/10 02:18:02   1431s] (I)      Congestion metric : 0.06%H 0.00%V, 0.06%HV
[12/10 02:18:02   1431s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/10 02:18:02   1431s] (I)      
[12/10 02:18:02   1431s] (I)      ============  Phase 1c Route ============
[12/10 02:18:02   1431s] (I)      Level2 Grid: 83 x 83
[12/10 02:18:02   1431s] (I)      Usage: 1620339 = (849597 H, 770742 V) = (25.31% H, 15.15% V) = (1.699e+06um H, 1.541e+06um V)
[12/10 02:18:02   1431s] (I)      
[12/10 02:18:02   1431s] (I)      ============  Phase 1d Route ============
[12/10 02:18:02   1431s] (I)      Usage: 1620460 = (849593 H, 770867 V) = (25.31% H, 15.15% V) = (1.699e+06um H, 1.542e+06um V)
[12/10 02:18:02   1431s] (I)      
[12/10 02:18:02   1431s] (I)      ============  Phase 1e Route ============
[12/10 02:18:02   1431s] (I)      Usage: 1620460 = (849593 H, 770867 V) = (25.31% H, 15.15% V) = (1.699e+06um H, 1.542e+06um V)
[12/10 02:18:02   1431s] [NR-eGR] Early Global Route overflow of layer group 1: 0.06% H + 0.00% V. EstWL: 3.240920e+06um
[12/10 02:18:02   1431s] (I)      
[12/10 02:18:02   1431s] (I)      ============  Phase 1l Route ============
[12/10 02:18:03   1432s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/10 02:18:03   1432s] (I)      Layer  2:    1689983    699375        74           0     1701560    ( 0.00%) 
[12/10 02:18:03   1432s] (I)      Layer  3:    1688982    732267       126           0     1701560    ( 0.00%) 
[12/10 02:18:03   1432s] (I)      Layer  4:    1689983    379386         0           0     1701560    ( 0.00%) 
[12/10 02:18:03   1432s] (I)      Layer  5:    1665914    269810       455           0     1701560    ( 0.00%) 
[12/10 02:18:03   1432s] (I)      Layer  6:    1699500     44534         0           0     1701560    ( 0.00%) 
[12/10 02:18:03   1432s] (I)      Total:       8434362   2125372       655           0     8507800    ( 0.00%) 
[12/10 02:18:03   1432s] (I)      
[12/10 02:18:03   1432s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/10 02:18:03   1432s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/10 02:18:03   1432s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/10 02:18:03   1432s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[12/10 02:18:03   1432s] [NR-eGR] --------------------------------------------------------------------------------
[12/10 02:18:03   1432s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/10 02:18:03   1432s] [NR-eGR]      M2 ( 2)        64( 0.04%)         1( 0.00%)         0( 0.00%)   ( 0.04%) 
[12/10 02:18:03   1432s] [NR-eGR]      M3 ( 3)       100( 0.06%)         4( 0.00%)         0( 0.00%)   ( 0.06%) 
[12/10 02:18:03   1432s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/10 02:18:03   1432s] [NR-eGR]      M5 ( 5)       249( 0.15%)        35( 0.02%)         4( 0.00%)   ( 0.17%) 
[12/10 02:18:03   1432s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/10 02:18:03   1432s] [NR-eGR] --------------------------------------------------------------------------------
[12/10 02:18:03   1432s] [NR-eGR]        Total       413( 0.05%)        40( 0.00%)         4( 0.00%)   ( 0.05%) 
[12/10 02:18:03   1432s] [NR-eGR] 
[12/10 02:18:03   1432s] (I)      Finished Global Routing ( CPU: 3.01 sec, Real: 1.90 sec, Curr Mem: 3364.68 MB )
[12/10 02:18:03   1432s] (I)      total 2D Cap : 8450895 = (3359407 H, 5091488 V)
[12/10 02:18:03   1432s] [NR-eGR] Overflow after Early Global Route 0.03% H + 0.00% V
[12/10 02:18:03   1433s] (I)      ============= Track Assignment ============
[12/10 02:18:03   1433s] (I)      Started Track Assignment (4T) ( Curr Mem: 3364.68 MB )
[12/10 02:18:03   1433s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/10 02:18:03   1433s] (I)      Run Multi-thread track assignment
[12/10 02:18:04   1436s] (I)      Finished Track Assignment (4T) ( CPU: 2.85 sec, Real: 0.77 sec, Curr Mem: 3364.68 MB )
[12/10 02:18:04   1436s] (I)      Started Export ( Curr Mem: 3364.68 MB )
[12/10 02:18:05   1437s] [NR-eGR]             Length (um)     Vias 
[12/10 02:18:05   1437s] [NR-eGR] ---------------------------------
[12/10 02:18:05   1437s] [NR-eGR]  M1  (1H)             1   580277 
[12/10 02:18:05   1437s] [NR-eGR]  M2  (2V)        964514   824945 
[12/10 02:18:05   1437s] [NR-eGR]  M3  (3H)       1271213   120055 
[12/10 02:18:05   1437s] [NR-eGR]  M4  (4V)        654392    48909 
[12/10 02:18:05   1437s] [NR-eGR]  M5  (5H)        539463     4331 
[12/10 02:18:05   1437s] [NR-eGR]  M6  (6V)         89331        0 
[12/10 02:18:05   1437s] [NR-eGR]  M7  (7H)             0        0 
[12/10 02:18:05   1437s] [NR-eGR]  M8  (8V)             0        0 
[12/10 02:18:05   1437s] [NR-eGR]  M9  (9H)             0        0 
[12/10 02:18:05   1437s] [NR-eGR] ---------------------------------
[12/10 02:18:05   1437s] [NR-eGR]      Total      3518915  1578517 
[12/10 02:18:05   1437s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:18:05   1437s] [NR-eGR] Total half perimeter of net bounding box: 2689504um
[12/10 02:18:05   1437s] [NR-eGR] Total length: 3518915um, number of vias: 1578517
[12/10 02:18:05   1437s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:18:05   1437s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/10 02:18:05   1437s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:18:06   1438s] (I)      Finished Export ( CPU: 2.89 sec, Real: 1.99 sec, Curr Mem: 3353.15 MB )
[12/10 02:18:06   1438s] [NR-eGR] Finished Early Global Route kernel ( CPU: 10.44 sec, Real: 6.36 sec, Curr Mem: 3353.15 MB )
[12/10 02:18:06   1438s] (I)      ======================================== Runtime Summary =========================================
[12/10 02:18:06   1438s] (I)       Step                                              %       Start      Finish      Real        CPU 
[12/10 02:18:06   1438s] (I)      --------------------------------------------------------------------------------------------------
[12/10 02:18:06   1438s] (I)       Early Global Route kernel                   100.00%  535.15 sec  541.51 sec  6.36 sec  10.44 sec 
[12/10 02:18:06   1438s] (I)       +-Import and model                           19.90%  535.15 sec  536.42 sec  1.27 sec   1.26 sec 
[12/10 02:18:06   1438s] (I)       | +-Create place DB                          12.76%  535.15 sec  535.96 sec  0.81 sec   0.81 sec 
[12/10 02:18:06   1438s] (I)       | | +-Import place data                      12.75%  535.15 sec  535.96 sec  0.81 sec   0.81 sec 
[12/10 02:18:06   1438s] (I)       | | | +-Read instances and placement          3.82%  535.15 sec  535.40 sec  0.24 sec   0.24 sec 
[12/10 02:18:06   1438s] (I)       | | | +-Read nets                             8.93%  535.40 sec  535.96 sec  0.57 sec   0.57 sec 
[12/10 02:18:06   1438s] (I)       | +-Create route DB                           6.31%  535.96 sec  536.37 sec  0.40 sec   0.40 sec 
[12/10 02:18:06   1438s] (I)       | | +-Import route data (4T)                  6.31%  535.96 sec  536.37 sec  0.40 sec   0.40 sec 
[12/10 02:18:06   1438s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.58%  535.97 sec  536.01 sec  0.04 sec   0.04 sec 
[12/10 02:18:06   1438s] (I)       | | | | +-Read routing blockages              0.00%  535.97 sec  535.97 sec  0.00 sec   0.00 sec 
[12/10 02:18:06   1438s] (I)       | | | | +-Read instance blockages             0.54%  535.97 sec  536.01 sec  0.03 sec   0.03 sec 
[12/10 02:18:06   1438s] (I)       | | | | +-Read PG blockages                   0.03%  536.01 sec  536.01 sec  0.00 sec   0.00 sec 
[12/10 02:18:06   1438s] (I)       | | | | +-Read clock blockages                0.00%  536.01 sec  536.01 sec  0.00 sec   0.00 sec 
[12/10 02:18:06   1438s] (I)       | | | | +-Read other blockages                0.00%  536.01 sec  536.01 sec  0.00 sec   0.00 sec 
[12/10 02:18:06   1438s] (I)       | | | | +-Read boundary cut boxes             0.00%  536.01 sec  536.01 sec  0.00 sec   0.00 sec 
[12/10 02:18:06   1438s] (I)       | | | +-Read blackboxes                       0.00%  536.01 sec  536.01 sec  0.00 sec   0.00 sec 
[12/10 02:18:06   1438s] (I)       | | | +-Read prerouted                        1.74%  536.01 sec  536.12 sec  0.11 sec   0.11 sec 
[12/10 02:18:06   1438s] (I)       | | | +-Read unlegalized nets                 0.65%  536.12 sec  536.16 sec  0.04 sec   0.04 sec 
[12/10 02:18:06   1438s] (I)       | | | +-Read nets                             0.96%  536.16 sec  536.22 sec  0.06 sec   0.06 sec 
[12/10 02:18:06   1438s] (I)       | | | +-Set up via pillars                    0.04%  536.24 sec  536.24 sec  0.00 sec   0.00 sec 
[12/10 02:18:06   1438s] (I)       | | | +-Initialize 3D grid graph              0.02%  536.25 sec  536.26 sec  0.00 sec   0.00 sec 
[12/10 02:18:06   1438s] (I)       | | | +-Model blockage capacity               1.47%  536.26 sec  536.35 sec  0.09 sec   0.09 sec 
[12/10 02:18:06   1438s] (I)       | | | | +-Initialize 3D capacity              1.43%  536.26 sec  536.35 sec  0.09 sec   0.09 sec 
[12/10 02:18:06   1438s] (I)       | +-Read aux data                             0.00%  536.37 sec  536.37 sec  0.00 sec   0.00 sec 
[12/10 02:18:06   1438s] (I)       | +-Others data preparation                   0.23%  536.37 sec  536.38 sec  0.01 sec   0.01 sec 
[12/10 02:18:06   1438s] (I)       | +-Create route kernel                       0.07%  536.38 sec  536.39 sec  0.00 sec   0.00 sec 
[12/10 02:18:06   1438s] (I)       +-Global Routing                             29.79%  536.42 sec  538.31 sec  1.90 sec   3.01 sec 
[12/10 02:18:06   1438s] (I)       | +-Initialization                            0.71%  536.42 sec  536.46 sec  0.04 sec   0.04 sec 
[12/10 02:18:06   1438s] (I)       | +-Net group 1                              28.47%  536.47 sec  538.28 sec  1.81 sec   2.92 sec 
[12/10 02:18:06   1438s] (I)       | | +-Generate topology (4T)                  1.39%  536.47 sec  536.56 sec  0.09 sec   0.19 sec 
[12/10 02:18:06   1438s] (I)       | | +-Phase 1a                               11.61%  536.59 sec  537.33 sec  0.74 sec   1.20 sec 
[12/10 02:18:06   1438s] (I)       | | | +-Pattern routing (4T)                  8.13%  536.59 sec  537.11 sec  0.52 sec   0.98 sec 
[12/10 02:18:06   1438s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.65%  537.11 sec  537.21 sec  0.10 sec   0.10 sec 
[12/10 02:18:06   1438s] (I)       | | | +-Add via demand to 2D                  1.83%  537.21 sec  537.33 sec  0.12 sec   0.12 sec 
[12/10 02:18:06   1438s] (I)       | | +-Phase 1b                                3.88%  537.33 sec  537.58 sec  0.25 sec   0.31 sec 
[12/10 02:18:06   1438s] (I)       | | | +-Monotonic routing (4T)                3.83%  537.33 sec  537.57 sec  0.24 sec   0.31 sec 
[12/10 02:18:06   1438s] (I)       | | +-Phase 1c                                0.75%  537.58 sec  537.63 sec  0.05 sec   0.05 sec 
[12/10 02:18:06   1438s] (I)       | | | +-Two level Routing                     0.75%  537.58 sec  537.63 sec  0.05 sec   0.05 sec 
[12/10 02:18:06   1438s] (I)       | | | | +-Two Level Routing (Regular)         0.54%  537.58 sec  537.61 sec  0.03 sec   0.03 sec 
[12/10 02:18:06   1438s] (I)       | | | | +-Two Level Routing (Strong)          0.18%  537.61 sec  537.63 sec  0.01 sec   0.01 sec 
[12/10 02:18:06   1438s] (I)       | | +-Phase 1d                                2.82%  537.63 sec  537.80 sec  0.18 sec   0.18 sec 
[12/10 02:18:06   1438s] (I)       | | | +-Detoured routing                      2.81%  537.63 sec  537.80 sec  0.18 sec   0.18 sec 
[12/10 02:18:06   1438s] (I)       | | +-Phase 1e                                0.01%  537.80 sec  537.81 sec  0.00 sec   0.00 sec 
[12/10 02:18:06   1438s] (I)       | | | +-Route legalization                    0.00%  537.80 sec  537.80 sec  0.00 sec   0.00 sec 
[12/10 02:18:06   1438s] (I)       | | +-Phase 1l                                7.48%  537.81 sec  538.28 sec  0.48 sec   0.96 sec 
[12/10 02:18:06   1438s] (I)       | | | +-Layer assignment (4T)                 7.26%  537.82 sec  538.28 sec  0.46 sec   0.95 sec 
[12/10 02:18:06   1438s] (I)       | +-Clean cong LA                             0.00%  538.28 sec  538.28 sec  0.00 sec   0.00 sec 
[12/10 02:18:06   1438s] (I)       +-Export 3D cong map                          0.67%  538.31 sec  538.36 sec  0.04 sec   0.04 sec 
[12/10 02:18:06   1438s] (I)       | +-Export 2D cong map                        0.09%  538.35 sec  538.36 sec  0.01 sec   0.01 sec 
[12/10 02:18:06   1438s] (I)       +-Extract Global 3D Wires                     0.59%  538.66 sec  538.70 sec  0.04 sec   0.04 sec 
[12/10 02:18:06   1438s] (I)       +-Track Assignment (4T)                      12.14%  538.70 sec  539.47 sec  0.77 sec   2.85 sec 
[12/10 02:18:06   1438s] (I)       | +-Initialization                            0.15%  538.70 sec  538.71 sec  0.01 sec   0.01 sec 
[12/10 02:18:06   1438s] (I)       | +-Track Assignment Kernel                  11.97%  538.71 sec  539.47 sec  0.76 sec   2.84 sec 
[12/10 02:18:06   1438s] (I)       | +-Free Memory                               0.01%  539.47 sec  539.47 sec  0.00 sec   0.00 sec 
[12/10 02:18:06   1438s] (I)       +-Export                                     31.27%  539.47 sec  541.46 sec  1.99 sec   2.89 sec 
[12/10 02:18:06   1438s] (I)       | +-Export DB wires                           7.72%  539.47 sec  539.97 sec  0.49 sec   1.13 sec 
[12/10 02:18:06   1438s] (I)       | | +-Export all nets (4T)                    5.96%  539.53 sec  539.91 sec  0.38 sec   0.86 sec 
[12/10 02:18:06   1438s] (I)       | | +-Set wire vias (4T)                      0.89%  539.91 sec  539.96 sec  0.06 sec   0.22 sec 
[12/10 02:18:06   1438s] (I)       | +-Report wirelength                         6.35%  539.97 sec  540.37 sec  0.40 sec   0.40 sec 
[12/10 02:18:06   1438s] (I)       | +-Update net boxes                          2.09%  540.37 sec  540.50 sec  0.13 sec   0.40 sec 
[12/10 02:18:06   1438s] (I)       | +-Update timing                            15.10%  540.50 sec  541.46 sec  0.96 sec   0.96 sec 
[12/10 02:18:06   1438s] (I)       +-Postprocess design                          0.01%  541.46 sec  541.46 sec  0.00 sec   0.00 sec 
[12/10 02:18:06   1438s] (I)      ======================== Summary by functions ========================
[12/10 02:18:06   1438s] (I)       Lv  Step                                      %      Real        CPU 
[12/10 02:18:06   1438s] (I)      ----------------------------------------------------------------------
[12/10 02:18:06   1438s] (I)        0  Early Global Route kernel           100.00%  6.36 sec  10.44 sec 
[12/10 02:18:06   1438s] (I)        1  Export                               31.27%  1.99 sec   2.89 sec 
[12/10 02:18:06   1438s] (I)        1  Global Routing                       29.79%  1.90 sec   3.01 sec 
[12/10 02:18:06   1438s] (I)        1  Import and model                     19.90%  1.27 sec   1.26 sec 
[12/10 02:18:06   1438s] (I)        1  Track Assignment (4T)                12.14%  0.77 sec   2.85 sec 
[12/10 02:18:06   1438s] (I)        1  Export 3D cong map                    0.67%  0.04 sec   0.04 sec 
[12/10 02:18:06   1438s] (I)        1  Extract Global 3D Wires               0.59%  0.04 sec   0.04 sec 
[12/10 02:18:06   1438s] (I)        1  Postprocess design                    0.01%  0.00 sec   0.00 sec 
[12/10 02:18:06   1438s] (I)        2  Net group 1                          28.47%  1.81 sec   2.92 sec 
[12/10 02:18:06   1438s] (I)        2  Update timing                        15.10%  0.96 sec   0.96 sec 
[12/10 02:18:06   1438s] (I)        2  Create place DB                      12.76%  0.81 sec   0.81 sec 
[12/10 02:18:06   1438s] (I)        2  Track Assignment Kernel              11.97%  0.76 sec   2.84 sec 
[12/10 02:18:06   1438s] (I)        2  Export DB wires                       7.72%  0.49 sec   1.13 sec 
[12/10 02:18:06   1438s] (I)        2  Report wirelength                     6.35%  0.40 sec   0.40 sec 
[12/10 02:18:06   1438s] (I)        2  Create route DB                       6.31%  0.40 sec   0.40 sec 
[12/10 02:18:06   1438s] (I)        2  Update net boxes                      2.09%  0.13 sec   0.40 sec 
[12/10 02:18:06   1438s] (I)        2  Initialization                        0.86%  0.05 sec   0.05 sec 
[12/10 02:18:06   1438s] (I)        2  Others data preparation               0.23%  0.01 sec   0.01 sec 
[12/10 02:18:06   1438s] (I)        2  Export 2D cong map                    0.09%  0.01 sec   0.01 sec 
[12/10 02:18:06   1438s] (I)        2  Create route kernel                   0.07%  0.00 sec   0.00 sec 
[12/10 02:18:06   1438s] (I)        2  Free Memory                           0.01%  0.00 sec   0.00 sec 
[12/10 02:18:06   1438s] (I)        2  Read aux data                         0.00%  0.00 sec   0.00 sec 
[12/10 02:18:06   1438s] (I)        2  Clean cong LA                         0.00%  0.00 sec   0.00 sec 
[12/10 02:18:06   1438s] (I)        3  Import place data                    12.75%  0.81 sec   0.81 sec 
[12/10 02:18:06   1438s] (I)        3  Phase 1a                             11.61%  0.74 sec   1.20 sec 
[12/10 02:18:06   1438s] (I)        3  Phase 1l                              7.48%  0.48 sec   0.96 sec 
[12/10 02:18:06   1438s] (I)        3  Import route data (4T)                6.31%  0.40 sec   0.40 sec 
[12/10 02:18:06   1438s] (I)        3  Export all nets (4T)                  5.96%  0.38 sec   0.86 sec 
[12/10 02:18:06   1438s] (I)        3  Phase 1b                              3.88%  0.25 sec   0.31 sec 
[12/10 02:18:06   1438s] (I)        3  Phase 1d                              2.82%  0.18 sec   0.18 sec 
[12/10 02:18:06   1438s] (I)        3  Generate topology (4T)                1.39%  0.09 sec   0.19 sec 
[12/10 02:18:06   1438s] (I)        3  Set wire vias (4T)                    0.89%  0.06 sec   0.22 sec 
[12/10 02:18:06   1438s] (I)        3  Phase 1c                              0.75%  0.05 sec   0.05 sec 
[12/10 02:18:06   1438s] (I)        3  Phase 1e                              0.01%  0.00 sec   0.00 sec 
[12/10 02:18:06   1438s] (I)        4  Read nets                             9.89%  0.63 sec   0.63 sec 
[12/10 02:18:06   1438s] (I)        4  Pattern routing (4T)                  8.13%  0.52 sec   0.98 sec 
[12/10 02:18:06   1438s] (I)        4  Layer assignment (4T)                 7.26%  0.46 sec   0.95 sec 
[12/10 02:18:06   1438s] (I)        4  Monotonic routing (4T)                3.83%  0.24 sec   0.31 sec 
[12/10 02:18:06   1438s] (I)        4  Read instances and placement          3.82%  0.24 sec   0.24 sec 
[12/10 02:18:06   1438s] (I)        4  Detoured routing                      2.81%  0.18 sec   0.18 sec 
[12/10 02:18:06   1438s] (I)        4  Add via demand to 2D                  1.83%  0.12 sec   0.12 sec 
[12/10 02:18:06   1438s] (I)        4  Read prerouted                        1.74%  0.11 sec   0.11 sec 
[12/10 02:18:06   1438s] (I)        4  Pattern Routing Avoiding Blockages    1.65%  0.10 sec   0.10 sec 
[12/10 02:18:06   1438s] (I)        4  Model blockage capacity               1.47%  0.09 sec   0.09 sec 
[12/10 02:18:06   1438s] (I)        4  Two level Routing                     0.75%  0.05 sec   0.05 sec 
[12/10 02:18:06   1438s] (I)        4  Read unlegalized nets                 0.65%  0.04 sec   0.04 sec 
[12/10 02:18:06   1438s] (I)        4  Read blockages ( Layer 2-6 )          0.58%  0.04 sec   0.04 sec 
[12/10 02:18:06   1438s] (I)        4  Set up via pillars                    0.04%  0.00 sec   0.00 sec 
[12/10 02:18:06   1438s] (I)        4  Initialize 3D grid graph              0.02%  0.00 sec   0.00 sec 
[12/10 02:18:06   1438s] (I)        4  Read blackboxes                       0.00%  0.00 sec   0.00 sec 
[12/10 02:18:06   1438s] (I)        4  Route legalization                    0.00%  0.00 sec   0.00 sec 
[12/10 02:18:06   1438s] (I)        5  Initialize 3D capacity                1.43%  0.09 sec   0.09 sec 
[12/10 02:18:06   1438s] (I)        5  Read instance blockages               0.54%  0.03 sec   0.03 sec 
[12/10 02:18:06   1438s] (I)        5  Two Level Routing (Regular)           0.54%  0.03 sec   0.03 sec 
[12/10 02:18:06   1438s] (I)        5  Two Level Routing (Strong)            0.18%  0.01 sec   0.01 sec 
[12/10 02:18:06   1438s] (I)        5  Read PG blockages                     0.03%  0.00 sec   0.00 sec 
[12/10 02:18:06   1438s] (I)        5  Read clock blockages                  0.00%  0.00 sec   0.00 sec 
[12/10 02:18:06   1438s] (I)        5  Read other blockages                  0.00%  0.00 sec   0.00 sec 
[12/10 02:18:06   1438s] (I)        5  Read routing blockages                0.00%  0.00 sec   0.00 sec 
[12/10 02:18:06   1438s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec   0.00 sec 
[12/10 02:18:06   1439s] Extraction called for design 'toplevel_498' of instances=166406 and nets=157551 using extraction engine 'preRoute' .
[12/10 02:18:06   1439s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/10 02:18:06   1439s] Type 'man IMPEXT-3530' for more detail.
[12/10 02:18:06   1439s] PreRoute RC Extraction called for design toplevel_498.
[12/10 02:18:06   1439s] RC Extraction called in multi-corner(1) mode.
[12/10 02:18:06   1439s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/10 02:18:06   1439s] Type 'man IMPEXT-6197' for more detail.
[12/10 02:18:06   1439s] RCMode: PreRoute
[12/10 02:18:06   1439s]       RC Corner Indexes            0   
[12/10 02:18:06   1439s] Capacitance Scaling Factor   : 1.00000 
[12/10 02:18:06   1439s] Resistance Scaling Factor    : 1.00000 
[12/10 02:18:06   1439s] Clock Cap. Scaling Factor    : 1.00000 
[12/10 02:18:06   1439s] Clock Res. Scaling Factor    : 1.00000 
[12/10 02:18:06   1439s] Shrink Factor                : 1.00000
[12/10 02:18:06   1439s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/10 02:18:06   1439s] LayerId::1 widthSet size::1
[12/10 02:18:06   1439s] LayerId::2 widthSet size::1
[12/10 02:18:06   1439s] LayerId::3 widthSet size::1
[12/10 02:18:06   1439s] LayerId::4 widthSet size::1
[12/10 02:18:06   1439s] LayerId::5 widthSet size::1
[12/10 02:18:06   1439s] LayerId::6 widthSet size::1
[12/10 02:18:06   1439s] LayerId::7 widthSet size::1
[12/10 02:18:06   1439s] LayerId::8 widthSet size::1
[12/10 02:18:06   1439s] LayerId::9 widthSet size::1
[12/10 02:18:06   1439s] Updating RC grid for preRoute extraction ...
[12/10 02:18:06   1439s] eee: pegSigSF::1.070000
[12/10 02:18:06   1439s] Initializing multi-corner resistance tables ...
[12/10 02:18:06   1439s] eee: l::1 avDens::0.109843 usedTrk::19376.300000 availTrk::176400.000000 sigTrk::19376.300000
[12/10 02:18:06   1439s] eee: l::2 avDens::0.277424 usedTrk::48937.550479 availTrk::176400.000000 sigTrk::48937.550479
[12/10 02:18:06   1439s] eee: l::3 avDens::0.365280 usedTrk::64435.409962 availTrk::176400.000000 sigTrk::64435.409962
[12/10 02:18:06   1439s] eee: l::4 avDens::0.188470 usedTrk::32869.246677 availTrk::174400.000000 sigTrk::32869.246677
[12/10 02:18:06   1439s] eee: l::5 avDens::0.156324 usedTrk::27106.550038 availTrk::173400.000000 sigTrk::27106.550038
[12/10 02:18:06   1439s] eee: l::6 avDens::0.047669 usedTrk::4466.570757 availTrk::93700.000000 sigTrk::4466.570757
[12/10 02:18:06   1439s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:18:06   1439s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:18:06   1439s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:18:06   1439s] {RT default_rc_corner 0 6 6 0}
[12/10 02:18:07   1439s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.286796 ; uaWl: 1.000000 ; uaWlH: 0.367268 ; aWlH: 0.000000 ; Pmax: 0.861200 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 80 ; 
[12/10 02:18:07   1440s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.5  Real Time: 0:00:01.0  MEM: 3353.152M)
[12/10 02:18:13   1445s] Compute RC Scale Done ...
[12/10 02:18:13   1445s] OPERPROF: Starting HotSpotCal at level 1, MEM:3353.2M, EPOCH TIME: 1670660293.167813
[12/10 02:18:13   1445s] [hotspot] +------------+---------------+---------------+
[12/10 02:18:13   1445s] [hotspot] |            |   max hotspot | total hotspot |
[12/10 02:18:13   1445s] [hotspot] +------------+---------------+---------------+
[12/10 02:18:13   1445s] [hotspot] | normalized |          0.26 |          0.79 |
[12/10 02:18:13   1445s] [hotspot] +------------+---------------+---------------+
[12/10 02:18:13   1445s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.79 (area is in unit of 4 std-cell row bins)
[12/10 02:18:13   1445s] [hotspot] max/total 0.26/0.79, big hotspot (>10) total 0.00
[12/10 02:18:13   1445s] [hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[12/10 02:18:13   1445s] [hotspot] +-----+-------------------------------------+---------------+
[12/10 02:18:13   1445s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/10 02:18:13   1445s] [hotspot] +-----+-------------------------------------+---------------+
[12/10 02:18:13   1445s] [hotspot] |  1  |   640.00   128.00   672.00   160.00 |        0.52   |
[12/10 02:18:13   1445s] [hotspot] +-----+-------------------------------------+---------------+
[12/10 02:18:13   1445s] [hotspot] |  2  |   640.00   160.00   672.00   192.00 |        0.26   |
[12/10 02:18:13   1445s] [hotspot] +-----+-------------------------------------+---------------+
[12/10 02:18:13   1445s] Top 2 hotspots total area: 0.79
[12/10 02:18:13   1445s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.033, REAL:0.028, MEM:3353.2M, EPOCH TIME: 1670660293.195879
[12/10 02:18:13   1445s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 4 -resetVeryShortNets -rescheduleForAdherence  
[12/10 02:18:13   1445s] Begin: GigaOpt Route Type Constraints Refinement
[12/10 02:18:13   1445s] *** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:24:05.8/0:12:15.1 (2.0), mem = 3353.2M
[12/10 02:18:13   1445s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1561211.8
[12/10 02:18:13   1445s] ### Creating RouteCongInterface, started
[12/10 02:18:13   1446s] 
[12/10 02:18:13   1446s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/10 02:18:13   1446s] 
[12/10 02:18:13   1446s] #optDebug: {0, 1.000}
[12/10 02:18:13   1446s] ### Creating RouteCongInterface, finished
[12/10 02:18:13   1446s] Updated routing constraints on 0 nets.
[12/10 02:18:13   1446s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1561211.8
[12/10 02:18:13   1446s] Bottom Preferred Layer:
[12/10 02:18:13   1446s] +-----------+------------+----------+
[12/10 02:18:13   1446s] |   Layer   |    CLK     |   Rule   |
[12/10 02:18:13   1446s] +-----------+------------+----------+
[12/10 02:18:13   1446s] | M3 (z=3)  |        356 | default  |
[12/10 02:18:13   1446s] +-----------+------------+----------+
[12/10 02:18:13   1446s] Via Pillar Rule:
[12/10 02:18:13   1446s]     None
[12/10 02:18:13   1446s] *** CongRefineRouteType #2 [finish] : cpu/real = 0:00:00.8/0:00:00.7 (1.1), totSession cpu/real = 0:24:06.6/0:12:15.9 (2.0), mem = 3353.2M
[12/10 02:18:13   1446s] 
[12/10 02:18:13   1446s] =============================================================================================
[12/10 02:18:13   1446s]  Step TAT Report for CongRefineRouteType #2                                     21.10-p004_1
[12/10 02:18:13   1446s] =============================================================================================
[12/10 02:18:13   1446s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:18:13   1446s] ---------------------------------------------------------------------------------------------
[12/10 02:18:13   1446s] [ RouteCongInterfaceInit ]      1   0:00:00.6  (  88.1 % )     0:00:00.6 /  0:00:00.7    1.0
[12/10 02:18:13   1446s] [ MISC                   ]          0:00:00.1  (  11.9 % )     0:00:00.1 /  0:00:00.2    2.1
[12/10 02:18:13   1446s] ---------------------------------------------------------------------------------------------
[12/10 02:18:13   1446s]  CongRefineRouteType #2 TOTAL       0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.8    1.1
[12/10 02:18:13   1446s] ---------------------------------------------------------------------------------------------
[12/10 02:18:13   1446s] 
[12/10 02:18:13   1446s] End: GigaOpt Route Type Constraints Refinement
[12/10 02:18:14   1446s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/10 02:18:14   1446s] #################################################################################
[12/10 02:18:14   1446s] # Design Stage: PreRoute
[12/10 02:18:14   1446s] # Design Name: toplevel_498
[12/10 02:18:14   1446s] # Design Mode: 90nm
[12/10 02:18:14   1446s] # Analysis Mode: MMMC Non-OCV 
[12/10 02:18:14   1446s] # Parasitics Mode: No SPEF/RCDB 
[12/10 02:18:14   1446s] # Signoff Settings: SI Off 
[12/10 02:18:14   1446s] #################################################################################
[12/10 02:18:16   1452s] Topological Sorting (REAL = 0:00:01.0, MEM = 3327.2M, InitMEM = 3327.2M)
[12/10 02:18:16   1454s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/10 02:18:16   1454s] Calculate delays in BcWc mode...
[12/10 02:18:16   1454s] Start delay calculation (fullDC) (4 T). (MEM=3327.15)
[12/10 02:18:17   1455s] End AAE Lib Interpolated Model. (MEM=3340.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:18:25   1483s] Total number of fetched objects 155088
[12/10 02:18:25   1484s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:00.0)
[12/10 02:18:25   1484s] End delay calculation. (MEM=3384.99 CPU=0:00:24.9 REAL=0:00:06.0)
[12/10 02:18:25   1484s] End delay calculation (fullDC). (MEM=3384.99 CPU=0:00:30.4 REAL=0:00:09.0)
[12/10 02:18:25   1484s] *** CDM Built up (cpu=0:00:37.8  real=0:00:11.0  mem= 3385.0M) ***
[12/10 02:18:26   1488s] Begin: GigaOpt postEco DRV Optimization
[12/10 02:18:26   1488s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 4 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[12/10 02:18:26   1488s] *** DrvOpt #5 [begin] : totSession cpu/real = 0:24:48.5/0:12:28.7 (2.0), mem = 3416.0M
[12/10 02:18:26   1488s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/10 02:18:27   1488s] Info: 356 nets with fixed/cover wires excluded.
[12/10 02:18:27   1488s] Info: 356 clock nets excluded from IPO operation.
[12/10 02:18:27   1488s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1561211.9
[12/10 02:18:27   1488s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/10 02:18:27   1488s] ### Creating PhyDesignMc. totSessionCpu=0:24:49 mem=3416.0M
[12/10 02:18:27   1488s] OPERPROF: Starting DPlace-Init at level 1, MEM:3416.0M, EPOCH TIME: 1670660307.279812
[12/10 02:18:27   1488s] z: 2, totalTracks: 1
[12/10 02:18:27   1488s] z: 4, totalTracks: 1
[12/10 02:18:27   1488s] z: 6, totalTracks: 1
[12/10 02:18:27   1488s] z: 8, totalTracks: 1
[12/10 02:18:27   1489s] All LLGs are deleted
[12/10 02:18:27   1489s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3416.0M, EPOCH TIME: 1670660307.365328
[12/10 02:18:27   1489s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3416.0M, EPOCH TIME: 1670660307.366162
[12/10 02:18:27   1489s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3416.0M, EPOCH TIME: 1670660307.430594
[12/10 02:18:27   1489s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3416.0M, EPOCH TIME: 1670660307.436589
[12/10 02:18:27   1489s] Core basic site is TSMC65ADV10TSITE
[12/10 02:18:27   1489s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3416.0M, EPOCH TIME: 1670660307.447128
[12/10 02:18:27   1489s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.006, MEM:3417.0M, EPOCH TIME: 1670660307.453220
[12/10 02:18:27   1489s] Fast DP-INIT is on for default
[12/10 02:18:27   1489s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.068, REAL:0.055, MEM:3417.0M, EPOCH TIME: 1670660307.491860
[12/10 02:18:27   1489s] 
[12/10 02:18:27   1489s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:18:27   1489s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.137, REAL:0.124, MEM:3417.0M, EPOCH TIME: 1670660307.554345
[12/10 02:18:27   1489s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=3417.0MB).
[12/10 02:18:27   1489s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.367, REAL:0.314, MEM:3417.0M, EPOCH TIME: 1670660307.594089
[12/10 02:18:28   1491s] TotalInstCnt at PhyDesignMc Initialization: 154,046
[12/10 02:18:28   1491s] ### Creating PhyDesignMc, finished. totSessionCpu=0:24:51 mem=3417.0M
[12/10 02:18:28   1491s] ### Creating RouteCongInterface, started
[12/10 02:18:29   1491s] 
[12/10 02:18:29   1491s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/10 02:18:29   1491s] 
[12/10 02:18:29   1491s] #optDebug: {0, 1.000}
[12/10 02:18:29   1491s] ### Creating RouteCongInterface, finished
[12/10 02:18:29   1491s] ### Creating LA Mngr. totSessionCpu=0:24:52 mem=3417.0M
[12/10 02:18:29   1491s] ### Creating LA Mngr, finished. totSessionCpu=0:24:52 mem=3417.0M
[12/10 02:18:32   1497s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3510.5M, EPOCH TIME: 1670660312.097871
[12/10 02:18:32   1497s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:3510.5M, EPOCH TIME: 1670660312.101561
[12/10 02:18:34   1501s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 02:18:34   1501s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/10 02:18:34   1501s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 02:18:34   1501s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/10 02:18:34   1501s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 02:18:34   1501s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/10 02:18:34   1502s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/10 02:18:34   1502s] Info: violation cost 0.173708 (cap = 0.001833, tran = 0.171875, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 02:18:34   1502s] |     3|    17|    -0.01|     1|     1|    -0.00|     0|     0|     0|     0|    28.56|     0.00|       0|       0|       0| 89.18%|          |         |
[12/10 02:18:35   1502s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/10 02:18:35   1502s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/10 02:18:35   1502s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 02:18:35   1502s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    28.56|     0.00|       2|       0|       2| 89.18%| 0:00:01.0|  3545.5M|
[12/10 02:18:35   1502s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/10 02:18:35   1502s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/10 02:18:35   1502s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 02:18:35   1502s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    28.56|     0.00|       0|       0|       0| 89.18%| 0:00:00.0|  3545.5M|
[12/10 02:18:35   1502s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 02:18:35   1502s] 
[12/10 02:18:35   1502s] *** Finish DRV Fixing (cpu=0:00:05.3 real=0:00:03.0 mem=3545.5M) ***
[12/10 02:18:35   1502s] 
[12/10 02:18:35   1502s] Total-nets :: 155071, Stn-nets :: 0, ratio :: 0 %
[12/10 02:18:35   1502s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3434.6M, EPOCH TIME: 1670660315.257524
[12/10 02:18:35   1502s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.040, MEM:3197.6M, EPOCH TIME: 1670660315.297317
[12/10 02:18:35   1502s] TotalInstCnt at PhyDesignMc Destruction: 154,048
[12/10 02:18:35   1502s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1561211.9
[12/10 02:18:35   1502s] *** DrvOpt #5 [finish] : cpu/real = 0:00:14.5/0:00:08.5 (1.7), totSession cpu/real = 0:25:02.9/0:12:37.2 (2.0), mem = 3197.6M
[12/10 02:18:35   1502s] 
[12/10 02:18:35   1502s] =============================================================================================
[12/10 02:18:35   1502s]  Step TAT Report for DrvOpt #5                                                  21.10-p004_1
[12/10 02:18:35   1502s] =============================================================================================
[12/10 02:18:35   1502s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:18:35   1502s] ---------------------------------------------------------------------------------------------
[12/10 02:18:35   1502s] [ SlackTraversorInit     ]      1   0:00:02.0  (  23.5 % )     0:00:02.0 /  0:00:03.1    1.6
[12/10 02:18:35   1502s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:18:35   1502s] [ PlacerInterfaceInit    ]      1   0:00:01.2  (  14.3 % )     0:00:01.2 /  0:00:02.1    1.7
[12/10 02:18:35   1502s] [ RouteCongInterfaceInit ]      1   0:00:00.6  (   7.4 % )     0:00:00.6 /  0:00:00.6    1.0
[12/10 02:18:35   1502s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:18:35   1502s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    2.2
[12/10 02:18:35   1502s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:18:35   1502s] [ OptEval                ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.8
[12/10 02:18:35   1502s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:18:35   1502s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:18:35   1502s] [ IncrDelayCalc          ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:18:35   1502s] [ DrvFindVioNets         ]      3   0:00:00.3  (   4.1 % )     0:00:00.3 /  0:00:01.3    3.6
[12/10 02:18:35   1502s] [ DrvComputeSummary      ]      3   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.3    1.8
[12/10 02:18:35   1502s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.1
[12/10 02:18:35   1502s] [ MISC                   ]          0:00:04.1  (  48.2 % )     0:00:04.1 /  0:00:07.0    1.7
[12/10 02:18:35   1502s] ---------------------------------------------------------------------------------------------
[12/10 02:18:35   1502s]  DrvOpt #5 TOTAL                    0:00:08.5  ( 100.0 % )     0:00:08.5 /  0:00:14.5    1.7
[12/10 02:18:35   1502s] ---------------------------------------------------------------------------------------------
[12/10 02:18:35   1502s] 
[12/10 02:18:35   1502s] End: GigaOpt postEco DRV Optimization
[12/10 02:18:35   1502s] **INFO: Flow update: Design timing is met.
[12/10 02:18:35   1502s] Running refinePlace -preserveRouting true -hardFence false
[12/10 02:18:35   1502s] Enhanced MH flow has been turned off for floorplan mode.
[12/10 02:18:35   1502s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3197.6M, EPOCH TIME: 1670660315.330107
[12/10 02:18:35   1502s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3197.6M, EPOCH TIME: 1670660315.330168
[12/10 02:18:35   1502s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3197.6M, EPOCH TIME: 1670660315.330215
[12/10 02:18:35   1502s] z: 2, totalTracks: 1
[12/10 02:18:35   1502s] z: 4, totalTracks: 1
[12/10 02:18:35   1502s] z: 6, totalTracks: 1
[12/10 02:18:35   1502s] z: 8, totalTracks: 1
[12/10 02:18:35   1503s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3197.6M, EPOCH TIME: 1670660315.472053
[12/10 02:18:35   1503s] 
[12/10 02:18:35   1503s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:18:35   1503s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.157, REAL:0.158, MEM:3197.6M, EPOCH TIME: 1670660315.630210
[12/10 02:18:35   1503s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3197.6MB).
[12/10 02:18:35   1503s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.340, REAL:0.341, MEM:3197.6M, EPOCH TIME: 1670660315.671609
[12/10 02:18:35   1503s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.340, REAL:0.341, MEM:3197.6M, EPOCH TIME: 1670660315.671644
[12/10 02:18:35   1503s] TDRefine: refinePlace mode is spiral
[12/10 02:18:35   1503s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1561211.9
[12/10 02:18:35   1503s] OPERPROF:   Starting RefinePlace at level 2, MEM:3197.6M, EPOCH TIME: 1670660315.671691
[12/10 02:18:35   1503s] *** Starting refinePlace (0:25:03 mem=3197.6M) ***
[12/10 02:18:35   1503s] Total net bbox length = 2.690e+06 (1.423e+06 1.266e+06) (ext = 1.197e+03)
[12/10 02:18:35   1503s] 
[12/10 02:18:35   1503s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:18:35   1503s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/10 02:18:35   1503s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/10 02:18:35   1503s] Type 'man IMPSP-5140' for more detail.
[12/10 02:18:35   1503s] **WARN: (IMPSP-315):	Found 166408 instances insts with no PG Term connections.
[12/10 02:18:35   1503s] Type 'man IMPSP-315' for more detail.
[12/10 02:18:35   1503s] (I)      Default power domain name = toplevel_498
[12/10 02:18:35   1503s] .Default power domain name = toplevel_498
[12/10 02:18:35   1503s] .
[12/10 02:18:35   1503s] Starting Small incrNP...
[12/10 02:18:35   1503s] User Input Parameters:
[12/10 02:18:35   1503s] - Congestion Driven    : Off
[12/10 02:18:35   1503s] - Timing Driven        : Off
[12/10 02:18:35   1503s] - Area-Violation Based : Off
[12/10 02:18:35   1503s] - Start Rollback Level : -5
[12/10 02:18:35   1503s] - Legalized            : On
[12/10 02:18:35   1503s] - Window Based         : Off
[12/10 02:18:35   1503s] - eDen incr mode       : Off
[12/10 02:18:35   1503s] - Small incr mode      : On
[12/10 02:18:35   1503s] 
[12/10 02:18:36   1503s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3198.8M, EPOCH TIME: 1670660316.017830
[12/10 02:18:36   1503s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.080, REAL:0.080, MEM:3198.8M, EPOCH TIME: 1670660316.098311
[12/10 02:18:36   1503s] default core: bins with density > 0.750 = 93.82 % ( 1655 / 1764 )
[12/10 02:18:36   1503s] Density distribution unevenness ratio = 2.614%
[12/10 02:18:36   1503s] cost 0.994898, thresh 1.000000
[12/10 02:18:36   1503s] Skipped incrNP (cpu=0:00:00.1, real=0:00:01.0, mem=3198.8M)
[12/10 02:18:36   1503s] End of Small incrNP (cpu=0:00:00.1, real=0:00:01.0)
[12/10 02:18:36   1503s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3198.8M, EPOCH TIME: 1670660316.098620
[12/10 02:18:36   1503s] Starting refinePlace ...
[12/10 02:18:36   1503s] Default power domain name = toplevel_498
[12/10 02:18:36   1503s] .One DDP V2 for no tweak run.
[12/10 02:18:36   1503s] Default power domain name = toplevel_498
[12/10 02:18:36   1503s] .  Spread Effort: high, pre-route mode, useDDP on.
[12/10 02:18:36   1504s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=3245.0MB) @(0:25:04 - 0:25:04).
[12/10 02:18:36   1504s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/10 02:18:36   1504s] wireLenOptFixPriorityInst 30701 inst fixed
[12/10 02:18:37   1504s] 
[12/10 02:18:37   1504s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/10 02:18:38   1507s] Move report: legalization moves 2 insts, mean move: 1.10 um, max move: 1.20 um spiral
[12/10 02:18:38   1507s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/FE_OFC1891_unpack_out_ops_1): (416.00, 366.00) --> (417.20, 366.00)
[12/10 02:18:38   1507s] [CPU] RefinePlace/Spiral (cpu=0:00:01.0, real=0:00:00.0)
[12/10 02:18:38   1507s] [CPU] RefinePlace/Commit (cpu=0:00:01.7, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.7, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/10 02:18:38   1507s] [CPU] RefinePlace/Legalization (cpu=0:00:03.4, real=0:00:02.0, mem=3246.5MB) @(0:25:04 - 0:25:08).
[12/10 02:18:38   1507s] Move report: Detail placement moves 2 insts, mean move: 1.10 um, max move: 1.20 um 
[12/10 02:18:38   1507s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/FE_OFC1891_unpack_out_ops_1): (416.00, 366.00) --> (417.20, 366.00)
[12/10 02:18:38   1507s] 	Runtime: CPU: 0:00:04.1 REAL: 0:00:02.0 MEM: 3246.5MB
[12/10 02:18:38   1507s] Statistics of distance of Instance movement in refine placement:
[12/10 02:18:38   1507s]   maximum (X+Y) =         1.20 um
[12/10 02:18:38   1507s]   inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/FE_OFC1891_unpack_out_ops_1) with max move: (416, 366) -> (417.2, 366)
[12/10 02:18:38   1507s]   mean    (X+Y) =         1.10 um
[12/10 02:18:38   1507s] Summary Report:
[12/10 02:18:38   1507s] Instances move: 2 (out of 153693 movable)
[12/10 02:18:38   1507s] Instances flipped: 0
[12/10 02:18:38   1507s] Mean displacement: 1.10 um
[12/10 02:18:38   1507s] Max displacement: 1.20 um (Instance: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/FE_OFC1891_unpack_out_ops_1) (416, 366) -> (417.2, 366)
[12/10 02:18:38   1507s] 	Length: 4 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: BUFX1MA10TR
[12/10 02:18:38   1507s] Total instances moved : 2
[12/10 02:18:38   1507s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:4.116, REAL:2.673, MEM:3246.5M, EPOCH TIME: 1670660318.771753
[12/10 02:18:38   1507s] Total net bbox length = 2.690e+06 (1.423e+06 1.266e+06) (ext = 1.197e+03)
[12/10 02:18:38   1507s] Runtime: CPU: 0:00:04.5 REAL: 0:00:03.0 MEM: 3246.5MB
[12/10 02:18:38   1507s] [CPU] RefinePlace/total (cpu=0:00:04.5, real=0:00:03.0, mem=3246.5MB) @(0:25:03 - 0:25:08).
[12/10 02:18:38   1507s] *** Finished refinePlace (0:25:08 mem=3246.5M) ***
[12/10 02:18:38   1507s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1561211.9
[12/10 02:18:38   1507s] OPERPROF:   Finished RefinePlace at level 2, CPU:4.638, REAL:3.198, MEM:3246.5M, EPOCH TIME: 1670660318.869729
[12/10 02:18:38   1507s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3246.5M, EPOCH TIME: 1670660318.869766
[12/10 02:18:38   1507s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.028, REAL:0.028, MEM:3188.5M, EPOCH TIME: 1670660318.897969
[12/10 02:18:38   1507s] OPERPROF: Finished RefinePlace2 at level 1, CPU:5.007, REAL:3.568, MEM:3188.5M, EPOCH TIME: 1670660318.898085
[12/10 02:18:38   1507s] **INFO: Flow update: Design timing is met.
[12/10 02:18:38   1508s] **INFO: Flow update: Design timing is met.
[12/10 02:18:39   1508s] OPERPROF: Starting checkPlace at level 1, MEM:3188.5M, EPOCH TIME: 1670660319.171049
[12/10 02:18:39   1508s] z: 2, totalTracks: 1
[12/10 02:18:39   1508s] z: 4, totalTracks: 1
[12/10 02:18:39   1508s] z: 6, totalTracks: 1
[12/10 02:18:39   1508s] z: 8, totalTracks: 1
[12/10 02:18:39   1508s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3188.5M, EPOCH TIME: 1670660319.245528
[12/10 02:18:39   1508s] 
[12/10 02:18:39   1508s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:18:39   1508s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.181, REAL:0.182, MEM:3188.5M, EPOCH TIME: 1670660319.427780
[12/10 02:18:39   1508s] Begin checking placement ... (start mem=3188.5M, init mem=3188.5M)
[12/10 02:18:39   1508s] 
[12/10 02:18:39   1508s] Running CheckPlace using 4 threads!...
[12/10 02:18:40   1511s] 
[12/10 02:18:40   1511s] ...checkPlace MT is done!
[12/10 02:18:40   1511s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3192.5M, EPOCH TIME: 1670660320.536429
[12/10 02:18:40   1511s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.079, REAL:0.079, MEM:3192.5M, EPOCH TIME: 1670660320.615544
[12/10 02:18:40   1511s] *info: Placed = 166408         (Fixed = 12715)
[12/10 02:18:40   1511s] *info: Unplaced = 0           
[12/10 02:18:40   1511s] Placement Density:89.18%(593344/665298)
[12/10 02:18:40   1511s] Placement Density (including fixed std cells):89.42%(607847/679800)
[12/10 02:18:40   1511s] All LLGs are deleted
[12/10 02:18:40   1511s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3192.5M, EPOCH TIME: 1670660320.660555
[12/10 02:18:40   1511s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.054, REAL:0.054, MEM:3192.5M, EPOCH TIME: 1670660320.714657
[12/10 02:18:40   1511s] Finished checkPlace (total: cpu=0:00:03.4, real=0:00:01.0; vio checks: cpu=0:00:03.0, real=0:00:01.0; mem=3192.5M)
[12/10 02:18:40   1511s] OPERPROF: Finished checkPlace at level 1, CPU:3.380, REAL:1.547, MEM:3192.5M, EPOCH TIME: 1670660320.718430
[12/10 02:18:40   1511s] #optDebug: fT-D <X 1 0 0 0>
[12/10 02:18:40   1511s] Register exp ratio and priority group on 0 nets on 155071 nets : 
[12/10 02:18:42   1513s] 
[12/10 02:18:42   1513s] Active setup views:
[12/10 02:18:42   1513s]  slowView
[12/10 02:18:42   1513s]   Dominating endpoints: 0
[12/10 02:18:42   1513s]   Dominating TNS: -0.000
[12/10 02:18:42   1513s] 
[12/10 02:18:43   1514s] Extraction called for design 'toplevel_498' of instances=166408 and nets=157553 using extraction engine 'preRoute' .
[12/10 02:18:43   1514s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/10 02:18:43   1514s] Type 'man IMPEXT-3530' for more detail.
[12/10 02:18:43   1514s] PreRoute RC Extraction called for design toplevel_498.
[12/10 02:18:43   1514s] RC Extraction called in multi-corner(1) mode.
[12/10 02:18:43   1514s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/10 02:18:43   1514s] Type 'man IMPEXT-6197' for more detail.
[12/10 02:18:43   1514s] RCMode: PreRoute
[12/10 02:18:43   1514s]       RC Corner Indexes            0   
[12/10 02:18:43   1514s] Capacitance Scaling Factor   : 1.00000 
[12/10 02:18:43   1514s] Resistance Scaling Factor    : 1.00000 
[12/10 02:18:43   1514s] Clock Cap. Scaling Factor    : 1.00000 
[12/10 02:18:43   1514s] Clock Res. Scaling Factor    : 1.00000 
[12/10 02:18:43   1514s] Shrink Factor                : 1.00000
[12/10 02:18:43   1514s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/10 02:18:43   1514s] LayerId::1 widthSet size::1
[12/10 02:18:43   1514s] LayerId::2 widthSet size::1
[12/10 02:18:43   1514s] LayerId::3 widthSet size::1
[12/10 02:18:43   1514s] LayerId::4 widthSet size::1
[12/10 02:18:43   1514s] LayerId::5 widthSet size::1
[12/10 02:18:43   1514s] LayerId::6 widthSet size::1
[12/10 02:18:43   1514s] LayerId::7 widthSet size::1
[12/10 02:18:43   1514s] LayerId::8 widthSet size::1
[12/10 02:18:43   1514s] LayerId::9 widthSet size::1
[12/10 02:18:43   1514s] Updating RC grid for preRoute extraction ...
[12/10 02:18:43   1514s] eee: pegSigSF::1.070000
[12/10 02:18:43   1514s] Initializing multi-corner resistance tables ...
[12/10 02:18:43   1514s] eee: l::1 avDens::0.109843 usedTrk::19376.300050 availTrk::176400.000000 sigTrk::19376.300050
[12/10 02:18:43   1514s] eee: l::2 avDens::0.277424 usedTrk::48937.550479 availTrk::176400.000000 sigTrk::48937.550479
[12/10 02:18:43   1514s] eee: l::3 avDens::0.365280 usedTrk::64435.409962 availTrk::176400.000000 sigTrk::64435.409962
[12/10 02:18:43   1514s] eee: l::4 avDens::0.188470 usedTrk::32869.246677 availTrk::174400.000000 sigTrk::32869.246677
[12/10 02:18:43   1514s] eee: l::5 avDens::0.156324 usedTrk::27106.530037 availTrk::173400.000000 sigTrk::27106.530037
[12/10 02:18:43   1514s] eee: l::6 avDens::0.047669 usedTrk::4466.570757 availTrk::93700.000000 sigTrk::4466.570757
[12/10 02:18:43   1514s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:18:43   1514s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:18:43   1514s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:18:43   1514s] {RT default_rc_corner 0 6 6 0}
[12/10 02:18:43   1514s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.286795 ; uaWl: 1.000000 ; uaWlH: 0.367268 ; aWlH: 0.000000 ; Pmax: 0.861200 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 80 ; 
[12/10 02:18:44   1515s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.5  Real Time: 0:00:01.0  MEM: 3274.871M)
[12/10 02:18:44   1515s] Starting delay calculation for Setup views
[12/10 02:18:44   1515s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/10 02:18:45   1515s] #################################################################################
[12/10 02:18:45   1515s] # Design Stage: PreRoute
[12/10 02:18:45   1515s] # Design Name: toplevel_498
[12/10 02:18:45   1515s] # Design Mode: 90nm
[12/10 02:18:45   1515s] # Analysis Mode: MMMC Non-OCV 
[12/10 02:18:45   1515s] # Parasitics Mode: No SPEF/RCDB 
[12/10 02:18:45   1515s] # Signoff Settings: SI Off 
[12/10 02:18:45   1515s] #################################################################################
[12/10 02:18:46   1522s] Topological Sorting (REAL = 0:00:00.0, MEM = 3272.9M, InitMEM = 3272.9M)
[12/10 02:18:47   1523s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/10 02:18:47   1523s] Calculate delays in BcWc mode...
[12/10 02:18:47   1523s] Start delay calculation (fullDC) (4 T). (MEM=3272.87)
[12/10 02:18:48   1524s] End AAE Lib Interpolated Model. (MEM=3286.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:18:56   1552s] Total number of fetched objects 155090
[12/10 02:18:56   1553s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:00.0)
[12/10 02:18:56   1553s] End delay calculation. (MEM=3326.68 CPU=0:00:24.8 REAL=0:00:07.0)
[12/10 02:18:56   1553s] End delay calculation (fullDC). (MEM=3326.68 CPU=0:00:30.2 REAL=0:00:09.0)
[12/10 02:18:56   1553s] *** CDM Built up (cpu=0:00:37.9  real=0:00:11.0  mem= 3326.7M) ***
[12/10 02:18:57   1557s] *** Done Building Timing Graph (cpu=0:00:42.0 real=0:00:13.0 totSessionCpu=0:25:58 mem=3357.7M)
[12/10 02:18:58   1558s] Reported timing to dir ./timingReports
[12/10 02:18:58   1558s] **optDesign ... cpu = 0:06:25, real = 0:03:27, mem = 2760.8M, totSessionCpu=0:25:59 **
[12/10 02:18:58   1558s] All LLGs are deleted
[12/10 02:18:58   1558s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3174.7M, EPOCH TIME: 1670660338.219410
[12/10 02:18:58   1558s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3174.7M, EPOCH TIME: 1670660338.220269
[12/10 02:18:58   1559s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3174.7M, EPOCH TIME: 1670660338.284880
[12/10 02:18:58   1559s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3174.7M, EPOCH TIME: 1670660338.291028
[12/10 02:18:58   1559s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3174.7M, EPOCH TIME: 1670660338.302587
[12/10 02:18:58   1559s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.008, REAL:0.007, MEM:3175.7M, EPOCH TIME: 1670660338.309219
[12/10 02:18:58   1559s] Fast DP-INIT is on for default
[12/10 02:18:58   1559s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.058, MEM:3175.7M, EPOCH TIME: 1670660338.349259
[12/10 02:18:58   1559s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.139, REAL:0.128, MEM:3175.7M, EPOCH TIME: 1670660338.412392
[12/10 02:19:08   1574s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |  CLOCK  |
+--------------------+---------+---------+---------+
|           WNS (ns):| 28.564  | 28.564  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |
|          All Paths:|  32088  |  32088  |   N/A   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.185%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:06:41, real = 0:03:37, mem = 2778.8M, totSessionCpu=0:26:15 **
[12/10 02:19:08   1574s] 
[12/10 02:19:08   1574s] TimeStamp Deleting Cell Server Begin ...
[12/10 02:19:08   1574s] Deleting Lib Analyzer.
[12/10 02:19:08   1574s] 
[12/10 02:19:08   1574s] TimeStamp Deleting Cell Server End ...
[12/10 02:19:08   1574s] *** Finished optDesign ***
[12/10 02:19:08   1574s] 
[12/10 02:19:08   1574s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:08:17 real=  0:04:45)
[12/10 02:19:08   1574s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:11.1 real=0:00:10.1)
[12/10 02:19:08   1574s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=  0:01:58 real=0:00:51.6)
[12/10 02:19:08   1574s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=  0:01:02 real=0:00:25.2)
[12/10 02:19:08   1574s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/10 02:19:08   1574s] Info: pop threads available for lower-level modules during optimization.
[12/10 02:19:08   1574s] Info: Destroy the CCOpt slew target map.
[12/10 02:19:08   1574s] clean pInstBBox. size 0
[12/10 02:19:08   1574s] Set place::cacheFPlanSiteMark to 0
[12/10 02:19:08   1574s] All LLGs are deleted
[12/10 02:19:08   1574s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3177.8M, EPOCH TIME: 1670660348.283206
[12/10 02:19:08   1574s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.005, REAL:0.005, MEM:3177.8M, EPOCH TIME: 1670660348.287972
[12/10 02:19:08   1574s] 
[12/10 02:19:08   1574s] *** Summary of all messages that are not suppressed in this session:
[12/10 02:19:08   1574s] Severity  ID               Count  Summary                                  
[12/10 02:19:08   1574s] WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
[12/10 02:19:08   1574s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[12/10 02:19:08   1574s] WARNING   IMPSP-5140           3  Global net connect rules have not been c...
[12/10 02:19:08   1574s] WARNING   IMPSP-315            3  Found %d instances insts with no PG Term...
[12/10 02:19:08   1574s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/10 02:19:08   1574s] WARNING   IMPSP-2035           6  Cell-to-preRoute spacing and short viola...
[12/10 02:19:08   1574s] WARNING   IMPCCOPT-1285        8  The lib cell '%s' specified in %s %s. %s...
[12/10 02:19:08   1574s] WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
[12/10 02:19:08   1574s] WARNING   IMPCCOPT-2248        1  Clock %s has a source defined at module ...
[12/10 02:19:08   1574s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[12/10 02:19:08   1574s] WARNING   IMPPSP-1003         17  Found use of '%s'. This will continue to...
[12/10 02:19:08   1574s] *** Message Summary: 51 warning(s), 0 error(s)
[12/10 02:19:08   1574s] 
[12/10 02:19:08   1574s] *** ccopt_design #1 [finish] : cpu/real = 0:15:09.2/0:07:57.5 (1.9), totSession cpu/real = 0:26:14.7/0:13:10.3 (2.0), mem = 3177.8M
[12/10 02:19:08   1574s] 
[12/10 02:19:08   1574s] =============================================================================================
[12/10 02:19:08   1574s]  Final TAT Report for ccopt_design #1                                           21.10-p004_1
[12/10 02:19:08   1574s] =============================================================================================
[12/10 02:19:08   1574s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:19:08   1574s] ---------------------------------------------------------------------------------------------
[12/10 02:19:08   1574s] [ InitOpt                ]      1   0:00:46.3  (   9.7 % )     0:01:00.1 /  0:01:27.6    1.5
[12/10 02:19:08   1574s] [ GlobalOpt              ]      1   0:00:09.6  (   2.0 % )     0:00:09.6 /  0:00:10.6    1.1
[12/10 02:19:08   1574s] [ DrvOpt                 ]      2   0:00:13.6  (   2.8 % )     0:00:13.6 /  0:00:22.4    1.7
[12/10 02:19:08   1574s] [ AreaOpt                ]      1   0:00:43.9  (   9.2 % )     0:00:49.0 /  0:01:54.8    2.3
[12/10 02:19:08   1574s] [ ViewPruning            ]      8   0:00:03.0  (   0.6 % )     0:00:03.0 /  0:00:03.0    1.0
[12/10 02:19:08   1574s] [ OptSummaryReport       ]      2   0:00:00.7  (   0.2 % )     0:00:23.9 /  0:00:57.2    2.4
[12/10 02:19:08   1574s] [ DrvReport              ]      2   0:00:07.2  (   1.5 % )     0:00:07.2 /  0:00:08.7    1.2
[12/10 02:19:08   1574s] [ CongRefineRouteType    ]      2   0:00:02.9  (   0.6 % )     0:00:02.9 /  0:00:03.1    1.1
[12/10 02:19:08   1574s] [ SlackTraversorInit     ]      4   0:00:04.2  (   0.9 % )     0:00:04.2 /  0:00:04.2    1.0
[12/10 02:19:08   1574s] [ CellServerInit         ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[12/10 02:19:08   1574s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:19:08   1574s] [ PlacerInterfaceInit    ]      1   0:00:01.2  (   0.2 % )     0:00:01.2 /  0:00:01.9    1.6
[12/10 02:19:08   1574s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:19:08   1574s] [ ReportTranViolation    ]      2   0:00:02.2  (   0.5 % )     0:00:02.2 /  0:00:02.2    1.0
[12/10 02:19:08   1574s] [ ReportCapViolation     ]      2   0:00:01.3  (   0.3 % )     0:00:01.3 /  0:00:01.9    1.5
[12/10 02:19:08   1574s] [ ReportFanoutViolation  ]      2   0:00:01.5  (   0.3 % )     0:00:01.5 /  0:00:01.5    1.0
[12/10 02:19:08   1574s] [ CheckPlace             ]      1   0:00:01.5  (   0.3 % )     0:00:01.5 /  0:00:03.4    2.2
[12/10 02:19:08   1574s] [ IncrReplace            ]      1   0:00:05.3  (   1.1 % )     0:00:05.3 /  0:00:09.4    1.8
[12/10 02:19:08   1574s] [ RefinePlace            ]      2   0:00:08.7  (   1.8 % )     0:00:08.7 /  0:00:12.3    1.4
[12/10 02:19:08   1574s] [ EarlyGlobalRoute       ]      6   0:00:22.9  (   4.8 % )     0:00:22.9 /  0:00:37.6    1.6
[12/10 02:19:08   1574s] [ DetailRoute            ]      1   0:00:44.7  (   9.4 % )     0:00:44.7 /  0:02:51.3    3.8
[12/10 02:19:08   1574s] [ ExtractRC              ]      5   0:00:06.8  (   1.4 % )     0:00:06.8 /  0:00:06.7    1.0
[12/10 02:19:08   1574s] [ TimingUpdate           ]      4   0:00:04.2  (   0.9 % )     0:00:26.7 /  0:01:27.0    3.3
[12/10 02:19:08   1574s] [ FullDelayCalc          ]      4   0:00:36.8  (   7.7 % )     0:00:36.8 /  0:01:58.5    3.2
[12/10 02:19:08   1574s] [ TimingReport           ]      2   0:00:00.7  (   0.1 % )     0:00:00.7 /  0:00:01.3    2.0
[12/10 02:19:08   1574s] [ GenerateReports        ]      1   0:00:01.4  (   0.3 % )     0:00:01.4 /  0:00:01.4    1.0
[12/10 02:19:08   1574s] [ MISC                   ]          0:03:27.1  (  43.4 % )     0:03:27.1 /  0:05:19.0    1.5
[12/10 02:19:08   1574s] ---------------------------------------------------------------------------------------------
[12/10 02:19:08   1574s]  ccopt_design #1 TOTAL              0:07:57.5  ( 100.0 % )     0:07:57.5 /  0:15:09.2    1.9
[12/10 02:19:08   1574s] ---------------------------------------------------------------------------------------------
[12/10 02:19:08   1574s] 
[12/10 02:19:08   1574s] #% End ccopt_design (date=12/10 02:19:08, total cpu=0:15:10, real=0:07:59, peak res=3034.5M, current mem=2720.3M)
[12/10 02:19:08   1574s] <CMD> optDesign -postCTS
[12/10 02:19:08   1574s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2720.3M, totSessionCpu=0:26:15 **
[12/10 02:19:08   1574s] **INFO: User settings:
[12/10 02:19:08   1574s] setDesignMode -topRoutingLayer               M6
[12/10 02:19:08   1574s] setExtractRCMode -engine                     preRoute
[12/10 02:19:08   1574s] setUsefulSkewMode -ecoRoute                  false
[12/10 02:19:08   1574s] setDelayCalMode -enable_high_fanout          true
[12/10 02:19:08   1574s] setDelayCalMode -engine                      aae
[12/10 02:19:08   1574s] setDelayCalMode -ignoreNetLoad               false
[12/10 02:19:08   1574s] setDelayCalMode -socv_accuracy_mode          low
[12/10 02:19:08   1574s] setOptMode -activeHoldViews                  { fastView }
[12/10 02:19:08   1574s] setOptMode -activeSetupViews                 { slowView }
[12/10 02:19:08   1574s] setOptMode -allEndPoints                     true
[12/10 02:19:08   1574s] setOptMode -autoSetupViews                   { slowView}
[12/10 02:19:08   1574s] setOptMode -autoTDGRSetupViews               { slowView}
[12/10 02:19:08   1574s] setOptMode -drcMargin                        0
[12/10 02:19:08   1574s] setOptMode -effort                           high
[12/10 02:19:08   1574s] setOptMode -fixDrc                           true
[12/10 02:19:08   1574s] setOptMode -fixFanoutLoad                    true
[12/10 02:19:08   1574s] setOptMode -fixHoldAllowSetupTnsDegrade      false
[12/10 02:19:08   1574s] setOptMode -leakagePowerEffort               none
[12/10 02:19:08   1574s] setOptMode -preserveAllSequential            false
[12/10 02:19:08   1574s] setOptMode -preserveAssertions               false
[12/10 02:19:08   1574s] setOptMode -setupTargetSlack                 0
[12/10 02:19:08   1574s] setPlaceMode -place_design_floorplan_mode    true
[12/10 02:19:08   1574s] setPlaceMode -place_global_clock_gate_aware  false
[12/10 02:19:08   1574s] setPlaceMode -place_global_cong_effort       high
[12/10 02:19:08   1574s] setPlaceMode -place_global_place_io_pins     false
[12/10 02:19:08   1574s] setPlaceMode -timingDriven                   true
[12/10 02:19:08   1574s] setAnalysisMode -analysisType                bcwc
[12/10 02:19:08   1574s] setAnalysisMode -checkType                   setup
[12/10 02:19:08   1574s] setAnalysisMode -clkSrcPath                  true
[12/10 02:19:08   1574s] setAnalysisMode -clockPropagation            sdcControl
[12/10 02:19:08   1574s] setRouteMode -earlyGlobalMaxRouteLayer       6
[12/10 02:19:08   1574s] setRouteMode -earlyGlobalMinRouteLayer       2
[12/10 02:19:08   1574s] 
[12/10 02:19:08   1575s] 
[12/10 02:19:08   1575s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/10 02:19:08   1575s] Summary for sequential cells identification: 
[12/10 02:19:08   1575s]   Identified SBFF number: 148
[12/10 02:19:08   1575s]   Identified MBFF number: 0
[12/10 02:19:08   1575s]   Identified SB Latch number: 0
[12/10 02:19:08   1575s]   Identified MB Latch number: 0
[12/10 02:19:08   1575s]   Not identified SBFF number: 0
[12/10 02:19:08   1575s]   Not identified MBFF number: 0
[12/10 02:19:08   1575s]   Not identified SB Latch number: 0
[12/10 02:19:08   1575s]   Not identified MB Latch number: 0
[12/10 02:19:08   1575s]   Number of sequential cells which are not FFs: 106
[12/10 02:19:08   1575s]  Visiting view : slowView
[12/10 02:19:08   1575s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/10 02:19:08   1575s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/10 02:19:08   1575s]  Visiting view : fastView
[12/10 02:19:08   1575s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/10 02:19:08   1575s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/10 02:19:08   1575s] TLC MultiMap info (StdDelay):
[12/10 02:19:08   1575s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/10 02:19:08   1575s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/10 02:19:08   1575s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/10 02:19:08   1575s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/10 02:19:08   1575s]  Setting StdDelay to: 15.6ps
[12/10 02:19:08   1575s] 
[12/10 02:19:08   1575s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/10 02:19:08   1575s] info: unfix 1 clock instance placement location
[12/10 02:19:08   1575s] info: this clock instance will be remarked as fixed at the end of optimiztion
[12/10 02:19:08   1575s] Need call spDPlaceInit before registerPrioInstLoc.
[12/10 02:19:08   1575s] [EEQ-INFO] #EEQ #Cell
[12/10 02:19:08   1575s] [EEQ-INFO] 1    868
[12/10 02:19:08   1575s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/10 02:19:08   1575s] *** optDesign #2 [begin] : totSession cpu/real = 0:26:15.1/0:13:10.6 (2.0), mem = 3131.8M
[12/10 02:19:08   1575s] *** InitOpt #3 [begin] : totSession cpu/real = 0:26:15.1/0:13:10.6 (2.0), mem = 3131.8M
[12/10 02:19:08   1575s] GigaOpt running with 4 threads.
[12/10 02:19:08   1575s] Info: 4 threads available for lower-level modules during optimization.
[12/10 02:19:08   1575s] OPERPROF: Starting DPlace-Init at level 1, MEM:3131.8M, EPOCH TIME: 1670660348.841088
[12/10 02:19:08   1575s] z: 2, totalTracks: 1
[12/10 02:19:08   1575s] z: 4, totalTracks: 1
[12/10 02:19:08   1575s] z: 6, totalTracks: 1
[12/10 02:19:08   1575s] z: 8, totalTracks: 1
[12/10 02:19:08   1575s] #spOpts: VtWidth mergeVia=F 
[12/10 02:19:08   1575s] All LLGs are deleted
[12/10 02:19:08   1575s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3131.8M, EPOCH TIME: 1670660348.926078
[12/10 02:19:08   1575s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3131.8M, EPOCH TIME: 1670660348.926907
[12/10 02:19:08   1575s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3131.8M, EPOCH TIME: 1670660348.988617
[12/10 02:19:08   1575s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3131.8M, EPOCH TIME: 1670660348.994999
[12/10 02:19:09   1575s] Core basic site is TSMC65ADV10TSITE
[12/10 02:19:09   1575s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3131.8M, EPOCH TIME: 1670660349.006854
[12/10 02:19:09   1575s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.009, REAL:0.007, MEM:3140.6M, EPOCH TIME: 1670660349.013485
[12/10 02:19:09   1575s] Fast DP-INIT is on for default
[12/10 02:19:09   1575s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.072, REAL:0.058, MEM:3133.3M, EPOCH TIME: 1670660349.052711
[12/10 02:19:09   1575s] 
[12/10 02:19:09   1575s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:19:09   1575s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.126, MEM:3133.3M, EPOCH TIME: 1670660349.114618
[12/10 02:19:09   1575s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=3133.3MB).
[12/10 02:19:09   1575s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.375, REAL:0.362, MEM:3133.3M, EPOCH TIME: 1670660349.203395
[12/10 02:19:09   1575s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3133.3M, EPOCH TIME: 1670660349.203743
[12/10 02:19:09   1575s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.025, REAL:0.025, MEM:3127.3M, EPOCH TIME: 1670660349.228760
[12/10 02:19:09   1575s] 
[12/10 02:19:09   1575s] Creating Lib Analyzer ...
[12/10 02:19:09   1575s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/10 02:19:09   1575s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/10 02:19:09   1575s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/10 02:19:09   1575s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/10 02:19:09   1575s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/10 02:19:09   1575s] 
[12/10 02:19:09   1575s] {RT default_rc_corner 0 6 6 0}
[12/10 02:19:11   1578s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:26:18 mem=3133.3M
[12/10 02:19:11   1578s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:26:18 mem=3133.3M
[12/10 02:19:11   1578s] Creating Lib Analyzer, finished. 
[12/10 02:19:11   1578s] **optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 2719.5M, totSessionCpu=0:26:18 **
[12/10 02:19:11   1578s] *** optDesign -postCTS ***
[12/10 02:19:11   1578s] DRC Margin: user margin 0.0; extra margin 0.2
[12/10 02:19:11   1578s] Hold Target Slack: user slack 0
[12/10 02:19:11   1578s] Setup Target Slack: user slack 0; extra slack 0.0
[12/10 02:19:11   1578s] setUsefulSkewMode -ecoRoute false
[12/10 02:19:12   1578s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3133.3M, EPOCH TIME: 1670660352.251002
[12/10 02:19:12   1578s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.102, REAL:0.102, MEM:3133.3M, EPOCH TIME: 1670660352.353255
[12/10 02:19:12   1578s] 
[12/10 02:19:12   1578s] TimeStamp Deleting Cell Server Begin ...
[12/10 02:19:12   1578s] Deleting Lib Analyzer.
[12/10 02:19:12   1578s] 
[12/10 02:19:12   1578s] TimeStamp Deleting Cell Server End ...
[12/10 02:19:12   1578s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/10 02:19:12   1578s] 
[12/10 02:19:12   1578s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/10 02:19:12   1578s] Summary for sequential cells identification: 
[12/10 02:19:12   1578s]   Identified SBFF number: 148
[12/10 02:19:12   1578s]   Identified MBFF number: 0
[12/10 02:19:12   1578s]   Identified SB Latch number: 0
[12/10 02:19:12   1578s]   Identified MB Latch number: 0
[12/10 02:19:12   1578s]   Not identified SBFF number: 0
[12/10 02:19:12   1578s]   Not identified MBFF number: 0
[12/10 02:19:12   1578s]   Not identified SB Latch number: 0
[12/10 02:19:12   1578s]   Not identified MB Latch number: 0
[12/10 02:19:12   1578s]   Number of sequential cells which are not FFs: 106
[12/10 02:19:12   1578s]  Visiting view : slowView
[12/10 02:19:12   1578s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/10 02:19:12   1578s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/10 02:19:12   1578s]  Visiting view : fastView
[12/10 02:19:12   1578s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/10 02:19:12   1578s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/10 02:19:12   1578s] TLC MultiMap info (StdDelay):
[12/10 02:19:12   1578s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/10 02:19:12   1578s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/10 02:19:12   1578s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/10 02:19:12   1578s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/10 02:19:12   1578s]  Setting StdDelay to: 15.6ps
[12/10 02:19:12   1578s] 
[12/10 02:19:12   1578s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/10 02:19:12   1579s] 
[12/10 02:19:12   1579s] TimeStamp Deleting Cell Server Begin ...
[12/10 02:19:12   1579s] 
[12/10 02:19:12   1579s] TimeStamp Deleting Cell Server End ...
[12/10 02:19:12   1579s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3133.3M, EPOCH TIME: 1670660352.843597
[12/10 02:19:12   1579s] All LLGs are deleted
[12/10 02:19:12   1579s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3133.3M, EPOCH TIME: 1670660352.843714
[12/10 02:19:12   1579s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.003, REAL:0.003, MEM:3133.3M, EPOCH TIME: 1670660352.846529
[12/10 02:19:12   1579s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.005, REAL:0.006, MEM:3127.3M, EPOCH TIME: 1670660352.849131
[12/10 02:19:12   1579s] Start to check current routing status for nets...
[12/10 02:19:13   1580s] All nets are already routed correctly.
[12/10 02:19:13   1580s] End to check current routing status for nets (mem=3127.3M)
[12/10 02:19:14   1580s] #optDebug: Start CG creation (mem=3155.9M)
[12/10 02:19:14   1580s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 14.000000 
[12/10 02:19:14   1580s] (cpu=0:00:00.2, mem=3255.9M)
[12/10 02:19:14   1580s]  ...processing cgPrt (cpu=0:00:00.2, mem=3255.9M)
[12/10 02:19:14   1580s]  ...processing cgEgp (cpu=0:00:00.2, mem=3255.9M)
[12/10 02:19:14   1580s]  ...processing cgPbk (cpu=0:00:00.2, mem=3255.9M)
[12/10 02:19:14   1580s]  ...processing cgNrb(cpu=0:00:00.2, mem=3255.9M)
[12/10 02:19:14   1580s]  ...processing cgObs (cpu=0:00:00.2, mem=3255.9M)
[12/10 02:19:14   1580s]  ...processing cgCon (cpu=0:00:00.2, mem=3255.9M)
[12/10 02:19:14   1580s]  ...processing cgPdm (cpu=0:00:00.2, mem=3255.9M)
[12/10 02:19:14   1580s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3255.9M)
[12/10 02:19:55   1621s] Compute RC Scale Done ...
[12/10 02:19:55   1622s] All LLGs are deleted
[12/10 02:19:55   1622s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3246.4M, EPOCH TIME: 1670660395.733507
[12/10 02:19:55   1622s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3246.4M, EPOCH TIME: 1670660395.734368
[12/10 02:19:55   1622s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3246.4M, EPOCH TIME: 1670660395.797421
[12/10 02:19:55   1622s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3246.4M, EPOCH TIME: 1670660395.803702
[12/10 02:19:55   1622s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3246.4M, EPOCH TIME: 1670660395.814438
[12/10 02:19:55   1622s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.006, MEM:3246.4M, EPOCH TIME: 1670660395.820109
[12/10 02:19:55   1622s] Fast DP-INIT is on for default
[12/10 02:19:55   1622s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.069, REAL:0.056, MEM:3246.4M, EPOCH TIME: 1670660395.859556
[12/10 02:19:55   1622s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.136, REAL:0.123, MEM:3246.4M, EPOCH TIME: 1670660395.920711
[12/10 02:19:59   1632s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 28.564  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  32088  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.185%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:58, real = 0:00:51, mem = 2771.0M, totSessionCpu=0:27:13 **
[12/10 02:19:59   1632s] *** InitOpt #3 [finish] : cpu/real = 0:00:57.4/0:00:51.2 (1.1), totSession cpu/real = 0:27:12.5/0:14:01.8 (1.9), mem = 3173.1M
[12/10 02:19:59   1632s] 
[12/10 02:19:59   1632s] =============================================================================================
[12/10 02:19:59   1632s]  Step TAT Report for InitOpt #3                                                 21.10-p004_1
[12/10 02:19:59   1632s] =============================================================================================
[12/10 02:19:59   1632s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:19:59   1632s] ---------------------------------------------------------------------------------------------
[12/10 02:19:59   1632s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:19:59   1632s] [ OptSummaryReport       ]      1   0:00:00.4  (   0.7 % )     0:00:04.2 /  0:00:10.6    2.5
[12/10 02:19:59   1632s] [ DrvReport              ]      1   0:00:01.6  (   3.1 % )     0:00:01.6 /  0:00:02.8    1.7
[12/10 02:19:59   1632s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/10 02:19:59   1632s] [ LibAnalyzerInit        ]      1   0:00:02.4  (   4.7 % )     0:00:02.4 /  0:00:02.5    1.0
[12/10 02:19:59   1632s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:19:59   1632s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/10 02:19:59   1632s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:19:59   1632s] [ TimingUpdate           ]      1   0:00:02.1  (   4.1 % )     0:00:02.1 /  0:00:07.0    3.3
[12/10 02:19:59   1632s] [ TimingReport           ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.4    2.1
[12/10 02:19:59   1632s] [ MISC                   ]          0:00:44.2  (  86.4 % )     0:00:44.2 /  0:00:44.1    1.0
[12/10 02:19:59   1632s] ---------------------------------------------------------------------------------------------
[12/10 02:19:59   1632s]  InitOpt #3 TOTAL                   0:00:51.2  ( 100.0 % )     0:00:51.2 /  0:00:57.4    1.1
[12/10 02:19:59   1632s] ---------------------------------------------------------------------------------------------
[12/10 02:19:59   1632s] 
[12/10 02:19:59   1632s] ** INFO : this run is activating low effort ccoptDesign flow
[12/10 02:19:59   1632s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/10 02:19:59   1632s] ### Creating PhyDesignMc. totSessionCpu=0:27:13 mem=3173.1M
[12/10 02:19:59   1632s] OPERPROF: Starting DPlace-Init at level 1, MEM:3173.1M, EPOCH TIME: 1670660399.899983
[12/10 02:19:59   1632s] z: 2, totalTracks: 1
[12/10 02:19:59   1632s] z: 4, totalTracks: 1
[12/10 02:19:59   1632s] z: 6, totalTracks: 1
[12/10 02:19:59   1632s] z: 8, totalTracks: 1
[12/10 02:19:59   1632s] #spOpts: VtWidth mergeVia=F 
[12/10 02:20:00   1632s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3173.1M, EPOCH TIME: 1670660400.050097
[12/10 02:20:00   1632s] 
[12/10 02:20:00   1632s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:20:00   1632s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.099, REAL:0.100, MEM:3173.1M, EPOCH TIME: 1670660400.149923
[12/10 02:20:00   1632s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3173.1MB).
[12/10 02:20:00   1632s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.288, REAL:0.290, MEM:3173.1M, EPOCH TIME: 1670660400.189869
[12/10 02:20:00   1633s] TotalInstCnt at PhyDesignMc Initialization: 154,048
[12/10 02:20:00   1633s] ### Creating PhyDesignMc, finished. totSessionCpu=0:27:13 mem=3173.1M
[12/10 02:20:00   1633s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3173.1M, EPOCH TIME: 1670660400.663858
[12/10 02:20:00   1633s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.027, REAL:0.028, MEM:3173.1M, EPOCH TIME: 1670660400.691428
[12/10 02:20:00   1633s] TotalInstCnt at PhyDesignMc Destruction: 154,048
[12/10 02:20:01   1635s] #optDebug: fT-E <X 2 0 0 1>
[12/10 02:20:01   1635s] -congRepairInPostCTS false                 # bool, default=false, private
[12/10 02:20:02   1637s] 
[12/10 02:20:02   1637s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/10 02:20:02   1637s] Summary for sequential cells identification: 
[12/10 02:20:02   1637s]   Identified SBFF number: 148
[12/10 02:20:02   1637s]   Identified MBFF number: 0
[12/10 02:20:02   1637s]   Identified SB Latch number: 0
[12/10 02:20:02   1637s]   Identified MB Latch number: 0
[12/10 02:20:02   1637s]   Not identified SBFF number: 0
[12/10 02:20:02   1637s]   Not identified MBFF number: 0
[12/10 02:20:02   1637s]   Not identified SB Latch number: 0
[12/10 02:20:02   1637s]   Not identified MB Latch number: 0
[12/10 02:20:02   1637s]   Number of sequential cells which are not FFs: 106
[12/10 02:20:02   1637s]  Visiting view : slowView
[12/10 02:20:02   1637s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/10 02:20:02   1637s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/10 02:20:02   1637s]  Visiting view : fastView
[12/10 02:20:02   1637s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/10 02:20:02   1637s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/10 02:20:02   1637s] TLC MultiMap info (StdDelay):
[12/10 02:20:02   1637s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/10 02:20:02   1637s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/10 02:20:02   1637s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/10 02:20:02   1637s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/10 02:20:02   1637s]  Setting StdDelay to: 15.6ps
[12/10 02:20:02   1637s] 
[12/10 02:20:02   1637s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/10 02:20:02   1637s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 4 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 31.2
[12/10 02:20:02   1637s] Begin: GigaOpt Route Type Constraints Refinement
[12/10 02:20:02   1637s] *** CongRefineRouteType #3 [begin] : totSession cpu/real = 0:27:17.1/0:14:04.7 (1.9), mem = 3177.1M
[12/10 02:20:02   1637s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1561211.10
[12/10 02:20:02   1637s] ### Creating RouteCongInterface, started
[12/10 02:20:02   1637s] 
[12/10 02:20:02   1637s] Creating Lib Analyzer ...
[12/10 02:20:02   1637s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/10 02:20:02   1637s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/10 02:20:02   1637s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/10 02:20:02   1637s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/10 02:20:02   1637s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/10 02:20:02   1637s] 
[12/10 02:20:02   1637s] {RT default_rc_corner 0 6 6 0}
[12/10 02:20:04   1638s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:27:19 mem=3182.6M
[12/10 02:20:04   1638s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:27:19 mem=3182.6M
[12/10 02:20:04   1638s] Creating Lib Analyzer, finished. 
[12/10 02:20:04   1638s] ### Creating LA Mngr. totSessionCpu=0:27:19 mem=3182.6M
[12/10 02:20:04   1638s] ### Creating LA Mngr, finished. totSessionCpu=0:27:19 mem=3182.6M
[12/10 02:20:05   1639s] 
[12/10 02:20:05   1639s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/10 02:20:05   1639s] 
[12/10 02:20:05   1639s] #optDebug: {0, 1.000}
[12/10 02:20:05   1639s] ### Creating RouteCongInterface, finished
[12/10 02:20:05   1639s] Updated routing constraints on 0 nets.
[12/10 02:20:05   1639s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1561211.10
[12/10 02:20:05   1639s] Bottom Preferred Layer:
[12/10 02:20:05   1639s] +-----------+------------+----------+
[12/10 02:20:05   1639s] |   Layer   |    CLK     |   Rule   |
[12/10 02:20:05   1639s] +-----------+------------+----------+
[12/10 02:20:05   1639s] | M3 (z=3)  |        356 | default  |
[12/10 02:20:05   1639s] +-----------+------------+----------+
[12/10 02:20:05   1639s] Via Pillar Rule:
[12/10 02:20:05   1639s]     None
[12/10 02:20:05   1639s] *** CongRefineRouteType #3 [finish] : cpu/real = 0:00:02.6/0:00:02.4 (1.1), totSession cpu/real = 0:27:19.7/0:14:07.1 (1.9), mem = 3182.6M
[12/10 02:20:05   1639s] 
[12/10 02:20:05   1639s] =============================================================================================
[12/10 02:20:05   1639s]  Step TAT Report for CongRefineRouteType #3                                     21.10-p004_1
[12/10 02:20:05   1639s] =============================================================================================
[12/10 02:20:05   1639s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:20:05   1639s] ---------------------------------------------------------------------------------------------
[12/10 02:20:05   1639s] [ LibAnalyzerInit        ]      1   0:00:01.6  (  66.2 % )     0:00:01.6 /  0:00:01.6    1.0
[12/10 02:20:05   1639s] [ RouteCongInterfaceInit ]      1   0:00:00.7  (  29.4 % )     0:00:02.3 /  0:00:02.3    1.0
[12/10 02:20:05   1639s] [ MISC                   ]          0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.3    2.5
[12/10 02:20:05   1639s] ---------------------------------------------------------------------------------------------
[12/10 02:20:05   1639s]  CongRefineRouteType #3 TOTAL       0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.6    1.1
[12/10 02:20:05   1639s] ---------------------------------------------------------------------------------------------
[12/10 02:20:05   1639s] 
[12/10 02:20:05   1639s] End: GigaOpt Route Type Constraints Refinement
[12/10 02:20:05   1639s] *** Starting optimizing excluded clock nets MEM= 3182.6M) ***
[12/10 02:20:05   1639s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3182.6M) ***
[12/10 02:20:05   1639s] *** Starting optimizing excluded clock nets MEM= 3182.6M) ***
[12/10 02:20:05   1639s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3182.6M) ***
[12/10 02:20:05   1639s] Info: Done creating the CCOpt slew target map.
[12/10 02:20:05   1639s] Begin: GigaOpt high fanout net optimization
[12/10 02:20:05   1639s] GigaOpt HFN: use maxLocalDensity 1.2
[12/10 02:20:05   1639s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 4 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/10 02:20:05   1639s] *** DrvOpt #6 [begin] : totSession cpu/real = 0:27:19.9/0:14:07.3 (1.9), mem = 3182.6M
[12/10 02:20:05   1640s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/10 02:20:05   1640s] Info: 356 nets with fixed/cover wires excluded.
[12/10 02:20:05   1640s] Info: 356 clock nets excluded from IPO operation.
[12/10 02:20:05   1640s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1561211.11
[12/10 02:20:05   1640s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/10 02:20:05   1640s] ### Creating PhyDesignMc. totSessionCpu=0:27:21 mem=3182.6M
[12/10 02:20:05   1640s] OPERPROF: Starting DPlace-Init at level 1, MEM:3182.6M, EPOCH TIME: 1670660405.994268
[12/10 02:20:05   1640s] z: 2, totalTracks: 1
[12/10 02:20:05   1640s] z: 4, totalTracks: 1
[12/10 02:20:05   1640s] z: 6, totalTracks: 1
[12/10 02:20:05   1640s] z: 8, totalTracks: 1
[12/10 02:20:05   1640s] #spOpts: VtWidth mergeVia=F 
[12/10 02:20:06   1640s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3182.6M, EPOCH TIME: 1670660406.140175
[12/10 02:20:06   1640s] 
[12/10 02:20:06   1640s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:20:06   1640s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.108, REAL:0.108, MEM:3182.6M, EPOCH TIME: 1670660406.248311
[12/10 02:20:06   1640s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3182.6MB).
[12/10 02:20:06   1640s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.293, REAL:0.295, MEM:3182.6M, EPOCH TIME: 1670660406.288789
[12/10 02:20:07   1642s] TotalInstCnt at PhyDesignMc Initialization: 154,048
[12/10 02:20:07   1642s] ### Creating PhyDesignMc, finished. totSessionCpu=0:27:22 mem=3182.6M
[12/10 02:20:07   1642s] ### Creating RouteCongInterface, started
[12/10 02:20:07   1643s] 
[12/10 02:20:07   1643s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/10 02:20:07   1643s] 
[12/10 02:20:07   1643s] #optDebug: {0, 1.000}
[12/10 02:20:07   1643s] ### Creating RouteCongInterface, finished
[12/10 02:20:07   1643s] ### Creating LA Mngr. totSessionCpu=0:27:23 mem=3182.6M
[12/10 02:20:07   1643s] ### Creating LA Mngr, finished. totSessionCpu=0:27:23 mem=3182.6M
[12/10 02:20:10   1647s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/10 02:20:10   1647s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/10 02:20:10   1647s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 02:20:10   1648s] Total-nets :: 155071, Stn-nets :: 0, ratio :: 0 %
[12/10 02:20:10   1648s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3276.5M, EPOCH TIME: 1670660410.417400
[12/10 02:20:10   1648s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.025, REAL:0.026, MEM:3178.5M, EPOCH TIME: 1670660410.442972
[12/10 02:20:10   1648s] TotalInstCnt at PhyDesignMc Destruction: 154,048
[12/10 02:20:10   1648s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1561211.11
[12/10 02:20:10   1648s] *** DrvOpt #6 [finish] : cpu/real = 0:00:08.1/0:00:05.0 (1.6), totSession cpu/real = 0:27:28.0/0:14:12.4 (1.9), mem = 3178.5M
[12/10 02:20:10   1648s] 
[12/10 02:20:10   1648s] =============================================================================================
[12/10 02:20:10   1648s]  Step TAT Report for DrvOpt #6                                                  21.10-p004_1
[12/10 02:20:10   1648s] =============================================================================================
[12/10 02:20:10   1648s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:20:10   1648s] ---------------------------------------------------------------------------------------------
[12/10 02:20:10   1648s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:20:10   1648s] [ PlacerInterfaceInit    ]      1   0:00:01.2  (  23.6 % )     0:00:01.2 /  0:00:02.0    1.6
[12/10 02:20:10   1648s] [ RouteCongInterfaceInit ]      1   0:00:00.6  (  12.8 % )     0:00:00.6 /  0:00:00.7    1.0
[12/10 02:20:10   1648s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:20:10   1648s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.9
[12/10 02:20:10   1648s] [ MISC                   ]          0:00:03.2  (  63.3 % )     0:00:03.2 /  0:00:05.4    1.7
[12/10 02:20:10   1648s] ---------------------------------------------------------------------------------------------
[12/10 02:20:10   1648s]  DrvOpt #6 TOTAL                    0:00:05.0  ( 100.0 % )     0:00:05.0 /  0:00:08.1    1.6
[12/10 02:20:10   1648s] ---------------------------------------------------------------------------------------------
[12/10 02:20:10   1648s] 
[12/10 02:20:10   1648s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/10 02:20:10   1648s] End: GigaOpt high fanout net optimization
[12/10 02:20:14   1652s] Deleting Lib Analyzer.
[12/10 02:20:14   1652s] Begin: GigaOpt Global Optimization
[12/10 02:20:14   1652s] *info: use new DP (enabled)
[12/10 02:20:14   1652s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 4 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/10 02:20:14   1652s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/10 02:20:14   1652s] Info: 356 nets with fixed/cover wires excluded.
[12/10 02:20:14   1652s] Info: 356 clock nets excluded from IPO operation.
[12/10 02:20:14   1652s] *** GlobalOpt #2 [begin] : totSession cpu/real = 0:27:32.6/0:14:16.6 (1.9), mem = 3182.9M
[12/10 02:20:14   1652s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1561211.12
[12/10 02:20:14   1652s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/10 02:20:14   1652s] ### Creating PhyDesignMc. totSessionCpu=0:27:33 mem=3182.9M
[12/10 02:20:14   1652s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/10 02:20:14   1652s] OPERPROF: Starting DPlace-Init at level 1, MEM:3182.9M, EPOCH TIME: 1670660414.614346
[12/10 02:20:14   1652s] z: 2, totalTracks: 1
[12/10 02:20:14   1652s] z: 4, totalTracks: 1
[12/10 02:20:14   1652s] z: 6, totalTracks: 1
[12/10 02:20:14   1652s] z: 8, totalTracks: 1
[12/10 02:20:14   1652s] #spOpts: VtWidth mergeVia=F 
[12/10 02:20:14   1652s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3182.9M, EPOCH TIME: 1670660414.764690
[12/10 02:20:14   1652s] 
[12/10 02:20:14   1652s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:20:14   1652s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.108, REAL:0.108, MEM:3182.9M, EPOCH TIME: 1670660414.872966
[12/10 02:20:14   1652s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3182.9MB).
[12/10 02:20:14   1652s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.298, REAL:0.299, MEM:3182.9M, EPOCH TIME: 1670660414.913830
[12/10 02:20:15   1654s] TotalInstCnt at PhyDesignMc Initialization: 154,048
[12/10 02:20:15   1654s] ### Creating PhyDesignMc, finished. totSessionCpu=0:27:34 mem=3182.9M
[12/10 02:20:15   1654s] ### Creating RouteCongInterface, started
[12/10 02:20:15   1654s] 
[12/10 02:20:15   1654s] Creating Lib Analyzer ...
[12/10 02:20:15   1654s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/10 02:20:15   1654s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/10 02:20:15   1654s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/10 02:20:15   1654s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/10 02:20:15   1654s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/10 02:20:15   1654s] 
[12/10 02:20:15   1654s] {RT default_rc_corner 0 6 6 0}
[12/10 02:20:17   1656s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:27:36 mem=3182.9M
[12/10 02:20:17   1656s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:27:36 mem=3182.9M
[12/10 02:20:17   1656s] Creating Lib Analyzer, finished. 
[12/10 02:20:18   1656s] 
[12/10 02:20:18   1656s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/10 02:20:18   1656s] 
[12/10 02:20:18   1656s] #optDebug: {0, 1.000}
[12/10 02:20:18   1656s] ### Creating RouteCongInterface, finished
[12/10 02:20:18   1656s] ### Creating LA Mngr. totSessionCpu=0:27:37 mem=3182.9M
[12/10 02:20:18   1656s] ### Creating LA Mngr, finished. totSessionCpu=0:27:37 mem=3182.9M
[12/10 02:20:20   1659s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/10 02:20:20   1659s] *info: 356 clock nets excluded
[12/10 02:20:20   1659s] *info: 2 special nets excluded.
[12/10 02:20:20   1659s] *info: 2 external nets with a tri-state driver excluded.
[12/10 02:20:20   1659s] *info: 14 multi-driver nets excluded.
[12/10 02:20:20   1659s] *info: 2480 no-driver nets excluded.
[12/10 02:20:20   1659s] *info: 356 nets with fixed/cover wires excluded.
[12/10 02:20:21   1660s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3371.8M, EPOCH TIME: 1670660421.910680
[12/10 02:20:21   1660s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:3371.8M, EPOCH TIME: 1670660421.914793
[12/10 02:20:22   1661s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[12/10 02:20:22   1661s] Info: End MT loop @oiCellDelayCachingJob.
[12/10 02:20:23   1662s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/10 02:20:24   1663s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 02:20:24   1663s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/10 02:20:24   1663s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 02:20:24   1663s] |   0.000|   0.000|   89.18%|   0:00:01.0| 3390.8M|  slowView|       NA| NA                                                 |
[12/10 02:20:24   1663s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/10 02:20:24   1663s] 
[12/10 02:20:24   1663s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=3390.8M) ***
[12/10 02:20:24   1663s] 
[12/10 02:20:24   1663s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=3390.8M) ***
[12/10 02:20:24   1663s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/10 02:20:24   1663s] Total-nets :: 155071, Stn-nets :: 0, ratio :: 0 %
[12/10 02:20:24   1663s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3279.8M, EPOCH TIME: 1670660424.343372
[12/10 02:20:24   1663s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.026, REAL:0.027, MEM:3177.8M, EPOCH TIME: 1670660424.369989
[12/10 02:20:24   1663s] TotalInstCnt at PhyDesignMc Destruction: 154,048
[12/10 02:20:24   1663s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1561211.12
[12/10 02:20:24   1663s] *** GlobalOpt #2 [finish] : cpu/real = 0:00:10.8/0:00:09.8 (1.1), totSession cpu/real = 0:27:43.4/0:14:26.3 (1.9), mem = 3177.8M
[12/10 02:20:24   1663s] 
[12/10 02:20:24   1663s] =============================================================================================
[12/10 02:20:24   1663s]  Step TAT Report for GlobalOpt #2                                               21.10-p004_1
[12/10 02:20:24   1663s] =============================================================================================
[12/10 02:20:24   1663s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:20:24   1663s] ---------------------------------------------------------------------------------------------
[12/10 02:20:24   1663s] [ SlackTraversorInit     ]      1   0:00:01.1  (  11.3 % )     0:00:01.1 /  0:00:01.1    1.0
[12/10 02:20:24   1663s] [ LibAnalyzerInit        ]      1   0:00:01.6  (  16.4 % )     0:00:01.6 /  0:00:01.6    1.0
[12/10 02:20:24   1663s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:20:24   1663s] [ PlacerInterfaceInit    ]      1   0:00:01.2  (  12.2 % )     0:00:01.2 /  0:00:01.9    1.6
[12/10 02:20:24   1663s] [ RouteCongInterfaceInit ]      1   0:00:00.7  (   6.7 % )     0:00:02.3 /  0:00:02.3    1.0
[12/10 02:20:24   1663s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:20:24   1663s] [ TransformInit          ]      1   0:00:03.8  (  38.9 % )     0:00:03.8 /  0:00:03.8    1.0
[12/10 02:20:24   1663s] [ MISC                   ]          0:00:01.4  (  14.6 % )     0:00:01.4 /  0:00:01.7    1.2
[12/10 02:20:24   1663s] ---------------------------------------------------------------------------------------------
[12/10 02:20:24   1663s]  GlobalOpt #2 TOTAL                 0:00:09.8  ( 100.0 % )     0:00:09.8 /  0:00:10.8    1.1
[12/10 02:20:24   1663s] ---------------------------------------------------------------------------------------------
[12/10 02:20:24   1663s] 
[12/10 02:20:24   1663s] End: GigaOpt Global Optimization
[12/10 02:20:24   1663s] *** Timing Is met
[12/10 02:20:24   1663s] *** Check timing (0:00:00.0)
[12/10 02:20:24   1663s] Deleting Lib Analyzer.
[12/10 02:20:24   1663s] GigaOpt Checkpoint: Internal reclaim -numThreads 4 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/10 02:20:24   1663s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/10 02:20:24   1663s] Info: 356 nets with fixed/cover wires excluded.
[12/10 02:20:24   1663s] Info: 356 clock nets excluded from IPO operation.
[12/10 02:20:24   1663s] ### Creating LA Mngr. totSessionCpu=0:27:44 mem=3177.8M
[12/10 02:20:24   1663s] ### Creating LA Mngr, finished. totSessionCpu=0:27:44 mem=3177.8M
[12/10 02:20:24   1663s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/10 02:20:25   1664s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3177.8M, EPOCH TIME: 1670660425.097335
[12/10 02:20:25   1664s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.152, REAL:0.154, MEM:3177.8M, EPOCH TIME: 1670660425.251055
[12/10 02:20:29   1668s] **INFO: Flow update: Design timing is met.
[12/10 02:20:29   1668s] **INFO: Flow update: Design timing is met.
[12/10 02:20:30   1669s] GigaOpt Checkpoint: Internal reclaim -numThreads 4 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/10 02:20:30   1670s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/10 02:20:30   1670s] Info: 356 nets with fixed/cover wires excluded.
[12/10 02:20:30   1670s] Info: 356 clock nets excluded from IPO operation.
[12/10 02:20:30   1670s] ### Creating LA Mngr. totSessionCpu=0:27:50 mem=3180.2M
[12/10 02:20:30   1670s] ### Creating LA Mngr, finished. totSessionCpu=0:27:50 mem=3180.2M
[12/10 02:20:30   1670s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/10 02:20:30   1670s] ### Creating PhyDesignMc. totSessionCpu=0:27:50 mem=3353.8M
[12/10 02:20:30   1670s] OPERPROF: Starting DPlace-Init at level 1, MEM:3353.8M, EPOCH TIME: 1670660430.938165
[12/10 02:20:30   1670s] z: 2, totalTracks: 1
[12/10 02:20:30   1670s] z: 4, totalTracks: 1
[12/10 02:20:30   1670s] z: 6, totalTracks: 1
[12/10 02:20:30   1670s] z: 8, totalTracks: 1
[12/10 02:20:30   1670s] #spOpts: VtWidth mergeVia=F 
[12/10 02:20:31   1670s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3353.8M, EPOCH TIME: 1670660431.081548
[12/10 02:20:31   1670s] 
[12/10 02:20:31   1670s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:20:31   1670s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.099, REAL:0.099, MEM:3353.8M, EPOCH TIME: 1670660431.180778
[12/10 02:20:31   1670s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3353.8MB).
[12/10 02:20:31   1670s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.281, REAL:0.283, MEM:3353.8M, EPOCH TIME: 1670660431.221045
[12/10 02:20:32   1672s] TotalInstCnt at PhyDesignMc Initialization: 154,048
[12/10 02:20:32   1672s] ### Creating PhyDesignMc, finished. totSessionCpu=0:27:52 mem=3385.8M
[12/10 02:20:32   1672s] Begin: Area Reclaim Optimization
[12/10 02:20:32   1672s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:27:52.2/0:14:34.0 (1.9), mem = 3385.8M
[12/10 02:20:32   1672s] 
[12/10 02:20:32   1672s] Creating Lib Analyzer ...
[12/10 02:20:32   1672s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/10 02:20:32   1672s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/10 02:20:32   1672s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/10 02:20:32   1672s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/10 02:20:32   1672s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/10 02:20:32   1672s] 
[12/10 02:20:32   1672s] {RT default_rc_corner 0 6 6 0}
[12/10 02:20:33   1673s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:27:54 mem=3387.8M
[12/10 02:20:33   1673s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:27:54 mem=3387.8M
[12/10 02:20:33   1673s] Creating Lib Analyzer, finished. 
[12/10 02:20:33   1673s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1561211.13
[12/10 02:20:33   1673s] ### Creating RouteCongInterface, started
[12/10 02:20:34   1674s] 
[12/10 02:20:34   1674s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/10 02:20:34   1674s] 
[12/10 02:20:34   1674s] #optDebug: {0, 1.000}
[12/10 02:20:34   1674s] ### Creating RouteCongInterface, finished
[12/10 02:20:34   1674s] ### Creating LA Mngr. totSessionCpu=0:27:54 mem=3387.8M
[12/10 02:20:34   1674s] ### Creating LA Mngr, finished. totSessionCpu=0:27:54 mem=3387.8M
[12/10 02:20:34   1674s] Usable buffer cells for single buffer setup transform:
[12/10 02:20:34   1674s] BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR 
[12/10 02:20:34   1674s] Number of usable buffer cells above: 28
[12/10 02:20:35   1675s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3387.8M, EPOCH TIME: 1670660435.617334
[12/10 02:20:35   1675s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:3387.8M, EPOCH TIME: 1670660435.621065
[12/10 02:20:37   1677s] Reclaim Optimization WNS Slack 0.031  TNS Slack 0.000 Density 89.18
[12/10 02:20:37   1677s] +---------+---------+--------+--------+------------+--------+
[12/10 02:20:37   1677s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/10 02:20:37   1677s] +---------+---------+--------+--------+------------+--------+
[12/10 02:20:37   1677s] |   89.18%|        -|   0.031|   0.000|   0:00:00.0| 3393.2M|
[12/10 02:20:40   1687s] |   89.18%|       18|   0.031|   0.000|   0:00:03.0| 3506.2M|
[12/10 02:20:41   1687s] |   89.18%|        1|   0.031|   0.000|   0:00:01.0| 3506.2M|
[12/10 02:20:41   1688s] #optDebug: <stH: 2.0000 MiSeL: 30.3560>
[12/10 02:20:42   1688s] |   89.18%|        0|   0.031|   0.000|   0:00:01.0| 3506.2M|
[12/10 02:20:43   1692s] |   89.18%|       10|   0.031|   0.000|   0:00:01.0| 3506.2M|
[12/10 02:20:45   1696s] |   89.18%|        6|   0.031|   0.000|   0:00:02.0| 3508.2M|
[12/10 02:20:46   1697s] |   89.18%|        0|   0.031|   0.000|   0:00:01.0| 3510.2M|
[12/10 02:20:46   1697s] #optDebug: <stH: 2.0000 MiSeL: 30.3560>
[12/10 02:20:46   1697s] #optDebug: RTR_SNLTF <10.0000 2.0000> <20.0000> 
[12/10 02:20:46   1698s] |   89.18%|        0|   0.031|   0.000|   0:00:00.0| 3510.2M|
[12/10 02:20:46   1698s] +---------+---------+--------+--------+------------+--------+
[12/10 02:20:46   1698s] Reclaim Optimization End WNS Slack 0.031  TNS Slack 0.000 Density 89.18
[12/10 02:20:47   1698s] 
[12/10 02:20:47   1698s] ** Summary: Restruct = 19 Buffer Deletion = 2 Declone = 8 Resize = 6 **
[12/10 02:20:47   1698s] --------------------------------------------------------------
[12/10 02:20:47   1698s] |                                   | Total     | Sequential |
[12/10 02:20:47   1698s] --------------------------------------------------------------
[12/10 02:20:47   1698s] | Num insts resized                 |       6  |       1    |
[12/10 02:20:47   1698s] | Num insts undone                  |       0  |       0    |
[12/10 02:20:47   1698s] | Num insts Downsized               |       6  |       1    |
[12/10 02:20:47   1698s] | Num insts Samesized               |       0  |       0    |
[12/10 02:20:47   1698s] | Num insts Upsized                 |       0  |       0    |
[12/10 02:20:47   1698s] | Num multiple commits+uncommits    |       0  |       -    |
[12/10 02:20:47   1698s] --------------------------------------------------------------
[12/10 02:20:47   1698s] End: Core Area Reclaim Optimization (cpu = 0:00:26.4) (real = 0:00:15.0) **
[12/10 02:20:47   1698s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3510.2M, EPOCH TIME: 1670660447.016468
[12/10 02:20:47   1698s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.026, REAL:0.027, MEM:3502.2M, EPOCH TIME: 1670660447.043195
[12/10 02:20:47   1698s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3502.2M, EPOCH TIME: 1670660447.073474
[12/10 02:20:47   1698s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3502.2M, EPOCH TIME: 1670660447.073601
[12/10 02:20:47   1698s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3502.2M, EPOCH TIME: 1670660447.214730
[12/10 02:20:47   1698s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.160, REAL:0.161, MEM:3502.2M, EPOCH TIME: 1670660447.375266
[12/10 02:20:47   1698s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3502.2M, EPOCH TIME: 1670660447.418515
[12/10 02:20:47   1698s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.004, REAL:0.004, MEM:3502.2M, EPOCH TIME: 1670660447.422209
[12/10 02:20:47   1698s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.347, REAL:0.349, MEM:3502.2M, EPOCH TIME: 1670660447.422327
[12/10 02:20:47   1698s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.347, REAL:0.349, MEM:3502.2M, EPOCH TIME: 1670660447.422354
[12/10 02:20:47   1698s] TDRefine: refinePlace mode is spiral
[12/10 02:20:47   1698s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1561211.10
[12/10 02:20:47   1698s] OPERPROF: Starting RefinePlace at level 1, MEM:3502.2M, EPOCH TIME: 1670660447.422438
[12/10 02:20:47   1698s] *** Starting refinePlace (0:28:19 mem=3502.2M) ***
[12/10 02:20:47   1699s] Total net bbox length = 2.689e+06 (1.423e+06 1.266e+06) (ext = 1.197e+03)
[12/10 02:20:47   1699s] 
[12/10 02:20:47   1699s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:20:47   1699s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/10 02:20:47   1699s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/10 02:20:47   1699s] Enhanced MH flow has been turned off for floorplan mode.
[12/10 02:20:47   1699s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/10 02:20:47   1699s] Type 'man IMPSP-5140' for more detail.
[12/10 02:20:47   1699s] **WARN: (IMPSP-315):	Found 166394 instances insts with no PG Term connections.
[12/10 02:20:47   1699s] Type 'man IMPSP-315' for more detail.
[12/10 02:20:47   1699s] Default power domain name = toplevel_498
[12/10 02:20:47   1699s] .Default power domain name = toplevel_498
[12/10 02:20:47   1699s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:3504.6M, EPOCH TIME: 1670660447.728510
[12/10 02:20:47   1699s] Starting refinePlace ...
[12/10 02:20:47   1699s] Default power domain name = toplevel_498
[12/10 02:20:47   1699s] .One DDP V2 for no tweak run.
[12/10 02:20:48   1699s] 
[12/10 02:20:48   1699s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/10 02:20:49   1702s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/10 02:20:49   1702s] [CPU] RefinePlace/Spiral (cpu=0:00:00.9, real=0:00:00.0)
[12/10 02:20:49   1702s] [CPU] RefinePlace/Commit (cpu=0:00:01.7, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.7, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/10 02:20:49   1702s] [CPU] RefinePlace/Legalization (cpu=0:00:03.3, real=0:00:02.0, mem=3509.3MB) @(0:28:19 - 0:28:23).
[12/10 02:20:49   1702s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/10 02:20:49   1702s] 	Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 3509.3MB
[12/10 02:20:49   1702s] Statistics of distance of Instance movement in refine placement:
[12/10 02:20:49   1702s]   maximum (X+Y) =         0.00 um
[12/10 02:20:49   1702s]   mean    (X+Y) =         0.00 um
[12/10 02:20:49   1702s] Summary Report:
[12/10 02:20:49   1702s] Instances move: 0 (out of 153679 movable)
[12/10 02:20:49   1702s] Instances flipped: 0
[12/10 02:20:49   1702s] Mean displacement: 0.00 um
[12/10 02:20:49   1702s] Max displacement: 0.00 um 
[12/10 02:20:49   1702s] Total instances moved : 0
[12/10 02:20:49   1702s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.452, REAL:2.051, MEM:3509.3M, EPOCH TIME: 1670660449.779068
[12/10 02:20:49   1702s] Total net bbox length = 2.689e+06 (1.423e+06 1.266e+06) (ext = 1.197e+03)
[12/10 02:20:49   1702s] Runtime: CPU: 0:00:03.7 REAL: 0:00:02.0 MEM: 3509.3MB
[12/10 02:20:49   1702s] [CPU] RefinePlace/total (cpu=0:00:03.7, real=0:00:02.0, mem=3509.3MB) @(0:28:19 - 0:28:23).
[12/10 02:20:49   1702s] *** Finished refinePlace (0:28:23 mem=3509.3M) ***
[12/10 02:20:49   1702s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1561211.10
[12/10 02:20:49   1702s] OPERPROF: Finished RefinePlace at level 1, CPU:3.855, REAL:2.455, MEM:3509.3M, EPOCH TIME: 1670660449.877928
[12/10 02:20:50   1703s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3509.3M, EPOCH TIME: 1670660450.543032
[12/10 02:20:50   1703s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.024, REAL:0.024, MEM:3507.3M, EPOCH TIME: 1670660450.567526
[12/10 02:20:50   1703s] *** maximum move = 0.00 um ***
[12/10 02:20:50   1703s] *** Finished re-routing un-routed nets (3507.3M) ***
[12/10 02:20:50   1703s] OPERPROF: Starting DPlace-Init at level 1, MEM:3507.3M, EPOCH TIME: 1670660450.845950
[12/10 02:20:50   1703s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3507.3M, EPOCH TIME: 1670660450.993125
[12/10 02:20:51   1704s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.186, REAL:0.187, MEM:3507.3M, EPOCH TIME: 1670660451.180140
[12/10 02:20:51   1704s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3507.3M, EPOCH TIME: 1670660451.225672
[12/10 02:20:51   1704s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.004, REAL:0.004, MEM:3507.3M, EPOCH TIME: 1670660451.229372
[12/10 02:20:51   1704s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.381, REAL:0.384, MEM:3507.3M, EPOCH TIME: 1670660451.229506
[12/10 02:20:52   1705s] 
[12/10 02:20:52   1705s] *** Finish Physical Update (cpu=0:00:07.3 real=0:00:05.0 mem=3507.3M) ***
[12/10 02:20:52   1705s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1561211.13
[12/10 02:20:52   1705s] *** AreaOpt #2 [finish] : cpu/real = 0:00:33.7/0:00:20.0 (1.7), totSession cpu/real = 0:28:25.9/0:14:54.1 (1.9), mem = 3507.3M
[12/10 02:20:52   1705s] 
[12/10 02:20:52   1705s] =============================================================================================
[12/10 02:20:52   1705s]  Step TAT Report for AreaOpt #2                                                 21.10-p004_1
[12/10 02:20:52   1705s] =============================================================================================
[12/10 02:20:52   1705s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:20:52   1705s] ---------------------------------------------------------------------------------------------
[12/10 02:20:52   1705s] [ SlackTraversorInit     ]      1   0:00:01.0  (   5.2 % )     0:00:01.0 /  0:00:01.0    1.0
[12/10 02:20:52   1705s] [ LibAnalyzerInit        ]      1   0:00:01.5  (   7.4 % )     0:00:01.5 /  0:00:01.5    1.0
[12/10 02:20:52   1705s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:20:52   1705s] [ RouteCongInterfaceInit ]      1   0:00:00.6  (   3.2 % )     0:00:00.6 /  0:00:00.6    1.0
[12/10 02:20:52   1705s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:20:52   1705s] [ OptSingleIteration     ]      7   0:00:00.7  (   3.5 % )     0:00:05.8 /  0:00:17.2    3.0
[12/10 02:20:52   1705s] [ OptGetWeight           ]    931   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.7
[12/10 02:20:52   1705s] [ OptEval                ]    931   0:00:03.7  (  18.4 % )     0:00:03.7 /  0:00:13.5    3.7
[12/10 02:20:52   1705s] [ OptCommit              ]    931   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.9
[12/10 02:20:52   1705s] [ PostCommitDelayUpdate  ]    931   0:00:00.1  (   0.4 % )     0:00:00.3 /  0:00:00.6    2.2
[12/10 02:20:52   1705s] [ IncrDelayCalc          ]    111   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.5    2.8
[12/10 02:20:52   1705s] [ RefinePlace            ]      1   0:00:05.1  (  25.7 % )     0:00:05.1 /  0:00:07.3    1.4
[12/10 02:20:52   1705s] [ IncrTimingUpdate       ]     28   0:00:01.0  (   5.0 % )     0:00:01.0 /  0:00:02.3    2.3
[12/10 02:20:52   1705s] [ MISC                   ]          0:00:06.0  (  29.9 % )     0:00:06.0 /  0:00:06.0    1.0
[12/10 02:20:52   1705s] ---------------------------------------------------------------------------------------------
[12/10 02:20:52   1705s]  AreaOpt #2 TOTAL                   0:00:20.0  ( 100.0 % )     0:00:20.0 /  0:00:33.7    1.7
[12/10 02:20:52   1705s] ---------------------------------------------------------------------------------------------
[12/10 02:20:52   1705s] 
[12/10 02:20:52   1705s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3395.6M, EPOCH TIME: 1670660452.156705
[12/10 02:20:52   1705s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:3203.6M, EPOCH TIME: 1670660452.186782
[12/10 02:20:52   1705s] TotalInstCnt at PhyDesignMc Destruction: 154,034
[12/10 02:20:52   1705s] End: Area Reclaim Optimization (cpu=0:00:34, real=0:00:20, mem=3203.59M, totSessionCpu=0:28:26).
[12/10 02:20:52   1705s] Starting local wire reclaim
[12/10 02:20:52   1705s] Enhanced MH flow has been turned off for floorplan mode.
[12/10 02:20:52   1705s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3203.6M, EPOCH TIME: 1670660452.224601
[12/10 02:20:52   1705s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3203.6M, EPOCH TIME: 1670660452.224672
[12/10 02:20:52   1705s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3203.6M, EPOCH TIME: 1670660452.224720
[12/10 02:20:52   1705s] z: 2, totalTracks: 1
[12/10 02:20:52   1705s] z: 4, totalTracks: 1
[12/10 02:20:52   1705s] z: 6, totalTracks: 1
[12/10 02:20:52   1705s] z: 8, totalTracks: 1
[12/10 02:20:52   1706s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3203.6M, EPOCH TIME: 1670660452.371134
[12/10 02:20:52   1706s] 
[12/10 02:20:52   1706s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:20:52   1706s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.115, REAL:0.116, MEM:3203.6M, EPOCH TIME: 1670660452.486994
[12/10 02:20:52   1706s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3203.6MB).
[12/10 02:20:52   1706s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.303, REAL:0.306, MEM:3203.6M, EPOCH TIME: 1670660452.530634
[12/10 02:20:52   1706s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.303, REAL:0.306, MEM:3203.6M, EPOCH TIME: 1670660452.530667
[12/10 02:20:52   1706s] TDRefine: refinePlace mode is spiral
[12/10 02:20:52   1706s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1561211.11
[12/10 02:20:52   1706s] OPERPROF:   Starting RefinePlace at level 2, MEM:3203.6M, EPOCH TIME: 1670660452.530724
[12/10 02:20:52   1706s] *** Starting refinePlace (0:28:26 mem=3203.6M) ***
[12/10 02:20:52   1706s] Total net bbox length = 2.689e+06 (1.423e+06 1.266e+06) (ext = 1.197e+03)
[12/10 02:20:52   1706s] 
[12/10 02:20:52   1706s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:20:52   1706s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/10 02:20:52   1706s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/10 02:20:52   1706s] Type 'man IMPSP-5140' for more detail.
[12/10 02:20:52   1706s] **WARN: (IMPSP-315):	Found 166394 instances insts with no PG Term connections.
[12/10 02:20:52   1706s] Type 'man IMPSP-315' for more detail.
[12/10 02:20:52   1706s] Default power domain name = toplevel_498
[12/10 02:20:52   1706s] .Default power domain name = toplevel_498
[12/10 02:20:52   1706s] .OPERPROF:     Starting RefinePlace2 at level 3, MEM:3203.6M, EPOCH TIME: 1670660452.839727
[12/10 02:20:52   1706s] Starting refinePlace ...
[12/10 02:20:52   1706s] Default power domain name = toplevel_498
[12/10 02:20:52   1706s] .One DDP V2 for no tweak run.
[12/10 02:20:53   1707s] 
[12/10 02:20:53   1707s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/10 02:20:54   1709s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/10 02:20:54   1709s] [CPU] RefinePlace/Spiral (cpu=0:00:00.8, real=0:00:01.0)
[12/10 02:20:54   1709s] [CPU] RefinePlace/Commit (cpu=0:00:01.8, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.7, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/10 02:20:54   1709s] [CPU] RefinePlace/Legalization (cpu=0:00:03.3, real=0:00:02.0, mem=3207.1MB) @(0:28:27 - 0:28:30).
[12/10 02:20:54   1710s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/10 02:20:54   1710s] 	Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 3207.1MB
[12/10 02:20:54   1710s] Statistics of distance of Instance movement in refine placement:
[12/10 02:20:54   1710s]   maximum (X+Y) =         0.00 um
[12/10 02:20:54   1710s]   mean    (X+Y) =         0.00 um
[12/10 02:20:54   1710s] Summary Report:
[12/10 02:20:54   1710s] Instances move: 0 (out of 153679 movable)
[12/10 02:20:54   1710s] Instances flipped: 0
[12/10 02:20:54   1710s] Mean displacement: 0.00 um
[12/10 02:20:54   1710s] Max displacement: 0.00 um 
[12/10 02:20:54   1710s] Total instances moved : 0
[12/10 02:20:54   1710s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.509, REAL:2.104, MEM:3207.1M, EPOCH TIME: 1670660454.943302
[12/10 02:20:55   1710s] Total net bbox length = 2.689e+06 (1.423e+06 1.266e+06) (ext = 1.197e+03)
[12/10 02:20:55   1710s] Runtime: CPU: 0:00:03.8 REAL: 0:00:02.0 MEM: 3207.1MB
[12/10 02:20:55   1710s] [CPU] RefinePlace/total (cpu=0:00:03.8, real=0:00:02.0, mem=3207.1MB) @(0:28:26 - 0:28:30).
[12/10 02:20:55   1710s] *** Finished refinePlace (0:28:30 mem=3207.1M) ***
[12/10 02:20:55   1710s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1561211.11
[12/10 02:20:55   1710s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.916, REAL:2.513, MEM:3207.1M, EPOCH TIME: 1670660455.043462
[12/10 02:20:55   1710s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3207.1M, EPOCH TIME: 1670660455.043498
[12/10 02:20:55   1710s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.025, REAL:0.025, MEM:3205.1M, EPOCH TIME: 1670660455.068533
[12/10 02:20:55   1710s] OPERPROF: Finished RefinePlace2 at level 1, CPU:4.244, REAL:2.844, MEM:3205.1M, EPOCH TIME: 1670660455.068663
[12/10 02:20:56   1711s] eGR doReRoute: optGuide
[12/10 02:20:56   1711s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3208.0M, EPOCH TIME: 1670660456.335154
[12/10 02:20:56   1711s] All LLGs are deleted
[12/10 02:20:56   1711s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3208.0M, EPOCH TIME: 1670660456.335276
[12/10 02:20:56   1711s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.112, REAL:0.113, MEM:3208.0M, EPOCH TIME: 1670660456.448341
[12/10 02:20:56   1711s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.114, REAL:0.114, MEM:3205.0M, EPOCH TIME: 1670660456.449619
[12/10 02:20:56   1711s] ### Creating LA Mngr. totSessionCpu=0:28:32 mem=3205.0M
[12/10 02:20:56   1711s] ### Creating LA Mngr, finished. totSessionCpu=0:28:32 mem=3205.0M
[12/10 02:20:56   1711s] Started Early Global Route kernel ( Curr Mem: 3205.04 MB )
[12/10 02:20:56   1711s] (I)      ==================== Layers =====================
[12/10 02:20:56   1711s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:20:56   1711s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/10 02:20:56   1711s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:20:56   1711s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/10 02:20:56   1711s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/10 02:20:56   1711s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/10 02:20:56   1711s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/10 02:20:56   1711s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/10 02:20:56   1711s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/10 02:20:56   1711s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/10 02:20:56   1711s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/10 02:20:56   1711s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/10 02:20:56   1711s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/10 02:20:56   1711s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/10 02:20:56   1711s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/10 02:20:56   1711s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/10 02:20:56   1711s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/10 02:20:56   1711s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/10 02:20:56   1711s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/10 02:20:56   1711s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/10 02:20:56   1711s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:20:56   1711s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/10 02:20:56   1711s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/10 02:20:56   1711s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/10 02:20:56   1711s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/10 02:20:56   1711s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/10 02:20:56   1711s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:20:56   1711s] (I)      Started Import and model ( Curr Mem: 3205.04 MB )
[12/10 02:20:56   1711s] (I)      Default power domain name = toplevel_498
[12/10 02:20:56   1711s] .== Non-default Options ==
[12/10 02:20:57   1712s] (I)      Maximum routing layer                              : 6
[12/10 02:20:57   1712s] (I)      Number of threads                                  : 4
[12/10 02:20:57   1712s] (I)      Method to set GCell size                           : row
[12/10 02:20:57   1712s] (I)      Counted 10337 PG shapes. We will not process PG shapes layer by layer.
[12/10 02:20:57   1712s] (I)      Use row-based GCell size
[12/10 02:20:57   1712s] (I)      Use row-based GCell align
[12/10 02:20:57   1712s] (I)      layer 0 area = 168000
[12/10 02:20:57   1712s] (I)      layer 1 area = 208000
[12/10 02:20:57   1712s] (I)      layer 2 area = 208000
[12/10 02:20:57   1712s] (I)      layer 3 area = 208000
[12/10 02:20:57   1712s] (I)      layer 4 area = 208000
[12/10 02:20:57   1712s] (I)      layer 5 area = 208000
[12/10 02:20:57   1712s] (I)      GCell unit size   : 4000
[12/10 02:20:57   1712s] (I)      GCell multiplier  : 1
[12/10 02:20:57   1712s] (I)      GCell row height  : 4000
[12/10 02:20:57   1712s] (I)      Actual row height : 4000
[12/10 02:20:57   1712s] (I)      GCell align ref   : 0 0
[12/10 02:20:57   1712s] [NR-eGR] Track table information for default rule: 
[12/10 02:20:57   1712s] [NR-eGR] M1 has no routable track
[12/10 02:20:57   1712s] [NR-eGR] M2 has single uniform track structure
[12/10 02:20:57   1712s] [NR-eGR] M3 has single uniform track structure
[12/10 02:20:57   1712s] [NR-eGR] M4 has single uniform track structure
[12/10 02:20:57   1712s] [NR-eGR] M5 has single uniform track structure
[12/10 02:20:57   1712s] [NR-eGR] M6 has single uniform track structure
[12/10 02:20:57   1712s] (I)      =============== Default via ================
[12/10 02:20:57   1712s] (I)      +---+------------------+-------------------+
[12/10 02:20:57   1712s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/10 02:20:57   1712s] (I)      +---+------------------+-------------------+
[12/10 02:20:57   1712s] (I)      | 1 |    3  VIA1_X     |   35  VIA1_2CUT_N |
[12/10 02:20:57   1712s] (I)      | 2 |    7  VIA2_X     |   37  VIA2_2CUT_E |
[12/10 02:20:57   1712s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/10 02:20:57   1712s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/10 02:20:57   1712s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/10 02:20:57   1712s] (I)      | 6 |   23  VIA6_X     |   53  VIA6_2CUT_E |
[12/10 02:20:57   1712s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/10 02:20:57   1712s] (I)      | 8 |   31  VIA8_X     |   61  VIA8_2CUT_E |
[12/10 02:20:57   1712s] (I)      +---+------------------+-------------------+
[12/10 02:20:57   1712s] [NR-eGR] Read 17358 PG shapes
[12/10 02:20:57   1712s] [NR-eGR] Read 0 clock shapes
[12/10 02:20:57   1712s] [NR-eGR] Read 0 other shapes
[12/10 02:20:57   1712s] [NR-eGR] #Routing Blockages  : 0
[12/10 02:20:57   1712s] [NR-eGR] #Instance Blockages : 0
[12/10 02:20:57   1712s] [NR-eGR] #PG Blockages       : 17358
[12/10 02:20:57   1712s] [NR-eGR] #Halo Blockages     : 0
[12/10 02:20:57   1712s] [NR-eGR] #Boundary Blockages : 0
[12/10 02:20:57   1712s] [NR-eGR] #Clock Blockages    : 0
[12/10 02:20:57   1712s] [NR-eGR] #Other Blockages    : 0
[12/10 02:20:57   1712s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/10 02:20:57   1712s] [NR-eGR] Num Prerouted Nets = 356  Num Prerouted Wires = 73410
[12/10 02:20:57   1712s] [NR-eGR] Read 155057 nets ( ignored 356 )
[12/10 02:20:57   1712s] (I)      early_global_route_priority property id does not exist.
[12/10 02:20:57   1712s] (I)      Read Num Blocks=17358  Num Prerouted Wires=73410  Num CS=0
[12/10 02:20:57   1712s] (I)      Layer 1 (V) : #blockages 4956 : #preroutes 38221
[12/10 02:20:57   1712s] (I)      Layer 2 (H) : #blockages 4956 : #preroutes 31103
[12/10 02:20:57   1712s] (I)      Layer 3 (V) : #blockages 4956 : #preroutes 4072
[12/10 02:20:57   1712s] (I)      Layer 4 (H) : #blockages 2490 : #preroutes 14
[12/10 02:20:57   1713s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/10 02:20:57   1713s] (I)      Number of ignored nets                =    356
[12/10 02:20:57   1713s] (I)      Number of connected nets              =      0
[12/10 02:20:57   1713s] (I)      Number of fixed nets                  =    356.  Ignored: Yes
[12/10 02:20:57   1713s] (I)      Number of clock nets                  =    356.  Ignored: No
[12/10 02:20:57   1713s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/10 02:20:57   1713s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/10 02:20:57   1713s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/10 02:20:57   1713s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/10 02:20:57   1713s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/10 02:20:57   1713s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/10 02:20:57   1713s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/10 02:20:57   1713s] (I)      Ndr track 0 does not exist
[12/10 02:20:57   1713s] (I)      Ndr track 0 does not exist
[12/10 02:20:57   1713s] (I)      ---------------------Grid Graph Info--------------------
[12/10 02:20:57   1713s] (I)      Routing area        : (0, 0) - (1650000, 1650000)
[12/10 02:20:57   1713s] (I)      Core area           : (0, 0) - (1650000, 1650000)
[12/10 02:20:57   1713s] (I)      Site width          :   400  (dbu)
[12/10 02:20:57   1713s] (I)      Row height          :  4000  (dbu)
[12/10 02:20:57   1713s] (I)      GCell row height    :  4000  (dbu)
[12/10 02:20:57   1713s] (I)      GCell width         :  4000  (dbu)
[12/10 02:20:57   1713s] (I)      GCell height        :  4000  (dbu)
[12/10 02:20:57   1713s] (I)      Grid                :   413   413     6
[12/10 02:20:57   1713s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/10 02:20:57   1713s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/10 02:20:57   1713s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/10 02:20:57   1713s] (I)      Default wire width  :   180   200   200   200   200   200
[12/10 02:20:57   1713s] (I)      Default wire space  :   180   200   200   200   200   200
[12/10 02:20:57   1713s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/10 02:20:57   1713s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/10 02:20:57   1713s] (I)      First track coord   :     0   200   200   200   200   200
[12/10 02:20:57   1713s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/10 02:20:57   1713s] (I)      Total num of tracks :     0  4125  4125  4125  4125  4125
[12/10 02:20:57   1713s] (I)      Num of masks        :     1     1     1     1     1     1
[12/10 02:20:57   1713s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/10 02:20:57   1713s] (I)      --------------------------------------------------------
[12/10 02:20:57   1713s] 
[12/10 02:20:57   1713s] [NR-eGR] ============ Routing rule table ============
[12/10 02:20:57   1713s] [NR-eGR] Rule id: 0  Nets: 0
[12/10 02:20:57   1713s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/10 02:20:57   1713s] (I)                    Layer    2    3    4    5    6 
[12/10 02:20:57   1713s] (I)                    Pitch  800  800  800  800  800 
[12/10 02:20:57   1713s] (I)             #Used tracks    2    2    2    2    2 
[12/10 02:20:57   1713s] (I)       #Fully used tracks    1    1    1    1    1 
[12/10 02:20:57   1713s] [NR-eGR] Rule id: 1  Nets: 154701
[12/10 02:20:57   1713s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/10 02:20:57   1713s] (I)                    Layer    2    3    4    5    6 
[12/10 02:20:57   1713s] (I)                    Pitch  400  400  400  400  400 
[12/10 02:20:57   1713s] (I)             #Used tracks    1    1    1    1    1 
[12/10 02:20:57   1713s] (I)       #Fully used tracks    1    1    1    1    1 
[12/10 02:20:57   1713s] [NR-eGR] ========================================
[12/10 02:20:57   1713s] [NR-eGR] 
[12/10 02:20:57   1713s] (I)      =============== Blocked Tracks ===============
[12/10 02:20:57   1713s] (I)      +-------+---------+----------+---------------+
[12/10 02:20:57   1713s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/10 02:20:57   1713s] (I)      +-------+---------+----------+---------------+
[12/10 02:20:57   1713s] (I)      |     1 |       0 |        0 |         0.00% |
[12/10 02:20:57   1713s] (I)      |     2 | 1703625 |    31762 |         1.86% |
[12/10 02:20:57   1713s] (I)      |     3 | 1703625 |    15678 |         0.92% |
[12/10 02:20:57   1713s] (I)      |     4 | 1703625 |    31762 |         1.86% |
[12/10 02:20:57   1713s] (I)      |     5 | 1703625 |    70125 |         4.12% |
[12/10 02:20:57   1713s] (I)      |     6 | 1703625 |        0 |         0.00% |
[12/10 02:20:57   1713s] (I)      +-------+---------+----------+---------------+
[12/10 02:20:57   1713s] (I)      Finished Import and model ( CPU: 1.42 sec, Real: 1.39 sec, Curr Mem: 3375.50 MB )
[12/10 02:20:57   1713s] (I)      Reset routing kernel
[12/10 02:20:57   1713s] (I)      Started Global Routing ( Curr Mem: 3375.50 MB )
[12/10 02:20:57   1713s] (I)      totalPins=548824  totalGlobalPin=528881 (96.37%)
[12/10 02:20:58   1713s] (I)      total 2D Cap : 8445936 = (3356924 H, 5089012 V)
[12/10 02:20:58   1713s] [NR-eGR] Layer group 1: route 154701 net(s) in layer range [2, 6]
[12/10 02:20:58   1713s] (I)      
[12/10 02:20:58   1713s] (I)      ============  Phase 1a Route ============
[12/10 02:20:58   1714s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/10 02:20:58   1714s] (I)      Usage: 1620065 = (849432 H, 770633 V) = (25.30% H, 15.14% V) = (1.699e+06um H, 1.541e+06um V)
[12/10 02:20:58   1714s] (I)      
[12/10 02:20:58   1714s] (I)      ============  Phase 1b Route ============
[12/10 02:20:59   1714s] (I)      Usage: 1620205 = (849496 H, 770709 V) = (25.31% H, 15.14% V) = (1.699e+06um H, 1.541e+06um V)
[12/10 02:20:59   1714s] (I)      Overflow of layer group 1: 0.06% H + 0.00% V. EstWL: 3.240410e+06um
[12/10 02:20:59   1714s] (I)      Congestion metric : 0.06%H 0.00%V, 0.06%HV
[12/10 02:20:59   1714s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/10 02:20:59   1714s] (I)      
[12/10 02:20:59   1714s] (I)      ============  Phase 1c Route ============
[12/10 02:20:59   1714s] (I)      Level2 Grid: 83 x 83
[12/10 02:20:59   1714s] (I)      Usage: 1620205 = (849496 H, 770709 V) = (25.31% H, 15.14% V) = (1.699e+06um H, 1.541e+06um V)
[12/10 02:20:59   1714s] (I)      
[12/10 02:20:59   1714s] (I)      ============  Phase 1d Route ============
[12/10 02:20:59   1715s] (I)      Usage: 1620319 = (849505 H, 770814 V) = (25.31% H, 15.15% V) = (1.699e+06um H, 1.542e+06um V)
[12/10 02:20:59   1715s] (I)      
[12/10 02:20:59   1715s] (I)      ============  Phase 1e Route ============
[12/10 02:20:59   1715s] (I)      Usage: 1620319 = (849505 H, 770814 V) = (25.31% H, 15.15% V) = (1.699e+06um H, 1.542e+06um V)
[12/10 02:20:59   1715s] [NR-eGR] Early Global Route overflow of layer group 1: 0.06% H + 0.00% V. EstWL: 3.240638e+06um
[12/10 02:20:59   1715s] (I)      
[12/10 02:20:59   1715s] (I)      ============  Phase 1l Route ============
[12/10 02:20:59   1716s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/10 02:20:59   1716s] (I)      Layer  2:    1689983    699231        85           0     1701560    ( 0.00%) 
[12/10 02:20:59   1716s] (I)      Layer  3:    1688982    731883       116           0     1701560    ( 0.00%) 
[12/10 02:20:59   1716s] (I)      Layer  4:    1689983    379540         0           0     1701560    ( 0.00%) 
[12/10 02:20:59   1716s] (I)      Layer  5:    1665914    270068       466           0     1701560    ( 0.00%) 
[12/10 02:20:59   1716s] (I)      Layer  6:    1699500     44429         0           0     1701560    ( 0.00%) 
[12/10 02:20:59   1716s] (I)      Total:       8434362   2125151       667           0     8507800    ( 0.00%) 
[12/10 02:20:59   1716s] (I)      
[12/10 02:20:59   1716s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/10 02:20:59   1716s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/10 02:20:59   1716s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/10 02:20:59   1716s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[12/10 02:20:59   1716s] [NR-eGR] --------------------------------------------------------------------------------
[12/10 02:20:59   1716s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/10 02:20:59   1716s] [NR-eGR]      M2 ( 2)        72( 0.04%)         1( 0.00%)         0( 0.00%)   ( 0.04%) 
[12/10 02:20:59   1716s] [NR-eGR]      M3 ( 3)        91( 0.05%)         4( 0.00%)         0( 0.00%)   ( 0.06%) 
[12/10 02:20:59   1716s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/10 02:20:59   1716s] [NR-eGR]      M5 ( 5)       254( 0.15%)        37( 0.02%)         2( 0.00%)   ( 0.17%) 
[12/10 02:20:59   1716s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/10 02:20:59   1716s] [NR-eGR] --------------------------------------------------------------------------------
[12/10 02:20:59   1716s] [NR-eGR]        Total       417( 0.05%)        42( 0.00%)         2( 0.00%)   ( 0.05%) 
[12/10 02:20:59   1716s] [NR-eGR] 
[12/10 02:20:59   1716s] (I)      Finished Global Routing ( CPU: 3.08 sec, Real: 1.95 sec, Curr Mem: 3419.50 MB )
[12/10 02:20:59   1716s] (I)      total 2D Cap : 8450895 = (3359407 H, 5091488 V)
[12/10 02:20:59   1716s] [NR-eGR] Overflow after Early Global Route 0.03% H + 0.00% V
[12/10 02:21:00   1716s] (I)      ============= Track Assignment ============
[12/10 02:21:00   1716s] (I)      Started Track Assignment (4T) ( Curr Mem: 3419.50 MB )
[12/10 02:21:00   1716s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/10 02:21:00   1716s] (I)      Run Multi-thread track assignment
[12/10 02:21:01   1719s] (I)      Finished Track Assignment (4T) ( CPU: 2.85 sec, Real: 0.78 sec, Curr Mem: 3419.50 MB )
[12/10 02:21:01   1719s] (I)      Started Export ( Curr Mem: 3419.50 MB )
[12/10 02:21:01   1720s] [NR-eGR]             Length (um)     Vias 
[12/10 02:21:01   1720s] [NR-eGR] ---------------------------------
[12/10 02:21:01   1720s] [NR-eGR]  M1  (1H)             1   580226 
[12/10 02:21:01   1720s] [NR-eGR]  M2  (2V)        964565   824992 
[12/10 02:21:01   1720s] [NR-eGR]  M3  (3H)       1270495   119967 
[12/10 02:21:01   1720s] [NR-eGR]  M4  (4V)        654633    48895 
[12/10 02:21:01   1720s] [NR-eGR]  M5  (5H)        540049     4334 
[12/10 02:21:01   1720s] [NR-eGR]  M6  (6V)         89110        0 
[12/10 02:21:01   1720s] [NR-eGR]  M7  (7H)             0        0 
[12/10 02:21:01   1720s] [NR-eGR]  M8  (8V)             0        0 
[12/10 02:21:01   1720s] [NR-eGR]  M9  (9H)             0        0 
[12/10 02:21:01   1720s] [NR-eGR] ---------------------------------
[12/10 02:21:01   1720s] [NR-eGR]      Total      3518852  1578414 
[12/10 02:21:01   1720s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:21:01   1720s] [NR-eGR] Total half perimeter of net bounding box: 2689237um
[12/10 02:21:01   1720s] [NR-eGR] Total length: 3518852um, number of vias: 1578414
[12/10 02:21:01   1720s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:21:01   1720s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/10 02:21:01   1720s] [NR-eGR] --------------------------------------------------------------------------
[12/10 02:21:03   1722s] (I)      Finished Export ( CPU: 3.10 sec, Real: 2.12 sec, Curr Mem: 3407.98 MB )
[12/10 02:21:03   1722s] [NR-eGR] Finished Early Global Route kernel ( CPU: 10.92 sec, Real: 6.71 sec, Curr Mem: 3407.98 MB )
[12/10 02:21:03   1722s] (I)      ======================================== Runtime Summary =========================================
[12/10 02:21:03   1722s] (I)       Step                                              %       Start      Finish      Real        CPU 
[12/10 02:21:03   1722s] (I)      --------------------------------------------------------------------------------------------------
[12/10 02:21:03   1722s] (I)       Early Global Route kernel                   100.00%  711.66 sec  718.37 sec  6.71 sec  10.92 sec 
[12/10 02:21:03   1722s] (I)       +-Import and model                           20.69%  711.66 sec  713.05 sec  1.39 sec   1.42 sec 
[12/10 02:21:03   1722s] (I)       | +-Create place DB                          13.13%  711.66 sec  712.54 sec  0.88 sec   0.88 sec 
[12/10 02:21:03   1722s] (I)       | | +-Import place data                      13.13%  711.66 sec  712.54 sec  0.88 sec   0.88 sec 
[12/10 02:21:03   1722s] (I)       | | | +-Read instances and placement          4.57%  711.66 sec  711.97 sec  0.31 sec   0.30 sec 
[12/10 02:21:03   1722s] (I)       | | | +-Read nets                             8.56%  711.97 sec  712.54 sec  0.57 sec   0.57 sec 
[12/10 02:21:03   1722s] (I)       | +-Create route DB                           6.68%  712.54 sec  712.99 sec  0.45 sec   0.49 sec 
[12/10 02:21:03   1722s] (I)       | | +-Import route data (4T)                  6.67%  712.54 sec  712.99 sec  0.45 sec   0.49 sec 
[12/10 02:21:03   1722s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.58%  712.55 sec  712.59 sec  0.04 sec   0.04 sec 
[12/10 02:21:03   1722s] (I)       | | | | +-Read routing blockages              0.00%  712.55 sec  712.55 sec  0.00 sec   0.00 sec 
[12/10 02:21:03   1722s] (I)       | | | | +-Read instance blockages             0.54%  712.55 sec  712.59 sec  0.04 sec   0.04 sec 
[12/10 02:21:03   1722s] (I)       | | | | +-Read PG blockages                   0.03%  712.59 sec  712.59 sec  0.00 sec   0.00 sec 
[12/10 02:21:03   1722s] (I)       | | | | +-Read clock blockages                0.00%  712.59 sec  712.59 sec  0.00 sec   0.00 sec 
[12/10 02:21:03   1722s] (I)       | | | | +-Read other blockages                0.00%  712.59 sec  712.59 sec  0.00 sec   0.00 sec 
[12/10 02:21:03   1722s] (I)       | | | | +-Read boundary cut boxes             0.00%  712.59 sec  712.59 sec  0.00 sec   0.00 sec 
[12/10 02:21:03   1722s] (I)       | | | +-Read blackboxes                       0.00%  712.59 sec  712.59 sec  0.00 sec   0.00 sec 
[12/10 02:21:03   1722s] (I)       | | | +-Read prerouted                        2.20%  712.59 sec  712.74 sec  0.15 sec   0.19 sec 
[12/10 02:21:03   1722s] (I)       | | | +-Read unlegalized nets                 0.58%  712.74 sec  712.78 sec  0.04 sec   0.04 sec 
[12/10 02:21:03   1722s] (I)       | | | +-Read nets                             0.96%  712.78 sec  712.84 sec  0.06 sec   0.06 sec 
[12/10 02:21:03   1722s] (I)       | | | +-Set up via pillars                    0.04%  712.86 sec  712.86 sec  0.00 sec   0.00 sec 
[12/10 02:21:03   1722s] (I)       | | | +-Initialize 3D grid graph              0.03%  712.87 sec  712.87 sec  0.00 sec   0.00 sec 
[12/10 02:21:03   1722s] (I)       | | | +-Model blockage capacity               1.46%  712.87 sec  712.97 sec  0.10 sec   0.10 sec 
[12/10 02:21:03   1722s] (I)       | | | | +-Initialize 3D capacity              1.41%  712.87 sec  712.97 sec  0.09 sec   0.09 sec 
[12/10 02:21:03   1722s] (I)       | +-Read aux data                             0.00%  712.99 sec  712.99 sec  0.00 sec   0.00 sec 
[12/10 02:21:03   1722s] (I)       | +-Others data preparation                   0.24%  712.99 sec  713.01 sec  0.02 sec   0.02 sec 
[12/10 02:21:03   1722s] (I)       | +-Create route kernel                       0.07%  713.01 sec  713.01 sec  0.01 sec   0.00 sec 
[12/10 02:21:03   1722s] (I)       +-Global Routing                             29.08%  713.05 sec  715.00 sec  1.95 sec   3.08 sec 
[12/10 02:21:03   1722s] (I)       | +-Initialization                            0.76%  713.05 sec  713.10 sec  0.05 sec   0.05 sec 
[12/10 02:21:03   1722s] (I)       | +-Net group 1                              27.74%  713.11 sec  714.97 sec  1.86 sec   2.99 sec 
[12/10 02:21:03   1722s] (I)       | | +-Generate topology (4T)                  1.36%  713.11 sec  713.20 sec  0.09 sec   0.22 sec 
[12/10 02:21:03   1722s] (I)       | | +-Phase 1a                               11.54%  713.23 sec  714.01 sec  0.77 sec   1.24 sec 
[12/10 02:21:03   1722s] (I)       | | | +-Pattern routing (4T)                  8.12%  713.23 sec  713.78 sec  0.55 sec   1.02 sec 
[12/10 02:21:03   1722s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.58%  713.78 sec  713.88 sec  0.11 sec   0.11 sec 
[12/10 02:21:03   1722s] (I)       | | | +-Add via demand to 2D                  1.83%  713.88 sec  714.01 sec  0.12 sec   0.12 sec 
[12/10 02:21:03   1722s] (I)       | | +-Phase 1b                                3.63%  714.01 sec  714.25 sec  0.24 sec   0.30 sec 
[12/10 02:21:03   1722s] (I)       | | | +-Monotonic routing (4T)                3.58%  714.01 sec  714.25 sec  0.24 sec   0.30 sec 
[12/10 02:21:03   1722s] (I)       | | +-Phase 1c                                0.73%  714.25 sec  714.30 sec  0.05 sec   0.05 sec 
[12/10 02:21:03   1722s] (I)       | | | +-Two level Routing                     0.73%  714.25 sec  714.30 sec  0.05 sec   0.05 sec 
[12/10 02:21:03   1722s] (I)       | | | | +-Two Level Routing (Regular)         0.52%  714.25 sec  714.29 sec  0.03 sec   0.03 sec 
[12/10 02:21:03   1722s] (I)       | | | | +-Two Level Routing (Strong)          0.17%  714.29 sec  714.30 sec  0.01 sec   0.01 sec 
[12/10 02:21:03   1722s] (I)       | | +-Phase 1d                                2.67%  714.30 sec  714.48 sec  0.18 sec   0.18 sec 
[12/10 02:21:03   1722s] (I)       | | | +-Detoured routing                      2.67%  714.30 sec  714.48 sec  0.18 sec   0.18 sec 
[12/10 02:21:03   1722s] (I)       | | +-Phase 1e                                0.01%  714.48 sec  714.48 sec  0.00 sec   0.00 sec 
[12/10 02:21:03   1722s] (I)       | | | +-Route legalization                    0.00%  714.48 sec  714.48 sec  0.00 sec   0.00 sec 
[12/10 02:21:03   1722s] (I)       | | +-Phase 1l                                7.30%  714.48 sec  714.97 sec  0.49 sec   0.97 sec 
[12/10 02:21:03   1722s] (I)       | | | +-Layer assignment (4T)                 7.11%  714.49 sec  714.97 sec  0.48 sec   0.95 sec 
[12/10 02:21:03   1722s] (I)       | +-Clean cong LA                             0.00%  714.97 sec  714.97 sec  0.00 sec   0.00 sec 
[12/10 02:21:03   1722s] (I)       +-Export 3D cong map                          0.59%  715.00 sec  715.04 sec  0.04 sec   0.04 sec 
[12/10 02:21:03   1722s] (I)       | +-Export 2D cong map                        0.09%  715.03 sec  715.04 sec  0.01 sec   0.01 sec 
[12/10 02:21:03   1722s] (I)       +-Extract Global 3D Wires                     0.59%  715.38 sec  715.42 sec  0.04 sec   0.04 sec 
[12/10 02:21:03   1722s] (I)       +-Track Assignment (4T)                      11.60%  715.42 sec  716.20 sec  0.78 sec   2.85 sec 
[12/10 02:21:03   1722s] (I)       | +-Initialization                            0.15%  715.42 sec  715.43 sec  0.01 sec   0.01 sec 
[12/10 02:21:03   1722s] (I)       | +-Track Assignment Kernel                  11.44%  715.43 sec  716.20 sec  0.77 sec   2.84 sec 
[12/10 02:21:03   1722s] (I)       | +-Free Memory                               0.01%  716.20 sec  716.20 sec  0.00 sec   0.00 sec 
[12/10 02:21:03   1722s] (I)       +-Export                                     31.62%  716.20 sec  718.32 sec  2.12 sec   3.10 sec 
[12/10 02:21:03   1722s] (I)       | +-Export DB wires                           8.22%  716.20 sec  716.75 sec  0.55 sec   1.26 sec 
[12/10 02:21:03   1722s] (I)       | | +-Export all nets (4T)                    6.42%  716.25 sec  716.68 sec  0.43 sec   0.95 sec 
[12/10 02:21:03   1722s] (I)       | | +-Set wire vias (4T)                      0.95%  716.68 sec  716.75 sec  0.06 sec   0.25 sec 
[12/10 02:21:03   1722s] (I)       | +-Report wirelength                         6.73%  716.75 sec  717.20 sec  0.45 sec   0.45 sec 
[12/10 02:21:03   1722s] (I)       | +-Update net boxes                          2.08%  717.20 sec  717.34 sec  0.14 sec   0.42 sec 
[12/10 02:21:03   1722s] (I)       | +-Update timing                            14.58%  717.34 sec  718.32 sec  0.98 sec   0.97 sec 
[12/10 02:21:03   1722s] (I)       +-Postprocess design                          0.01%  718.32 sec  718.32 sec  0.00 sec   0.00 sec 
[12/10 02:21:03   1722s] (I)      ======================== Summary by functions ========================
[12/10 02:21:03   1722s] (I)       Lv  Step                                      %      Real        CPU 
[12/10 02:21:03   1722s] (I)      ----------------------------------------------------------------------
[12/10 02:21:03   1722s] (I)        0  Early Global Route kernel           100.00%  6.71 sec  10.92 sec 
[12/10 02:21:03   1722s] (I)        1  Export                               31.62%  2.12 sec   3.10 sec 
[12/10 02:21:03   1722s] (I)        1  Global Routing                       29.08%  1.95 sec   3.08 sec 
[12/10 02:21:03   1722s] (I)        1  Import and model                     20.69%  1.39 sec   1.42 sec 
[12/10 02:21:03   1722s] (I)        1  Track Assignment (4T)                11.60%  0.78 sec   2.85 sec 
[12/10 02:21:03   1722s] (I)        1  Export 3D cong map                    0.59%  0.04 sec   0.04 sec 
[12/10 02:21:03   1722s] (I)        1  Extract Global 3D Wires               0.59%  0.04 sec   0.04 sec 
[12/10 02:21:03   1722s] (I)        1  Postprocess design                    0.01%  0.00 sec   0.00 sec 
[12/10 02:21:03   1722s] (I)        2  Net group 1                          27.74%  1.86 sec   2.99 sec 
[12/10 02:21:03   1722s] (I)        2  Update timing                        14.58%  0.98 sec   0.97 sec 
[12/10 02:21:03   1722s] (I)        2  Create place DB                      13.13%  0.88 sec   0.88 sec 
[12/10 02:21:03   1722s] (I)        2  Track Assignment Kernel              11.44%  0.77 sec   2.84 sec 
[12/10 02:21:03   1722s] (I)        2  Export DB wires                       8.22%  0.55 sec   1.26 sec 
[12/10 02:21:03   1722s] (I)        2  Report wirelength                     6.73%  0.45 sec   0.45 sec 
[12/10 02:21:03   1722s] (I)        2  Create route DB                       6.68%  0.45 sec   0.49 sec 
[12/10 02:21:03   1722s] (I)        2  Update net boxes                      2.08%  0.14 sec   0.42 sec 
[12/10 02:21:03   1722s] (I)        2  Initialization                        0.91%  0.06 sec   0.06 sec 
[12/10 02:21:03   1722s] (I)        2  Others data preparation               0.24%  0.02 sec   0.02 sec 
[12/10 02:21:03   1722s] (I)        2  Export 2D cong map                    0.09%  0.01 sec   0.01 sec 
[12/10 02:21:03   1722s] (I)        2  Create route kernel                   0.07%  0.01 sec   0.00 sec 
[12/10 02:21:03   1722s] (I)        2  Free Memory                           0.01%  0.00 sec   0.00 sec 
[12/10 02:21:03   1722s] (I)        2  Read aux data                         0.00%  0.00 sec   0.00 sec 
[12/10 02:21:03   1722s] (I)        2  Clean cong LA                         0.00%  0.00 sec   0.00 sec 
[12/10 02:21:03   1722s] (I)        3  Import place data                    13.13%  0.88 sec   0.88 sec 
[12/10 02:21:03   1722s] (I)        3  Phase 1a                             11.54%  0.77 sec   1.24 sec 
[12/10 02:21:03   1722s] (I)        3  Phase 1l                              7.30%  0.49 sec   0.97 sec 
[12/10 02:21:03   1722s] (I)        3  Import route data (4T)                6.67%  0.45 sec   0.49 sec 
[12/10 02:21:03   1722s] (I)        3  Export all nets (4T)                  6.42%  0.43 sec   0.95 sec 
[12/10 02:21:03   1722s] (I)        3  Phase 1b                              3.63%  0.24 sec   0.30 sec 
[12/10 02:21:03   1722s] (I)        3  Phase 1d                              2.67%  0.18 sec   0.18 sec 
[12/10 02:21:03   1722s] (I)        3  Generate topology (4T)                1.36%  0.09 sec   0.22 sec 
[12/10 02:21:03   1722s] (I)        3  Set wire vias (4T)                    0.95%  0.06 sec   0.25 sec 
[12/10 02:21:03   1722s] (I)        3  Phase 1c                              0.73%  0.05 sec   0.05 sec 
[12/10 02:21:03   1722s] (I)        3  Phase 1e                              0.01%  0.00 sec   0.00 sec 
[12/10 02:21:03   1722s] (I)        4  Read nets                             9.51%  0.64 sec   0.64 sec 
[12/10 02:21:03   1722s] (I)        4  Pattern routing (4T)                  8.12%  0.55 sec   1.02 sec 
[12/10 02:21:03   1722s] (I)        4  Layer assignment (4T)                 7.11%  0.48 sec   0.95 sec 
[12/10 02:21:03   1722s] (I)        4  Read instances and placement          4.57%  0.31 sec   0.30 sec 
[12/10 02:21:03   1722s] (I)        4  Monotonic routing (4T)                3.58%  0.24 sec   0.30 sec 
[12/10 02:21:03   1722s] (I)        4  Detoured routing                      2.67%  0.18 sec   0.18 sec 
[12/10 02:21:03   1722s] (I)        4  Read prerouted                        2.20%  0.15 sec   0.19 sec 
[12/10 02:21:03   1722s] (I)        4  Add via demand to 2D                  1.83%  0.12 sec   0.12 sec 
[12/10 02:21:03   1722s] (I)        4  Pattern Routing Avoiding Blockages    1.58%  0.11 sec   0.11 sec 
[12/10 02:21:03   1722s] (I)        4  Model blockage capacity               1.46%  0.10 sec   0.10 sec 
[12/10 02:21:03   1722s] (I)        4  Two level Routing                     0.73%  0.05 sec   0.05 sec 
[12/10 02:21:03   1722s] (I)        4  Read unlegalized nets                 0.58%  0.04 sec   0.04 sec 
[12/10 02:21:03   1722s] (I)        4  Read blockages ( Layer 2-6 )          0.58%  0.04 sec   0.04 sec 
[12/10 02:21:03   1722s] (I)        4  Set up via pillars                    0.04%  0.00 sec   0.00 sec 
[12/10 02:21:03   1722s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec   0.00 sec 
[12/10 02:21:03   1722s] (I)        4  Read blackboxes                       0.00%  0.00 sec   0.00 sec 
[12/10 02:21:03   1722s] (I)        4  Route legalization                    0.00%  0.00 sec   0.00 sec 
[12/10 02:21:03   1722s] (I)        5  Initialize 3D capacity                1.41%  0.09 sec   0.09 sec 
[12/10 02:21:03   1722s] (I)        5  Read instance blockages               0.54%  0.04 sec   0.04 sec 
[12/10 02:21:03   1722s] (I)        5  Two Level Routing (Regular)           0.52%  0.03 sec   0.03 sec 
[12/10 02:21:03   1722s] (I)        5  Two Level Routing (Strong)            0.17%  0.01 sec   0.01 sec 
[12/10 02:21:03   1722s] (I)        5  Read PG blockages                     0.03%  0.00 sec   0.00 sec 
[12/10 02:21:03   1722s] (I)        5  Read clock blockages                  0.00%  0.00 sec   0.00 sec 
[12/10 02:21:03   1722s] (I)        5  Read other blockages                  0.00%  0.00 sec   0.00 sec 
[12/10 02:21:03   1722s] (I)        5  Read routing blockages                0.00%  0.00 sec   0.00 sec 
[12/10 02:21:03   1722s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec   0.00 sec 
[12/10 02:21:03   1722s] Extraction called for design 'toplevel_498' of instances=166394 and nets=157539 using extraction engine 'preRoute' .
[12/10 02:21:03   1722s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/10 02:21:03   1722s] Type 'man IMPEXT-3530' for more detail.
[12/10 02:21:03   1722s] PreRoute RC Extraction called for design toplevel_498.
[12/10 02:21:03   1722s] RC Extraction called in multi-corner(1) mode.
[12/10 02:21:03   1722s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/10 02:21:03   1722s] Type 'man IMPEXT-6197' for more detail.
[12/10 02:21:03   1722s] RCMode: PreRoute
[12/10 02:21:03   1722s]       RC Corner Indexes            0   
[12/10 02:21:03   1722s] Capacitance Scaling Factor   : 1.00000 
[12/10 02:21:03   1722s] Resistance Scaling Factor    : 1.00000 
[12/10 02:21:03   1722s] Clock Cap. Scaling Factor    : 1.00000 
[12/10 02:21:03   1722s] Clock Res. Scaling Factor    : 1.00000 
[12/10 02:21:03   1722s] Shrink Factor                : 1.00000
[12/10 02:21:03   1722s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/10 02:21:03   1723s] LayerId::1 widthSet size::1
[12/10 02:21:03   1723s] LayerId::2 widthSet size::1
[12/10 02:21:03   1723s] LayerId::3 widthSet size::1
[12/10 02:21:03   1723s] LayerId::4 widthSet size::1
[12/10 02:21:03   1723s] LayerId::5 widthSet size::1
[12/10 02:21:03   1723s] LayerId::6 widthSet size::1
[12/10 02:21:03   1723s] LayerId::7 widthSet size::1
[12/10 02:21:03   1723s] LayerId::8 widthSet size::1
[12/10 02:21:03   1723s] LayerId::9 widthSet size::1
[12/10 02:21:03   1723s] Updating RC grid for preRoute extraction ...
[12/10 02:21:03   1723s] eee: pegSigSF::1.070000
[12/10 02:21:03   1723s] Initializing multi-corner resistance tables ...
[12/10 02:21:03   1723s] eee: l::1 avDens::0.109843 usedTrk::19376.300000 availTrk::176400.000000 sigTrk::19376.300000
[12/10 02:21:03   1723s] eee: l::2 avDens::0.277440 usedTrk::48940.332263 availTrk::176400.000000 sigTrk::48940.332263
[12/10 02:21:03   1723s] eee: l::3 avDens::0.365069 usedTrk::64398.115064 availTrk::176400.000000 sigTrk::64398.115064
[12/10 02:21:03   1723s] eee: l::4 avDens::0.188333 usedTrk::32882.863242 availTrk::174600.000000 sigTrk::32882.863242
[12/10 02:21:03   1723s] eee: l::5 avDens::0.156333 usedTrk::27139.419990 availTrk::173600.000000 sigTrk::27139.419990
[12/10 02:21:03   1723s] eee: l::6 avDens::0.046949 usedTrk::4455.474999 availTrk::94900.000000 sigTrk::4455.474999
[12/10 02:21:03   1723s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:21:03   1723s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:21:03   1723s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:21:03   1723s] {RT default_rc_corner 0 6 6 0}
[12/10 02:21:03   1723s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.286667 ; uaWl: 1.000000 ; uaWlH: 0.367453 ; aWlH: 0.000000 ; Pmax: 0.861200 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 80 ; 
[12/10 02:21:04   1724s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.5  Real Time: 0:00:01.0  MEM: 3407.980M)
[12/10 02:21:10   1729s] Compute RC Scale Done ...
[12/10 02:21:10   1729s] OPERPROF: Starting HotSpotCal at level 1, MEM:3408.0M, EPOCH TIME: 1670660470.181447
[12/10 02:21:10   1729s] [hotspot] +------------+---------------+---------------+
[12/10 02:21:10   1729s] [hotspot] |            |   max hotspot | total hotspot |
[12/10 02:21:10   1729s] [hotspot] +------------+---------------+---------------+
[12/10 02:21:10   1729s] [hotspot] | normalized |          0.52 |          0.52 |
[12/10 02:21:10   1729s] [hotspot] +------------+---------------+---------------+
[12/10 02:21:10   1729s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 0.52 (area is in unit of 4 std-cell row bins)
[12/10 02:21:10   1729s] [hotspot] max/total 0.52/0.52, big hotspot (>10) total 0.00
[12/10 02:21:10   1729s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/10 02:21:10   1729s] [hotspot] +-----+-------------------------------------+---------------+
[12/10 02:21:10   1729s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/10 02:21:10   1729s] [hotspot] +-----+-------------------------------------+---------------+
[12/10 02:21:10   1729s] [hotspot] |  1  |   640.00   144.00   672.00   176.00 |        0.52   |
[12/10 02:21:10   1729s] [hotspot] +-----+-------------------------------------+---------------+
[12/10 02:21:10   1729s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.034, REAL:0.030, MEM:3408.0M, EPOCH TIME: 1670660470.211127
[12/10 02:21:10   1729s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 4 -resetVeryShortNets -rescheduleForAdherence  
[12/10 02:21:10   1729s] Begin: GigaOpt Route Type Constraints Refinement
[12/10 02:21:10   1729s] *** CongRefineRouteType #4 [begin] : totSession cpu/real = 0:28:49.5/0:15:12.2 (1.9), mem = 3408.0M
[12/10 02:21:10   1729s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1561211.14
[12/10 02:21:10   1729s] ### Creating RouteCongInterface, started
[12/10 02:21:10   1730s] 
[12/10 02:21:10   1730s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/10 02:21:10   1730s] 
[12/10 02:21:10   1730s] #optDebug: {0, 1.000}
[12/10 02:21:10   1730s] ### Creating RouteCongInterface, finished
[12/10 02:21:10   1730s] Updated routing constraints on 0 nets.
[12/10 02:21:10   1730s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1561211.14
[12/10 02:21:11   1730s] Bottom Preferred Layer:
[12/10 02:21:11   1730s] +-----------+------------+----------+
[12/10 02:21:11   1730s] |   Layer   |    CLK     |   Rule   |
[12/10 02:21:11   1730s] +-----------+------------+----------+
[12/10 02:21:11   1730s] | M3 (z=3)  |        356 | default  |
[12/10 02:21:11   1730s] +-----------+------------+----------+
[12/10 02:21:11   1730s] Via Pillar Rule:
[12/10 02:21:11   1730s]     None
[12/10 02:21:11   1730s] *** CongRefineRouteType #4 [finish] : cpu/real = 0:00:00.9/0:00:00.8 (1.1), totSession cpu/real = 0:28:50.4/0:15:13.0 (1.9), mem = 3408.0M
[12/10 02:21:11   1730s] 
[12/10 02:21:11   1730s] =============================================================================================
[12/10 02:21:11   1730s]  Step TAT Report for CongRefineRouteType #4                                     21.10-p004_1
[12/10 02:21:11   1730s] =============================================================================================
[12/10 02:21:11   1730s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:21:11   1730s] ---------------------------------------------------------------------------------------------
[12/10 02:21:11   1730s] [ RouteCongInterfaceInit ]      1   0:00:00.7  (  88.9 % )     0:00:00.7 /  0:00:00.7    1.0
[12/10 02:21:11   1730s] [ MISC                   ]          0:00:00.1  (  11.1 % )     0:00:00.1 /  0:00:00.2    2.1
[12/10 02:21:11   1730s] ---------------------------------------------------------------------------------------------
[12/10 02:21:11   1730s]  CongRefineRouteType #4 TOTAL       0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.9    1.1
[12/10 02:21:11   1730s] ---------------------------------------------------------------------------------------------
[12/10 02:21:11   1730s] 
[12/10 02:21:11   1730s] End: GigaOpt Route Type Constraints Refinement
[12/10 02:21:11   1730s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/10 02:21:11   1730s] #################################################################################
[12/10 02:21:11   1730s] # Design Stage: PreRoute
[12/10 02:21:11   1730s] # Design Name: toplevel_498
[12/10 02:21:11   1730s] # Design Mode: 90nm
[12/10 02:21:11   1730s] # Analysis Mode: MMMC Non-OCV 
[12/10 02:21:11   1730s] # Parasitics Mode: No SPEF/RCDB 
[12/10 02:21:11   1730s] # Signoff Settings: SI Off 
[12/10 02:21:11   1730s] #################################################################################
[12/10 02:21:13   1736s] Topological Sorting (REAL = 0:00:01.0, MEM = 3406.0M, InitMEM = 3406.0M)
[12/10 02:21:13   1738s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/10 02:21:13   1738s] Calculate delays in BcWc mode...
[12/10 02:21:13   1738s] Start delay calculation (fullDC) (4 T). (MEM=3405.98)
[12/10 02:21:14   1739s] End AAE Lib Interpolated Model. (MEM=3419.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:21:22   1768s] Total number of fetched objects 155076
[12/10 02:21:22   1768s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:00.0)
[12/10 02:21:22   1768s] End delay calculation. (MEM=3444.74 CPU=0:00:25.0 REAL=0:00:06.0)
[12/10 02:21:22   1768s] End delay calculation (fullDC). (MEM=3444.74 CPU=0:00:30.5 REAL=0:00:09.0)
[12/10 02:21:22   1768s] *** CDM Built up (cpu=0:00:38.0  real=0:00:11.0  mem= 3444.7M) ***
[12/10 02:21:23   1772s] Begin: GigaOpt postEco DRV Optimization
[12/10 02:21:23   1772s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 4 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[12/10 02:21:23   1772s] *** DrvOpt #7 [begin] : totSession cpu/real = 0:29:32.5/0:15:25.9 (1.9), mem = 3475.7M
[12/10 02:21:24   1772s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/10 02:21:24   1772s] Info: 356 nets with fixed/cover wires excluded.
[12/10 02:21:24   1773s] Info: 356 clock nets excluded from IPO operation.
[12/10 02:21:24   1773s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1561211.15
[12/10 02:21:24   1773s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/10 02:21:24   1773s] ### Creating PhyDesignMc. totSessionCpu=0:29:33 mem=3475.7M
[12/10 02:21:24   1773s] OPERPROF: Starting DPlace-Init at level 1, MEM:3475.7M, EPOCH TIME: 1670660484.458640
[12/10 02:21:24   1773s] z: 2, totalTracks: 1
[12/10 02:21:24   1773s] z: 4, totalTracks: 1
[12/10 02:21:24   1773s] z: 6, totalTracks: 1
[12/10 02:21:24   1773s] z: 8, totalTracks: 1
[12/10 02:21:24   1773s] All LLGs are deleted
[12/10 02:21:24   1773s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3475.7M, EPOCH TIME: 1670660484.544085
[12/10 02:21:24   1773s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3475.7M, EPOCH TIME: 1670660484.544908
[12/10 02:21:24   1773s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3475.7M, EPOCH TIME: 1670660484.606816
[12/10 02:21:24   1773s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3475.7M, EPOCH TIME: 1670660484.612782
[12/10 02:21:24   1773s] Core basic site is TSMC65ADV10TSITE
[12/10 02:21:24   1773s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3475.7M, EPOCH TIME: 1670660484.624236
[12/10 02:21:24   1773s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.007, MEM:3476.7M, EPOCH TIME: 1670660484.630856
[12/10 02:21:24   1773s] Fast DP-INIT is on for default
[12/10 02:21:24   1773s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.071, REAL:0.058, MEM:3476.7M, EPOCH TIME: 1670660484.670767
[12/10 02:21:24   1773s] 
[12/10 02:21:24   1773s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:21:24   1773s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.141, REAL:0.128, MEM:3476.7M, EPOCH TIME: 1670660484.734730
[12/10 02:21:24   1773s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3476.7MB).
[12/10 02:21:24   1773s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.329, REAL:0.317, MEM:3476.7M, EPOCH TIME: 1670660484.775865
[12/10 02:21:25   1774s] TotalInstCnt at PhyDesignMc Initialization: 154,034
[12/10 02:21:25   1774s] ### Creating PhyDesignMc, finished. totSessionCpu=0:29:35 mem=3476.7M
[12/10 02:21:25   1774s] ### Creating RouteCongInterface, started
[12/10 02:21:26   1775s] 
[12/10 02:21:26   1775s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/10 02:21:26   1775s] 
[12/10 02:21:26   1775s] #optDebug: {0, 1.000}
[12/10 02:21:26   1775s] ### Creating RouteCongInterface, finished
[12/10 02:21:26   1775s] ### Creating LA Mngr. totSessionCpu=0:29:36 mem=3476.7M
[12/10 02:21:26   1775s] ### Creating LA Mngr, finished. totSessionCpu=0:29:36 mem=3476.7M
[12/10 02:21:29   1781s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3570.2M, EPOCH TIME: 1670660489.347932
[12/10 02:21:29   1781s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:3570.2M, EPOCH TIME: 1670660489.351567
[12/10 02:21:31   1785s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 02:21:31   1785s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/10 02:21:31   1785s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 02:21:31   1785s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/10 02:21:31   1785s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 02:21:31   1785s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/10 02:21:32   1786s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/10 02:21:32   1786s] Info: violation cost 0.079003 (cap = 0.000128, tran = 0.078875, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 02:21:32   1786s] |     1|     8|    -0.01|     1|     1|    -0.00|     0|     0|     0|     0|    28.57|     0.00|       0|       0|       0| 89.18%|          |         |
[12/10 02:21:32   1786s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/10 02:21:32   1786s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/10 02:21:32   1786s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 02:21:32   1786s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    28.57|     0.00|       2|       0|       0| 89.18%| 0:00:00.0|  3605.3M|
[12/10 02:21:32   1786s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/10 02:21:32   1786s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/10 02:21:32   1786s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 02:21:32   1786s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    28.57|     0.00|       0|       0|       0| 89.18%| 0:00:00.0|  3605.3M|
[12/10 02:21:32   1786s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 02:21:32   1786s] 
[12/10 02:21:32   1786s] *** Finish DRV Fixing (cpu=0:00:05.2 real=0:00:03.0 mem=3605.3M) ***
[12/10 02:21:32   1786s] 
[12/10 02:21:32   1786s] Total-nets :: 155059, Stn-nets :: 0, ratio :: 0 %
[12/10 02:21:32   1786s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3494.3M, EPOCH TIME: 1670660492.425646
[12/10 02:21:32   1786s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.040, MEM:3234.3M, EPOCH TIME: 1670660492.466030
[12/10 02:21:32   1786s] TotalInstCnt at PhyDesignMc Destruction: 154,036
[12/10 02:21:32   1786s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1561211.15
[12/10 02:21:32   1786s] *** DrvOpt #7 [finish] : cpu/real = 0:00:14.4/0:00:08.5 (1.7), totSession cpu/real = 0:29:46.9/0:15:34.4 (1.9), mem = 3234.3M
[12/10 02:21:32   1786s] 
[12/10 02:21:32   1786s] =============================================================================================
[12/10 02:21:32   1786s]  Step TAT Report for DrvOpt #7                                                  21.10-p004_1
[12/10 02:21:32   1786s] =============================================================================================
[12/10 02:21:32   1786s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:21:32   1786s] ---------------------------------------------------------------------------------------------
[12/10 02:21:32   1786s] [ SlackTraversorInit     ]      1   0:00:02.0  (  22.9 % )     0:00:02.0 /  0:00:03.0    1.6
[12/10 02:21:32   1786s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:21:32   1786s] [ PlacerInterfaceInit    ]      1   0:00:01.2  (  13.9 % )     0:00:01.2 /  0:00:01.9    1.6
[12/10 02:21:32   1786s] [ RouteCongInterfaceInit ]      1   0:00:00.7  (   8.1 % )     0:00:00.7 /  0:00:00.7    1.0
[12/10 02:21:32   1786s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:21:32   1786s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[12/10 02:21:32   1786s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:21:32   1786s] [ OptEval                ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/10 02:21:32   1786s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:21:32   1786s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:21:32   1786s] [ IncrDelayCalc          ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:21:32   1786s] [ DrvFindVioNets         ]      3   0:00:00.3  (   4.0 % )     0:00:00.3 /  0:00:01.3    3.6
[12/10 02:21:32   1786s] [ DrvComputeSummary      ]      3   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.3    1.9
[12/10 02:21:32   1786s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.8
[12/10 02:21:32   1786s] [ MISC                   ]          0:00:04.2  (  48.8 % )     0:00:04.2 /  0:00:07.1    1.7
[12/10 02:21:32   1786s] ---------------------------------------------------------------------------------------------
[12/10 02:21:32   1786s]  DrvOpt #7 TOTAL                    0:00:08.5  ( 100.0 % )     0:00:08.5 /  0:00:14.4    1.7
[12/10 02:21:32   1786s] ---------------------------------------------------------------------------------------------
[12/10 02:21:32   1786s] 
[12/10 02:21:32   1786s] End: GigaOpt postEco DRV Optimization
[12/10 02:21:32   1786s] **INFO: Flow update: Design timing is met.
[12/10 02:21:32   1786s] Running refinePlace -preserveRouting true -hardFence false
[12/10 02:21:32   1786s] Enhanced MH flow has been turned off for floorplan mode.
[12/10 02:21:32   1786s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3234.3M, EPOCH TIME: 1670660492.497836
[12/10 02:21:32   1786s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3234.3M, EPOCH TIME: 1670660492.497905
[12/10 02:21:32   1786s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3234.3M, EPOCH TIME: 1670660492.497951
[12/10 02:21:32   1786s] z: 2, totalTracks: 1
[12/10 02:21:32   1786s] z: 4, totalTracks: 1
[12/10 02:21:32   1786s] z: 6, totalTracks: 1
[12/10 02:21:32   1786s] z: 8, totalTracks: 1
[12/10 02:21:32   1787s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3234.3M, EPOCH TIME: 1670660492.640515
[12/10 02:21:32   1787s] 
[12/10 02:21:32   1787s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:21:32   1787s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.159, REAL:0.160, MEM:3234.3M, EPOCH TIME: 1670660492.800257
[12/10 02:21:32   1787s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=3234.3MB).
[12/10 02:21:32   1787s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.341, REAL:0.343, MEM:3234.3M, EPOCH TIME: 1670660492.841183
[12/10 02:21:32   1787s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.341, REAL:0.343, MEM:3234.3M, EPOCH TIME: 1670660492.841217
[12/10 02:21:32   1787s] TDRefine: refinePlace mode is spiral
[12/10 02:21:32   1787s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1561211.12
[12/10 02:21:32   1787s] OPERPROF:   Starting RefinePlace at level 2, MEM:3234.3M, EPOCH TIME: 1670660492.841282
[12/10 02:21:32   1787s] *** Starting refinePlace (0:29:47 mem=3234.3M) ***
[12/10 02:21:32   1787s] Total net bbox length = 2.689e+06 (1.423e+06 1.266e+06) (ext = 1.197e+03)
[12/10 02:21:32   1787s] 
[12/10 02:21:32   1787s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:21:32   1787s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/10 02:21:33   1787s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/10 02:21:33   1787s] Type 'man IMPSP-5140' for more detail.
[12/10 02:21:33   1787s] **WARN: (IMPSP-315):	Found 166396 instances insts with no PG Term connections.
[12/10 02:21:33   1787s] Type 'man IMPSP-315' for more detail.
[12/10 02:21:33   1787s] (I)      Default power domain name = toplevel_498
[12/10 02:21:33   1787s] .Default power domain name = toplevel_498
[12/10 02:21:33   1787s] .
[12/10 02:21:33   1787s] Starting Small incrNP...
[12/10 02:21:33   1787s] User Input Parameters:
[12/10 02:21:33   1787s] - Congestion Driven    : Off
[12/10 02:21:33   1787s] - Timing Driven        : Off
[12/10 02:21:33   1787s] - Area-Violation Based : Off
[12/10 02:21:33   1787s] - Start Rollback Level : -5
[12/10 02:21:33   1787s] - Legalized            : On
[12/10 02:21:33   1787s] - Window Based         : Off
[12/10 02:21:33   1787s] - eDen incr mode       : Off
[12/10 02:21:33   1787s] - Small incr mode      : On
[12/10 02:21:33   1787s] 
[12/10 02:21:33   1787s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3234.3M, EPOCH TIME: 1670660493.181800
[12/10 02:21:33   1787s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.080, REAL:0.080, MEM:3234.3M, EPOCH TIME: 1670660493.262076
[12/10 02:21:33   1787s] default core: bins with density > 0.750 = 93.82 % ( 1655 / 1764 )
[12/10 02:21:33   1787s] Density distribution unevenness ratio = 2.617%
[12/10 02:21:33   1787s] cost 0.994898, thresh 1.000000
[12/10 02:21:33   1787s] Skipped incrNP (cpu=0:00:00.1, real=0:00:00.0, mem=3234.3M)
[12/10 02:21:33   1787s] End of Small incrNP (cpu=0:00:00.1, real=0:00:00.0)
[12/10 02:21:33   1787s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3234.3M, EPOCH TIME: 1670660493.262385
[12/10 02:21:33   1787s] Starting refinePlace ...
[12/10 02:21:33   1787s] Default power domain name = toplevel_498
[12/10 02:21:33   1787s] .One DDP V2 for no tweak run.
[12/10 02:21:33   1787s] Default power domain name = toplevel_498
[12/10 02:21:33   1787s] .  Spread Effort: high, pre-route mode, useDDP on.
[12/10 02:21:33   1788s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=3282.3MB) @(0:29:48 - 0:29:48).
[12/10 02:21:33   1788s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/10 02:21:33   1788s] wireLenOptFixPriorityInst 30701 inst fixed
[12/10 02:21:34   1788s] 
[12/10 02:21:34   1788s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/10 02:21:35   1791s] Move report: legalization moves 2 insts, mean move: 1.10 um, max move: 1.20 um spiral
[12/10 02:21:35   1791s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/FE_OFC1893_unpack_out_ops_1): (416.00, 366.00) --> (417.20, 366.00)
[12/10 02:21:35   1791s] [CPU] RefinePlace/Spiral (cpu=0:00:00.8, real=0:00:00.0)
[12/10 02:21:35   1791s] [CPU] RefinePlace/Commit (cpu=0:00:02.0, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.0, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/10 02:21:35   1791s] [CPU] RefinePlace/Legalization (cpu=0:00:03.4, real=0:00:02.0, mem=3283.8MB) @(0:29:48 - 0:29:52).
[12/10 02:21:35   1791s] Move report: Detail placement moves 2 insts, mean move: 1.10 um, max move: 1.20 um 
[12/10 02:21:35   1791s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/FE_OFC1893_unpack_out_ops_1): (416.00, 366.00) --> (417.20, 366.00)
[12/10 02:21:35   1791s] 	Runtime: CPU: 0:00:04.1 REAL: 0:00:02.0 MEM: 3283.8MB
[12/10 02:21:35   1791s] Statistics of distance of Instance movement in refine placement:
[12/10 02:21:35   1791s]   maximum (X+Y) =         1.20 um
[12/10 02:21:35   1791s]   inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/FE_OFC1893_unpack_out_ops_1) with max move: (416, 366) -> (417.2, 366)
[12/10 02:21:35   1791s]   mean    (X+Y) =         1.10 um
[12/10 02:21:35   1791s] Summary Report:
[12/10 02:21:35   1791s] Instances move: 2 (out of 153681 movable)
[12/10 02:21:35   1791s] Instances flipped: 0
[12/10 02:21:35   1791s] Mean displacement: 1.10 um
[12/10 02:21:35   1791s] Max displacement: 1.20 um (Instance: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/FE_OFC1893_unpack_out_ops_1) (416, 366) -> (417.2, 366)
[12/10 02:21:35   1791s] 	Length: 4 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: BUFX1MA10TR
[12/10 02:21:35   1791s] Total instances moved : 2
[12/10 02:21:35   1791s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:4.144, REAL:2.671, MEM:3283.8M, EPOCH TIME: 1670660495.933816
[12/10 02:21:36   1791s] Total net bbox length = 2.689e+06 (1.423e+06 1.266e+06) (ext = 1.197e+03)
[12/10 02:21:36   1791s] Runtime: CPU: 0:00:04.5 REAL: 0:00:03.0 MEM: 3283.8MB
[12/10 02:21:36   1791s] [CPU] RefinePlace/total (cpu=0:00:04.5, real=0:00:03.0, mem=3283.8MB) @(0:29:47 - 0:29:52).
[12/10 02:21:36   1791s] *** Finished refinePlace (0:29:52 mem=3283.8M) ***
[12/10 02:21:36   1791s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1561211.12
[12/10 02:21:36   1791s] OPERPROF:   Finished RefinePlace at level 2, CPU:4.671, REAL:3.201, MEM:3283.8M, EPOCH TIME: 1670660496.042388
[12/10 02:21:36   1791s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3283.8M, EPOCH TIME: 1670660496.042424
[12/10 02:21:36   1791s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.033, REAL:0.033, MEM:3228.8M, EPOCH TIME: 1670660496.075708
[12/10 02:21:36   1791s] OPERPROF: Finished RefinePlace2 at level 1, CPU:5.045, REAL:3.578, MEM:3228.8M, EPOCH TIME: 1670660496.075843
[12/10 02:21:36   1792s] **INFO: Flow update: Design timing is met.
[12/10 02:21:36   1792s] **INFO: Flow update: Design timing is met.
[12/10 02:21:36   1792s] OPERPROF: Starting checkPlace at level 1, MEM:3228.8M, EPOCH TIME: 1670660496.360761
[12/10 02:21:36   1792s] z: 2, totalTracks: 1
[12/10 02:21:36   1792s] z: 4, totalTracks: 1
[12/10 02:21:36   1792s] z: 6, totalTracks: 1
[12/10 02:21:36   1792s] z: 8, totalTracks: 1
[12/10 02:21:36   1792s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3228.8M, EPOCH TIME: 1670660496.437633
[12/10 02:21:36   1792s] 
[12/10 02:21:36   1792s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:21:36   1792s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.187, REAL:0.188, MEM:3228.8M, EPOCH TIME: 1670660496.625914
[12/10 02:21:36   1792s] Begin checking placement ... (start mem=3228.8M, init mem=3228.8M)
[12/10 02:21:37   1793s] 
[12/10 02:21:37   1793s] Running CheckPlace using 4 threads!...
[12/10 02:21:37   1795s] 
[12/10 02:21:37   1795s] ...checkPlace MT is done!
[12/10 02:21:37   1795s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3232.8M, EPOCH TIME: 1670660497.839764
[12/10 02:21:37   1795s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.078, REAL:0.079, MEM:3232.8M, EPOCH TIME: 1670660497.918598
[12/10 02:21:37   1795s] *info: Placed = 166396         (Fixed = 12715)
[12/10 02:21:37   1795s] *info: Unplaced = 0           
[12/10 02:21:37   1795s] Placement Density:89.18%(593313/665298)
[12/10 02:21:37   1795s] Placement Density (including fixed std cells):89.41%(607816/679800)
[12/10 02:21:37   1795s] All LLGs are deleted
[12/10 02:21:37   1795s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3232.8M, EPOCH TIME: 1670660497.967902
[12/10 02:21:38   1795s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.060, REAL:0.061, MEM:3232.8M, EPOCH TIME: 1670660498.028557
[12/10 02:21:38   1795s] Finished checkPlace (total: cpu=0:00:03.6, real=0:00:02.0; vio checks: cpu=0:00:03.3, real=0:00:01.0; mem=3232.8M)
[12/10 02:21:38   1795s] OPERPROF: Finished checkPlace at level 1, CPU:3.642, REAL:1.672, MEM:3232.8M, EPOCH TIME: 1670660498.032497
[12/10 02:21:38   1795s] #optDebug: fT-D <X 1 0 0 0>
[12/10 02:21:38   1795s] Register exp ratio and priority group on 0 nets on 155059 nets : 
[12/10 02:21:39   1797s] 
[12/10 02:21:39   1797s] Active setup views:
[12/10 02:21:39   1797s]  slowView
[12/10 02:21:39   1797s]   Dominating endpoints: 0
[12/10 02:21:39   1797s]   Dominating TNS: -0.000
[12/10 02:21:39   1797s] 
[12/10 02:21:40   1798s] Extraction called for design 'toplevel_498' of instances=166396 and nets=157541 using extraction engine 'preRoute' .
[12/10 02:21:40   1798s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/10 02:21:40   1798s] Type 'man IMPEXT-3530' for more detail.
[12/10 02:21:40   1798s] PreRoute RC Extraction called for design toplevel_498.
[12/10 02:21:40   1798s] RC Extraction called in multi-corner(1) mode.
[12/10 02:21:40   1798s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/10 02:21:40   1798s] Type 'man IMPEXT-6197' for more detail.
[12/10 02:21:40   1798s] RCMode: PreRoute
[12/10 02:21:40   1798s]       RC Corner Indexes            0   
[12/10 02:21:40   1798s] Capacitance Scaling Factor   : 1.00000 
[12/10 02:21:40   1798s] Resistance Scaling Factor    : 1.00000 
[12/10 02:21:40   1798s] Clock Cap. Scaling Factor    : 1.00000 
[12/10 02:21:40   1798s] Clock Res. Scaling Factor    : 1.00000 
[12/10 02:21:40   1798s] Shrink Factor                : 1.00000
[12/10 02:21:40   1798s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/10 02:21:40   1798s] LayerId::1 widthSet size::1
[12/10 02:21:40   1798s] LayerId::2 widthSet size::1
[12/10 02:21:40   1798s] LayerId::3 widthSet size::1
[12/10 02:21:40   1798s] LayerId::4 widthSet size::1
[12/10 02:21:40   1798s] LayerId::5 widthSet size::1
[12/10 02:21:40   1798s] LayerId::6 widthSet size::1
[12/10 02:21:40   1798s] LayerId::7 widthSet size::1
[12/10 02:21:40   1798s] LayerId::8 widthSet size::1
[12/10 02:21:40   1798s] LayerId::9 widthSet size::1
[12/10 02:21:40   1798s] Updating RC grid for preRoute extraction ...
[12/10 02:21:40   1798s] eee: pegSigSF::1.070000
[12/10 02:21:40   1798s] Initializing multi-corner resistance tables ...
[12/10 02:21:41   1798s] eee: l::1 avDens::0.109843 usedTrk::19376.300050 availTrk::176400.000000 sigTrk::19376.300050
[12/10 02:21:41   1798s] eee: l::2 avDens::0.277440 usedTrk::48940.332263 availTrk::176400.000000 sigTrk::48940.332263
[12/10 02:21:41   1798s] eee: l::3 avDens::0.365069 usedTrk::64398.115064 availTrk::176400.000000 sigTrk::64398.115064
[12/10 02:21:41   1798s] eee: l::4 avDens::0.188333 usedTrk::32882.863242 availTrk::174600.000000 sigTrk::32882.863242
[12/10 02:21:41   1798s] eee: l::5 avDens::0.156333 usedTrk::27139.399990 availTrk::173600.000000 sigTrk::27139.399990
[12/10 02:21:41   1798s] eee: l::6 avDens::0.046949 usedTrk::4455.474999 availTrk::94900.000000 sigTrk::4455.474999
[12/10 02:21:41   1798s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:21:41   1798s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:21:41   1798s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:21:41   1798s] {RT default_rc_corner 0 6 6 0}
[12/10 02:21:41   1799s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.286667 ; uaWl: 1.000000 ; uaWlH: 0.367453 ; aWlH: 0.000000 ; Pmax: 0.861200 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 80 ; 
[12/10 02:21:42   1800s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 3318.176M)
[12/10 02:21:42   1800s] Starting delay calculation for Setup views
[12/10 02:21:42   1800s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/10 02:21:42   1800s] #################################################################################
[12/10 02:21:42   1800s] # Design Stage: PreRoute
[12/10 02:21:42   1800s] # Design Name: toplevel_498
[12/10 02:21:42   1800s] # Design Mode: 90nm
[12/10 02:21:42   1800s] # Analysis Mode: MMMC Non-OCV 
[12/10 02:21:42   1800s] # Parasitics Mode: No SPEF/RCDB 
[12/10 02:21:42   1800s] # Signoff Settings: SI Off 
[12/10 02:21:42   1800s] #################################################################################
[12/10 02:21:44   1806s] Topological Sorting (REAL = 0:00:01.0, MEM = 3316.2M, InitMEM = 3316.2M)
[12/10 02:21:44   1807s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/10 02:21:44   1807s] Calculate delays in BcWc mode...
[12/10 02:21:44   1808s] Start delay calculation (fullDC) (4 T). (MEM=3316.18)
[12/10 02:21:46   1809s] End AAE Lib Interpolated Model. (MEM=3329.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:21:55   1839s] Total number of fetched objects 155078
[12/10 02:21:55   1839s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:00.0)
[12/10 02:21:55   1839s] End delay calculation. (MEM=3374.5 CPU=0:00:26.0 REAL=0:00:08.0)
[12/10 02:21:55   1839s] End delay calculation (fullDC). (MEM=3374.5 CPU=0:00:31.8 REAL=0:00:11.0)
[12/10 02:21:55   1839s] *** CDM Built up (cpu=0:00:39.4  real=0:00:13.0  mem= 3374.5M) ***
[12/10 02:21:56   1843s] *** Done Building Timing Graph (cpu=0:00:43.5 real=0:00:14.0 totSessionCpu=0:30:44 mem=3405.5M)
[12/10 02:21:57   1844s] Reported timing to dir ./timingReports
[12/10 02:21:57   1844s] **optDesign ... cpu = 0:04:30, real = 0:02:49, mem = 2783.3M, totSessionCpu=0:30:45 **
[12/10 02:21:57   1845s] All LLGs are deleted
[12/10 02:21:57   1845s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3214.5M, EPOCH TIME: 1670660517.378667
[12/10 02:21:57   1845s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3214.5M, EPOCH TIME: 1670660517.379503
[12/10 02:21:57   1845s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3214.5M, EPOCH TIME: 1670660517.445176
[12/10 02:21:57   1845s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3214.5M, EPOCH TIME: 1670660517.451769
[12/10 02:21:57   1845s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3214.5M, EPOCH TIME: 1670660517.464137
[12/10 02:21:57   1845s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.008, REAL:0.007, MEM:3215.5M, EPOCH TIME: 1670660517.471376
[12/10 02:21:57   1845s] Fast DP-INIT is on for default
[12/10 02:21:57   1845s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.072, REAL:0.062, MEM:3215.5M, EPOCH TIME: 1670660517.513478
[12/10 02:21:57   1845s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.142, REAL:0.136, MEM:3215.5M, EPOCH TIME: 1670660517.580808
[12/10 02:22:08   1860s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |  CLOCK  |
+--------------------+---------+---------+---------+
|           WNS (ns):| 28.566  | 28.566  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |
|          All Paths:|  32088  |  32088  |   N/A   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.180%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:04:46, real = 0:03:00, mem = 2808.3M, totSessionCpu=0:31:01 **
[12/10 02:22:08   1860s] 
[12/10 02:22:08   1860s] TimeStamp Deleting Cell Server Begin ...
[12/10 02:22:08   1860s] Deleting Lib Analyzer.
[12/10 02:22:08   1860s] 
[12/10 02:22:08   1860s] TimeStamp Deleting Cell Server End ...
[12/10 02:22:08   1860s] *** Finished optDesign ***
[12/10 02:22:08   1860s] 
[12/10 02:22:08   1860s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:05:59 real=  0:04:01)
[12/10 02:22:08   1860s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:11.4 real=0:00:10.3)
[12/10 02:22:08   1860s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:37.0 real=0:00:22.7)
[12/10 02:22:08   1860s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=  0:01:02 real=0:00:25.3)
[12/10 02:22:08   1860s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/10 02:22:08   1860s] Info: pop threads available for lower-level modules during optimization.
[12/10 02:22:08   1860s] Info: Destroy the CCOpt slew target map.
[12/10 02:22:08   1860s] clean pInstBBox. size 0
[12/10 02:22:08   1860s] All LLGs are deleted
[12/10 02:22:08   1860s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3214.3M, EPOCH TIME: 1670660528.399193
[12/10 02:22:08   1860s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.004, REAL:0.004, MEM:3214.3M, EPOCH TIME: 1670660528.402782
[12/10 02:22:08   1860s] *** optDesign #2 [finish] : cpu/real = 0:04:45.7/0:02:59.7 (1.6), totSession cpu/real = 0:31:00.8/0:16:10.3 (1.9), mem = 3214.3M
[12/10 02:22:08   1860s] 
[12/10 02:22:08   1860s] =============================================================================================
[12/10 02:22:08   1860s]  Final TAT Report for optDesign #2                                              21.10-p004_1
[12/10 02:22:08   1860s] =============================================================================================
[12/10 02:22:08   1860s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:22:08   1860s] ---------------------------------------------------------------------------------------------
[12/10 02:22:08   1860s] [ InitOpt                ]      1   0:00:46.9  (  26.1 % )     0:00:51.2 /  0:00:57.4    1.1
[12/10 02:22:08   1860s] [ GlobalOpt              ]      1   0:00:09.8  (   5.4 % )     0:00:09.8 /  0:00:10.8    1.1
[12/10 02:22:08   1860s] [ DrvOpt                 ]      2   0:00:13.6  (   7.6 % )     0:00:13.6 /  0:00:22.5    1.7
[12/10 02:22:08   1860s] [ AreaOpt                ]      1   0:00:14.9  (   8.3 % )     0:00:20.0 /  0:00:33.7    1.7
[12/10 02:22:08   1860s] [ ViewPruning            ]      8   0:00:01.6  (   0.9 % )     0:00:01.6 /  0:00:01.6    1.0
[12/10 02:22:08   1860s] [ OptSummaryReport       ]      2   0:00:00.7  (   0.4 % )     0:00:15.2 /  0:00:26.3    1.7
[12/10 02:22:08   1860s] [ DrvReport              ]      2   0:00:07.3  (   4.1 % )     0:00:07.3 /  0:00:08.7    1.2
[12/10 02:22:08   1860s] [ CongRefineRouteType    ]      2   0:00:03.2  (   1.8 % )     0:00:03.2 /  0:00:03.5    1.1
[12/10 02:22:08   1860s] [ SlackTraversorInit     ]      4   0:00:04.4  (   2.5 % )     0:00:04.4 /  0:00:04.4    1.0
[12/10 02:22:08   1860s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[12/10 02:22:08   1860s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:22:08   1860s] [ PlacerInterfaceInit    ]      1   0:00:01.2  (   0.7 % )     0:00:01.2 /  0:00:01.9    1.6
[12/10 02:22:08   1860s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:22:08   1860s] [ ReportTranViolation    ]      2   0:00:02.3  (   1.3 % )     0:00:02.3 /  0:00:02.3    1.0
[12/10 02:22:08   1860s] [ ReportCapViolation     ]      2   0:00:01.3  (   0.7 % )     0:00:01.3 /  0:00:02.0    1.6
[12/10 02:22:08   1860s] [ ReportFanoutViolation  ]      2   0:00:01.5  (   0.9 % )     0:00:01.5 /  0:00:01.6    1.0
[12/10 02:22:08   1860s] [ CheckPlace             ]      1   0:00:01.7  (   0.9 % )     0:00:01.7 /  0:00:03.6    2.2
[12/10 02:22:08   1860s] [ RefinePlace            ]      2   0:00:08.7  (   4.9 % )     0:00:08.7 /  0:00:12.4    1.4
[12/10 02:22:08   1860s] [ EarlyGlobalRoute       ]      1   0:00:06.7  (   3.7 % )     0:00:06.7 /  0:00:10.9    1.6
[12/10 02:22:08   1860s] [ ExtractRC              ]      2   0:00:03.1  (   1.7 % )     0:00:03.1 /  0:00:03.1    1.0
[12/10 02:22:08   1860s] [ TimingUpdate           ]      4   0:00:06.1  (   3.4 % )     0:00:19.3 /  0:00:57.6    3.0
[12/10 02:22:08   1860s] [ FullDelayCalc          ]      2   0:00:22.3  (  12.4 % )     0:00:22.3 /  0:01:10.4    3.2
[12/10 02:22:08   1860s] [ TimingReport           ]      2   0:00:00.7  (   0.4 % )     0:00:00.7 /  0:00:01.3    2.0
[12/10 02:22:08   1860s] [ GenerateReports        ]      1   0:00:01.6  (   0.9 % )     0:00:01.6 /  0:00:01.6    1.0
[12/10 02:22:08   1860s] [ MISC                   ]          0:00:20.0  (  11.1 % )     0:00:20.0 /  0:00:31.3    1.6
[12/10 02:22:08   1860s] ---------------------------------------------------------------------------------------------
[12/10 02:22:08   1860s]  optDesign #2 TOTAL                 0:02:59.7  ( 100.0 % )     0:02:59.7 /  0:04:45.7    1.6
[12/10 02:22:08   1860s] ---------------------------------------------------------------------------------------------
[12/10 02:22:08   1860s] 
[12/10 02:22:08   1860s] <CMD> optDesign -postCTS -drv
[12/10 02:22:08   1860s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2748.9M, totSessionCpu=0:31:01 **
[12/10 02:22:08   1861s] **INFO: User settings:
[12/10 02:22:08   1861s] setDesignMode -topRoutingLayer               M6
[12/10 02:22:08   1861s] setExtractRCMode -engine                     preRoute
[12/10 02:22:08   1861s] setUsefulSkewMode -ecoRoute                  false
[12/10 02:22:08   1861s] setDelayCalMode -enable_high_fanout          true
[12/10 02:22:08   1861s] setDelayCalMode -engine                      aae
[12/10 02:22:08   1861s] setDelayCalMode -ignoreNetLoad               false
[12/10 02:22:08   1861s] setDelayCalMode -socv_accuracy_mode          low
[12/10 02:22:08   1861s] setOptMode -activeSetupViews                 { slowView }
[12/10 02:22:08   1861s] setOptMode -allEndPoints                     true
[12/10 02:22:08   1861s] setOptMode -autoSetupViews                   { slowView}
[12/10 02:22:08   1861s] setOptMode -autoTDGRSetupViews               { slowView}
[12/10 02:22:08   1861s] setOptMode -drcMargin                        0
[12/10 02:22:08   1861s] setOptMode -effort                           high
[12/10 02:22:08   1861s] setOptMode -fixDrc                           true
[12/10 02:22:08   1861s] setOptMode -fixFanoutLoad                    true
[12/10 02:22:08   1861s] setOptMode -fixHoldAllowSetupTnsDegrade      false
[12/10 02:22:08   1861s] setOptMode -leakagePowerEffort               none
[12/10 02:22:08   1861s] setOptMode -preserveAllSequential            false
[12/10 02:22:08   1861s] setOptMode -preserveAssertions               false
[12/10 02:22:08   1861s] setOptMode -setupTargetSlack                 0
[12/10 02:22:08   1861s] setPlaceMode -place_design_floorplan_mode    true
[12/10 02:22:08   1861s] setPlaceMode -place_global_clock_gate_aware  false
[12/10 02:22:08   1861s] setPlaceMode -place_global_cong_effort       high
[12/10 02:22:08   1861s] setPlaceMode -place_global_place_io_pins     false
[12/10 02:22:08   1861s] setPlaceMode -timingDriven                   true
[12/10 02:22:08   1861s] setAnalysisMode -analysisType                bcwc
[12/10 02:22:08   1861s] setAnalysisMode -checkType                   setup
[12/10 02:22:08   1861s] setAnalysisMode -clkSrcPath                  true
[12/10 02:22:08   1861s] setAnalysisMode -clockPropagation            sdcControl
[12/10 02:22:08   1861s] setRouteMode -earlyGlobalMaxRouteLayer       6
[12/10 02:22:08   1861s] setRouteMode -earlyGlobalMinRouteLayer       2
[12/10 02:22:08   1861s] 
[12/10 02:22:08   1861s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[12/10 02:22:08   1861s] 
[12/10 02:22:08   1861s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/10 02:22:08   1861s] Summary for sequential cells identification: 
[12/10 02:22:08   1861s]   Identified SBFF number: 148
[12/10 02:22:08   1861s]   Identified MBFF number: 0
[12/10 02:22:08   1861s]   Identified SB Latch number: 0
[12/10 02:22:08   1861s]   Identified MB Latch number: 0
[12/10 02:22:08   1861s]   Not identified SBFF number: 0
[12/10 02:22:08   1861s]   Not identified MBFF number: 0
[12/10 02:22:08   1861s]   Not identified SB Latch number: 0
[12/10 02:22:08   1861s]   Not identified MB Latch number: 0
[12/10 02:22:08   1861s]   Number of sequential cells which are not FFs: 106
[12/10 02:22:08   1861s]  Visiting view : slowView
[12/10 02:22:08   1861s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/10 02:22:08   1861s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/10 02:22:08   1861s]  Visiting view : fastView
[12/10 02:22:08   1861s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/10 02:22:08   1861s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/10 02:22:08   1861s] TLC MultiMap info (StdDelay):
[12/10 02:22:08   1861s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/10 02:22:08   1861s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/10 02:22:08   1861s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/10 02:22:08   1861s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/10 02:22:08   1861s]  Setting StdDelay to: 15.6ps
[12/10 02:22:08   1861s] 
[12/10 02:22:08   1861s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/10 02:22:08   1861s] info: unfix 1 clock instance placement location
[12/10 02:22:08   1861s] info: this clock instance will be remarked as fixed at the end of optimiztion
[12/10 02:22:08   1861s] Need call spDPlaceInit before registerPrioInstLoc.
[12/10 02:22:08   1861s] [EEQ-INFO] #EEQ #Cell
[12/10 02:22:08   1861s] [EEQ-INFO] 1    868
[12/10 02:22:08   1861s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/10 02:22:08   1861s] *** optDesign #3 [begin] : totSession cpu/real = 0:31:01.2/0:16:10.7 (1.9), mem = 3169.3M
[12/10 02:22:08   1861s] *** InitOpt #4 [begin] : totSession cpu/real = 0:31:01.2/0:16:10.7 (1.9), mem = 3169.3M
[12/10 02:22:08   1861s] GigaOpt running with 4 threads.
[12/10 02:22:08   1861s] Info: 4 threads available for lower-level modules during optimization.
[12/10 02:22:08   1861s] OPERPROF: Starting DPlace-Init at level 1, MEM:3169.3M, EPOCH TIME: 1670660528.862057
[12/10 02:22:08   1861s] z: 2, totalTracks: 1
[12/10 02:22:08   1861s] z: 4, totalTracks: 1
[12/10 02:22:08   1861s] z: 6, totalTracks: 1
[12/10 02:22:08   1861s] z: 8, totalTracks: 1
[12/10 02:22:08   1861s] #spOpts: VtWidth mergeVia=F 
[12/10 02:22:08   1861s] All LLGs are deleted
[12/10 02:22:08   1861s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3169.3M, EPOCH TIME: 1670660528.958687
[12/10 02:22:08   1861s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3169.3M, EPOCH TIME: 1670660528.959610
[12/10 02:22:09   1861s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3169.3M, EPOCH TIME: 1670660529.022611
[12/10 02:22:09   1861s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3169.3M, EPOCH TIME: 1670660529.029431
[12/10 02:22:09   1861s] Core basic site is TSMC65ADV10TSITE
[12/10 02:22:09   1861s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3169.3M, EPOCH TIME: 1670660529.041949
[12/10 02:22:09   1861s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.007, MEM:3178.0M, EPOCH TIME: 1670660529.048499
[12/10 02:22:09   1861s] Fast DP-INIT is on for default
[12/10 02:22:09   1861s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.082, REAL:0.064, MEM:3170.7M, EPOCH TIME: 1670660529.093049
[12/10 02:22:09   1861s] 
[12/10 02:22:09   1861s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:22:09   1861s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.157, REAL:0.139, MEM:3170.7M, EPOCH TIME: 1670660529.161575
[12/10 02:22:09   1861s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=3170.7MB).
[12/10 02:22:09   1861s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.410, REAL:0.393, MEM:3170.7M, EPOCH TIME: 1670660529.254784
[12/10 02:22:09   1861s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3170.7M, EPOCH TIME: 1670660529.255176
[12/10 02:22:09   1861s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.028, REAL:0.028, MEM:3166.7M, EPOCH TIME: 1670660529.283263
[12/10 02:22:09   1861s] 
[12/10 02:22:09   1861s] Creating Lib Analyzer ...
[12/10 02:22:09   1861s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/10 02:22:09   1861s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/10 02:22:09   1861s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/10 02:22:09   1861s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/10 02:22:09   1861s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/10 02:22:09   1861s] 
[12/10 02:22:09   1861s] {RT default_rc_corner 0 6 6 0}
[12/10 02:22:11   1864s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:31:04 mem=3172.7M
[12/10 02:22:11   1864s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:31:04 mem=3172.7M
[12/10 02:22:11   1864s] Creating Lib Analyzer, finished. 
[12/10 02:22:11   1864s] **optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 2743.9M, totSessionCpu=0:31:04 **
[12/10 02:22:11   1864s] *** optDesign -postCTS ***
[12/10 02:22:11   1864s] DRC Margin: user margin 0.0; extra margin 0.2
[12/10 02:22:11   1864s] Hold Target Slack: user slack 0
[12/10 02:22:11   1864s] Setup Target Slack: user slack 0; extra slack 0.0
[12/10 02:22:11   1864s] setUsefulSkewMode -ecoRoute false
[12/10 02:22:12   1864s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3172.7M, EPOCH TIME: 1670660532.218166
[12/10 02:22:12   1864s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.099, REAL:0.100, MEM:3172.7M, EPOCH TIME: 1670660532.318034
[12/10 02:22:12   1864s] 
[12/10 02:22:12   1864s] TimeStamp Deleting Cell Server Begin ...
[12/10 02:22:12   1864s] Deleting Lib Analyzer.
[12/10 02:22:12   1864s] 
[12/10 02:22:12   1864s] TimeStamp Deleting Cell Server End ...
[12/10 02:22:12   1864s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/10 02:22:12   1864s] 
[12/10 02:22:12   1864s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/10 02:22:12   1864s] Summary for sequential cells identification: 
[12/10 02:22:12   1864s]   Identified SBFF number: 148
[12/10 02:22:12   1864s]   Identified MBFF number: 0
[12/10 02:22:12   1864s]   Identified SB Latch number: 0
[12/10 02:22:12   1864s]   Identified MB Latch number: 0
[12/10 02:22:12   1864s]   Not identified SBFF number: 0
[12/10 02:22:12   1864s]   Not identified MBFF number: 0
[12/10 02:22:12   1864s]   Not identified SB Latch number: 0
[12/10 02:22:12   1864s]   Not identified MB Latch number: 0
[12/10 02:22:12   1864s]   Number of sequential cells which are not FFs: 106
[12/10 02:22:12   1864s]  Visiting view : slowView
[12/10 02:22:12   1864s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/10 02:22:12   1864s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/10 02:22:12   1864s]  Visiting view : fastView
[12/10 02:22:12   1864s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/10 02:22:12   1864s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/10 02:22:12   1864s] TLC MultiMap info (StdDelay):
[12/10 02:22:12   1864s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/10 02:22:12   1864s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/10 02:22:12   1864s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/10 02:22:12   1864s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/10 02:22:12   1864s]  Setting StdDelay to: 15.6ps
[12/10 02:22:12   1864s] 
[12/10 02:22:12   1864s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/10 02:22:12   1865s] 
[12/10 02:22:12   1865s] TimeStamp Deleting Cell Server Begin ...
[12/10 02:22:12   1865s] 
[12/10 02:22:12   1865s] TimeStamp Deleting Cell Server End ...
[12/10 02:22:12   1865s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3172.7M, EPOCH TIME: 1670660532.833085
[12/10 02:22:12   1865s] All LLGs are deleted
[12/10 02:22:12   1865s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3172.7M, EPOCH TIME: 1670660532.833190
[12/10 02:22:12   1865s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.003, REAL:0.003, MEM:3172.7M, EPOCH TIME: 1670660532.836019
[12/10 02:22:12   1865s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.006, REAL:0.006, MEM:3166.7M, EPOCH TIME: 1670660532.838636
[12/10 02:22:12   1865s] Start to check current routing status for nets...
[12/10 02:22:13   1866s] All nets are already routed correctly.
[12/10 02:22:13   1866s] End to check current routing status for nets (mem=3166.7M)
[12/10 02:22:14   1866s] All LLGs are deleted
[12/10 02:22:14   1866s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3166.7M, EPOCH TIME: 1670660534.056280
[12/10 02:22:14   1866s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3166.7M, EPOCH TIME: 1670660534.057177
[12/10 02:22:14   1866s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3166.7M, EPOCH TIME: 1670660534.120487
[12/10 02:22:14   1866s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3166.7M, EPOCH TIME: 1670660534.126483
[12/10 02:22:14   1866s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3166.7M, EPOCH TIME: 1670660534.136831
[12/10 02:22:14   1866s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.008, MEM:3166.7M, EPOCH TIME: 1670660534.144534
[12/10 02:22:14   1866s] Fast DP-INIT is on for default
[12/10 02:22:14   1866s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.067, REAL:0.058, MEM:3166.7M, EPOCH TIME: 1670660534.184386
[12/10 02:22:14   1866s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.138, REAL:0.129, MEM:3166.7M, EPOCH TIME: 1670660534.249444
[12/10 02:22:19   1876s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 28.566  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  32088  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.180%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:11, mem = 2746.8M, totSessionCpu=0:31:17 **
[12/10 02:22:19   1876s] *** InitOpt #4 [finish] : cpu/real = 0:00:15.6/0:00:11.0 (1.4), totSession cpu/real = 0:31:16.7/0:16:21.6 (1.9), mem = 3166.0M
[12/10 02:22:19   1876s] 
[12/10 02:22:19   1876s] =============================================================================================
[12/10 02:22:19   1876s]  Step TAT Report for InitOpt #4                                                 21.10-p004_1
[12/10 02:22:19   1876s] =============================================================================================
[12/10 02:22:19   1876s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:22:19   1876s] ---------------------------------------------------------------------------------------------
[12/10 02:22:19   1876s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:22:19   1876s] [ OptSummaryReport       ]      1   0:00:00.4  (   3.4 % )     0:00:05.7 /  0:00:10.3    1.8
[12/10 02:22:19   1876s] [ DrvReport              ]      1   0:00:01.7  (  15.4 % )     0:00:01.7 /  0:00:02.7    1.6
[12/10 02:22:19   1876s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[12/10 02:22:19   1876s] [ LibAnalyzerInit        ]      1   0:00:02.3  (  21.1 % )     0:00:02.3 /  0:00:02.3    1.0
[12/10 02:22:19   1876s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:22:19   1876s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:22:19   1876s] [ TimingUpdate           ]      1   0:00:03.4  (  30.8 % )     0:00:03.4 /  0:00:06.8    2.0
[12/10 02:22:19   1876s] [ TimingReport           ]      1   0:00:00.3  (   2.6 % )     0:00:00.3 /  0:00:00.4    1.6
[12/10 02:22:19   1876s] [ MISC                   ]          0:00:02.9  (  26.5 % )     0:00:02.9 /  0:00:02.9    1.0
[12/10 02:22:19   1876s] ---------------------------------------------------------------------------------------------
[12/10 02:22:19   1876s]  InitOpt #4 TOTAL                   0:00:11.0  ( 100.0 % )     0:00:11.0 /  0:00:15.6    1.4
[12/10 02:22:19   1876s] ---------------------------------------------------------------------------------------------
[12/10 02:22:19   1876s] 
[12/10 02:22:19   1876s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/10 02:22:19   1876s] ### Creating PhyDesignMc. totSessionCpu=0:31:17 mem=3166.0M
[12/10 02:22:19   1876s] OPERPROF: Starting DPlace-Init at level 1, MEM:3166.0M, EPOCH TIME: 1670660539.693867
[12/10 02:22:19   1876s] z: 2, totalTracks: 1
[12/10 02:22:19   1876s] z: 4, totalTracks: 1
[12/10 02:22:19   1876s] z: 6, totalTracks: 1
[12/10 02:22:19   1876s] z: 8, totalTracks: 1
[12/10 02:22:19   1876s] #spOpts: VtWidth mergeVia=F 
[12/10 02:22:19   1876s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3166.0M, EPOCH TIME: 1670660539.839441
[12/10 02:22:19   1876s] 
[12/10 02:22:19   1876s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:22:19   1876s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.099, REAL:0.099, MEM:3166.0M, EPOCH TIME: 1670660539.938678
[12/10 02:22:19   1877s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3166.0MB).
[12/10 02:22:19   1877s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.284, REAL:0.286, MEM:3166.0M, EPOCH TIME: 1670660539.980182
[12/10 02:22:20   1877s] TotalInstCnt at PhyDesignMc Initialization: 154,036
[12/10 02:22:20   1877s] ### Creating PhyDesignMc, finished. totSessionCpu=0:31:17 mem=3166.0M
[12/10 02:22:20   1877s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3166.0M, EPOCH TIME: 1670660540.457607
[12/10 02:22:20   1877s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.026, REAL:0.026, MEM:3166.0M, EPOCH TIME: 1670660540.483989
[12/10 02:22:20   1877s] TotalInstCnt at PhyDesignMc Destruction: 154,036
[12/10 02:22:20   1877s] *** Starting optimizing excluded clock nets MEM= 3166.0M) ***
[12/10 02:22:20   1877s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3166.0M) ***
[12/10 02:22:20   1877s] *** Starting optimizing excluded clock nets MEM= 3166.0M) ***
[12/10 02:22:20   1877s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3166.0M) ***
[12/10 02:22:20   1877s] Info: Done creating the CCOpt slew target map.
[12/10 02:22:26   1884s] Reported timing to dir ./timingReports
[12/10 02:22:26   1884s] **optDesign ... cpu = 0:00:24, real = 0:00:18, mem = 2714.9M, totSessionCpu=0:31:25 **
[12/10 02:22:26   1885s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3167.5M, EPOCH TIME: 1670660546.188164
[12/10 02:22:26   1885s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.105, REAL:0.106, MEM:3167.5M, EPOCH TIME: 1670660546.293917
[12/10 02:22:35   1899s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |  CLOCK  |
+--------------------+---------+---------+---------+
|           WNS (ns):| 28.566  | 28.566  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |
|          All Paths:|  32088  |  32088  |   N/A   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.180%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:39, real = 0:00:27, mem = 2751.1M, totSessionCpu=0:31:40 **
[12/10 02:22:35   1900s] *** Finished optDesign ***
[12/10 02:22:35   1900s] 
[12/10 02:22:35   1900s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:38.2 real=0:00:26.7)
[12/10 02:22:36   1900s] Info: pop threads available for lower-level modules during optimization.
[12/10 02:22:36   1900s] Info: Destroy the CCOpt slew target map.
[12/10 02:22:36   1900s] clean pInstBBox. size 0
[12/10 02:22:36   1900s] All LLGs are deleted
[12/10 02:22:36   1900s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3165.8M, EPOCH TIME: 1670660556.078235
[12/10 02:22:36   1900s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:3165.8M, EPOCH TIME: 1670660556.081168
[12/10 02:22:36   1900s] *** optDesign #3 [finish] : cpu/real = 0:00:38.9/0:00:27.4 (1.4), totSession cpu/real = 0:31:40.1/0:16:38.0 (1.9), mem = 3165.8M
[12/10 02:22:36   1900s] 
[12/10 02:22:36   1900s] =============================================================================================
[12/10 02:22:36   1900s]  Final TAT Report for optDesign #3                                              21.10-p004_1
[12/10 02:22:36   1900s] =============================================================================================
[12/10 02:22:36   1900s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:22:36   1900s] ---------------------------------------------------------------------------------------------
[12/10 02:22:36   1900s] [ InitOpt                ]      1   0:00:05.3  (  19.2 % )     0:00:11.0 /  0:00:15.6    1.4
[12/10 02:22:36   1900s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:22:36   1900s] [ OptSummaryReport       ]      2   0:00:00.7  (   2.6 % )     0:00:15.7 /  0:00:25.5    1.6
[12/10 02:22:36   1900s] [ DrvReport              ]      2   0:00:07.0  (  25.6 % )     0:00:07.0 /  0:00:08.3    1.2
[12/10 02:22:36   1900s] [ SlackTraversorInit     ]      1   0:00:02.3  (   8.6 % )     0:00:02.3 /  0:00:03.8    1.6
[12/10 02:22:36   1900s] [ ReportTranViolation    ]      1   0:00:01.1  (   4.1 % )     0:00:01.1 /  0:00:01.1    1.0
[12/10 02:22:36   1900s] [ ReportCapViolation     ]      1   0:00:00.7  (   2.5 % )     0:00:00.7 /  0:00:01.0    1.5
[12/10 02:22:36   1900s] [ ReportFanoutViolation  ]      1   0:00:00.8  (   2.9 % )     0:00:00.8 /  0:00:00.8    1.0
[12/10 02:22:36   1900s] [ TimingUpdate           ]      3   0:00:05.8  (  21.3 % )     0:00:05.8 /  0:00:13.8    2.4
[12/10 02:22:36   1900s] [ TimingReport           ]      2   0:00:00.8  (   2.9 % )     0:00:00.8 /  0:00:01.3    1.7
[12/10 02:22:36   1900s] [ GenerateReports        ]      1   0:00:01.4  (   5.2 % )     0:00:01.4 /  0:00:01.4    1.0
[12/10 02:22:36   1900s] [ MISC                   ]          0:00:01.4  (   5.2 % )     0:00:01.4 /  0:00:01.4    1.0
[12/10 02:22:36   1900s] ---------------------------------------------------------------------------------------------
[12/10 02:22:36   1900s]  optDesign #3 TOTAL                 0:00:27.4  ( 100.0 % )     0:00:27.4 /  0:00:38.9    1.4
[12/10 02:22:36   1900s] ---------------------------------------------------------------------------------------------
[12/10 02:22:36   1900s] 
[12/10 02:22:36   1900s] <CMD> reset_path_group -name CLOCK
[12/10 02:22:36   1900s] <CMD> optDesign -postCTS -hold
[12/10 02:22:36   1900s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2750.6M, totSessionCpu=0:31:40 **
[12/10 02:22:36   1900s] **INFO: User settings:
[12/10 02:22:36   1900s] setDesignMode -topRoutingLayer               M6
[12/10 02:22:36   1900s] setExtractRCMode -engine                     preRoute
[12/10 02:22:36   1900s] setUsefulSkewMode -ecoRoute                  false
[12/10 02:22:36   1900s] setDelayCalMode -enable_high_fanout          true
[12/10 02:22:36   1900s] setDelayCalMode -engine                      aae
[12/10 02:22:36   1900s] setDelayCalMode -ignoreNetLoad               false
[12/10 02:22:36   1900s] setDelayCalMode -socv_accuracy_mode          low
[12/10 02:22:36   1900s] setOptMode -activeSetupViews                 { slowView }
[12/10 02:22:36   1900s] setOptMode -allEndPoints                     true
[12/10 02:22:36   1900s] setOptMode -autoSetupViews                   { slowView}
[12/10 02:22:36   1900s] setOptMode -autoTDGRSetupViews               { slowView}
[12/10 02:22:36   1900s] setOptMode -drcMargin                        0
[12/10 02:22:36   1900s] setOptMode -effort                           high
[12/10 02:22:36   1900s] setOptMode -fixDrc                           true
[12/10 02:22:36   1900s] setOptMode -fixFanoutLoad                    true
[12/10 02:22:36   1900s] setOptMode -fixHoldAllowSetupTnsDegrade      false
[12/10 02:22:36   1900s] setOptMode -leakagePowerEffort               none
[12/10 02:22:36   1900s] setOptMode -preserveAllSequential            false
[12/10 02:22:36   1900s] setOptMode -preserveAssertions               false
[12/10 02:22:36   1900s] setOptMode -setupTargetSlack                 0
[12/10 02:22:36   1900s] setPlaceMode -place_design_floorplan_mode    true
[12/10 02:22:36   1900s] setPlaceMode -place_global_clock_gate_aware  false
[12/10 02:22:36   1900s] setPlaceMode -place_global_cong_effort       high
[12/10 02:22:36   1900s] setPlaceMode -place_global_place_io_pins     false
[12/10 02:22:36   1900s] setPlaceMode -timingDriven                   true
[12/10 02:22:36   1900s] setAnalysisMode -analysisType                bcwc
[12/10 02:22:36   1900s] setAnalysisMode -checkType                   setup
[12/10 02:22:36   1900s] setAnalysisMode -clkSrcPath                  true
[12/10 02:22:36   1900s] setAnalysisMode -clockPropagation            sdcControl
[12/10 02:22:36   1900s] setRouteMode -earlyGlobalMaxRouteLayer       6
[12/10 02:22:36   1900s] setRouteMode -earlyGlobalMinRouteLayer       2
[12/10 02:22:36   1900s] 
[12/10 02:22:36   1900s] GigaOpt running with 4 threads.
[12/10 02:22:36   1900s] Info: 4 threads available for lower-level modules during optimization.
[12/10 02:22:36   1900s] 
[12/10 02:22:36   1900s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/10 02:22:36   1900s] Summary for sequential cells identification: 
[12/10 02:22:36   1900s]   Identified SBFF number: 148
[12/10 02:22:36   1900s]   Identified MBFF number: 0
[12/10 02:22:36   1900s]   Identified SB Latch number: 0
[12/10 02:22:36   1900s]   Identified MB Latch number: 0
[12/10 02:22:36   1900s]   Not identified SBFF number: 0
[12/10 02:22:36   1900s]   Not identified MBFF number: 0
[12/10 02:22:36   1900s]   Not identified SB Latch number: 0
[12/10 02:22:36   1900s]   Not identified MB Latch number: 0
[12/10 02:22:36   1900s]   Number of sequential cells which are not FFs: 106
[12/10 02:22:36   1900s]  Visiting view : slowView
[12/10 02:22:36   1900s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/10 02:22:36   1900s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/10 02:22:36   1900s]  Visiting view : fastView
[12/10 02:22:36   1900s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/10 02:22:36   1900s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/10 02:22:36   1900s] TLC MultiMap info (StdDelay):
[12/10 02:22:36   1900s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/10 02:22:36   1900s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/10 02:22:36   1900s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/10 02:22:36   1900s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/10 02:22:36   1900s]  Setting StdDelay to: 15.6ps
[12/10 02:22:36   1900s] 
[12/10 02:22:36   1900s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/10 02:22:36   1900s] info: unfix 1 clock instance placement location
[12/10 02:22:36   1900s] info: this clock instance will be remarked as fixed at the end of optimiztion
[12/10 02:22:36   1900s] Need call spDPlaceInit before registerPrioInstLoc.
[12/10 02:22:36   1900s] [EEQ-INFO] #EEQ #Cell
[12/10 02:22:36   1900s] [EEQ-INFO] 1    868
[12/10 02:22:36   1900s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/10 02:22:36   1900s] *** optDesign #4 [begin] : totSession cpu/real = 0:31:40.5/0:16:38.5 (1.9), mem = 3169.8M
[12/10 02:22:36   1900s] *** InitOpt #5 [begin] : totSession cpu/real = 0:31:40.5/0:16:38.5 (1.9), mem = 3169.8M
[12/10 02:22:36   1900s] OPERPROF: Starting DPlace-Init at level 1, MEM:3169.8M, EPOCH TIME: 1670660556.607397
[12/10 02:22:36   1900s] z: 2, totalTracks: 1
[12/10 02:22:36   1900s] z: 4, totalTracks: 1
[12/10 02:22:36   1900s] z: 6, totalTracks: 1
[12/10 02:22:36   1900s] z: 8, totalTracks: 1
[12/10 02:22:36   1900s] #spOpts: VtWidth mergeVia=F 
[12/10 02:22:36   1900s] All LLGs are deleted
[12/10 02:22:36   1900s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3169.8M, EPOCH TIME: 1670660556.692365
[12/10 02:22:36   1900s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3169.8M, EPOCH TIME: 1670660556.693254
[12/10 02:22:36   1900s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3169.8M, EPOCH TIME: 1670660556.754355
[12/10 02:22:36   1900s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3169.8M, EPOCH TIME: 1670660556.760481
[12/10 02:22:36   1900s] Core basic site is TSMC65ADV10TSITE
[12/10 02:22:36   1900s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3169.8M, EPOCH TIME: 1670660556.771070
[12/10 02:22:36   1900s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.007, MEM:3178.5M, EPOCH TIME: 1670660556.777661
[12/10 02:22:36   1900s] Fast DP-INIT is on for default
[12/10 02:22:36   1900s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.068, REAL:0.054, MEM:3171.3M, EPOCH TIME: 1670660556.814258
[12/10 02:22:36   1900s] 
[12/10 02:22:36   1900s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:22:36   1900s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.137, REAL:0.123, MEM:3171.3M, EPOCH TIME: 1670660556.876993
[12/10 02:22:36   1900s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=3171.3MB).
[12/10 02:22:36   1900s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.375, REAL:0.362, MEM:3171.3M, EPOCH TIME: 1670660556.969228
[12/10 02:22:36   1900s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3171.3M, EPOCH TIME: 1670660556.969583
[12/10 02:22:36   1901s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.027, REAL:0.028, MEM:3167.3M, EPOCH TIME: 1670660556.997213
[12/10 02:22:37   1901s] 
[12/10 02:22:37   1901s] Creating Lib Analyzer ...
[12/10 02:22:37   1901s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/10 02:22:37   1901s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/10 02:22:37   1901s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/10 02:22:37   1901s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/10 02:22:37   1901s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/10 02:22:37   1901s] 
[12/10 02:22:37   1901s] {RT default_rc_corner 0 6 6 0}
[12/10 02:22:39   1903s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:31:43 mem=3173.3M
[12/10 02:22:39   1903s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:31:43 mem=3173.3M
[12/10 02:22:39   1903s] Creating Lib Analyzer, finished. 
[12/10 02:22:39   1903s] **optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 2741.1M, totSessionCpu=0:31:44 **
[12/10 02:22:39   1903s] *** optDesign -postCTS ***
[12/10 02:22:39   1903s] DRC Margin: user margin 0.0
[12/10 02:22:39   1903s] Hold Target Slack: user slack 0
[12/10 02:22:39   1903s] Setup Target Slack: user slack 0;
[12/10 02:22:39   1903s] setUsefulSkewMode -ecoRoute false
[12/10 02:22:39   1903s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3173.3M, EPOCH TIME: 1670660559.787252
[12/10 02:22:39   1903s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.099, REAL:0.100, MEM:3173.3M, EPOCH TIME: 1670660559.886981
[12/10 02:22:39   1904s] 
[12/10 02:22:39   1904s] TimeStamp Deleting Cell Server Begin ...
[12/10 02:22:39   1904s] Deleting Lib Analyzer.
[12/10 02:22:39   1904s] 
[12/10 02:22:39   1904s] TimeStamp Deleting Cell Server End ...
[12/10 02:22:39   1904s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/10 02:22:39   1904s] 
[12/10 02:22:39   1904s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/10 02:22:39   1904s] Summary for sequential cells identification: 
[12/10 02:22:39   1904s]   Identified SBFF number: 148
[12/10 02:22:39   1904s]   Identified MBFF number: 0
[12/10 02:22:39   1904s]   Identified SB Latch number: 0
[12/10 02:22:39   1904s]   Identified MB Latch number: 0
[12/10 02:22:39   1904s]   Not identified SBFF number: 0
[12/10 02:22:39   1904s]   Not identified MBFF number: 0
[12/10 02:22:39   1904s]   Not identified SB Latch number: 0
[12/10 02:22:39   1904s]   Not identified MB Latch number: 0
[12/10 02:22:39   1904s]   Number of sequential cells which are not FFs: 106
[12/10 02:22:39   1904s]  Visiting view : slowView
[12/10 02:22:39   1904s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/10 02:22:39   1904s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/10 02:22:39   1904s]  Visiting view : fastView
[12/10 02:22:39   1904s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/10 02:22:39   1904s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/10 02:22:39   1904s] TLC MultiMap info (StdDelay):
[12/10 02:22:39   1904s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/10 02:22:39   1904s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/10 02:22:39   1904s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/10 02:22:39   1904s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/10 02:22:39   1904s]  Setting StdDelay to: 15.6ps
[12/10 02:22:39   1904s] 
[12/10 02:22:39   1904s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/10 02:22:39   1904s] 
[12/10 02:22:39   1904s] TimeStamp Deleting Cell Server Begin ...
[12/10 02:22:39   1904s] 
[12/10 02:22:39   1904s] TimeStamp Deleting Cell Server End ...
[12/10 02:22:40   1904s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3173.3M, EPOCH TIME: 1670660560.007999
[12/10 02:22:40   1904s] All LLGs are deleted
[12/10 02:22:40   1904s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3173.3M, EPOCH TIME: 1670660560.008109
[12/10 02:22:40   1904s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.003, REAL:0.003, MEM:3173.3M, EPOCH TIME: 1670660560.011008
[12/10 02:22:40   1904s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.004, REAL:0.004, MEM:3167.3M, EPOCH TIME: 1670660560.012170
[12/10 02:22:40   1904s] Start to check current routing status for nets...
[12/10 02:22:41   1905s] All nets are already routed correctly.
[12/10 02:22:41   1905s] End to check current routing status for nets (mem=3167.3M)
[12/10 02:22:41   1905s] #optDebug: Start CG creation (mem=3195.9M)
[12/10 02:22:41   1905s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 14.000000 
[12/10 02:22:41   1905s] (cpu=0:00:00.2, mem=3294.3M)
[12/10 02:22:41   1905s]  ...processing cgPrt (cpu=0:00:00.2, mem=3294.3M)
[12/10 02:22:41   1905s]  ...processing cgEgp (cpu=0:00:00.2, mem=3294.3M)
[12/10 02:22:41   1905s]  ...processing cgPbk (cpu=0:00:00.2, mem=3294.3M)
[12/10 02:22:41   1905s]  ...processing cgNrb(cpu=0:00:00.2, mem=3294.3M)
[12/10 02:22:41   1905s]  ...processing cgObs (cpu=0:00:00.2, mem=3294.3M)
[12/10 02:22:41   1905s]  ...processing cgCon (cpu=0:00:00.2, mem=3294.3M)
[12/10 02:22:41   1905s]  ...processing cgPdm (cpu=0:00:00.2, mem=3294.3M)
[12/10 02:22:41   1905s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3294.3M)
[12/10 02:23:22   1946s] Compute RC Scale Done ...
[12/10 02:23:22   1946s] *** InitOpt #5 [finish] : cpu/real = 0:00:45.9/0:00:46.0 (1.0), totSession cpu/real = 0:32:26.5/0:17:24.5 (1.9), mem = 3284.8M
[12/10 02:23:22   1946s] 
[12/10 02:23:22   1946s] =============================================================================================
[12/10 02:23:22   1946s]  Step TAT Report for InitOpt #5                                                 21.10-p004_1
[12/10 02:23:22   1946s] =============================================================================================
[12/10 02:23:22   1946s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:23:22   1946s] ---------------------------------------------------------------------------------------------
[12/10 02:23:22   1946s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/10 02:23:22   1946s] [ LibAnalyzerInit        ]      1   0:00:02.3  (   5.0 % )     0:00:02.3 /  0:00:02.3    1.0
[12/10 02:23:22   1946s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:23:22   1946s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/10 02:23:22   1946s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:23:22   1946s] [ MISC                   ]          0:00:43.4  (  94.3 % )     0:00:43.4 /  0:00:43.3    1.0
[12/10 02:23:22   1946s] ---------------------------------------------------------------------------------------------
[12/10 02:23:22   1946s]  InitOpt #5 TOTAL                   0:00:46.0  ( 100.0 % )     0:00:46.0 /  0:00:45.9    1.0
[12/10 02:23:22   1946s] ---------------------------------------------------------------------------------------------
[12/10 02:23:22   1946s] 
[12/10 02:23:22   1946s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/10 02:23:22   1946s] ### Creating PhyDesignMc. totSessionCpu=0:32:26 mem=3284.8M
[12/10 02:23:22   1946s] OPERPROF: Starting DPlace-Init at level 1, MEM:3284.8M, EPOCH TIME: 1670660602.547543
[12/10 02:23:22   1946s] z: 2, totalTracks: 1
[12/10 02:23:22   1946s] z: 4, totalTracks: 1
[12/10 02:23:22   1946s] z: 6, totalTracks: 1
[12/10 02:23:22   1946s] z: 8, totalTracks: 1
[12/10 02:23:22   1946s] #spOpts: VtWidth mergeVia=F 
[12/10 02:23:22   1946s] All LLGs are deleted
[12/10 02:23:22   1946s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3284.8M, EPOCH TIME: 1670660602.632624
[12/10 02:23:22   1946s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3284.8M, EPOCH TIME: 1670660602.633473
[12/10 02:23:22   1946s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3284.8M, EPOCH TIME: 1670660602.694568
[12/10 02:23:22   1946s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3284.8M, EPOCH TIME: 1670660602.700581
[12/10 02:23:22   1946s] Core basic site is TSMC65ADV10TSITE
[12/10 02:23:22   1946s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3284.8M, EPOCH TIME: 1670660602.711505
[12/10 02:23:22   1946s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.006, MEM:3284.8M, EPOCH TIME: 1670660602.717506
[12/10 02:23:22   1946s] Fast DP-INIT is on for default
[12/10 02:23:22   1946s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.056, MEM:3284.8M, EPOCH TIME: 1670660602.756158
[12/10 02:23:22   1946s] 
[12/10 02:23:22   1946s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:23:22   1946s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.138, REAL:0.124, MEM:3284.8M, EPOCH TIME: 1670660602.818394
[12/10 02:23:22   1946s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3284.8MB).
[12/10 02:23:22   1946s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.323, REAL:0.310, MEM:3284.8M, EPOCH TIME: 1670660602.857801
[12/10 02:23:23   1947s] TotalInstCnt at PhyDesignMc Initialization: 154,036
[12/10 02:23:23   1947s] ### Creating PhyDesignMc, finished. totSessionCpu=0:32:27 mem=3284.8M
[12/10 02:23:23   1947s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3284.8M, EPOCH TIME: 1670660603.346382
[12/10 02:23:23   1947s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.024, REAL:0.024, MEM:3212.8M, EPOCH TIME: 1670660603.370591
[12/10 02:23:23   1947s] TotalInstCnt at PhyDesignMc Destruction: 154,036
[12/10 02:23:23   1947s] GigaOpt Hold Optimizer is used
[12/10 02:23:23   1947s] End AAE Lib Interpolated Model. (MEM=3212.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:23:23   1947s] 
[12/10 02:23:23   1947s] Creating Lib Analyzer ...
[12/10 02:23:23   1947s] 
[12/10 02:23:23   1947s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/10 02:23:23   1947s] Summary for sequential cells identification: 
[12/10 02:23:23   1947s]   Identified SBFF number: 148
[12/10 02:23:23   1947s]   Identified MBFF number: 0
[12/10 02:23:23   1947s]   Identified SB Latch number: 0
[12/10 02:23:23   1947s]   Identified MB Latch number: 0
[12/10 02:23:23   1947s]   Not identified SBFF number: 0
[12/10 02:23:23   1947s]   Not identified MBFF number: 0
[12/10 02:23:23   1947s]   Not identified SB Latch number: 0
[12/10 02:23:23   1947s]   Not identified MB Latch number: 0
[12/10 02:23:23   1947s]   Number of sequential cells which are not FFs: 106
[12/10 02:23:23   1947s]  Visiting view : slowView
[12/10 02:23:23   1947s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/10 02:23:23   1947s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/10 02:23:23   1947s]  Visiting view : fastView
[12/10 02:23:23   1947s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/10 02:23:23   1947s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/10 02:23:23   1947s] TLC MultiMap info (StdDelay):
[12/10 02:23:23   1947s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/10 02:23:23   1947s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/10 02:23:23   1947s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/10 02:23:23   1947s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/10 02:23:23   1947s]  Setting StdDelay to: 15.6ps
[12/10 02:23:23   1947s] 
[12/10 02:23:23   1947s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/10 02:23:23   1947s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/10 02:23:23   1947s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/10 02:23:23   1947s] Total number of usable buffers from Lib Analyzer: 39 ( BUFX0P8BA10TR BUFHX1MA10TR BUFX2MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P2MA10TR BUFHX1P4MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR FRICGX0P8BA10TR FRICGX0P6BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFHX9MA10TR BUFHX13MA10TR FRICGX16BA10TR)
[12/10 02:23:23   1947s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/10 02:23:23   1947s] Total number of usable delay cells from Lib Analyzer: 1 ( DLY2X0P5MA10TR)
[12/10 02:23:23   1947s] 
[12/10 02:23:23   1947s] {RT default_rc_corner 0 6 6 0}
[12/10 02:23:25   1949s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:32:29 mem=3220.9M
[12/10 02:23:25   1949s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:32:29 mem=3220.9M
[12/10 02:23:25   1949s] Creating Lib Analyzer, finished. 
[12/10 02:23:25   1949s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:32:29 mem=3220.9M ***
[12/10 02:23:25   1949s] *** BuildHoldData #1 [begin] : totSession cpu/real = 0:32:29.3/0:17:27.3 (1.9), mem = 3220.9M
[12/10 02:23:25   1949s] Effort level <high> specified for reg2reg path_group
[12/10 02:23:27   1953s] Effort level <high> specified for reg2cgate path_group
[12/10 02:23:29   1962s] Saving timing graph ...
[12/10 02:23:31   1966s] Done save timing graph
[12/10 02:23:32   1967s] 
[12/10 02:23:32   1967s] TimeStamp Deleting Cell Server Begin ...
[12/10 02:23:32   1967s] Deleting Lib Analyzer.
[12/10 02:23:32   1967s] 
[12/10 02:23:32   1967s] TimeStamp Deleting Cell Server End ...
[12/10 02:23:34   1975s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'fastView'
[12/10 02:23:35   1975s] Starting delay calculation for Hold views
[12/10 02:23:35   1976s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/10 02:23:35   1976s] #################################################################################
[12/10 02:23:35   1976s] # Design Stage: PreRoute
[12/10 02:23:35   1976s] # Design Name: toplevel_498
[12/10 02:23:35   1976s] # Design Mode: 90nm
[12/10 02:23:35   1976s] # Analysis Mode: MMMC Non-OCV 
[12/10 02:23:35   1976s] # Parasitics Mode: No SPEF/RCDB 
[12/10 02:23:35   1976s] # Signoff Settings: SI Off 
[12/10 02:23:35   1976s] #################################################################################
[12/10 02:23:35   1977s] Topological Sorting (REAL = 0:00:00.0, MEM = 3367.0M, InitMEM = 3367.0M)
[12/10 02:23:35   1977s] Calculate delays in BcWc mode...
[12/10 02:23:36   1977s] Start delay calculation (fullDC) (4 T). (MEM=3367)
[12/10 02:23:36   1977s] *** Calculating scaling factor for fastLib libraries using the default operating condition of each library.
[12/10 02:23:36   1978s] End AAE Lib Interpolated Model. (MEM=3380.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:23:44   2007s] Total number of fetched objects 155078
[12/10 02:23:45   2008s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:01.0)
[12/10 02:23:45   2008s] End delay calculation. (MEM=3398.75 CPU=0:00:25.6 REAL=0:00:07.0)
[12/10 02:23:45   2008s] End delay calculation (fullDC). (MEM=3398.75 CPU=0:00:31.1 REAL=0:00:09.0)
[12/10 02:23:45   2008s] *** CDM Built up (cpu=0:00:32.0  real=0:00:10.0  mem= 3398.8M) ***
[12/10 02:23:46   2012s] *** Done Building Timing Graph (cpu=0:00:36.7 real=0:00:11.0 totSessionCpu=0:33:33 mem=3429.8M)
[12/10 02:23:49   2017s] 
[12/10 02:23:49   2017s] Active hold views:
[12/10 02:23:49   2017s]  fastView
[12/10 02:23:49   2017s]   Dominating endpoints: 0
[12/10 02:23:49   2017s]   Dominating TNS: -0.000
[12/10 02:23:49   2017s] 
[12/10 02:23:49   2017s] Done building cte hold timing graph (fixHold) cpu=0:01:09 real=0:00:24.0 totSessionCpu=0:33:38 mem=3429.3M ***
[12/10 02:24:01   2035s] Done building hold timer [378383 node(s), 814302 edge(s), 1 view(s)] (fixHold) cpu=0:01:26 real=0:00:36.0 totSessionCpu=0:33:55 mem=3526.1M ***
[12/10 02:24:02   2036s] Restoring timing graph ...
[12/10 02:24:04   2039s] Done restore timing graph
[12/10 02:24:05   2040s] Done building cte setup timing graph (fixHold) cpu=0:01:32 real=0:00:40.0 totSessionCpu=0:34:01 mem=3526.1M ***
[12/10 02:24:07   2045s] *info: category slack lower bound [L 0.0] default
[12/10 02:24:07   2045s] *info: category slack lower bound [H 0.0] reg2cgate 
[12/10 02:24:07   2045s] *info: category slack lower bound [H 0.0] reg2reg 
[12/10 02:24:07   2045s] --------------------------------------------------- 
[12/10 02:24:07   2045s]    Setup Violation Summary with Target Slack (0.000 ns)
[12/10 02:24:07   2045s] --------------------------------------------------- 
[12/10 02:24:07   2045s]          WNS    reg2regWNS
[12/10 02:24:07   2045s]    28.566 ns     32.719 ns
[12/10 02:24:07   2045s] --------------------------------------------------- 
[12/10 02:24:09   2046s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/10 02:24:09   2046s] 
[12/10 02:24:09   2046s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/10 02:24:09   2046s] Summary for sequential cells identification: 
[12/10 02:24:09   2046s]   Identified SBFF number: 148
[12/10 02:24:09   2046s]   Identified MBFF number: 0
[12/10 02:24:09   2046s]   Identified SB Latch number: 0
[12/10 02:24:09   2046s]   Identified MB Latch number: 0
[12/10 02:24:09   2046s]   Not identified SBFF number: 0
[12/10 02:24:09   2046s]   Not identified MBFF number: 0
[12/10 02:24:09   2046s]   Not identified SB Latch number: 0
[12/10 02:24:09   2046s]   Not identified MB Latch number: 0
[12/10 02:24:09   2046s]   Number of sequential cells which are not FFs: 106
[12/10 02:24:09   2046s]  Visiting view : slowView
[12/10 02:24:09   2046s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/10 02:24:09   2046s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/10 02:24:09   2046s]  Visiting view : fastView
[12/10 02:24:09   2046s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/10 02:24:09   2046s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/10 02:24:09   2046s] TLC MultiMap info (StdDelay):
[12/10 02:24:09   2046s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/10 02:24:09   2046s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/10 02:24:09   2046s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/10 02:24:09   2046s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/10 02:24:09   2046s]  Setting StdDelay to: 15.6ps
[12/10 02:24:09   2046s] 
[12/10 02:24:09   2046s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/10 02:24:09   2046s] 
[12/10 02:24:09   2046s] TimeStamp Deleting Cell Server Begin ...
[12/10 02:24:09   2046s] 
[12/10 02:24:09   2046s] TimeStamp Deleting Cell Server End ...
[12/10 02:24:09   2046s] 
[12/10 02:24:09   2046s] Creating Lib Analyzer ...
[12/10 02:24:09   2046s] 
[12/10 02:24:09   2046s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/10 02:24:09   2046s] Summary for sequential cells identification: 
[12/10 02:24:09   2046s]   Identified SBFF number: 148
[12/10 02:24:09   2046s]   Identified MBFF number: 0
[12/10 02:24:09   2046s]   Identified SB Latch number: 0
[12/10 02:24:09   2046s]   Identified MB Latch number: 0
[12/10 02:24:09   2046s]   Not identified SBFF number: 0
[12/10 02:24:09   2046s]   Not identified MBFF number: 0
[12/10 02:24:09   2046s]   Not identified SB Latch number: 0
[12/10 02:24:09   2046s]   Not identified MB Latch number: 0
[12/10 02:24:09   2046s]   Number of sequential cells which are not FFs: 106
[12/10 02:24:09   2046s]  Visiting view : slowView
[12/10 02:24:09   2046s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/10 02:24:09   2046s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/10 02:24:09   2046s]  Visiting view : fastView
[12/10 02:24:09   2046s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/10 02:24:09   2046s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/10 02:24:09   2046s] TLC MultiMap info (StdDelay):
[12/10 02:24:09   2046s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/10 02:24:09   2046s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/10 02:24:09   2046s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/10 02:24:09   2046s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/10 02:24:09   2046s]  Setting StdDelay to: 15.6ps
[12/10 02:24:09   2046s] 
[12/10 02:24:09   2046s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/10 02:24:09   2047s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/10 02:24:09   2047s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/10 02:24:09   2047s] Total number of usable buffers from Lib Analyzer: 39 ( BUFX0P8BA10TR BUFHX1MA10TR BUFX2MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P2MA10TR BUFHX1P4MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR FRICGX0P8BA10TR FRICGX0P6BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFHX9MA10TR BUFHX13MA10TR FRICGX16BA10TR)
[12/10 02:24:09   2047s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/10 02:24:09   2047s] Total number of usable delay cells from Lib Analyzer: 1 ( DLY2X0P5MA10TR)
[12/10 02:24:09   2047s] 
[12/10 02:24:09   2047s] {RT default_rc_corner 0 6 6 0}
[12/10 02:24:11   2048s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:34:09 mem=3527.6M
[12/10 02:24:11   2048s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:34:09 mem=3527.6M
[12/10 02:24:11   2048s] Creating Lib Analyzer, finished. 
[12/10 02:24:11   2048s] 
[12/10 02:24:11   2048s] *Info: minBufDelay = 39.6 ps, libStdDelay = 15.6 ps, minBufSize = 6400000 (4.0)
[12/10 02:24:11   2048s] *Info: worst delay setup view: slowView
[12/10 02:24:11   2048s] Footprint list for hold buffering (delay unit: ps)
[12/10 02:24:11   2048s] =================================================================
[12/10 02:24:11   2048s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[12/10 02:24:11   2048s] ------------------------------------------------------------------
[12/10 02:24:11   2048s] *Info:       22.0       2.36    4.0  29.91 BUFHX1MA10TR (A,Y)
[12/10 02:24:11   2048s] *Info:       24.8       2.48    4.0  43.60 BUFX0P8BA10TR (A,Y)
[12/10 02:24:11   2048s] *Info:       19.9       2.17    6.0  14.27 BUFX2MA10TR (A,Y)
[12/10 02:24:11   2048s] *Info:       21.6       2.41    6.0  19.79 BUFX1P7BA10TR (A,Y)
[12/10 02:24:11   2048s] *Info:       20.4       2.32    6.0  20.10 BUFHX1P4MA10TR (A,Y)
[12/10 02:24:11   2048s] *Info:       20.8       2.39    6.0  20.43 BUFX1P4MA10TR (A,Y)
[12/10 02:24:11   2048s] *Info:       21.7       2.44    6.0  23.86 BUFX1P2MA10TR (A,Y)
[12/10 02:24:11   2048s] *Info:       48.7       2.68    6.0  60.83 DLY2X0P5MA10TR (A,Y)
[12/10 02:24:11   2048s] *Info:       19.1       2.29    7.0   9.47 BUFX3MA10TR (A,Y)
[12/10 02:24:11   2048s] *Info:       21.6       2.22    7.0  11.20 BUFX3BA10TR (A,Y)
[12/10 02:24:11   2048s] *Info:       20.3       2.21    7.0  11.32 BUFX2P5MA10TR (A,Y)
[12/10 02:24:11   2048s] *Info:       21.3       2.34    7.0  13.39 BUFX2P5BA10TR (A,Y)
[12/10 02:24:11   2048s] *Info:       18.6       2.26    8.0   9.38 BUFHX3MA10TR (A,Y)
[12/10 02:24:11   2048s] *Info:       19.3       2.30    8.0  11.20 BUFHX2P5MA10TR (A,Y)
[12/10 02:24:11   2048s] *Info:       30.0       2.33    8.0  43.18 FRICGX0P8BA10TR (CK,ECK)
[12/10 02:24:11   2048s] *Info:       27.6       2.65    8.0  58.15 FRICGX0P6BA10TR (CK,ECK)
[12/10 02:24:11   2048s] *Info:       18.5       2.28   10.0   7.03 BUFX4MA10TR (A,Y)
[12/10 02:24:11   2048s] *Info:       19.2       2.22   10.0   7.97 BUFX3P5MA10TR (A,Y)
[12/10 02:24:11   2048s] *Info:       19.9       2.38   10.0   9.44 BUFX3P5BA10TR (A,Y)
[12/10 02:24:11   2048s] *Info:       25.7       2.35   10.0  16.83 FRICGX2BA10TR (CK,ECK)
[12/10 02:24:11   2048s] *Info:       24.6       2.39   10.0  19.80 FRICGX1P7BA10TR (CK,ECK)
[12/10 02:24:11   2048s] *Info:       26.9       2.51   10.0  27.88 FRICGX1P2BA10TR (CK,ECK)
[12/10 02:24:11   2048s] *Info:       18.7       2.20   11.0   5.61 BUFX5MA10TR (A,Y)
[12/10 02:24:11   2048s] *Info:       20.2       2.24   11.0   6.64 BUFX5BA10TR (A,Y)
[12/10 02:24:11   2048s] *Info:       24.7       2.21   11.0  13.34 FRICGX2P5BA10TR (CK,ECK)
[12/10 02:24:11   2048s] *Info:       19.9       2.23   12.0   5.48 BUFX6BA10TR (A,Y)
[12/10 02:24:11   2048s] *Info:       18.9       2.12   12.0   5.55 BUFHX5MA10TR (A,Y)
[12/10 02:24:11   2048s] *Info:       18.1       2.19   15.0   4.59 BUFHX6MA10TR (A,Y)
[12/10 02:24:11   2048s] *Info:       25.1       2.25   15.0   8.33 FRICGX4BA10TR (CK,ECK)
[12/10 02:24:11   2048s] *Info:       24.7       2.28   15.0   9.50 FRICGX3P5BA10TR (CK,ECK)
[12/10 02:24:11   2048s] *Info:       19.4       2.21   16.0   3.68 BUFX7P5MA10TR (A,Y)
[12/10 02:24:11   2048s] *Info:       20.8       2.25   16.0   4.35 BUFX7P5BA10TR (A,Y)
[12/10 02:24:11   2048s] *Info:       24.2       2.22   16.0   6.61 FRICGX5BA10TR (CK,ECK)
[12/10 02:24:11   2048s] *Info:       20.6       2.24   17.0   3.65 BUFX9BA10TR (A,Y)
[12/10 02:24:11   2048s] *Info:       18.8       2.16   19.0   3.64 BUFHX7P5MA10TR (A,Y)
[12/10 02:24:11   2048s] *Info:       23.5       2.25   20.0   4.38 FRICGX7P5BA10TR (CK,ECK)
[12/10 02:24:11   2048s] *Info:       18.8       2.19   21.0   2.52 BUFX11MA10TR (A,Y)
[12/10 02:24:11   2048s] *Info:       18.6       2.18   21.0   3.06 BUFHX9MA10TR (A,Y)
[12/10 02:24:11   2048s] *Info:       18.3       2.16   29.0   2.11 BUFHX13MA10TR (A,Y)
[12/10 02:24:11   2048s] *Info:       23.2       2.19   34.0   2.07 FRICGX16BA10TR (CK,ECK)
[12/10 02:24:11   2048s] =================================================================
[12/10 02:24:12   2050s] 
[12/10 02:24:12   2050s] TimeStamp Deleting Cell Server Begin ...
[12/10 02:24:12   2050s] Deleting Lib Analyzer.
[12/10 02:24:12   2050s] 
[12/10 02:24:12   2050s] TimeStamp Deleting Cell Server End ...
[12/10 02:24:12   2050s] 
[12/10 02:24:12   2050s] Creating Lib Analyzer ...
[12/10 02:24:12   2050s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/10 02:24:12   2050s] 
[12/10 02:24:12   2050s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/10 02:24:12   2050s] Summary for sequential cells identification: 
[12/10 02:24:12   2050s]   Identified SBFF number: 148
[12/10 02:24:12   2050s]   Identified MBFF number: 0
[12/10 02:24:12   2050s]   Identified SB Latch number: 0
[12/10 02:24:12   2050s]   Identified MB Latch number: 0
[12/10 02:24:12   2050s]   Not identified SBFF number: 0
[12/10 02:24:12   2050s]   Not identified MBFF number: 0
[12/10 02:24:12   2050s]   Not identified SB Latch number: 0
[12/10 02:24:12   2050s]   Not identified MB Latch number: 0
[12/10 02:24:12   2050s]   Number of sequential cells which are not FFs: 106
[12/10 02:24:12   2050s]  Visiting view : slowView
[12/10 02:24:12   2050s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/10 02:24:12   2050s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/10 02:24:12   2050s]  Visiting view : fastView
[12/10 02:24:12   2050s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/10 02:24:12   2050s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/10 02:24:12   2050s] TLC MultiMap info (StdDelay):
[12/10 02:24:12   2050s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/10 02:24:12   2050s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/10 02:24:12   2050s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/10 02:24:12   2050s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/10 02:24:12   2050s]  Setting StdDelay to: 15.6ps
[12/10 02:24:12   2050s] 
[12/10 02:24:12   2050s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/10 02:24:12   2050s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/10 02:24:13   2050s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/10 02:24:13   2050s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/10 02:24:13   2050s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/10 02:24:13   2050s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/10 02:24:13   2050s] 
[12/10 02:24:13   2050s] {RT default_rc_corner 0 6 6 0}
[12/10 02:24:15   2052s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:34:13 mem=3527.6M
[12/10 02:24:15   2052s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:34:13 mem=3527.6M
[12/10 02:24:15   2052s] Creating Lib Analyzer, finished. 
[12/10 02:24:15   2052s] Hold Timer stdDelay = 15.6ps
[12/10 02:24:15   2052s]  Visiting view : fastView
[12/10 02:24:15   2052s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/10 02:24:15   2052s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/10 02:24:15   2052s] Hold Timer stdDelay =  7.4ps (fastView)
[12/10 02:24:15   2052s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3527.6M, EPOCH TIME: 1670660655.397656
[12/10 02:24:15   2052s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.110, MEM:3527.6M, EPOCH TIME: 1670660655.507959
[12/10 02:24:16   2055s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 slowView
Hold views included:
 fastView

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 28.566  | 32.801  | 32.719  | 28.566  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.080  | -0.080  | -0.039  |  0.798  |
|           TNS (ns):| -7.611  | -7.572  | -0.039  |  0.000  |
|    Violating Paths:|   520   |   519   |    1    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.180%
------------------------------------------------------------------
**optDesign ... cpu = 0:02:36, real = 0:01:40, mem = 2941.1M, totSessionCpu=0:34:16 **
[12/10 02:24:16   2055s] *** BuildHoldData #1 [finish] : cpu/real = 0:01:46.3/0:00:51.6 (2.1), totSession cpu/real = 0:34:15.7/0:18:18.9 (1.9), mem = 3342.1M
[12/10 02:24:16   2055s] 
[12/10 02:24:16   2055s] =============================================================================================
[12/10 02:24:16   2055s]  Step TAT Report for BuildHoldData #1                                           21.10-p004_1
[12/10 02:24:16   2055s] =============================================================================================
[12/10 02:24:16   2055s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:24:16   2055s] ---------------------------------------------------------------------------------------------
[12/10 02:24:16   2055s] [ ViewPruning            ]      5   0:00:03.9  (   7.6 % )     0:00:03.9 /  0:00:06.5    1.7
[12/10 02:24:16   2055s] [ OptSummaryReport       ]      1   0:00:00.4  (   0.7 % )     0:00:01.7 /  0:00:03.0    1.7
[12/10 02:24:16   2055s] [ DrvReport              ]      1   0:00:01.4  (   2.6 % )     0:00:01.4 /  0:00:02.6    1.9
[12/10 02:24:16   2055s] [ SlackTraversorInit     ]      3   0:00:04.2  (   8.1 % )     0:00:04.2 /  0:00:05.3    1.3
[12/10 02:24:16   2055s] [ CellServerInit         ]      3   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[12/10 02:24:16   2055s] [ LibAnalyzerInit        ]      2   0:00:04.0  (   7.8 % )     0:00:04.0 /  0:00:04.1    1.0
[12/10 02:24:16   2055s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:24:16   2055s] [ HoldTimerInit          ]      1   0:00:05.7  (  11.0 % )     0:00:05.7 /  0:00:11.0    2.0
[12/10 02:24:16   2055s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:24:16   2055s] [ HoldTimerNodeList      ]      1   0:00:04.2  (   8.1 % )     0:00:04.2 /  0:00:04.1    1.0
[12/10 02:24:16   2055s] [ HoldTimerRestoreData   ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[12/10 02:24:16   2055s] [ TimingUpdate           ]      5   0:00:01.4  (   2.8 % )     0:00:11.6 /  0:00:36.9    3.2
[12/10 02:24:16   2055s] [ FullDelayCalc          ]      1   0:00:10.2  (  19.8 % )     0:00:10.2 /  0:00:32.4    3.2
[12/10 02:24:16   2055s] [ TimingReport           ]      2   0:00:01.0  (   1.9 % )     0:00:01.0 /  0:00:02.0    2.0
[12/10 02:24:16   2055s] [ SaveTimingGraph        ]      1   0:00:01.6  (   3.2 % )     0:00:01.6 /  0:00:04.0    2.5
[12/10 02:24:16   2055s] [ RestoreTimingGraph     ]      1   0:00:01.4  (   2.7 % )     0:00:01.4 /  0:00:02.5    1.9
[12/10 02:24:16   2055s] [ MISC                   ]          0:00:12.1  (  23.4 % )     0:00:12.1 /  0:00:26.6    2.2
[12/10 02:24:16   2055s] ---------------------------------------------------------------------------------------------
[12/10 02:24:16   2055s]  BuildHoldData #1 TOTAL             0:00:51.6  ( 100.0 % )     0:00:51.6 /  0:01:46.3    2.1
[12/10 02:24:16   2055s] ---------------------------------------------------------------------------------------------
[12/10 02:24:16   2055s] 
[12/10 02:24:16   2055s] *** HoldOpt #1 [begin] : totSession cpu/real = 0:34:15.7/0:18:18.9 (1.9), mem = 3342.1M
[12/10 02:24:17   2055s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1561211.16
[12/10 02:24:17   2055s] ### Creating LA Mngr. totSessionCpu=0:34:16 mem=3342.1M
[12/10 02:24:17   2055s] ### Creating LA Mngr, finished. totSessionCpu=0:34:16 mem=3342.1M
[12/10 02:24:17   2055s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 4000 dbu)
[12/10 02:24:17   2055s] *info: Run optDesign holdfix with 4 threads.
[12/10 02:24:17   2056s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/10 02:24:17   2056s] Info: 356 nets with fixed/cover wires excluded.
[12/10 02:24:17   2056s] Info: 356 clock nets excluded from IPO operation.
[12/10 02:24:18   2057s] --------------------------------------------------- 
[12/10 02:24:18   2057s]    Hold Timing Summary  - Initial 
[12/10 02:24:18   2057s] --------------------------------------------------- 
[12/10 02:24:18   2057s]  Target slack:       0.0000 ns
[12/10 02:24:18   2057s]  View: fastView 
[12/10 02:24:18   2057s]    WNS:      -0.0797
[12/10 02:24:18   2057s]    TNS:      -7.6114
[12/10 02:24:18   2057s]    VP :          519
[12/10 02:24:18   2057s]    Worst hold path end point: mmu_state_reg_0_/D 
[12/10 02:24:18   2057s] --------------------------------------------------- 
[12/10 02:24:19   2057s] Info: Done creating the CCOpt slew target map.
[12/10 02:24:19   2057s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/10 02:24:19   2057s] ### Creating PhyDesignMc. totSessionCpu=0:34:18 mem=3515.8M
[12/10 02:24:19   2057s] OPERPROF: Starting DPlace-Init at level 1, MEM:3515.8M, EPOCH TIME: 1670660659.113572
[12/10 02:24:19   2057s] z: 2, totalTracks: 1
[12/10 02:24:19   2057s] z: 4, totalTracks: 1
[12/10 02:24:19   2057s] z: 6, totalTracks: 1
[12/10 02:24:19   2057s] z: 8, totalTracks: 1
[12/10 02:24:19   2057s] #spOpts: VtWidth mergeVia=F 
[12/10 02:24:19   2057s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3515.8M, EPOCH TIME: 1670660659.264612
[12/10 02:24:19   2057s] 
[12/10 02:24:19   2057s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:24:19   2058s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.103, REAL:0.104, MEM:3515.8M, EPOCH TIME: 1670660659.368516
[12/10 02:24:19   2058s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3515.8MB).
[12/10 02:24:19   2058s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.295, REAL:0.297, MEM:3515.8M, EPOCH TIME: 1670660659.410139
[12/10 02:24:20   2059s] TotalInstCnt at PhyDesignMc Initialization: 154,036
[12/10 02:24:20   2059s] ### Creating PhyDesignMc, finished. totSessionCpu=0:34:20 mem=3547.8M
[12/10 02:24:20   2059s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3547.8M, EPOCH TIME: 1670660660.311656
[12/10 02:24:20   2059s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:3547.8M, EPOCH TIME: 1670660660.315331
[12/10 02:24:20   2060s] 
[12/10 02:24:20   2060s] *** Starting Core Fixing (fixHold) cpu=0:01:51 real=0:00:55.0 totSessionCpu=0:34:20 mem=3547.8M density=89.180% ***
[12/10 02:24:20   2060s] Optimizer Target Slack 0.000 StdDelay is 0.01560  
[12/10 02:24:28   2067s] ### Creating RouteCongInterface, started
[12/10 02:24:28   2068s] 
[12/10 02:24:28   2068s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/10 02:24:28   2068s] 
[12/10 02:24:28   2068s] #optDebug: {0, 0.900}
[12/10 02:24:28   2068s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 28.566  | 32.801  | 32.719  | 28.566  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

Density: 89.180%
------------------------------------------------------------------
[12/10 02:24:29   2069s] *info: Hold Batch Commit is enabled
[12/10 02:24:29   2069s] *info: Levelized Batch Commit is enabled
[12/10 02:24:29   2069s] 
[12/10 02:24:29   2069s] Phase I ......
[12/10 02:24:29   2069s] Executing transform: ECO Safe Resize
[12/10 02:24:29   2069s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/10 02:24:29   2069s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[12/10 02:24:29   2069s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/10 02:24:29   2070s] Worst hold path end point:
[12/10 02:24:29   2070s]   mmu_state_reg_0_/D
[12/10 02:24:29   2070s]     net: mmu_N207 (nrTerm=2)
[12/10 02:24:29   2070s] |   0|  -0.080|    -7.61|     519|          0|       0(     0)|   89.18%|   0:00:00.0|  3670.5M|
[12/10 02:24:30   2070s] Worst hold path end point:
[12/10 02:24:30   2070s]   mmu_state_reg_0_/D
[12/10 02:24:30   2070s]     net: mmu_N207 (nrTerm=2)
[12/10 02:24:30   2070s] |   1|  -0.080|    -7.61|     519|          0|       0(     0)|   89.18%|   0:00:00.0|  3670.5M|
[12/10 02:24:30   2070s] 
[12/10 02:24:30   2070s] Capturing REF for hold ...
[12/10 02:24:30   2070s]    Hold Timing Snapshot: (REF)
[12/10 02:24:30   2070s]              All PG WNS: -0.080
[12/10 02:24:30   2070s]              All PG TNS: -7.611
[12/10 02:24:30   2070s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/10 02:24:30   2070s] Executing transform: AddBuffer + LegalResize
[12/10 02:24:30   2070s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/10 02:24:30   2070s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[12/10 02:24:30   2070s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/10 02:24:30   2071s] Worst hold path end point:
[12/10 02:24:30   2071s]   mmu_state_reg_0_/D
[12/10 02:24:30   2071s]     net: mmu_N207 (nrTerm=2)
[12/10 02:24:30   2071s] |   0|  -0.080|    -7.61|     519|          0|       0(     0)|   89.18%|   0:00:00.0|  3670.5M|
[12/10 02:24:32   2076s] Worst hold path end point:
[12/10 02:24:32   2076s]   mmu_state_reg_0_/D
[12/10 02:24:32   2076s]     net: mmu_N207 (nrTerm=2)
[12/10 02:24:32   2076s] |   1|  -0.037|    -0.05|       7|        505|       1(     0)|   89.31%|   0:00:01.0|  3802.9M|
[12/10 02:24:32   2077s] |   2|   0.000|     0.00|       0|          6|       0(     0)|   89.32%|   0:00:01.0|  3805.8M|
[12/10 02:24:32   2077s] 
[12/10 02:24:32   2077s] Capturing REF for hold ...
[12/10 02:24:32   2077s]    Hold Timing Snapshot: (REF)
[12/10 02:24:32   2077s]              All PG WNS: 0.000
[12/10 02:24:32   2077s]              All PG TNS: 0.000
[12/10 02:24:32   2077s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/10 02:24:32   2077s] 
[12/10 02:24:32   2077s] *info:    Total 511 cells added for Phase I
[12/10 02:24:32   2077s] *info:        in which 0 is ripple commits (0.000%)
[12/10 02:24:32   2077s] *info:    Total 1 instances resized for Phase I
[12/10 02:24:32   2077s] *info:        in which 0 FF resizing 
[12/10 02:24:32   2077s] *info:        in which 0 ripple resizing (0.000%)
[12/10 02:24:33   2078s] --------------------------------------------------- 
[12/10 02:24:33   2078s]    Hold Timing Summary  - Phase I 
[12/10 02:24:33   2078s] --------------------------------------------------- 
[12/10 02:24:33   2078s]  Target slack:       0.0000 ns
[12/10 02:24:33   2078s]  View: fastView 
[12/10 02:24:33   2078s]    WNS:       0.0000
[12/10 02:24:33   2078s]    TNS:       0.0000
[12/10 02:24:33   2078s]    VP :            0
[12/10 02:24:33   2078s]    Worst hold path end point: vproc_top_cpi_instr_id_q2_reg_1_/D 
[12/10 02:24:33   2078s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 28.565  | 32.801  | 32.719  | 28.565  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

Density: 89.316%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------------
[12/10 02:24:34   2080s] 
[12/10 02:24:34   2080s] *** Finished Core Fixing (fixHold) cpu=0:02:11 real=0:01:09 totSessionCpu=0:34:40 mem=3851.6M density=89.316% ***
[12/10 02:24:34   2080s] 
[12/10 02:24:34   2080s] *info:
[12/10 02:24:34   2080s] *info: Added a total of 511 cells to fix/reduce hold violation
[12/10 02:24:34   2080s] *info:          in which 447 termBuffering
[12/10 02:24:34   2080s] *info:          in which 0 dummyBuffering
[12/10 02:24:34   2080s] *info:
[12/10 02:24:34   2080s] *info: Summary: 
[12/10 02:24:34   2080s] *info:           20 cells of type 'BUFHX0P7MA10TR' (4.0, 	42.369) used
[12/10 02:24:34   2080s] *info:          406 cells of type 'BUFHX1MA10TR' (4.0, 	29.914) used
[12/10 02:24:34   2080s] *info:            1 cell  of type 'BUFHX1P4MA10TR' (6.0, 	20.104) used
[12/10 02:24:34   2080s] *info:            1 cell  of type 'BUFHX2MA10TR' (7.0, 	14.119) used
[12/10 02:24:34   2080s] *info:            2 cells of type 'BUFX0P7BA10TR' (4.0, 	49.502) used
[12/10 02:24:34   2080s] *info:            7 cells of type 'BUFX0P7MA10TR' (4.0, 	43.072) used
[12/10 02:24:34   2080s] *info:           62 cells of type 'DLY2X0P5MA10TR' (6.0, 	60.825) used
[12/10 02:24:34   2080s] *info:           12 cells of type 'DLY4X0P5MA10TR' (11.0, 	60.412) used
[12/10 02:24:34   2080s] *info:
[12/10 02:24:34   2080s] *info: Total 1 instances resized
[12/10 02:24:34   2080s] *info:       in which 0 FF resizing
[12/10 02:24:34   2080s] *info:
[12/10 02:24:34   2080s] 
[12/10 02:24:34   2080s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3851.6M, EPOCH TIME: 1670660674.331865
[12/10 02:24:34   2080s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.034, REAL:0.034, MEM:3718.6M, EPOCH TIME: 1670660674.365725
[12/10 02:24:34   2080s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3718.6M, EPOCH TIME: 1670660674.400263
[12/10 02:24:34   2080s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3718.6M, EPOCH TIME: 1670660674.400400
[12/10 02:24:34   2080s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3718.6M, EPOCH TIME: 1670660674.543685
[12/10 02:24:34   2080s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.160, REAL:0.161, MEM:3718.6M, EPOCH TIME: 1670660674.704578
[12/10 02:24:34   2080s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3718.6M, EPOCH TIME: 1670660674.746491
[12/10 02:24:34   2080s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.004, REAL:0.004, MEM:3718.6M, EPOCH TIME: 1670660674.750155
[12/10 02:24:34   2080s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.348, REAL:0.350, MEM:3718.6M, EPOCH TIME: 1670660674.750281
[12/10 02:24:34   2080s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.348, REAL:0.350, MEM:3718.6M, EPOCH TIME: 1670660674.750310
[12/10 02:24:34   2080s] TDRefine: refinePlace mode is spiral
[12/10 02:24:34   2080s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1561211.13
[12/10 02:24:34   2080s] OPERPROF: Starting RefinePlace at level 1, MEM:3718.6M, EPOCH TIME: 1670660674.750380
[12/10 02:24:34   2080s] *** Starting refinePlace (0:34:41 mem=3718.6M) ***
[12/10 02:24:34   2080s] Total net bbox length = 2.694e+06 (1.425e+06 1.269e+06) (ext = 1.197e+03)
[12/10 02:24:34   2080s] 
[12/10 02:24:34   2080s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:24:34   2080s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/10 02:24:35   2081s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/10 02:24:35   2081s] Enhanced MH flow has been turned off for floorplan mode.
[12/10 02:24:35   2081s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/10 02:24:35   2081s] Type 'man IMPSP-5140' for more detail.
[12/10 02:24:35   2081s] **WARN: (IMPSP-315):	Found 166907 instances insts with no PG Term connections.
[12/10 02:24:35   2081s] Type 'man IMPSP-315' for more detail.
[12/10 02:24:35   2081s] Default power domain name = toplevel_498
[12/10 02:24:35   2081s] .Default power domain name = toplevel_498
[12/10 02:24:35   2081s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:3720.9M, EPOCH TIME: 1670660675.055658
[12/10 02:24:35   2081s] Starting refinePlace ...
[12/10 02:24:35   2081s] Default power domain name = toplevel_498
[12/10 02:24:35   2081s] .One DDP V2 for no tweak run.
[12/10 02:24:35   2081s] Default power domain name = toplevel_498
[12/10 02:24:35   2081s] .  Spread Effort: high, pre-route mode, useDDP on.
[12/10 02:24:35   2081s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=3771.3MB) @(0:34:41 - 0:34:42).
[12/10 02:24:35   2081s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/10 02:24:35   2081s] wireLenOptFixPriorityInst 30701 inst fixed
[12/10 02:24:36   2082s] 
[12/10 02:24:36   2082s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/10 02:24:37   2085s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/10 02:24:37   2085s] [CPU] RefinePlace/Spiral (cpu=0:00:00.8, real=0:00:01.0)
[12/10 02:24:37   2085s] [CPU] RefinePlace/Commit (cpu=0:00:02.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/10 02:24:37   2085s] [CPU] RefinePlace/Legalization (cpu=0:00:03.5, real=0:00:02.0, mem=3771.3MB) @(0:34:42 - 0:34:45).
[12/10 02:24:37   2085s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/10 02:24:37   2085s] 	Runtime: CPU: 0:00:04.2 REAL: 0:00:02.0 MEM: 3771.3MB
[12/10 02:24:37   2085s] Statistics of distance of Instance movement in refine placement:
[12/10 02:24:37   2085s]   maximum (X+Y) =         0.00 um
[12/10 02:24:37   2085s]   mean    (X+Y) =         0.00 um
[12/10 02:24:37   2085s] Summary Report:
[12/10 02:24:37   2085s] Instances move: 0 (out of 154192 movable)
[12/10 02:24:37   2085s] Instances flipped: 0
[12/10 02:24:37   2085s] Mean displacement: 0.00 um
[12/10 02:24:37   2085s] Max displacement: 0.00 um 
[12/10 02:24:37   2085s] Total instances moved : 0
[12/10 02:24:37   2085s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:4.234, REAL:2.741, MEM:3771.3M, EPOCH TIME: 1670660677.796360
[12/10 02:24:37   2085s] Total net bbox length = 2.694e+06 (1.425e+06 1.269e+06) (ext = 1.197e+03)
[12/10 02:24:37   2085s] Runtime: CPU: 0:00:04.5 REAL: 0:00:03.0 MEM: 3771.3MB
[12/10 02:24:37   2085s] [CPU] RefinePlace/total (cpu=0:00:04.5, real=0:00:03.0, mem=3771.3MB) @(0:34:41 - 0:34:45).
[12/10 02:24:37   2085s] *** Finished refinePlace (0:34:45 mem=3771.3M) ***
[12/10 02:24:37   2085s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1561211.13
[12/10 02:24:37   2085s] OPERPROF: Finished RefinePlace at level 1, CPU:4.637, REAL:3.146, MEM:3771.3M, EPOCH TIME: 1670660677.896389
[12/10 02:24:38   2086s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3771.3M, EPOCH TIME: 1670660678.618581
[12/10 02:24:38   2086s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:3720.3M, EPOCH TIME: 1670660678.648378
[12/10 02:24:38   2086s] *** maximum move = 0.00 um ***
[12/10 02:24:38   2086s] *** Finished re-routing un-routed nets (3720.3M) ***
[12/10 02:24:38   2086s] OPERPROF: Starting DPlace-Init at level 1, MEM:3720.3M, EPOCH TIME: 1670660678.749187
[12/10 02:24:38   2086s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3720.3M, EPOCH TIME: 1670660678.897505
[12/10 02:24:39   2086s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.189, REAL:0.190, MEM:3720.3M, EPOCH TIME: 1670660679.087516
[12/10 02:24:39   2086s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3720.3M, EPOCH TIME: 1670660679.131604
[12/10 02:24:39   2086s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.004, REAL:0.004, MEM:3720.3M, EPOCH TIME: 1670660679.135599
[12/10 02:24:39   2086s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.384, REAL:0.387, MEM:3720.3M, EPOCH TIME: 1670660679.135760
[12/10 02:24:40   2088s] 
[12/10 02:24:40   2088s] *** Finish Physical Update (cpu=0:00:08.0 real=0:00:06.0 mem=3720.3M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 28.565  | 32.801  | 32.719  | 28.565  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

Density: 89.316%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------------
[12/10 02:24:40   2089s] *** Finish Post CTS Hold Fixing (cpu=0:02:20 real=0:01:15 totSessionCpu=0:34:49 mem=3791.7M density=89.316%) ***
[12/10 02:24:40   2089s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1561211.16
[12/10 02:24:40   2089s] **INFO: total 56107 insts, 55444 nets marked don't touch
[12/10 02:24:40   2089s] **INFO: total 56107 insts, 55444 nets marked don't touch DB property
[12/10 02:24:40   2089s] **INFO: total 56107 insts, 55444 nets unmarked don't touch

[12/10 02:24:41   2089s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3681.5M, EPOCH TIME: 1670660681.014098
[12/10 02:24:41   2089s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.036, REAL:0.036, MEM:3293.5M, EPOCH TIME: 1670660681.049987
[12/10 02:24:41   2089s] TotalInstCnt at PhyDesignMc Destruction: 154,547
[12/10 02:24:41   2089s] *** HoldOpt #1 [finish] : cpu/real = 0:00:34.2/0:00:24.1 (1.4), totSession cpu/real = 0:34:49.9/0:18:43.0 (1.9), mem = 3293.5M
[12/10 02:24:41   2089s] 
[12/10 02:24:41   2089s] =============================================================================================
[12/10 02:24:41   2089s]  Step TAT Report for HoldOpt #1                                                 21.10-p004_1
[12/10 02:24:41   2089s] =============================================================================================
[12/10 02:24:41   2089s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:24:41   2089s] ---------------------------------------------------------------------------------------------
[12/10 02:24:41   2089s] [ OptSummaryReport       ]      3   0:00:00.1  (   0.4 % )     0:00:01.8 /  0:00:03.3    1.9
[12/10 02:24:41   2089s] [ SlackTraversorInit     ]      1   0:00:01.0  (   4.2 % )     0:00:01.0 /  0:00:01.0    1.0
[12/10 02:24:41   2089s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:24:41   2089s] [ PlacerInterfaceInit    ]      1   0:00:01.2  (   5.0 % )     0:00:01.2 /  0:00:01.9    1.6
[12/10 02:24:41   2089s] [ RouteCongInterfaceInit ]      1   0:00:00.7  (   2.8 % )     0:00:00.7 /  0:00:00.7    1.0
[12/10 02:24:41   2089s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:24:41   2089s] [ OptimizationStep       ]      2   0:00:00.3  (   1.4 % )     0:00:02.9 /  0:00:08.1    2.8
[12/10 02:24:41   2089s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:00:01.5 /  0:00:04.7    3.1
[12/10 02:24:41   2089s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:24:41   2089s] [ OptEval                ]      3   0:00:00.9  (   3.7 % )     0:00:00.9 /  0:00:03.3    3.7
[12/10 02:24:41   2089s] [ OptCommit              ]      3   0:00:00.1  (   0.4 % )     0:00:00.6 /  0:00:01.3    2.3
[12/10 02:24:41   2089s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.2    2.2
[12/10 02:24:41   2089s] [ IncrDelayCalc          ]     12   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    2.9
[12/10 02:24:41   2089s] [ HoldReEval             ]      3   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.7    3.6
[12/10 02:24:41   2089s] [ HoldDelayCalc          ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:24:41   2089s] [ HoldRefreshTiming      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:24:41   2089s] [ HoldValidateSetup      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:24:41   2089s] [ HoldValidateHold       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:24:41   2089s] [ HoldCollectNode        ]      6   0:00:01.2  (   4.9 % )     0:00:01.2 /  0:00:03.7    3.1
[12/10 02:24:41   2089s] [ HoldSortNodeList       ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:24:41   2089s] [ HoldBottleneckCount    ]      4   0:00:06.4  (  26.6 % )     0:00:06.4 /  0:00:06.4    1.0
[12/10 02:24:41   2089s] [ HoldCacheNodeWeight    ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:24:41   2089s] [ HoldBuildSlackGraph    ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:24:41   2089s] [ HoldDBCommit           ]      6   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/10 02:24:41   2089s] [ HoldTimerCalcSummary   ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:24:41   2089s] [ RefinePlace            ]      1   0:00:05.7  (  23.8 % )     0:00:05.7 /  0:00:08.0    1.4
[12/10 02:24:41   2089s] [ TimingUpdate           ]      3   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.1
[12/10 02:24:41   2089s] [ TimingReport           ]      3   0:00:01.5  (   6.0 % )     0:00:01.5 /  0:00:03.0    2.0
[12/10 02:24:41   2089s] [ IncrTimingUpdate       ]      6   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    2.3
[12/10 02:24:41   2089s] [ MISC                   ]          0:00:04.2  (  17.5 % )     0:00:04.2 /  0:00:04.2    1.0
[12/10 02:24:41   2089s] ---------------------------------------------------------------------------------------------
[12/10 02:24:41   2089s]  HoldOpt #1 TOTAL                   0:00:24.1  ( 100.0 % )     0:00:24.1 /  0:00:34.2    1.4
[12/10 02:24:41   2089s] ---------------------------------------------------------------------------------------------
[12/10 02:24:41   2089s] 
[12/10 02:24:41   2090s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3293.5M, EPOCH TIME: 1670660681.208167
[12/10 02:24:41   2090s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.116, REAL:0.117, MEM:3293.5M, EPOCH TIME: 1670660681.325089
[12/10 02:24:41   2090s] *** Steiner Routed Nets: 0.654%; Threshold: 100; Threshold for Hold: 100
[12/10 02:24:41   2090s] ### Creating LA Mngr. totSessionCpu=0:34:50 mem=3293.5M
[12/10 02:24:41   2090s] ### Creating LA Mngr, finished. totSessionCpu=0:34:50 mem=3293.5M
[12/10 02:24:41   2090s] Re-routed 0 nets
[12/10 02:24:41   2090s] GigaOpt_HOLD: Recover setup timing after hold fixing
[12/10 02:24:41   2090s] 
[12/10 02:24:41   2090s] TimeStamp Deleting Cell Server Begin ...
[12/10 02:24:41   2090s] Deleting Lib Analyzer.
[12/10 02:24:41   2090s] 
[12/10 02:24:41   2090s] TimeStamp Deleting Cell Server End ...
[12/10 02:24:41   2090s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/10 02:24:41   2090s] 
[12/10 02:24:41   2090s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/10 02:24:41   2090s] Summary for sequential cells identification: 
[12/10 02:24:41   2090s]   Identified SBFF number: 148
[12/10 02:24:41   2090s]   Identified MBFF number: 0
[12/10 02:24:41   2090s]   Identified SB Latch number: 0
[12/10 02:24:41   2090s]   Identified MB Latch number: 0
[12/10 02:24:41   2090s]   Not identified SBFF number: 0
[12/10 02:24:41   2090s]   Not identified MBFF number: 0
[12/10 02:24:41   2090s]   Not identified SB Latch number: 0
[12/10 02:24:41   2090s]   Not identified MB Latch number: 0
[12/10 02:24:41   2090s]   Number of sequential cells which are not FFs: 106
[12/10 02:24:41   2090s]  Visiting view : slowView
[12/10 02:24:41   2090s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/10 02:24:41   2090s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/10 02:24:41   2090s]  Visiting view : fastView
[12/10 02:24:41   2090s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/10 02:24:41   2090s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/10 02:24:41   2090s] TLC MultiMap info (StdDelay):
[12/10 02:24:41   2090s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/10 02:24:41   2090s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/10 02:24:41   2090s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/10 02:24:41   2090s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/10 02:24:41   2090s]  Setting StdDelay to: 15.6ps
[12/10 02:24:41   2090s] 
[12/10 02:24:41   2090s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/10 02:24:41   2090s] 
[12/10 02:24:41   2090s] TimeStamp Deleting Cell Server Begin ...
[12/10 02:24:41   2090s] 
[12/10 02:24:41   2090s] TimeStamp Deleting Cell Server End ...
[12/10 02:24:42   2091s] 
[12/10 02:24:42   2091s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/10 02:24:42   2091s] Summary for sequential cells identification: 
[12/10 02:24:42   2091s]   Identified SBFF number: 148
[12/10 02:24:42   2091s]   Identified MBFF number: 0
[12/10 02:24:42   2091s]   Identified SB Latch number: 0
[12/10 02:24:42   2091s]   Identified MB Latch number: 0
[12/10 02:24:42   2091s]   Not identified SBFF number: 0
[12/10 02:24:42   2091s]   Not identified MBFF number: 0
[12/10 02:24:42   2091s]   Not identified SB Latch number: 0
[12/10 02:24:42   2091s]   Not identified MB Latch number: 0
[12/10 02:24:42   2091s]   Number of sequential cells which are not FFs: 106
[12/10 02:24:42   2091s]  Visiting view : slowView
[12/10 02:24:42   2091s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/10 02:24:42   2091s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/10 02:24:42   2091s]  Visiting view : fastView
[12/10 02:24:42   2091s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/10 02:24:42   2091s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/10 02:24:42   2091s] TLC MultiMap info (StdDelay):
[12/10 02:24:42   2091s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/10 02:24:42   2091s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/10 02:24:42   2091s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/10 02:24:42   2091s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/10 02:24:42   2091s]  Setting StdDelay to: 15.6ps
[12/10 02:24:42   2091s] 
[12/10 02:24:42   2091s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/10 02:24:42   2091s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[12/10 02:24:42   2091s] GigaOpt: WNS bump threshold: 0.0078
[12/10 02:24:42   2091s] GigaOpt: Skipping postEco optimization
[12/10 02:24:43   2092s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[12/10 02:24:43   2092s] GigaOpt: Skipping nonLegal postEco optimization
[12/10 02:24:46   2095s] 
[12/10 02:24:46   2095s] Active setup views:
[12/10 02:24:46   2095s]  slowView
[12/10 02:24:46   2095s]   Dominating endpoints: 0
[12/10 02:24:46   2095s]   Dominating TNS: -0.000
[12/10 02:24:46   2095s] 
[12/10 02:24:46   2095s] Started Early Global Route kernel ( Curr Mem: 3388.87 MB )
[12/10 02:24:46   2095s] (I)      ==================== Layers =====================
[12/10 02:24:46   2095s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:24:46   2095s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/10 02:24:46   2095s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:24:46   2095s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/10 02:24:46   2095s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/10 02:24:46   2095s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/10 02:24:46   2095s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/10 02:24:46   2095s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/10 02:24:46   2095s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/10 02:24:46   2095s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/10 02:24:46   2095s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/10 02:24:46   2095s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/10 02:24:46   2095s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/10 02:24:46   2095s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/10 02:24:46   2095s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/10 02:24:46   2095s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/10 02:24:46   2095s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/10 02:24:46   2095s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/10 02:24:46   2095s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/10 02:24:46   2095s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/10 02:24:46   2095s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:24:46   2095s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/10 02:24:46   2095s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/10 02:24:46   2095s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/10 02:24:46   2095s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/10 02:24:46   2095s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/10 02:24:46   2095s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:24:46   2095s] (I)      Started Import and model ( Curr Mem: 3388.87 MB )
[12/10 02:24:46   2095s] (I)      Default power domain name = toplevel_498
[12/10 02:24:46   2095s] .== Non-default Options ==
[12/10 02:24:47   2096s] (I)      Build term to term wires                           : false
[12/10 02:24:47   2096s] (I)      Maximum routing layer                              : 6
[12/10 02:24:47   2096s] (I)      Number of threads                                  : 4
[12/10 02:24:47   2096s] (I)      Method to set GCell size                           : row
[12/10 02:24:47   2096s] (I)      Counted 10337 PG shapes. We will not process PG shapes layer by layer.
[12/10 02:24:47   2096s] (I)      Use row-based GCell size
[12/10 02:24:47   2096s] (I)      Use row-based GCell align
[12/10 02:24:47   2096s] (I)      layer 0 area = 168000
[12/10 02:24:47   2096s] (I)      layer 1 area = 208000
[12/10 02:24:47   2096s] (I)      layer 2 area = 208000
[12/10 02:24:47   2096s] (I)      layer 3 area = 208000
[12/10 02:24:47   2096s] (I)      layer 4 area = 208000
[12/10 02:24:47   2096s] (I)      layer 5 area = 208000
[12/10 02:24:47   2096s] (I)      GCell unit size   : 4000
[12/10 02:24:47   2096s] (I)      GCell multiplier  : 1
[12/10 02:24:47   2096s] (I)      GCell row height  : 4000
[12/10 02:24:47   2096s] (I)      Actual row height : 4000
[12/10 02:24:47   2096s] (I)      GCell align ref   : 0 0
[12/10 02:24:47   2096s] [NR-eGR] Track table information for default rule: 
[12/10 02:24:47   2096s] [NR-eGR] M1 has no routable track
[12/10 02:24:47   2096s] [NR-eGR] M2 has single uniform track structure
[12/10 02:24:47   2096s] [NR-eGR] M3 has single uniform track structure
[12/10 02:24:47   2096s] [NR-eGR] M4 has single uniform track structure
[12/10 02:24:47   2096s] [NR-eGR] M5 has single uniform track structure
[12/10 02:24:47   2096s] [NR-eGR] M6 has single uniform track structure
[12/10 02:24:47   2096s] (I)      =============== Default via ================
[12/10 02:24:47   2096s] (I)      +---+------------------+-------------------+
[12/10 02:24:47   2096s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/10 02:24:47   2096s] (I)      +---+------------------+-------------------+
[12/10 02:24:47   2096s] (I)      | 1 |    3  VIA1_X     |   35  VIA1_2CUT_N |
[12/10 02:24:47   2096s] (I)      | 2 |    7  VIA2_X     |   37  VIA2_2CUT_E |
[12/10 02:24:47   2096s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/10 02:24:47   2096s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/10 02:24:47   2096s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/10 02:24:47   2096s] (I)      | 6 |   23  VIA6_X     |   53  VIA6_2CUT_E |
[12/10 02:24:47   2096s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/10 02:24:47   2096s] (I)      | 8 |   31  VIA8_X     |   61  VIA8_2CUT_E |
[12/10 02:24:47   2096s] (I)      +---+------------------+-------------------+
[12/10 02:24:47   2096s] [NR-eGR] Read 17358 PG shapes
[12/10 02:24:47   2096s] [NR-eGR] Read 0 clock shapes
[12/10 02:24:47   2096s] [NR-eGR] Read 0 other shapes
[12/10 02:24:47   2096s] [NR-eGR] #Routing Blockages  : 0
[12/10 02:24:47   2096s] [NR-eGR] #Instance Blockages : 0
[12/10 02:24:47   2096s] [NR-eGR] #PG Blockages       : 17358
[12/10 02:24:47   2096s] [NR-eGR] #Halo Blockages     : 0
[12/10 02:24:47   2096s] [NR-eGR] #Boundary Blockages : 0
[12/10 02:24:47   2096s] [NR-eGR] #Clock Blockages    : 0
[12/10 02:24:47   2096s] [NR-eGR] #Other Blockages    : 0
[12/10 02:24:47   2096s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/10 02:24:47   2096s] [NR-eGR] Num Prerouted Nets = 356  Num Prerouted Wires = 73410
[12/10 02:24:47   2096s] [NR-eGR] Read 155570 nets ( ignored 356 )
[12/10 02:24:47   2096s] (I)      early_global_route_priority property id does not exist.
[12/10 02:24:47   2096s] (I)      Read Num Blocks=17358  Num Prerouted Wires=73410  Num CS=0
[12/10 02:24:47   2096s] (I)      Layer 1 (V) : #blockages 4956 : #preroutes 38221
[12/10 02:24:48   2096s] (I)      Layer 2 (H) : #blockages 4956 : #preroutes 31103
[12/10 02:24:48   2096s] (I)      Layer 3 (V) : #blockages 4956 : #preroutes 4072
[12/10 02:24:48   2096s] (I)      Layer 4 (H) : #blockages 2490 : #preroutes 14
[12/10 02:24:48   2096s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/10 02:24:48   2096s] (I)      Number of ignored nets                =    356
[12/10 02:24:48   2096s] (I)      Number of connected nets              =      0
[12/10 02:24:48   2096s] (I)      Number of fixed nets                  =    356.  Ignored: Yes
[12/10 02:24:48   2096s] (I)      Number of clock nets                  =    356.  Ignored: No
[12/10 02:24:48   2096s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/10 02:24:48   2096s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/10 02:24:48   2096s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/10 02:24:48   2096s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/10 02:24:48   2096s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/10 02:24:48   2096s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/10 02:24:48   2096s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/10 02:24:48   2096s] (I)      Ndr track 0 does not exist
[12/10 02:24:48   2096s] (I)      Ndr track 0 does not exist
[12/10 02:24:48   2096s] (I)      ---------------------Grid Graph Info--------------------
[12/10 02:24:48   2096s] (I)      Routing area        : (0, 0) - (1650000, 1650000)
[12/10 02:24:48   2096s] (I)      Core area           : (0, 0) - (1650000, 1650000)
[12/10 02:24:48   2096s] (I)      Site width          :   400  (dbu)
[12/10 02:24:48   2096s] (I)      Row height          :  4000  (dbu)
[12/10 02:24:48   2096s] (I)      GCell row height    :  4000  (dbu)
[12/10 02:24:48   2096s] (I)      GCell width         :  4000  (dbu)
[12/10 02:24:48   2096s] (I)      GCell height        :  4000  (dbu)
[12/10 02:24:48   2096s] (I)      Grid                :   413   413     6
[12/10 02:24:48   2096s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/10 02:24:48   2096s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/10 02:24:48   2096s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/10 02:24:48   2096s] (I)      Default wire width  :   180   200   200   200   200   200
[12/10 02:24:48   2096s] (I)      Default wire space  :   180   200   200   200   200   200
[12/10 02:24:48   2096s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/10 02:24:48   2096s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/10 02:24:48   2096s] (I)      First track coord   :     0   200   200   200   200   200
[12/10 02:24:48   2096s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/10 02:24:48   2096s] (I)      Total num of tracks :     0  4125  4125  4125  4125  4125
[12/10 02:24:48   2096s] (I)      Num of masks        :     1     1     1     1     1     1
[12/10 02:24:48   2096s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/10 02:24:48   2096s] (I)      --------------------------------------------------------
[12/10 02:24:48   2096s] 
[12/10 02:24:48   2096s] [NR-eGR] ============ Routing rule table ============
[12/10 02:24:48   2096s] [NR-eGR] Rule id: 0  Nets: 155214
[12/10 02:24:48   2096s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/10 02:24:48   2096s] (I)                    Layer    2    3    4    5    6 
[12/10 02:24:48   2096s] (I)                    Pitch  400  400  400  400  400 
[12/10 02:24:48   2096s] (I)             #Used tracks    1    1    1    1    1 
[12/10 02:24:48   2096s] (I)       #Fully used tracks    1    1    1    1    1 
[12/10 02:24:48   2096s] [NR-eGR] Rule id: 1  Nets: 0
[12/10 02:24:48   2096s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/10 02:24:48   2096s] (I)                    Layer    2    3    4    5    6 
[12/10 02:24:48   2096s] (I)                    Pitch  800  800  800  800  800 
[12/10 02:24:48   2096s] (I)             #Used tracks    2    2    2    2    2 
[12/10 02:24:48   2096s] (I)       #Fully used tracks    1    1    1    1    1 
[12/10 02:24:48   2096s] [NR-eGR] ========================================
[12/10 02:24:48   2096s] [NR-eGR] 
[12/10 02:24:48   2096s] (I)      =============== Blocked Tracks ===============
[12/10 02:24:48   2096s] (I)      +-------+---------+----------+---------------+
[12/10 02:24:48   2096s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/10 02:24:48   2096s] (I)      +-------+---------+----------+---------------+
[12/10 02:24:48   2096s] (I)      |     1 |       0 |        0 |         0.00% |
[12/10 02:24:48   2096s] (I)      |     2 | 1703625 |    31762 |         1.86% |
[12/10 02:24:48   2096s] (I)      |     3 | 1703625 |    15678 |         0.92% |
[12/10 02:24:48   2096s] (I)      |     4 | 1703625 |    31762 |         1.86% |
[12/10 02:24:48   2096s] (I)      |     5 | 1703625 |    70125 |         4.12% |
[12/10 02:24:48   2096s] (I)      |     6 | 1703625 |        0 |         0.00% |
[12/10 02:24:48   2096s] (I)      +-------+---------+----------+---------------+
[12/10 02:24:48   2096s] (I)      Finished Import and model ( CPU: 1.36 sec, Real: 1.37 sec, Curr Mem: 3511.58 MB )
[12/10 02:24:48   2096s] (I)      Reset routing kernel
[12/10 02:24:48   2096s] (I)      Started Global Routing ( Curr Mem: 3511.58 MB )
[12/10 02:24:48   2096s] (I)      totalPins=549850  totalGlobalPin=529869 (96.37%)
[12/10 02:24:48   2097s] (I)      total 2D Cap : 8445936 = (3356924 H, 5089012 V)
[12/10 02:24:48   2097s] [NR-eGR] Layer group 1: route 155214 net(s) in layer range [2, 6]
[12/10 02:24:48   2097s] (I)      
[12/10 02:24:48   2097s] (I)      ============  Phase 1a Route ============
[12/10 02:24:48   2098s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/10 02:24:48   2098s] (I)      Usage: 1622480 = (850419 H, 772061 V) = (25.33% H, 15.17% V) = (1.701e+06um H, 1.544e+06um V)
[12/10 02:24:49   2098s] (I)      
[12/10 02:24:49   2098s] (I)      ============  Phase 1b Route ============
[12/10 02:24:49   2098s] (I)      Usage: 1622628 = (850499 H, 772129 V) = (25.34% H, 15.17% V) = (1.701e+06um H, 1.544e+06um V)
[12/10 02:24:49   2098s] (I)      Overflow of layer group 1: 0.07% H + 0.00% V. EstWL: 3.245256e+06um
[12/10 02:24:49   2098s] (I)      Congestion metric : 0.07%H 0.00%V, 0.07%HV
[12/10 02:24:49   2098s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/10 02:24:49   2098s] (I)      
[12/10 02:24:49   2098s] (I)      ============  Phase 1c Route ============
[12/10 02:24:49   2098s] (I)      Level2 Grid: 83 x 83
[12/10 02:24:49   2098s] (I)      Usage: 1622628 = (850499 H, 772129 V) = (25.34% H, 15.17% V) = (1.701e+06um H, 1.544e+06um V)
[12/10 02:24:49   2098s] (I)      
[12/10 02:24:49   2098s] (I)      ============  Phase 1d Route ============
[12/10 02:24:49   2098s] (I)      Usage: 1622742 = (850510 H, 772232 V) = (25.34% H, 15.17% V) = (1.701e+06um H, 1.544e+06um V)
[12/10 02:24:49   2098s] (I)      
[12/10 02:24:49   2098s] (I)      ============  Phase 1e Route ============
[12/10 02:24:49   2098s] (I)      Usage: 1622742 = (850510 H, 772232 V) = (25.34% H, 15.17% V) = (1.701e+06um H, 1.544e+06um V)
[12/10 02:24:49   2098s] [NR-eGR] Early Global Route overflow of layer group 1: 0.06% H + 0.00% V. EstWL: 3.245484e+06um
[12/10 02:24:49   2098s] (I)      
[12/10 02:24:49   2098s] (I)      ============  Phase 1l Route ============
[12/10 02:24:50   2099s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/10 02:24:50   2099s] (I)      Layer  2:    1689983    700372        82           0     1701560    ( 0.00%) 
[12/10 02:24:50   2099s] (I)      Layer  3:    1688982    733490       120           0     1701560    ( 0.00%) 
[12/10 02:24:50   2099s] (I)      Layer  4:    1689983    380174         0           0     1701560    ( 0.00%) 
[12/10 02:24:50   2099s] (I)      Layer  5:    1665914    269495       453           0     1701560    ( 0.00%) 
[12/10 02:24:50   2099s] (I)      Layer  6:    1699500     44514         0           0     1701560    ( 0.00%) 
[12/10 02:24:50   2099s] (I)      Total:       8434362   2128045       655           0     8507800    ( 0.00%) 
[12/10 02:24:50   2100s] (I)      
[12/10 02:24:50   2100s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/10 02:24:50   2100s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/10 02:24:50   2100s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/10 02:24:50   2100s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[12/10 02:24:50   2100s] [NR-eGR] --------------------------------------------------------------------------------
[12/10 02:24:50   2100s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/10 02:24:50   2100s] [NR-eGR]      M2 ( 2)        71( 0.04%)         1( 0.00%)         0( 0.00%)   ( 0.04%) 
[12/10 02:24:50   2100s] [NR-eGR]      M3 ( 3)        98( 0.06%)         4( 0.00%)         0( 0.00%)   ( 0.06%) 
[12/10 02:24:50   2100s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/10 02:24:50   2100s] [NR-eGR]      M5 ( 5)       240( 0.14%)        41( 0.02%)         1( 0.00%)   ( 0.17%) 
[12/10 02:24:50   2100s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/10 02:24:50   2100s] [NR-eGR] --------------------------------------------------------------------------------
[12/10 02:24:50   2100s] [NR-eGR]        Total       409( 0.05%)        46( 0.01%)         1( 0.00%)   ( 0.05%) 
[12/10 02:24:50   2100s] [NR-eGR] 
[12/10 02:24:50   2100s] (I)      Finished Global Routing ( CPU: 3.11 sec, Real: 1.98 sec, Curr Mem: 3564.32 MB )
[12/10 02:24:50   2100s] (I)      total 2D Cap : 8450895 = (3359407 H, 5091488 V)
[12/10 02:24:50   2100s] [NR-eGR] Overflow after Early Global Route 0.03% H + 0.00% V
[12/10 02:24:50   2100s] [NR-eGR] Finished Early Global Route kernel ( CPU: 4.54 sec, Real: 3.41 sec, Curr Mem: 3564.32 MB )
[12/10 02:24:50   2100s] (I)      ======================================== Runtime Summary ========================================
[12/10 02:24:50   2100s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/10 02:24:50   2100s] (I)      -------------------------------------------------------------------------------------------------
[12/10 02:24:50   2100s] (I)       Early Global Route kernel                   100.00%  941.89 sec  945.30 sec  3.41 sec  4.54 sec 
[12/10 02:24:50   2100s] (I)       +-Import and model                           40.15%  941.89 sec  943.26 sec  1.37 sec  1.36 sec 
[12/10 02:24:50   2100s] (I)       | +-Create place DB                          24.72%  941.89 sec  942.73 sec  0.84 sec  0.84 sec 
[12/10 02:24:50   2100s] (I)       | | +-Import place data                      24.71%  941.89 sec  942.73 sec  0.84 sec  0.84 sec 
[12/10 02:24:50   2100s] (I)       | | | +-Read instances and placement          7.54%  941.89 sec  942.14 sec  0.26 sec  0.26 sec 
[12/10 02:24:50   2100s] (I)       | | | +-Read nets                            17.17%  942.14 sec  942.73 sec  0.59 sec  0.58 sec 
[12/10 02:24:50   2100s] (I)       | +-Create route DB                          13.85%  942.73 sec  943.20 sec  0.47 sec  0.47 sec 
[12/10 02:24:50   2100s] (I)       | | +-Import route data (4T)                 13.84%  942.73 sec  943.20 sec  0.47 sec  0.47 sec 
[12/10 02:24:50   2100s] (I)       | | | +-Read blockages ( Layer 2-6 )          1.11%  942.74 sec  942.78 sec  0.04 sec  0.04 sec 
[12/10 02:24:50   2100s] (I)       | | | | +-Read routing blockages              0.00%  942.74 sec  942.74 sec  0.00 sec  0.00 sec 
[12/10 02:24:50   2100s] (I)       | | | | +-Read instance blockages             1.03%  942.74 sec  942.77 sec  0.04 sec  0.03 sec 
[12/10 02:24:50   2100s] (I)       | | | | +-Read PG blockages                   0.07%  942.77 sec  942.78 sec  0.00 sec  0.00 sec 
[12/10 02:24:50   2100s] (I)       | | | | +-Read clock blockages                0.00%  942.78 sec  942.78 sec  0.00 sec  0.00 sec 
[12/10 02:24:50   2100s] (I)       | | | | +-Read other blockages                0.00%  942.78 sec  942.78 sec  0.00 sec  0.00 sec 
[12/10 02:24:50   2100s] (I)       | | | | +-Read boundary cut boxes             0.00%  942.78 sec  942.78 sec  0.00 sec  0.00 sec 
[12/10 02:24:50   2100s] (I)       | | | +-Read blackboxes                       0.00%  942.78 sec  942.78 sec  0.00 sec  0.00 sec 
[12/10 02:24:50   2100s] (I)       | | | +-Read prerouted                        5.05%  942.78 sec  942.95 sec  0.17 sec  0.17 sec 
[12/10 02:24:50   2100s] (I)       | | | +-Read unlegalized nets                 1.18%  942.95 sec  942.99 sec  0.04 sec  0.04 sec 
[12/10 02:24:50   2100s] (I)       | | | +-Read nets                             1.86%  942.99 sec  943.05 sec  0.06 sec  0.06 sec 
[12/10 02:24:50   2100s] (I)       | | | +-Set up via pillars                    0.08%  943.07 sec  943.07 sec  0.00 sec  0.00 sec 
[12/10 02:24:50   2100s] (I)       | | | +-Initialize 3D grid graph              0.05%  943.09 sec  943.09 sec  0.00 sec  0.00 sec 
[12/10 02:24:50   2100s] (I)       | | | +-Model blockage capacity               2.89%  943.09 sec  943.19 sec  0.10 sec  0.10 sec 
[12/10 02:24:50   2100s] (I)       | | | | +-Initialize 3D capacity              2.80%  943.09 sec  943.18 sec  0.10 sec  0.10 sec 
[12/10 02:24:50   2100s] (I)       | +-Read aux data                             0.00%  943.20 sec  943.20 sec  0.00 sec  0.00 sec 
[12/10 02:24:50   2100s] (I)       | +-Others data preparation                   0.44%  943.20 sec  943.22 sec  0.01 sec  0.01 sec 
[12/10 02:24:50   2100s] (I)       | +-Create route kernel                       0.13%  943.22 sec  943.22 sec  0.00 sec  0.00 sec 
[12/10 02:24:50   2100s] (I)       +-Global Routing                             58.01%  943.26 sec  945.24 sec  1.98 sec  3.11 sec 
[12/10 02:24:50   2100s] (I)       | +-Initialization                            1.30%  943.26 sec  943.30 sec  0.04 sec  0.04 sec 
[12/10 02:24:50   2100s] (I)       | +-Net group 1                              55.58%  943.31 sec  945.20 sec  1.90 sec  3.03 sec 
[12/10 02:24:50   2100s] (I)       | | +-Generate topology (4T)                  2.60%  943.31 sec  943.40 sec  0.09 sec  0.19 sec 
[12/10 02:24:50   2100s] (I)       | | +-Phase 1a                               22.63%  943.44 sec  944.21 sec  0.77 sec  1.25 sec 
[12/10 02:24:50   2100s] (I)       | | | +-Pattern routing (4T)                 15.64%  943.44 sec  943.97 sec  0.53 sec  1.01 sec 
[12/10 02:24:50   2100s] (I)       | | | +-Pattern Routing Avoiding Blockages    3.25%  943.97 sec  944.08 sec  0.11 sec  0.11 sec 
[12/10 02:24:50   2100s] (I)       | | | +-Add via demand to 2D                  3.73%  944.08 sec  944.21 sec  0.13 sec  0.13 sec 
[12/10 02:24:50   2100s] (I)       | | +-Phase 1b                                7.42%  944.21 sec  944.46 sec  0.25 sec  0.31 sec 
[12/10 02:24:50   2100s] (I)       | | | +-Monotonic routing (4T)                7.33%  944.21 sec  944.46 sec  0.25 sec  0.31 sec 
[12/10 02:24:50   2100s] (I)       | | +-Phase 1c                                1.42%  944.46 sec  944.51 sec  0.05 sec  0.05 sec 
[12/10 02:24:50   2100s] (I)       | | | +-Two level Routing                     1.42%  944.46 sec  944.51 sec  0.05 sec  0.05 sec 
[12/10 02:24:50   2100s] (I)       | | | | +-Two Level Routing (Regular)         1.00%  944.47 sec  944.50 sec  0.03 sec  0.03 sec 
[12/10 02:24:50   2100s] (I)       | | | | +-Two Level Routing (Strong)          0.34%  944.50 sec  944.51 sec  0.01 sec  0.01 sec 
[12/10 02:24:50   2100s] (I)       | | +-Phase 1d                                5.15%  944.51 sec  944.69 sec  0.18 sec  0.17 sec 
[12/10 02:24:50   2100s] (I)       | | | +-Detoured routing                      5.15%  944.51 sec  944.69 sec  0.18 sec  0.17 sec 
[12/10 02:24:50   2100s] (I)       | | +-Phase 1e                                0.03%  944.69 sec  944.69 sec  0.00 sec  0.00 sec 
[12/10 02:24:50   2100s] (I)       | | | +-Route legalization                    0.00%  944.69 sec  944.69 sec  0.00 sec  0.00 sec 
[12/10 02:24:50   2100s] (I)       | | +-Phase 1l                               15.12%  944.69 sec  945.20 sec  0.52 sec  1.01 sec 
[12/10 02:24:50   2100s] (I)       | | | +-Layer assignment (4T)                14.76%  944.70 sec  945.20 sec  0.50 sec  1.00 sec 
[12/10 02:24:50   2100s] (I)       | +-Clean cong LA                             0.00%  945.20 sec  945.20 sec  0.00 sec  0.00 sec 
[12/10 02:24:50   2100s] (I)       +-Export 3D cong map                          1.23%  945.24 sec  945.28 sec  0.04 sec  0.04 sec 
[12/10 02:24:50   2100s] (I)       | +-Export 2D cong map                        0.17%  945.27 sec  945.28 sec  0.01 sec  0.01 sec 
[12/10 02:24:50   2100s] (I)      ======================= Summary by functions ========================
[12/10 02:24:50   2100s] (I)       Lv  Step                                      %      Real       CPU 
[12/10 02:24:50   2100s] (I)      ---------------------------------------------------------------------
[12/10 02:24:50   2100s] (I)        0  Early Global Route kernel           100.00%  3.41 sec  4.54 sec 
[12/10 02:24:50   2100s] (I)        1  Global Routing                       58.01%  1.98 sec  3.11 sec 
[12/10 02:24:50   2100s] (I)        1  Import and model                     40.15%  1.37 sec  1.36 sec 
[12/10 02:24:50   2100s] (I)        1  Export 3D cong map                    1.23%  0.04 sec  0.04 sec 
[12/10 02:24:50   2100s] (I)        2  Net group 1                          55.58%  1.90 sec  3.03 sec 
[12/10 02:24:50   2100s] (I)        2  Create place DB                      24.72%  0.84 sec  0.84 sec 
[12/10 02:24:50   2100s] (I)        2  Create route DB                      13.85%  0.47 sec  0.47 sec 
[12/10 02:24:50   2100s] (I)        2  Initialization                        1.30%  0.04 sec  0.04 sec 
[12/10 02:24:50   2100s] (I)        2  Others data preparation               0.44%  0.01 sec  0.01 sec 
[12/10 02:24:50   2100s] (I)        2  Export 2D cong map                    0.17%  0.01 sec  0.01 sec 
[12/10 02:24:50   2100s] (I)        2  Create route kernel                   0.13%  0.00 sec  0.00 sec 
[12/10 02:24:50   2100s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/10 02:24:50   2100s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/10 02:24:50   2100s] (I)        3  Import place data                    24.71%  0.84 sec  0.84 sec 
[12/10 02:24:50   2100s] (I)        3  Phase 1a                             22.63%  0.77 sec  1.25 sec 
[12/10 02:24:50   2100s] (I)        3  Phase 1l                             15.12%  0.52 sec  1.01 sec 
[12/10 02:24:50   2100s] (I)        3  Import route data (4T)               13.84%  0.47 sec  0.47 sec 
[12/10 02:24:50   2100s] (I)        3  Phase 1b                              7.42%  0.25 sec  0.31 sec 
[12/10 02:24:50   2100s] (I)        3  Phase 1d                              5.15%  0.18 sec  0.17 sec 
[12/10 02:24:50   2100s] (I)        3  Generate topology (4T)                2.60%  0.09 sec  0.19 sec 
[12/10 02:24:50   2100s] (I)        3  Phase 1c                              1.42%  0.05 sec  0.05 sec 
[12/10 02:24:50   2100s] (I)        3  Phase 1e                              0.03%  0.00 sec  0.00 sec 
[12/10 02:24:50   2100s] (I)        4  Read nets                            19.03%  0.65 sec  0.65 sec 
[12/10 02:24:50   2100s] (I)        4  Pattern routing (4T)                 15.64%  0.53 sec  1.01 sec 
[12/10 02:24:50   2100s] (I)        4  Layer assignment (4T)                14.76%  0.50 sec  1.00 sec 
[12/10 02:24:50   2100s] (I)        4  Read instances and placement          7.54%  0.26 sec  0.26 sec 
[12/10 02:24:50   2100s] (I)        4  Monotonic routing (4T)                7.33%  0.25 sec  0.31 sec 
[12/10 02:24:50   2100s] (I)        4  Detoured routing                      5.15%  0.18 sec  0.17 sec 
[12/10 02:24:50   2100s] (I)        4  Read prerouted                        5.05%  0.17 sec  0.17 sec 
[12/10 02:24:50   2100s] (I)        4  Add via demand to 2D                  3.73%  0.13 sec  0.13 sec 
[12/10 02:24:50   2100s] (I)        4  Pattern Routing Avoiding Blockages    3.25%  0.11 sec  0.11 sec 
[12/10 02:24:50   2100s] (I)        4  Model blockage capacity               2.89%  0.10 sec  0.10 sec 
[12/10 02:24:50   2100s] (I)        4  Two level Routing                     1.42%  0.05 sec  0.05 sec 
[12/10 02:24:50   2100s] (I)        4  Read unlegalized nets                 1.18%  0.04 sec  0.04 sec 
[12/10 02:24:50   2100s] (I)        4  Read blockages ( Layer 2-6 )          1.11%  0.04 sec  0.04 sec 
[12/10 02:24:50   2100s] (I)        4  Set up via pillars                    0.08%  0.00 sec  0.00 sec 
[12/10 02:24:50   2100s] (I)        4  Initialize 3D grid graph              0.05%  0.00 sec  0.00 sec 
[12/10 02:24:50   2100s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/10 02:24:50   2100s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/10 02:24:50   2100s] (I)        5  Initialize 3D capacity                2.80%  0.10 sec  0.10 sec 
[12/10 02:24:50   2100s] (I)        5  Read instance blockages               1.03%  0.04 sec  0.03 sec 
[12/10 02:24:50   2100s] (I)        5  Two Level Routing (Regular)           1.00%  0.03 sec  0.03 sec 
[12/10 02:24:50   2100s] (I)        5  Two Level Routing (Strong)            0.34%  0.01 sec  0.01 sec 
[12/10 02:24:50   2100s] (I)        5  Read PG blockages                     0.07%  0.00 sec  0.00 sec 
[12/10 02:24:50   2100s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/10 02:24:50   2100s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/10 02:24:50   2100s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/10 02:24:50   2100s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/10 02:24:50   2100s] OPERPROF: Starting HotSpotCal at level 1, MEM:3564.3M, EPOCH TIME: 1670660690.175661
[12/10 02:24:50   2100s] [hotspot] +------------+---------------+---------------+
[12/10 02:24:50   2100s] [hotspot] |            |   max hotspot | total hotspot |
[12/10 02:24:50   2100s] [hotspot] +------------+---------------+---------------+
[12/10 02:24:50   2100s] [hotspot] | normalized |          0.26 |          0.26 |
[12/10 02:24:50   2100s] [hotspot] +------------+---------------+---------------+
[12/10 02:24:50   2100s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[12/10 02:24:50   2100s] [hotspot] max/total 0.26/0.26, big hotspot (>10) total 0.00
[12/10 02:24:50   2100s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/10 02:24:50   2100s] [hotspot] +-----+-------------------------------------+---------------+
[12/10 02:24:50   2100s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/10 02:24:50   2100s] [hotspot] +-----+-------------------------------------+---------------+
[12/10 02:24:50   2100s] [hotspot] |  1  |   640.00   144.00   672.00   176.00 |        0.26   |
[12/10 02:24:50   2100s] [hotspot] +-----+-------------------------------------+---------------+
[12/10 02:24:50   2100s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.036, REAL:0.034, MEM:3557.1M, EPOCH TIME: 1670660690.210103
[12/10 02:24:50   2100s] [hotspot] Hotspot report including placement blocked areas
[12/10 02:24:50   2100s] OPERPROF: Starting HotSpotCal at level 1, MEM:3557.1M, EPOCH TIME: 1670660690.210350
[12/10 02:24:50   2100s] [hotspot] +------------+---------------+---------------+
[12/10 02:24:50   2100s] [hotspot] |            |   max hotspot | total hotspot |
[12/10 02:24:50   2100s] [hotspot] +------------+---------------+---------------+
[12/10 02:24:50   2100s] [hotspot] | normalized |          0.26 |          0.26 |
[12/10 02:24:50   2100s] [hotspot] +------------+---------------+---------------+
[12/10 02:24:50   2100s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[12/10 02:24:50   2100s] [hotspot] max/total 0.26/0.26, big hotspot (>10) total 0.00
[12/10 02:24:50   2100s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/10 02:24:50   2100s] [hotspot] +-----+-------------------------------------+---------------+
[12/10 02:24:50   2100s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/10 02:24:50   2100s] [hotspot] +-----+-------------------------------------+---------------+
[12/10 02:24:50   2100s] [hotspot] |  1  |   640.00   144.00   672.00   176.00 |        0.26   |
[12/10 02:24:50   2100s] [hotspot] +-----+-------------------------------------+---------------+
[12/10 02:24:50   2100s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.033, REAL:0.039, MEM:3557.1M, EPOCH TIME: 1670660690.249040
[12/10 02:24:51   2101s] Reported timing to dir ./timingReports
[12/10 02:24:51   2101s] **optDesign ... cpu = 0:03:21, real = 0:02:15, mem = 2707.9M, totSessionCpu=0:35:01 **
[12/10 02:24:51   2101s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3224.5M, EPOCH TIME: 1670660691.340953
[12/10 02:24:51   2101s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.101, MEM:3224.5M, EPOCH TIME: 1670660691.441666
[12/10 02:24:51   2101s] 
[12/10 02:24:51   2101s] TimeStamp Deleting Cell Server Begin ...
[12/10 02:24:51   2101s] 
[12/10 02:24:51   2101s] TimeStamp Deleting Cell Server End ...
[12/10 02:24:54   2109s] Starting delay calculation for Hold views
[12/10 02:24:54   2109s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/10 02:24:54   2109s] #################################################################################
[12/10 02:24:54   2109s] # Design Stage: PreRoute
[12/10 02:24:54   2109s] # Design Name: toplevel_498
[12/10 02:24:54   2109s] # Design Mode: 90nm
[12/10 02:24:54   2109s] # Analysis Mode: MMMC Non-OCV 
[12/10 02:24:54   2109s] # Parasitics Mode: No SPEF/RCDB 
[12/10 02:24:54   2109s] # Signoff Settings: SI Off 
[12/10 02:24:54   2109s] #################################################################################
[12/10 02:24:54   2110s] Topological Sorting (REAL = 0:00:00.0, MEM = 3265.3M, InitMEM = 3250.7M)
[12/10 02:24:54   2110s] Calculate delays in BcWc mode...
[12/10 02:24:54   2110s] Start delay calculation (fullDC) (4 T). (MEM=3265.27)
[12/10 02:24:54   2110s] *** Calculating scaling factor for fastLib libraries using the default operating condition of each library.
[12/10 02:24:55   2111s] End AAE Lib Interpolated Model. (MEM=3278.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:25:03   2140s] Total number of fetched objects 155589
[12/10 02:25:03   2141s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[12/10 02:25:03   2141s] End delay calculation. (MEM=3428.04 CPU=0:00:25.4 REAL=0:00:07.0)
[12/10 02:25:03   2141s] End delay calculation (fullDC). (MEM=3428.04 CPU=0:00:30.8 REAL=0:00:09.0)
[12/10 02:25:03   2141s] *** CDM Built up (cpu=0:00:31.6  real=0:00:09.0  mem= 3428.0M) ***
[12/10 02:25:04   2145s] *** Done Building Timing Graph (cpu=0:00:35.9 real=0:00:10.0 totSessionCpu=0:35:46 mem=3459.0M)
[12/10 02:25:09   2156s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/10 02:25:09   2156s] Starting delay calculation for Setup views
[12/10 02:25:09   2156s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/10 02:25:09   2156s] #################################################################################
[12/10 02:25:09   2156s] # Design Stage: PreRoute
[12/10 02:25:09   2156s] # Design Name: toplevel_498
[12/10 02:25:09   2156s] # Design Mode: 90nm
[12/10 02:25:09   2156s] # Analysis Mode: MMMC Non-OCV 
[12/10 02:25:09   2156s] # Parasitics Mode: No SPEF/RCDB 
[12/10 02:25:09   2156s] # Signoff Settings: SI Off 
[12/10 02:25:09   2156s] #################################################################################
[12/10 02:25:10   2157s] Topological Sorting (REAL = 0:00:01.0, MEM = 3287.1M, InitMEM = 3272.5M)
[12/10 02:25:10   2157s] Calculate delays in BcWc mode...
[12/10 02:25:10   2157s] Start delay calculation (fullDC) (4 T). (MEM=3287.12)
[12/10 02:25:10   2157s] *** Calculating scaling factor for slowLib libraries using the default operating condition of each library.
[12/10 02:25:10   2158s] End AAE Lib Interpolated Model. (MEM=3300.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:25:18   2186s] Total number of fetched objects 155589
[12/10 02:25:19   2187s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:01.0)
[12/10 02:25:19   2187s] End delay calculation. (MEM=3441.35 CPU=0:00:25.1 REAL=0:00:07.0)
[12/10 02:25:19   2187s] End delay calculation (fullDC). (MEM=3441.35 CPU=0:00:30.4 REAL=0:00:09.0)
[12/10 02:25:19   2187s] *** CDM Built up (cpu=0:00:31.3  real=0:00:10.0  mem= 3441.3M) ***
[12/10 02:25:20   2192s] *** Done Building Timing Graph (cpu=0:00:35.7 real=0:00:11.0 totSessionCpu=0:36:32 mem=3472.3M)
[12/10 02:25:28   2200s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slowView 
Hold views included:
 fastView

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 28.564  | 32.801  | 32.719  | 28.564  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.005  |  0.798  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    3    |    3    |    0    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.316%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:01:39, REAL=0:00:37.0, MEM=3284.4M
[12/10 02:25:28   2200s] **optDesign ... cpu = 0:05:00, real = 0:02:52, mem = 2890.7M, totSessionCpu=0:36:40 **
[12/10 02:25:28   2200s] *** Finished optDesign ***
[12/10 02:25:28   2200s] 
[12/10 02:25:28   2200s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=  0:04:59 real=  0:02:51)
[12/10 02:25:28   2200s] Info: pop threads available for lower-level modules during optimization.
[12/10 02:25:28   2200s] Info: Destroy the CCOpt slew target map.
[12/10 02:25:28   2200s] clean pInstBBox. size 0
[12/10 02:25:28   2200s] All LLGs are deleted
[12/10 02:25:28   2200s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3284.4M, EPOCH TIME: 1670660728.353776
[12/10 02:25:28   2200s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:3284.4M, EPOCH TIME: 1670660728.356747
[12/10 02:25:28   2200s] *** optDesign #4 [finish] : cpu/real = 0:05:00.2/0:02:51.8 (1.7), totSession cpu/real = 0:36:40.7/0:19:30.3 (1.9), mem = 3284.4M
[12/10 02:25:28   2200s] 
[12/10 02:25:28   2200s] =============================================================================================
[12/10 02:25:28   2200s]  Final TAT Report for optDesign #4                                              21.10-p004_1
[12/10 02:25:28   2200s] =============================================================================================
[12/10 02:25:28   2200s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:25:28   2200s] ---------------------------------------------------------------------------------------------
[12/10 02:25:28   2200s] [ InitOpt                ]      1   0:00:46.0  (  26.8 % )     0:00:46.0 /  0:00:45.9    1.0
[12/10 02:25:28   2200s] [ HoldOpt                ]      1   0:00:16.5  (   9.6 % )     0:00:24.1 /  0:00:34.2    1.4
[12/10 02:25:28   2200s] [ ViewPruning            ]      8   0:00:05.4  (   3.2 % )     0:00:05.4 /  0:00:08.0    1.5
[12/10 02:25:28   2200s] [ BuildHoldData          ]      1   0:00:33.3  (  19.4 % )     0:00:51.6 /  0:01:46.3    2.1
[12/10 02:25:28   2200s] [ OptSummaryReport       ]      5   0:00:06.8  (   4.0 % )     0:00:40.4 /  0:01:45.6    2.6
[12/10 02:25:28   2200s] [ DrvReport              ]      2   0:00:06.9  (   4.0 % )     0:00:06.9 /  0:00:08.4    1.2
[12/10 02:25:28   2200s] [ SlackTraversorInit     ]      3   0:00:03.0  (   1.8 % )     0:00:03.0 /  0:00:03.0    1.0
[12/10 02:25:28   2200s] [ CellServerInit         ]      3   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/10 02:25:28   2200s] [ LibAnalyzerInit        ]      1   0:00:01.7  (   1.0 % )     0:00:01.7 /  0:00:01.7    1.0
[12/10 02:25:28   2200s] [ RefinePlace            ]      1   0:00:05.7  (   3.3 % )     0:00:05.7 /  0:00:08.0    1.4
[12/10 02:25:28   2200s] [ EarlyGlobalRoute       ]      1   0:00:03.4  (   2.0 % )     0:00:03.4 /  0:00:04.5    1.3
[12/10 02:25:28   2200s] [ TimingUpdate           ]     11   0:00:04.2  (   2.4 % )     0:00:33.9 /  0:01:48.8    3.2
[12/10 02:25:28   2200s] [ FullDelayCalc          ]      3   0:00:29.7  (  17.3 % )     0:00:29.7 /  0:01:35.6    3.2
[12/10 02:25:28   2200s] [ TimingReport           ]      7   0:00:03.4  (   2.0 % )     0:00:03.4 /  0:00:06.9    2.0
[12/10 02:25:28   2200s] [ GenerateReports        ]      2   0:00:02.1  (   1.2 % )     0:00:02.1 /  0:00:02.0    1.0
[12/10 02:25:28   2200s] [ MISC                   ]          0:00:03.6  (   2.1 % )     0:00:03.6 /  0:00:03.6    1.0
[12/10 02:25:28   2200s] ---------------------------------------------------------------------------------------------
[12/10 02:25:28   2200s]  optDesign #4 TOTAL                 0:02:51.8  ( 100.0 % )     0:02:51.8 /  0:05:00.2    1.7
[12/10 02:25:28   2200s] ---------------------------------------------------------------------------------------------
[12/10 02:25:28   2200s] 
[12/10 02:25:28   2200s] <CMD> setFillerMode -core {"FILL128A10TR FILL64A10TR FILL32A10TR FILL16A10TR FILLCAP8A10TR FILL4A10TR FILL2A10TR FILL1A10TR"} -corePrefix FILL -merge true
[12/10 02:25:28   2200s] <CMD> addFiller
[12/10 02:25:28   2200s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3284.4M, EPOCH TIME: 1670660728.369929
[12/10 02:25:28   2200s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3284.4M, EPOCH TIME: 1670660728.370246
[12/10 02:25:28   2200s] z: 2, totalTracks: 1
[12/10 02:25:28   2200s] z: 4, totalTracks: 1
[12/10 02:25:28   2200s] z: 6, totalTracks: 1
[12/10 02:25:28   2200s] z: 8, totalTracks: 1
[12/10 02:25:28   2200s] All LLGs are deleted
[12/10 02:25:28   2200s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3284.4M, EPOCH TIME: 1670660728.451369
[12/10 02:25:28   2200s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:3284.4M, EPOCH TIME: 1670660728.452257
[12/10 02:25:28   2200s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3284.4M, EPOCH TIME: 1670660728.514378
[12/10 02:25:28   2200s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3284.4M, EPOCH TIME: 1670660728.514665
[12/10 02:25:28   2200s] Core basic site is TSMC65ADV10TSITE
[12/10 02:25:28   2200s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:3284.4M, EPOCH TIME: 1670660728.525525
[12/10 02:25:28   2201s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.819, REAL:0.236, MEM:3293.2M, EPOCH TIME: 1670660728.761600
[12/10 02:25:28   2201s] SiteArray: non-trimmed site array dimensions = 412 x 4125
[12/10 02:25:28   2201s] SiteArray: use 7,172,096 bytes
[12/10 02:25:28   2201s] SiteArray: current memory after site array memory allocation 3293.2M
[12/10 02:25:28   2201s] SiteArray: FP blocked sites are writable
[12/10 02:25:28   2201s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.888, REAL:0.294, MEM:3285.9M, EPOCH TIME: 1670660728.808219
[12/10 02:25:28   2201s] 
[12/10 02:25:28   2201s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:25:28   2201s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.953, REAL:0.358, MEM:3285.9M, EPOCH TIME: 1670660728.872650
[12/10 02:25:28   2201s] [CPU] DPlace-Init (cpu=0:00:01.1, real=0:00:00.0, mem=3285.9MB).
[12/10 02:25:28   2201s] OPERPROF:   Finished DPlace-Init at level 2, CPU:1.125, REAL:0.532, MEM:3285.9M, EPOCH TIME: 1670660728.902322
[12/10 02:25:28   2201s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3285.9M, EPOCH TIME: 1670660728.902358
[12/10 02:25:29   2202s]   Signal wire search tree: 158518 elements. (cpu=0:00:00.2, mem=0.0M)
[12/10 02:25:29   2202s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.162, REAL:0.163, MEM:3285.9M, EPOCH TIME: 1670660729.064966
[12/10 02:25:29   2202s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3285.9M, EPOCH TIME: 1670660729.464807
[12/10 02:25:29   2202s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3285.9M, EPOCH TIME: 1670660729.464978
[12/10 02:25:29   2202s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3285.9M, EPOCH TIME: 1670660729.510066
[12/10 02:25:29   2202s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3285.9M, EPOCH TIME: 1670660729.513701
[12/10 02:25:29   2202s] AddFiller init all instances time CPU:0.011, REAL:0.011
[12/10 02:25:30   2203s] AddFiller main function time CPU:1.009, REAL:0.848
[12/10 02:25:30   2203s] Filler instance commit time CPU:0.485, REAL:0.485
[12/10 02:25:30   2203s] *INFO: Adding fillers to top-module.
[12/10 02:25:30   2203s] *INFO:   Added 0 filler inst  (cell FILL128A10TR / prefix FILL).
[12/10 02:25:30   2203s] *INFO:   Added 12 filler insts (cell FILL64A10TR / prefix FILL).
[12/10 02:25:30   2203s] *INFO:   Added 363 filler insts (cell FILL32A10TR / prefix FILL).
[12/10 02:25:30   2203s] *INFO:   Added 2672 filler insts (cell FILL16A10TR / prefix FILL).
[12/10 02:25:30   2203s] *INFO:   Added 6237 filler insts (cell FILLCAP8A10TR / prefix FILL).
[12/10 02:25:30   2203s] *INFO:   Added 9128 filler insts (cell FILL4A10TR / prefix FILL).
[12/10 02:25:30   2203s] *INFO:   Added 11615 filler insts (cell FILL2A10TR / prefix FILL).
[12/10 02:25:30   2203s] *INFO:   Added 12930 filler insts (cell FILL1A10TR / prefix FILL).
[12/10 02:25:30   2203s] *INFO: Swapped 0 special filler inst. 
[12/10 02:25:30   2203s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:1.033, REAL:0.868, MEM:3285.9M, EPOCH TIME: 1670660730.381761
[12/10 02:25:30   2203s] *INFO: Total 42957 filler insts added - prefix FILL (CPU: 0:00:02.8).
[12/10 02:25:30   2203s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:1.037, REAL:0.872, MEM:3285.9M, EPOCH TIME: 1670660730.381853
[12/10 02:25:30   2203s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3285.9M, EPOCH TIME: 1670660730.381893
[12/10 02:25:30   2203s] For 42957 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[12/10 02:25:30   2203s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.010, REAL:0.010, MEM:3285.9M, EPOCH TIME: 1670660730.391750
[12/10 02:25:30   2203s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:1.092, REAL:0.927, MEM:3285.9M, EPOCH TIME: 1670660730.391829
[12/10 02:25:30   2203s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:1.092, REAL:0.927, MEM:3285.9M, EPOCH TIME: 1670660730.391857
[12/10 02:25:30   2203s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3285.9M, EPOCH TIME: 1670660730.394050
[12/10 02:25:30   2203s] All LLGs are deleted
[12/10 02:25:30   2203s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3285.9M, EPOCH TIME: 1670660730.416938
[12/10 02:25:30   2203s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.071, REAL:0.072, MEM:3285.9M, EPOCH TIME: 1670660730.488681
[12/10 02:25:30   2203s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.106, REAL:0.107, MEM:3244.9M, EPOCH TIME: 1670660730.500657
[12/10 02:25:30   2203s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:2.885, REAL:2.131, MEM:3244.9M, EPOCH TIME: 1670660730.500784
[12/10 02:25:30   2203s] <CMD> routeDesign -globalDetail
[12/10 02:25:30   2203s] #% Begin routeDesign (date=12/10 02:25:30, mem=2808.8M)
[12/10 02:25:30   2203s] ### Time Record (routeDesign) is installed.
[12/10 02:25:30   2203s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2808.79 (MB), peak = 3206.42 (MB)
[12/10 02:25:30   2203s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[12/10 02:25:30   2203s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/10 02:25:30   2203s] **INFO: User settings:
[12/10 02:25:30   2203s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[12/10 02:25:30   2203s] setNanoRouteMode -extractThirdPartyCompatible       false
[12/10 02:25:30   2203s] setNanoRouteMode -grouteExpTdStdDelay               15.6
[12/10 02:25:30   2203s] setNanoRouteMode -routeInsertAntennaDiode           false
[12/10 02:25:30   2203s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[12/10 02:25:30   2203s] setNanoRouteMode -routeTopRoutingLayer              6
[12/10 02:25:30   2203s] setDesignMode -topRoutingLayer                      M6
[12/10 02:25:30   2203s] setExtractRCMode -engine                            preRoute
[12/10 02:25:30   2203s] setDelayCalMode -enable_high_fanout                 true
[12/10 02:25:30   2203s] setDelayCalMode -engine                             aae
[12/10 02:25:30   2203s] setDelayCalMode -ignoreNetLoad                      false
[12/10 02:25:30   2203s] setDelayCalMode -socv_accuracy_mode                 low
[12/10 02:25:30   2203s] setSIMode -separate_delta_delay_on_data             true
[12/10 02:25:30   2203s] 
[12/10 02:25:30   2203s] #default_rc_corner has no qx tech file defined
[12/10 02:25:30   2203s] #No active RC corner or QRC tech file is missing.
[12/10 02:25:30   2203s] #**INFO: setDesignMode -flowEffort standard
[12/10 02:25:30   2203s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/10 02:25:30   2203s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/10 02:25:30   2203s] OPERPROF: Starting checkPlace at level 1, MEM:3244.9M, EPOCH TIME: 1670660730.560738
[12/10 02:25:30   2203s] z: 2, totalTracks: 1
[12/10 02:25:30   2203s] z: 4, totalTracks: 1
[12/10 02:25:30   2203s] z: 6, totalTracks: 1
[12/10 02:25:30   2203s] z: 8, totalTracks: 1
[12/10 02:25:30   2203s] All LLGs are deleted
[12/10 02:25:30   2203s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3244.9M, EPOCH TIME: 1670660730.645768
[12/10 02:25:30   2203s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3244.9M, EPOCH TIME: 1670660730.646620
[12/10 02:25:30   2203s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3244.9M, EPOCH TIME: 1670660730.655014
[12/10 02:25:30   2203s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3244.9M, EPOCH TIME: 1670660730.662526
[12/10 02:25:30   2203s] Core basic site is TSMC65ADV10TSITE
[12/10 02:25:30   2203s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3244.9M, EPOCH TIME: 1670660730.674327
[12/10 02:25:30   2203s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.006, MEM:3244.9M, EPOCH TIME: 1670660730.680550
[12/10 02:25:30   2203s] SiteArray: non-trimmed site array dimensions = 412 x 4125
[12/10 02:25:30   2203s] SiteArray: use 7,172,096 bytes
[12/10 02:25:30   2203s] SiteArray: current memory after site array memory allocation 3244.9M
[12/10 02:25:30   2203s] SiteArray: FP blocked sites are writable
[12/10 02:25:30   2203s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.068, REAL:0.055, MEM:3244.9M, EPOCH TIME: 1670660730.717099
[12/10 02:25:30   2203s] 
[12/10 02:25:30   2203s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:25:30   2203s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.086, REAL:0.074, MEM:3244.9M, EPOCH TIME: 1670660730.728570
[12/10 02:25:30   2203s] Begin checking placement ... (start mem=3244.9M, init mem=3244.9M)
[12/10 02:25:31   2204s] 
[12/10 02:25:31   2204s] Running CheckPlace using 4 threads!...
[12/10 02:25:31   2206s] 
[12/10 02:25:31   2206s] ...checkPlace MT is done!
[12/10 02:25:31   2206s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3248.9M, EPOCH TIME: 1670660731.802413
[12/10 02:25:31   2206s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.096, REAL:0.097, MEM:3248.9M, EPOCH TIME: 1670660731.898941
[12/10 02:25:31   2206s] *info: Placed = 209864         (Fixed = 12716)
[12/10 02:25:31   2206s] *info: Unplaced = 0           
[12/10 02:25:31   2206s] Placement Density:100.00%(665298/665298)
[12/10 02:25:31   2206s] Placement Density (including fixed std cells):100.00%(679800/679800)
[12/10 02:25:31   2206s] All LLGs are deleted
[12/10 02:25:31   2206s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3248.9M, EPOCH TIME: 1670660731.952594
[12/10 02:25:32   2206s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.070, REAL:0.071, MEM:3248.9M, EPOCH TIME: 1670660732.023258
[12/10 02:25:32   2206s] Finished checkPlace (total: cpu=0:00:02.8, real=0:00:02.0; vio checks: cpu=0:00:02.5, real=0:00:01.0; mem=3248.9M)
[12/10 02:25:32   2206s] OPERPROF: Finished checkPlace at level 1, CPU:2.841, REAL:1.467, MEM:3248.9M, EPOCH TIME: 1670660732.027298
[12/10 02:25:32   2206s] 
[12/10 02:25:32   2206s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/10 02:25:32   2206s] *** Changed status on (356) nets in Clock.
[12/10 02:25:32   2206s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3248.9M) ***
[12/10 02:25:32   2206s] % Begin globalDetailRoute (date=12/10 02:25:32, mem=2808.1M)
[12/10 02:25:32   2206s] 
[12/10 02:25:32   2206s] globalDetailRoute
[12/10 02:25:32   2206s] 
[12/10 02:25:32   2206s] #Start globalDetailRoute on Sat Dec 10 02:25:32 2022
[12/10 02:25:32   2206s] #
[12/10 02:25:32   2206s] ### Time Record (globalDetailRoute) is installed.
[12/10 02:25:32   2206s] ### Time Record (Pre Callback) is installed.
[12/10 02:25:32   2206s] RC Grid backup saved.
[12/10 02:25:32   2206s] ### Time Record (Pre Callback) is uninstalled.
[12/10 02:25:32   2206s] ### Time Record (DB Import) is installed.
[12/10 02:25:32   2206s] ### Time Record (Timing Data Generation) is installed.
[12/10 02:25:32   2206s] #Generating timing data, please wait...
[12/10 02:25:33   2207s] #155570 total nets, 155570 already routed, 155570 will ignore in trialRoute
[12/10 02:25:33   2207s] ### run_trial_route starts on Sat Dec 10 02:25:33 2022 with memory = 2797.82 (MB), peak = 3206.42 (MB)
[12/10 02:25:35   2209s] ### run_trial_route cpu:00:00:02, real:00:00:02, mem:2.8 GB, peak:3.1 GB --1.14 [4]--
[12/10 02:25:35   2209s] ### dump_timing_file starts on Sat Dec 10 02:25:35 2022 with memory = 2883.47 (MB), peak = 3206.42 (MB)
[12/10 02:25:35   2209s] ### extractRC starts on Sat Dec 10 02:25:35 2022 with memory = 2883.47 (MB), peak = 3206.42 (MB)
[12/10 02:25:35   2209s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/10 02:25:35   2209s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/10 02:25:35   2210s] {RT default_rc_corner 0 6 6 0}
[12/10 02:25:36   2211s] ### extractRC cpu:00:00:02, real:00:00:02, mem:2.8 GB, peak:3.1 GB --1.00 [4]--
[12/10 02:25:36   2211s] #Dump tif for version 2.1
[12/10 02:25:43   2219s] End AAE Lib Interpolated Model. (MEM=3395.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:25:51   2249s] Total number of fetched objects 155589
[12/10 02:25:51   2250s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:00.0)
[12/10 02:25:52   2250s] End delay calculation. (MEM=3459.32 CPU=0:00:26.3 REAL=0:00:07.0)
[12/10 02:26:12   2275s] #Generating timing data took: cpu time = 00:01:06, elapsed time = 00:00:38, memory = 2717.29 (MB), peak = 3206.42 (MB)
[12/10 02:26:12   2275s] ### dump_timing_file cpu:00:01:06, real:00:00:38, mem:2.7 GB, peak:3.1 GB --1.74 [4]--
[12/10 02:26:13   2276s] #Done generating timing data.
[12/10 02:26:13   2276s] ### Time Record (Timing Data Generation) is uninstalled.
[12/10 02:26:13   2276s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[12/10 02:26:14   2277s] ### Net info: total nets: 158052
[12/10 02:26:14   2277s] ### Net info: dirty nets: 1017
[12/10 02:26:14   2277s] ### Net info: marked as disconnected nets: 0
[12/10 02:26:15   2278s] #num needed restored net=0
[12/10 02:26:15   2278s] #need_extraction net=0 (total=158052)
[12/10 02:26:15   2278s] ### Net info: fully routed nets: 356
[12/10 02:26:15   2278s] ### Net info: trivial (< 2 pins) nets: 2482
[12/10 02:26:15   2278s] ### Net info: unrouted nets: 155214
[12/10 02:26:15   2278s] ### Net info: re-extraction nets: 0
[12/10 02:26:15   2278s] ### Net info: ignored nets: 0
[12/10 02:26:15   2278s] ### Net info: skip routing nets: 0
[12/10 02:26:15   2278s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/10 02:26:15   2278s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/10 02:26:15   2279s] #Start reading timing information from file .timing_file_1561211.tif.gz ...
[12/10 02:26:17   2281s] #Read in timing information for 21 ports, 154547 instances from timing file .timing_file_1561211.tif.gz.
[12/10 02:26:18   2281s] ### import design signature (32): route=56930507 fixed_route=916485281 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1544133972 dirty_area=0 del_dirty_area=0 cell=262732599 placement=522075599 pin_access=1875785564 inst_pattern=1
[12/10 02:26:18   2281s] ### Time Record (DB Import) is uninstalled.
[12/10 02:26:18   2281s] #NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
[12/10 02:26:18   2281s] #RTESIG:78da8d92314fc330108599f91527b74390dae2731c3b190b0209a982aa2aac95214e1a29
[12/10 02:26:18   2281s] #       7590e30cfdf7b865488ad2044fcfbaefeedd933d997e3c6d80305c209d7f53ca7708af1b
[12/10 02:26:18   2281s] #       8634a2628e11e7f70c77bef4fe406e27d3b7f596c9043255d61a82cfaa2a67901e8d3a14
[12/10 02:26:18   2281s] #       5f90ea4c35a5835a3b5798fcee17e74c0285a0304ee7dacea0a9b5fd83081903518dab08
[12/10 02:26:18   2281s] #       044e5ba3ecb1974b4271e9dcc320170c305a087a3a106465a5dc15328ec7c74502c72121
[12/10 02:26:18   2281s] #       05907d91ef7d80da595fe9e764e4b9da29932a9b7a569be6708d94404c65f42095840cc8
[12/10 02:26:18   2281s] #       f3cb6a35e29b703e1e22f149cfc390c54ba4db0d9c2e82b73a64ad46d1eac7e5bad3d169
[12/10 02:26:18   2281s] #       e8f26739b6a77fbb7fec29c1d96698893990f3a4614746198218fe9d8c721c33f40c1f60
[12/10 02:26:18   2281s] #       6e7e00e9c601bf
[12/10 02:26:18   2281s] #
[12/10 02:26:18   2281s] ### Time Record (Data Preparation) is installed.
[12/10 02:26:18   2282s] #RTESIG:78da8dd24f4fc230140070cf7e8a97c26126807d5dd76e47349a9810250b7a25d575b064
[12/10 02:26:18   2282s] #       74a6eb0e7c7bcb3c8006567a7acdfbb5eff5cf68fcf194036138433afda694af115e7386
[12/10 02:26:18   2282s] #       34a1628a09e7f70cd73ef5fe406e47e3b7e58ac90c4a55b71aa2cfa6a92750ec8dda555f
[12/10 02:26:18   2282s] #       50e85275b583563b5799cddd2fe74c0285a8324e6fb49d40d76afb8f089902519d6b0844
[12/10 02:26:18   2282s] #       4e5ba3ecfeaccb62f1b7f219835c30c06426e8614054d68d7217649a86b74b0486919002
[12/10 02:26:18   2282s] #       c8b6da6cfd015a677de6bc938977ad53a650b6f0569b6e77494a20a6317a58650990bebb
[12/10 02:26:18   2282s] #       40e12c66409e5f168b90e33c7cdacc5f49bf19b2748e7495c36122f8318ed93146718c1f
[12/10 02:26:18   2282s] #       e7cb9315270b4e7d1f86faf48f7c459f129ced864dcaafba4146198218fec68c720c15f4
[12/10 02:26:18   2282s] #       860f989b1f50220e79
[12/10 02:26:18   2282s] #
[12/10 02:26:18   2282s] ### Time Record (Data Preparation) is uninstalled.
[12/10 02:26:18   2282s] ### Time Record (Global Routing) is installed.
[12/10 02:26:18   2282s] ### Time Record (Global Routing) is uninstalled.
[12/10 02:26:18   2282s] #Total number of trivial nets (e.g. < 2 pins) = 2480 (skipped).
[12/10 02:26:18   2282s] #Total number of routable nets = 155572.
[12/10 02:26:18   2282s] #Total number of nets in the design = 158052.
[12/10 02:26:18   2282s] #155254 routable nets do not have any wires.
[12/10 02:26:18   2282s] #318 routable nets have routed wires.
[12/10 02:26:18   2282s] #155254 nets will be global routed.
[12/10 02:26:18   2282s] #38 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/10 02:26:18   2282s] #318 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/10 02:26:18   2282s] #Using multithreading with 4 threads.
[12/10 02:26:18   2282s] ### Time Record (Data Preparation) is installed.
[12/10 02:26:18   2282s] #Start routing data preparation on Sat Dec 10 02:26:18 2022
[12/10 02:26:18   2282s] #
[12/10 02:26:18   2282s] #Minimum voltage of a net in the design = 0.000.
[12/10 02:26:18   2282s] #Maximum voltage of a net in the design = 1.100.
[12/10 02:26:18   2282s] #Voltage range [0.000 - 1.100] has 158050 nets.
[12/10 02:26:18   2282s] #Voltage range [0.000 - 0.000] has 1 net.
[12/10 02:26:18   2282s] #Voltage range [0.900 - 1.100] has 1 net.
[12/10 02:26:18   2282s] ### Time Record (Cell Pin Access) is installed.
[12/10 02:26:18   2282s] #Rebuild pin access data for design.
[12/10 02:26:19   2282s] #Initial pin access analysis.
[12/10 02:26:22   2294s] #Detail pin access analysis.
[12/10 02:26:23   2294s] ### Time Record (Cell Pin Access) is uninstalled.
[12/10 02:26:24   2296s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/10 02:26:24   2296s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/10 02:26:24   2296s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/10 02:26:24   2296s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/10 02:26:24   2296s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/10 02:26:24   2296s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/10 02:26:24   2296s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/10 02:26:24   2296s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/10 02:26:24   2296s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/10 02:26:25   2296s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2841.46 (MB), peak = 3206.42 (MB)
[12/10 02:26:25   2297s] #Regenerating Ggrids automatically.
[12/10 02:26:25   2297s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/10 02:26:25   2297s] #Using automatically generated G-grids.
[12/10 02:26:26   2297s] #Done routing data preparation.
[12/10 02:26:26   2297s] #cpu time = 00:00:15, elapsed time = 00:00:07, memory = 2845.54 (MB), peak = 3206.42 (MB)
[12/10 02:26:26   2298s] #
[12/10 02:26:26   2298s] #Connectivity extraction summary:
[12/10 02:26:26   2298s] #2 routed nets are extracted.
[12/10 02:26:26   2298s] #356 routed net(s) are imported.
[12/10 02:26:26   2298s] #155214 (98.20%) nets are without wires.
[12/10 02:26:26   2298s] #2480 nets are fixed|skipped|trivial (not extracted).
[12/10 02:26:26   2298s] #Total number of nets = 158052.
[12/10 02:26:26   2298s] #
[12/10 02:26:26   2298s] #
[12/10 02:26:26   2298s] #Finished routing data preparation on Sat Dec 10 02:26:26 2022
[12/10 02:26:26   2298s] #
[12/10 02:26:26   2298s] #Cpu time = 00:00:16
[12/10 02:26:26   2298s] #Elapsed time = 00:00:08
[12/10 02:26:26   2298s] #Increased memory = 25.05 (MB)
[12/10 02:26:26   2298s] #Total memory = 2847.61 (MB)
[12/10 02:26:26   2298s] #Peak memory = 3206.42 (MB)
[12/10 02:26:26   2298s] #
[12/10 02:26:26   2298s] ### Time Record (Data Preparation) is uninstalled.
[12/10 02:26:26   2298s] ### Time Record (Global Routing) is installed.
[12/10 02:26:26   2298s] #
[12/10 02:26:26   2298s] #Start global routing on Sat Dec 10 02:26:26 2022
[12/10 02:26:26   2298s] #
[12/10 02:26:26   2298s] #
[12/10 02:26:26   2298s] #Start global routing initialization on Sat Dec 10 02:26:26 2022
[12/10 02:26:26   2298s] #
[12/10 02:26:26   2298s] #Number of eco nets is 38
[12/10 02:26:26   2298s] #
[12/10 02:26:26   2298s] #Start global routing data preparation on Sat Dec 10 02:26:26 2022
[12/10 02:26:26   2298s] #
[12/10 02:26:27   2298s] ### build_merged_routing_blockage_rect_list starts on Sat Dec 10 02:26:27 2022 with memory = 2858.23 (MB), peak = 3206.42 (MB)
[12/10 02:26:27   2298s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --0.99 [4]--
[12/10 02:26:27   2298s] #Start routing resource analysis on Sat Dec 10 02:26:27 2022
[12/10 02:26:27   2298s] #
[12/10 02:26:27   2298s] ### init_is_bin_blocked starts on Sat Dec 10 02:26:27 2022 with memory = 2858.23 (MB), peak = 3206.42 (MB)
[12/10 02:26:27   2298s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --1.00 [4]--
[12/10 02:26:27   2298s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Dec 10 02:26:27 2022 with memory = 2864.73 (MB), peak = 3206.42 (MB)
[12/10 02:26:27   2300s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:01, mem:2.8 GB, peak:3.1 GB --2.67 [4]--
[12/10 02:26:27   2300s] ### adjust_flow_cap starts on Sat Dec 10 02:26:27 2022 with memory = 2871.81 (MB), peak = 3206.42 (MB)
[12/10 02:26:27   2300s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --1.70 [4]--
[12/10 02:26:27   2300s] ### adjust_flow_per_partial_route_obs starts on Sat Dec 10 02:26:27 2022 with memory = 2872.59 (MB), peak = 3206.42 (MB)
[12/10 02:26:27   2300s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --1.00 [4]--
[12/10 02:26:27   2300s] ### set_via_blocked starts on Sat Dec 10 02:26:27 2022 with memory = 2872.59 (MB), peak = 3206.42 (MB)
[12/10 02:26:27   2300s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --1.69 [4]--
[12/10 02:26:27   2300s] ### copy_flow starts on Sat Dec 10 02:26:27 2022 with memory = 2872.59 (MB), peak = 3206.42 (MB)
[12/10 02:26:27   2300s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --1.87 [4]--
[12/10 02:26:27   2300s] #Routing resource analysis is done on Sat Dec 10 02:26:27 2022
[12/10 02:26:27   2300s] #
[12/10 02:26:27   2300s] ### report_flow_cap starts on Sat Dec 10 02:26:27 2022 with memory = 2869.20 (MB), peak = 3206.42 (MB)
[12/10 02:26:27   2300s] #  Resource Analysis:
[12/10 02:26:27   2300s] #
[12/10 02:26:27   2300s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/10 02:26:27   2300s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/10 02:26:27   2300s] #  --------------------------------------------------------------
[12/10 02:26:27   2300s] #  M1             H          33        4092       75625    96.76%
[12/10 02:26:27   2300s] #  M2             V        3940         185       75625     0.00%
[12/10 02:26:27   2300s] #  M3             H        3943         182       75625     0.00%
[12/10 02:26:27   2300s] #  M4             V        3994         131       75625     0.00%
[12/10 02:26:27   2300s] #  M5             H        3914         211       75625     5.09%
[12/10 02:26:27   2300s] #  M6             V        4125           0       75625     0.00%
[12/10 02:26:27   2300s] #  --------------------------------------------------------------
[12/10 02:26:27   2300s] #  Total                  19951      19.39%      453750    16.97%
[12/10 02:26:27   2300s] #
[12/10 02:26:27   2300s] #  356 nets (0.23%) with 1 preferred extra spacing.
[12/10 02:26:27   2300s] #
[12/10 02:26:27   2300s] #
[12/10 02:26:27   2300s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --1.05 [4]--
[12/10 02:26:27   2300s] ### analyze_m2_tracks starts on Sat Dec 10 02:26:27 2022 with memory = 2869.21 (MB), peak = 3206.42 (MB)
[12/10 02:26:27   2300s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --0.98 [4]--
[12/10 02:26:27   2300s] ### report_initial_resource starts on Sat Dec 10 02:26:27 2022 with memory = 2869.21 (MB), peak = 3206.42 (MB)
[12/10 02:26:27   2300s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --1.00 [4]--
[12/10 02:26:27   2300s] ### mark_pg_pins_accessibility starts on Sat Dec 10 02:26:27 2022 with memory = 2869.21 (MB), peak = 3206.42 (MB)
[12/10 02:26:27   2300s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --1.03 [4]--
[12/10 02:26:27   2300s] ### set_net_region starts on Sat Dec 10 02:26:27 2022 with memory = 2869.21 (MB), peak = 3206.42 (MB)
[12/10 02:26:28   2301s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --0.99 [4]--
[12/10 02:26:28   2301s] #
[12/10 02:26:28   2301s] #Global routing data preparation is done on Sat Dec 10 02:26:28 2022
[12/10 02:26:28   2301s] #
[12/10 02:26:28   2301s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2869.21 (MB), peak = 3206.42 (MB)
[12/10 02:26:28   2301s] #
[12/10 02:26:28   2301s] ### prepare_level starts on Sat Dec 10 02:26:28 2022 with memory = 2869.21 (MB), peak = 3206.42 (MB)
[12/10 02:26:28   2301s] ### init level 1 starts on Sat Dec 10 02:26:28 2022 with memory = 2869.21 (MB), peak = 3206.42 (MB)
[12/10 02:26:28   2301s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --0.93 [4]--
[12/10 02:26:28   2301s] ### Level 1 hgrid = 275 X 275
[12/10 02:26:28   2301s] ### init level 2 starts on Sat Dec 10 02:26:28 2022 with memory = 2869.21 (MB), peak = 3206.42 (MB)
[12/10 02:26:28   2301s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --1.47 [4]--
[12/10 02:26:28   2301s] ### Level 2 hgrid = 69 X 69
[12/10 02:26:28   2301s] ### init level 3 starts on Sat Dec 10 02:26:28 2022 with memory = 2871.33 (MB), peak = 3206.42 (MB)
[12/10 02:26:28   2301s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --0.98 [4]--
[12/10 02:26:28   2301s] ### Level 3 hgrid = 18 X 18  (large_net only)
[12/10 02:26:28   2301s] ### prepare_level_flow starts on Sat Dec 10 02:26:28 2022 with memory = 2871.73 (MB), peak = 3206.42 (MB)
[12/10 02:26:28   2301s] ### init_flow_edge starts on Sat Dec 10 02:26:28 2022 with memory = 2871.73 (MB), peak = 3206.42 (MB)
[12/10 02:26:28   2301s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --0.78 [4]--
[12/10 02:26:28   2301s] ### init_flow_edge starts on Sat Dec 10 02:26:28 2022 with memory = 2871.73 (MB), peak = 3206.42 (MB)
[12/10 02:26:28   2301s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --0.80 [4]--
[12/10 02:26:28   2301s] ### init_flow_edge starts on Sat Dec 10 02:26:28 2022 with memory = 2871.80 (MB), peak = 3206.42 (MB)
[12/10 02:26:28   2301s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --0.78 [4]--
[12/10 02:26:28   2301s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --0.79 [4]--
[12/10 02:26:28   2301s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --0.94 [4]--
[12/10 02:26:28   2301s] #
[12/10 02:26:28   2301s] #Global routing initialization is done on Sat Dec 10 02:26:28 2022
[12/10 02:26:28   2301s] #
[12/10 02:26:28   2301s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2871.80 (MB), peak = 3206.42 (MB)
[12/10 02:26:28   2301s] #
[12/10 02:26:28   2301s] ### routing large nets 
[12/10 02:26:28   2301s] #start global routing iteration 1...
[12/10 02:26:28   2301s] ### init_flow_edge starts on Sat Dec 10 02:26:28 2022 with memory = 2871.80 (MB), peak = 3206.42 (MB)
[12/10 02:26:28   2301s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --1.14 [4]--
[12/10 02:26:28   2301s] ### routing at level 3 (topmost level) iter 0
[12/10 02:26:28   2301s] ### Uniform Hboxes (4x4)
[12/10 02:26:28   2301s] ### routing at level 2 iter 0 for 0 hboxes
[12/10 02:26:29   2302s] ### Uniform Hboxes (17x17)
[12/10 02:26:29   2302s] ### routing at level 1 iter 0 for 0 hboxes
[12/10 02:26:29   2302s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2893.98 (MB), peak = 3206.42 (MB)
[12/10 02:26:29   2302s] #
[12/10 02:26:29   2302s] #start global routing iteration 2...
[12/10 02:26:29   2302s] ### init_flow_edge starts on Sat Dec 10 02:26:29 2022 with memory = 2893.98 (MB), peak = 3206.42 (MB)
[12/10 02:26:29   2302s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --1.61 [4]--
[12/10 02:26:29   2302s] ### cal_flow starts on Sat Dec 10 02:26:29 2022 with memory = 2894.36 (MB), peak = 3206.42 (MB)
[12/10 02:26:29   2302s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --0.99 [4]--
[12/10 02:26:29   2302s] ### Uniform Hboxes (4x4)
[12/10 02:26:29   2302s] ### routing at level 1 iter 0 for 0 hboxes
[12/10 02:26:40   2326s] ### measure_qor starts on Sat Dec 10 02:26:40 2022 with memory = 3013.90 (MB), peak = 3206.42 (MB)
[12/10 02:26:40   2326s] ### measure_congestion starts on Sat Dec 10 02:26:40 2022 with memory = 3013.90 (MB), peak = 3206.42 (MB)
[12/10 02:26:40   2326s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --0.99 [4]--
[12/10 02:26:40   2326s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --3.46 [4]--
[12/10 02:26:40   2326s] #cpu time = 00:00:24, elapsed time = 00:00:11, memory = 2978.09 (MB), peak = 3206.42 (MB)
[12/10 02:26:40   2326s] #
[12/10 02:26:40   2326s] #start global routing iteration 3...
[12/10 02:26:40   2327s] ### init_flow_edge starts on Sat Dec 10 02:26:40 2022 with memory = 2978.09 (MB), peak = 3206.42 (MB)
[12/10 02:26:40   2327s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.94 [4]--
[12/10 02:26:40   2327s] ### cal_flow starts on Sat Dec 10 02:26:40 2022 with memory = 2978.08 (MB), peak = 3206.42 (MB)
[12/10 02:26:40   2327s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --0.99 [4]--
[12/10 02:26:40   2327s] ### routing at level 2 (topmost level) iter 0
[12/10 02:26:50   2336s] ### measure_qor starts on Sat Dec 10 02:26:50 2022 with memory = 2978.33 (MB), peak = 3206.42 (MB)
[12/10 02:26:50   2336s] ### measure_congestion starts on Sat Dec 10 02:26:50 2022 with memory = 2978.33 (MB), peak = 3206.42 (MB)
[12/10 02:26:50   2336s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.00 [4]--
[12/10 02:26:50   2336s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --3.22 [4]--
[12/10 02:26:50   2337s] ### routing at level 2 (topmost level) iter 1
[12/10 02:26:53   2340s] ### measure_qor starts on Sat Dec 10 02:26:53 2022 with memory = 2978.59 (MB), peak = 3206.42 (MB)
[12/10 02:26:53   2340s] ### measure_congestion starts on Sat Dec 10 02:26:53 2022 with memory = 2978.59 (MB), peak = 3206.42 (MB)
[12/10 02:26:53   2340s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.00 [4]--
[12/10 02:26:53   2340s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --3.19 [4]--
[12/10 02:26:53   2340s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 2976.30 (MB), peak = 3206.42 (MB)
[12/10 02:26:53   2340s] #
[12/10 02:26:53   2340s] #start global routing iteration 4...
[12/10 02:26:53   2340s] ### Uniform Hboxes (4x4)
[12/10 02:26:53   2341s] ### routing at level 1 iter 0 for 0 hboxes
[12/10 02:27:06   2362s] ### measure_qor starts on Sat Dec 10 02:27:06 2022 with memory = 3023.72 (MB), peak = 3206.42 (MB)
[12/10 02:27:06   2362s] ### measure_congestion starts on Sat Dec 10 02:27:06 2022 with memory = 3023.72 (MB), peak = 3206.42 (MB)
[12/10 02:27:06   2362s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB --0.99 [4]--
[12/10 02:27:06   2362s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB --2.18 [4]--
[12/10 02:27:06   2362s] ### measure_congestion starts on Sat Dec 10 02:27:06 2022 with memory = 3023.72 (MB), peak = 3206.42 (MB)
[12/10 02:27:06   2362s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB --0.99 [4]--
[12/10 02:27:06   2362s] ### Uniform Hboxes (4x4)
[12/10 02:27:06   2362s] ### routing at level 1 iter 1 for 0 hboxes
[12/10 02:28:35   2562s] ### measure_qor starts on Sat Dec 10 02:28:35 2022 with memory = 3141.35 (MB), peak = 3206.42 (MB)
[12/10 02:28:35   2562s] ### measure_congestion starts on Sat Dec 10 02:28:35 2022 with memory = 3141.35 (MB), peak = 3206.42 (MB)
[12/10 02:28:35   2562s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.1 GB --0.99 [4]--
[12/10 02:28:36   2563s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.1 GB --3.42 [4]--
[12/10 02:28:36   2563s] #cpu time = 00:03:43, elapsed time = 00:01:43, memory = 3105.24 (MB), peak = 3206.42 (MB)
[12/10 02:28:36   2563s] #
[12/10 02:28:36   2563s] ### route_end starts on Sat Dec 10 02:28:36 2022 with memory = 3105.24 (MB), peak = 3206.42 (MB)
[12/10 02:28:36   2563s] #
[12/10 02:28:36   2563s] #Total number of trivial nets (e.g. < 2 pins) = 2480 (skipped).
[12/10 02:28:36   2563s] #Total number of nets with skipped attribute = 2 (skipped).
[12/10 02:28:36   2563s] #Total number of routable nets = 155570.
[12/10 02:28:36   2563s] #Total number of nets in the design = 158052.
[12/10 02:28:36   2563s] #
[12/10 02:28:36   2563s] #155570 routable nets have routed wires.
[12/10 02:28:36   2563s] #2 skipped nets have only detail routed wires.
[12/10 02:28:36   2563s] #38 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/10 02:28:36   2563s] #318 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/10 02:28:36   2563s] #
[12/10 02:28:36   2563s] #Routed nets constraints summary:
[12/10 02:28:36   2563s] #------------------------------------------------
[12/10 02:28:36   2563s] #        Rules   Pref Extra Space   Unconstrained  
[12/10 02:28:36   2563s] #------------------------------------------------
[12/10 02:28:36   2563s] #      Default                 38          155214  
[12/10 02:28:36   2563s] #------------------------------------------------
[12/10 02:28:36   2563s] #        Total                 38          155214  
[12/10 02:28:36   2563s] #------------------------------------------------
[12/10 02:28:36   2563s] #
[12/10 02:28:36   2563s] #Routing constraints summary of the whole design:
[12/10 02:28:36   2563s] #------------------------------------------------
[12/10 02:28:36   2563s] #        Rules   Pref Extra Space   Unconstrained  
[12/10 02:28:36   2563s] #------------------------------------------------
[12/10 02:28:36   2563s] #      Default                356          155216  
[12/10 02:28:36   2563s] #------------------------------------------------
[12/10 02:28:36   2563s] #        Total                356          155216  
[12/10 02:28:36   2563s] #------------------------------------------------
[12/10 02:28:36   2563s] #
[12/10 02:28:36   2563s] ### adjust_flow_per_partial_route_obs starts on Sat Dec 10 02:28:36 2022 with memory = 3105.24 (MB), peak = 3206.42 (MB)
[12/10 02:28:36   2563s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB --1.04 [4]--
[12/10 02:28:36   2563s] ### cal_base_flow starts on Sat Dec 10 02:28:36 2022 with memory = 3105.24 (MB), peak = 3206.42 (MB)
[12/10 02:28:36   2563s] ### init_flow_edge starts on Sat Dec 10 02:28:36 2022 with memory = 3105.24 (MB), peak = 3206.42 (MB)
[12/10 02:28:36   2563s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB --1.65 [4]--
[12/10 02:28:36   2563s] ### cal_flow starts on Sat Dec 10 02:28:36 2022 with memory = 3105.23 (MB), peak = 3206.42 (MB)
[12/10 02:28:37   2564s] ### cal_flow cpu:00:00:01, real:00:00:01, mem:3.0 GB, peak:3.1 GB --1.00 [4]--
[12/10 02:28:37   2564s] ### cal_base_flow cpu:00:00:01, real:00:00:01, mem:3.0 GB, peak:3.1 GB --1.00 [4]--
[12/10 02:28:37   2564s] ### report_overcon starts on Sat Dec 10 02:28:37 2022 with memory = 3105.23 (MB), peak = 3206.42 (MB)
[12/10 02:28:37   2564s] #
[12/10 02:28:37   2564s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/10 02:28:37   2564s] #
[12/10 02:28:37   2564s] #                 OverCon       OverCon       OverCon       OverCon          
[12/10 02:28:37   2564s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[12/10 02:28:37   2564s] #     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon  Flow/Cap
[12/10 02:28:37   2564s] #  ----------------------------------------------------------------------------------------
[12/10 02:28:37   2564s] #  M1            6(0.10%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.10%)     0.90  
[12/10 02:28:37   2564s] #  M2          116(0.15%)     15(0.02%)      3(0.00%)      1(0.00%)   (0.18%)     0.54  
[12/10 02:28:37   2564s] #  M3          695(0.92%)    142(0.19%)     19(0.03%)      0(0.00%)   (1.13%)     0.61  
[12/10 02:28:37   2564s] #  M4            6(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)     0.32  
[12/10 02:28:37   2564s] #  M5          121(0.16%)      1(0.00%)      0(0.00%)      0(0.00%)   (0.16%)     0.22  
[12/10 02:28:37   2564s] #  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.03  
[12/10 02:28:37   2564s] #  ----------------------------------------------------------------------------------------
[12/10 02:28:37   2564s] #     Total    944(0.25%)    158(0.04%)     22(0.01%)      1(0.00%)   (0.29%)
[12/10 02:28:37   2564s] #
[12/10 02:28:37   2564s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
[12/10 02:28:37   2564s] #  Overflow after GR: 0.26% H + 0.04% V
[12/10 02:28:37   2564s] #
[12/10 02:28:37   2564s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB --0.99 [4]--
[12/10 02:28:37   2564s] ### cal_base_flow starts on Sat Dec 10 02:28:37 2022 with memory = 3105.23 (MB), peak = 3206.42 (MB)
[12/10 02:28:37   2564s] ### init_flow_edge starts on Sat Dec 10 02:28:37 2022 with memory = 3105.23 (MB), peak = 3206.42 (MB)
[12/10 02:28:37   2564s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB --1.67 [4]--
[12/10 02:28:37   2564s] ### cal_flow starts on Sat Dec 10 02:28:37 2022 with memory = 3105.23 (MB), peak = 3206.42 (MB)
[12/10 02:28:38   2565s] ### cal_flow cpu:00:00:01, real:00:00:01, mem:3.0 GB, peak:3.1 GB --1.00 [4]--
[12/10 02:28:38   2565s] ### cal_base_flow cpu:00:00:01, real:00:00:01, mem:3.0 GB, peak:3.1 GB --1.00 [4]--
[12/10 02:28:38   2565s] ### generate_cong_map_content starts on Sat Dec 10 02:28:38 2022 with memory = 3105.23 (MB), peak = 3206.42 (MB)
[12/10 02:28:38   2565s] ### Sync with Inovus CongMap starts on Sat Dec 10 02:28:38 2022 with memory = 3106.39 (MB), peak = 3206.42 (MB)
[12/10 02:28:38   2565s] #Hotspot report including placement blocked areas
[12/10 02:28:38   2565s] OPERPROF: Starting HotSpotCal at level 1, MEM:3586.5M, EPOCH TIME: 1670660918.084416
[12/10 02:28:38   2565s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/10 02:28:38   2565s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[12/10 02:28:38   2565s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/10 02:28:38   2565s] [hotspot] |   M1(H)    |          0.26 |          0.26 |   639.74   799.85   671.74   825.00 |
[12/10 02:28:38   2565s] [hotspot] |   M2(V)    |          0.52 |          1.84 |   639.74    95.84   671.74   127.84 |
[12/10 02:28:38   2565s] [hotspot] |   M3(H)    |         48.33 |         70.23 |   639.74   111.84   671.74   175.84 |
[12/10 02:28:38   2565s] [hotspot] |   M4(V)    |          0.00 |          0.00 |   (none)                            |
[12/10 02:28:38   2565s] [hotspot] |   M5(H)    |          1.31 |          1.31 |   639.74   127.84   671.74   159.84 |
[12/10 02:28:38   2565s] [hotspot] |   M6(V)    |          0.00 |          0.00 |   (none)                            |
[12/10 02:28:38   2565s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/10 02:28:38   2565s] [hotspot] |   worst    | (M3)    48.33 | (M3)    70.23 |                                     |
[12/10 02:28:38   2565s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/10 02:28:38   2565s] [hotspot] | all layers |         44.98 |         65.57 |                                     |
[12/10 02:28:38   2565s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/10 02:28:38   2565s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 44.98, normalized total congestion hotspot area = 65.57 (area is in unit of 4 std-cell row bins)
[12/10 02:28:38   2565s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 44.98/65.57 (area is in unit of 4 std-cell row bins)
[12/10 02:28:38   2565s] [hotspot] max/total 44.98/65.57, big hotspot (>10) total 54.43
[12/10 02:28:38   2565s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[12/10 02:28:38   2565s] [hotspot] +-----+-------------------------------------+---------------+
[12/10 02:28:38   2565s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/10 02:28:38   2565s] [hotspot] +-----+-------------------------------------+---------------+
[12/10 02:28:38   2565s] [hotspot] |  1  |   639.74   127.84   671.74   175.84 |       17.31   |
[12/10 02:28:38   2565s] [hotspot] +-----+-------------------------------------+---------------+
[12/10 02:28:38   2565s] [hotspot] |  2  |   639.74    95.84   671.74   127.84 |        4.98   |
[12/10 02:28:38   2565s] [hotspot] +-----+-------------------------------------+---------------+
[12/10 02:28:38   2565s] [hotspot] |  3  |   639.74   175.84   671.74   207.84 |        4.98   |
[12/10 02:28:38   2565s] [hotspot] +-----+-------------------------------------+---------------+
[12/10 02:28:38   2565s] [hotspot] |  4  |   639.74    63.84   671.74    95.84 |        4.00   |
[12/10 02:28:38   2565s] [hotspot] +-----+-------------------------------------+---------------+
[12/10 02:28:38   2565s] [hotspot] |  5  |   639.74   207.84   671.74   239.84 |        4.00   |
[12/10 02:28:38   2565s] [hotspot] +-----+-------------------------------------+---------------+
[12/10 02:28:38   2565s] Top 5 hotspots total area: 35.28
[12/10 02:28:38   2565s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.517, REAL:0.201, MEM:3586.5M, EPOCH TIME: 1670660918.285109
[12/10 02:28:38   2565s] ### Sync with Inovus CongMap cpu:00:00:01, real:00:00:00, mem:3.0 GB, peak:3.1 GB --2.56 [4]--
[12/10 02:28:38   2565s] ### generate_cong_map_content cpu:00:00:01, real:00:00:00, mem:3.0 GB, peak:3.1 GB --2.55 [4]--
[12/10 02:28:38   2565s] ### update starts on Sat Dec 10 02:28:38 2022 with memory = 3106.66 (MB), peak = 3206.42 (MB)
[12/10 02:28:38   2566s] #Complete Global Routing.
[12/10 02:28:38   2566s] #Total number of nets with non-default rule or having extra spacing = 356
[12/10 02:28:38   2566s] #Total wire length = 3349933 um.
[12/10 02:28:38   2566s] #Total half perimeter of net bounding box = 2845384 um.
[12/10 02:28:38   2566s] #Total wire length on LAYER M1 = 346 um.
[12/10 02:28:38   2566s] #Total wire length on LAYER M2 = 691023 um.
[12/10 02:28:38   2566s] #Total wire length on LAYER M3 = 1168473 um.
[12/10 02:28:38   2566s] #Total wire length on LAYER M4 = 820495 um.
[12/10 02:28:38   2566s] #Total wire length on LAYER M5 = 558592 um.
[12/10 02:28:38   2566s] #Total wire length on LAYER M6 = 111003 um.
[12/10 02:28:38   2566s] #Total wire length on LAYER M7 = 0 um.
[12/10 02:28:38   2566s] #Total wire length on LAYER M8 = 0 um.
[12/10 02:28:38   2566s] #Total wire length on LAYER M9 = 0 um.
[12/10 02:28:38   2566s] #Total number of vias = 1159083
[12/10 02:28:38   2566s] #Up-Via Summary (total 1159083):
[12/10 02:28:38   2566s] #           
[12/10 02:28:38   2566s] #-----------------------
[12/10 02:28:38   2566s] # M1             570400
[12/10 02:28:38   2566s] # M2             424831
[12/10 02:28:38   2566s] # M3             118264
[12/10 02:28:38   2566s] # M4              41107
[12/10 02:28:38   2566s] # M5               4481
[12/10 02:28:38   2566s] #-----------------------
[12/10 02:28:38   2566s] #               1159083 
[12/10 02:28:38   2566s] #
[12/10 02:28:38   2566s] ### update cpu:00:00:01, real:00:00:00, mem:3.0 GB, peak:3.1 GB --2.40 [4]--
[12/10 02:28:38   2566s] ### report_overcon starts on Sat Dec 10 02:28:38 2022 with memory = 3108.71 (MB), peak = 3206.42 (MB)
[12/10 02:28:38   2566s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB --1.00 [4]--
[12/10 02:28:38   2566s] ### report_overcon starts on Sat Dec 10 02:28:38 2022 with memory = 3108.71 (MB), peak = 3206.42 (MB)
[12/10 02:28:38   2566s] #Max overcon = 7 tracks.
[12/10 02:28:38   2566s] #Total overcon = 0.29%.
[12/10 02:28:38   2566s] #Worst layer Gcell overcon rate = 1.13%.
[12/10 02:28:38   2566s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB --0.99 [4]--
[12/10 02:28:38   2566s] ### route_end cpu:00:00:04, real:00:00:03, mem:3.0 GB, peak:3.1 GB --1.30 [4]--
[12/10 02:28:39   2567s] ### global_route design signature (35): route=772802618 net_attr=2062310170
[12/10 02:28:39   2567s] #
[12/10 02:28:39   2567s] #Global routing statistics:
[12/10 02:28:39   2567s] #Cpu time = 00:04:29
[12/10 02:28:39   2567s] #Elapsed time = 00:02:12
[12/10 02:28:39   2567s] #Increased memory = 246.09 (MB)
[12/10 02:28:39   2567s] #Total memory = 3093.70 (MB)
[12/10 02:28:39   2567s] #Peak memory = 3206.42 (MB)
[12/10 02:28:39   2567s] #
[12/10 02:28:39   2567s] #Finished global routing on Sat Dec 10 02:28:39 2022
[12/10 02:28:39   2567s] #
[12/10 02:28:39   2567s] #
[12/10 02:28:39   2567s] ### Time Record (Global Routing) is uninstalled.
[12/10 02:28:39   2567s] ### Time Record (Data Preparation) is installed.
[12/10 02:28:39   2568s] ### Time Record (Data Preparation) is uninstalled.
[12/10 02:28:40   2569s] ### track-assign external-init starts on Sat Dec 10 02:28:40 2022 with memory = 3087.53 (MB), peak = 3206.42 (MB)
[12/10 02:28:40   2569s] ### Time Record (Track Assignment) is installed.
[12/10 02:28:40   2569s] ### Time Record (Track Assignment) is uninstalled.
[12/10 02:28:40   2569s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB --1.47 [4]--
[12/10 02:28:40   2569s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3087.53 (MB), peak = 3206.42 (MB)
[12/10 02:28:40   2569s] ### track-assign engine-init starts on Sat Dec 10 02:28:40 2022 with memory = 3087.53 (MB), peak = 3206.42 (MB)
[12/10 02:28:40   2569s] ### Time Record (Track Assignment) is installed.
[12/10 02:28:40   2570s] ### track-assign engine-init cpu:00:00:01, real:00:00:00, mem:3.0 GB, peak:3.1 GB --1.18 [4]--
[12/10 02:28:40   2570s] ### track-assign core-engine starts on Sat Dec 10 02:28:40 2022 with memory = 3087.53 (MB), peak = 3206.42 (MB)
[12/10 02:28:40   2570s] #Start Track Assignment.
[12/10 02:28:49   2597s] #Done with 287074 horizontal wires in 9 hboxes and 252461 vertical wires in 9 hboxes.
[12/10 02:28:59   2626s] #Done with 69728 horizontal wires in 9 hboxes and 50408 vertical wires in 9 hboxes.
[12/10 02:29:01   2632s] #Done with 9 horizontal wires in 9 hboxes and 9 vertical wires in 9 hboxes.
[12/10 02:29:01   2632s] #
[12/10 02:29:01   2632s] #Track assignment summary:
[12/10 02:29:01   2632s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/10 02:29:01   2632s] #------------------------------------------------------------------------
[12/10 02:29:01   2632s] # M1           335.35 	 89.32%  	  0.00% 	 80.93%
[12/10 02:29:01   2632s] # M2        661639.13 	  0.04%  	  0.00% 	  0.00%
[12/10 02:29:01   2632s] # M3       1086594.29 	  0.13%  	  0.00% 	  0.01%
[12/10 02:29:01   2632s] # M4        776677.94 	  0.02%  	  0.00% 	  0.00%
[12/10 02:29:01   2632s] # M5        558380.43 	  0.01%  	  0.00% 	  0.00%
[12/10 02:29:01   2632s] # M6        110868.81 	  0.01%  	  0.00% 	  0.00%
[12/10 02:29:01   2632s] #------------------------------------------------------------------------
[12/10 02:29:01   2632s] # All     3194495.94  	  0.07% 	  0.00% 	  0.00%
[12/10 02:29:01   2632s] #Complete Track Assignment.
[12/10 02:29:02   2633s] #Total number of nets with non-default rule or having extra spacing = 356
[12/10 02:29:02   2633s] #Total wire length = 3309044 um.
[12/10 02:29:02   2633s] #Total half perimeter of net bounding box = 2845384 um.
[12/10 02:29:02   2633s] #Total wire length on LAYER M1 = 330 um.
[12/10 02:29:02   2633s] #Total wire length on LAYER M2 = 671633 um.
[12/10 02:29:02   2633s] #Total wire length on LAYER M3 = 1152806 um.
[12/10 02:29:02   2633s] #Total wire length on LAYER M4 = 815772 um.
[12/10 02:29:02   2633s] #Total wire length on LAYER M5 = 557761 um.
[12/10 02:29:02   2633s] #Total wire length on LAYER M6 = 110741 um.
[12/10 02:29:02   2633s] #Total wire length on LAYER M7 = 0 um.
[12/10 02:29:02   2633s] #Total wire length on LAYER M8 = 0 um.
[12/10 02:29:02   2633s] #Total wire length on LAYER M9 = 0 um.
[12/10 02:29:02   2633s] #Total number of vias = 1159083
[12/10 02:29:02   2633s] #Up-Via Summary (total 1159083):
[12/10 02:29:02   2633s] #           
[12/10 02:29:02   2633s] #-----------------------
[12/10 02:29:02   2633s] # M1             570400
[12/10 02:29:02   2633s] # M2             424831
[12/10 02:29:02   2633s] # M3             118264
[12/10 02:29:02   2633s] # M4              41107
[12/10 02:29:02   2633s] # M5               4481
[12/10 02:29:02   2633s] #-----------------------
[12/10 02:29:02   2633s] #               1159083 
[12/10 02:29:02   2633s] #
[12/10 02:29:02   2633s] ### track_assign design signature (38): route=1862917532
[12/10 02:29:02   2633s] ### track-assign core-engine cpu:00:01:04, real:00:00:21, mem:3.0 GB, peak:3.1 GB --2.98 [4]--
[12/10 02:29:02   2633s] ### Time Record (Track Assignment) is uninstalled.
[12/10 02:29:02   2634s] #cpu time = 00:01:05, elapsed time = 00:00:22, memory = 3087.51 (MB), peak = 3206.42 (MB)
[12/10 02:29:02   2634s] #
[12/10 02:29:03   2635s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/10 02:29:03   2635s] #Cpu time = 00:05:53
[12/10 02:29:03   2635s] #Elapsed time = 00:02:45
[12/10 02:29:03   2635s] #Increased memory = 265.08 (MB)
[12/10 02:29:03   2635s] #Total memory = 3087.51 (MB)
[12/10 02:29:03   2635s] #Peak memory = 3206.42 (MB)
[12/10 02:29:03   2635s] #Using multithreading with 4 threads.
[12/10 02:29:04   2635s] ### Time Record (Detail Routing) is installed.
[12/10 02:29:05   2637s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/10 02:29:05   2638s] #
[12/10 02:29:05   2638s] #Start Detail Routing..
[12/10 02:29:05   2638s] #start initial detail routing ...
[12/10 02:29:06   2639s] ### Design has 0 dirty nets, 224403 dirty-areas)
[12/10 02:29:47   2799s] #    completing 10% with 2141 violations
[12/10 02:29:47   2799s] #    elapsed time = 00:00:42, memory = 3247.09 (MB)
[12/10 02:30:28   2961s] #    completing 20% with 3963 violations
[12/10 02:30:28   2961s] #    elapsed time = 00:01:23, memory = 3259.86 (MB)
[12/10 02:31:09   3123s] #    completing 30% with 5391 violations
[12/10 02:31:09   3123s] #    elapsed time = 00:02:04, memory = 3258.13 (MB)
[12/10 02:31:52   3289s] #    completing 40% with 6991 violations
[12/10 02:31:52   3289s] #    elapsed time = 00:02:47, memory = 3327.18 (MB)
[12/10 02:32:36   3453s] #    completing 50% with 8817 violations
[12/10 02:32:36   3453s] #    elapsed time = 00:03:30, memory = 3329.22 (MB)
[12/10 02:33:19   3614s] #    completing 60% with 10003 violations
[12/10 02:33:19   3614s] #    elapsed time = 00:04:14, memory = 3329.83 (MB)
[12/10 02:33:58   3766s] #    completing 70% with 11135 violations
[12/10 02:33:58   3766s] #    elapsed time = 00:04:53, memory = 3325.05 (MB)
[12/10 02:34:39   3925s] #    completing 80% with 12643 violations
[12/10 02:34:39   3925s] #    elapsed time = 00:05:34, memory = 3324.27 (MB)
[12/10 02:35:24   4089s] #    completing 90% with 13848 violations
[12/10 02:35:24   4089s] #    elapsed time = 00:06:19, memory = 3327.04 (MB)
[12/10 02:36:03   4243s] #    completing 100% with 14584 violations
[12/10 02:36:03   4243s] #    elapsed time = 00:06:58, memory = 3324.16 (MB)
[12/10 02:36:04   4246s] #   number of violations = 14584
[12/10 02:36:04   4246s] #
[12/10 02:36:04   4246s] #    By Layer and Type :
[12/10 02:36:04   4246s] #	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
[12/10 02:36:04   4246s] #	M1            8       17        5        0    13043        0        2    13075
[12/10 02:36:04   4246s] #	M2          240      129     1040       14        0       47       17     1487
[12/10 02:36:04   4246s] #	M3            2        1       16        0        0        0        0       19
[12/10 02:36:04   4246s] #	M4            1        0        1        0        0        0        0        2
[12/10 02:36:04   4246s] #	M5            0        0        0        0        0        0        0        0
[12/10 02:36:04   4246s] #	M6            0        0        1        0        0        0        0        1
[12/10 02:36:04   4246s] #	Totals      251      147     1063       14    13043       47       19    14584
[12/10 02:36:04   4246s] #45991 out of 209864 instances (21.9%) need to be verified(marked ipoed), dirty area = 14.6%.
[12/10 02:36:04   4246s] #100.0% of the total area is being checked for drcs
[12/10 02:36:32   4355s] #100.0% of the total area was checked
[12/10 02:36:32   4356s] #   number of violations = 14771
[12/10 02:36:32   4356s] #
[12/10 02:36:32   4356s] #    By Layer and Type :
[12/10 02:36:32   4356s] #	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
[12/10 02:36:32   4356s] #	M1            8       17        5        0    13225        0        2    13257
[12/10 02:36:32   4356s] #	M2          245      129     1040       14        0       47       17     1492
[12/10 02:36:32   4356s] #	M3            2        1       16        0        0        0        0       19
[12/10 02:36:32   4356s] #	M4            1        0        1        0        0        0        0        2
[12/10 02:36:32   4356s] #	M5            0        0        0        0        0        0        0        0
[12/10 02:36:32   4356s] #	M6            0        0        1        0        0        0        0        1
[12/10 02:36:32   4356s] #	Totals      256      147     1063       14    13225       47       19    14771
[12/10 02:36:32   4356s] #cpu time = 00:28:37, elapsed time = 00:07:27, memory = 3098.20 (MB), peak = 3333.72 (MB)
[12/10 02:36:36   4370s] #start 1st optimization iteration ...
[12/10 02:36:51   4427s] #    completing 10% with 12512 violations
[12/10 02:36:51   4427s] #    elapsed time = 00:00:14, memory = 3253.53 (MB)
[12/10 02:37:05   4483s] #    completing 20% with 10572 violations
[12/10 02:37:05   4483s] #    elapsed time = 00:00:29, memory = 3276.63 (MB)
[12/10 02:37:19   4538s] #    completing 30% with 8679 violations
[12/10 02:37:19   4538s] #    elapsed time = 00:00:43, memory = 3285.80 (MB)
[12/10 02:37:33   4591s] #    completing 40% with 7015 violations
[12/10 02:37:33   4591s] #    elapsed time = 00:00:57, memory = 3285.48 (MB)
[12/10 02:37:46   4643s] #    completing 50% with 5627 violations
[12/10 02:37:46   4643s] #    elapsed time = 00:01:10, memory = 3279.84 (MB)
[12/10 02:37:58   4689s] #    completing 60% with 4269 violations
[12/10 02:37:58   4689s] #    elapsed time = 00:01:22, memory = 3283.10 (MB)
[12/10 02:38:10   4736s] #    completing 70% with 3109 violations
[12/10 02:38:10   4736s] #    elapsed time = 00:01:34, memory = 3284.25 (MB)
[12/10 02:38:21   4780s] #    completing 80% with 1987 violations
[12/10 02:38:21   4780s] #    elapsed time = 00:01:45, memory = 3287.55 (MB)
[12/10 02:38:31   4819s] #    completing 90% with 1104 violations
[12/10 02:38:31   4819s] #    elapsed time = 00:01:55, memory = 3277.85 (MB)
[12/10 02:38:41   4856s] #    completing 100% with 305 violations
[12/10 02:38:41   4856s] #    elapsed time = 00:02:04, memory = 3281.82 (MB)
[12/10 02:38:41   4858s] #   number of violations = 305
[12/10 02:38:41   4858s] #
[12/10 02:38:41   4858s] #    By Layer and Type :
[12/10 02:38:41   4858s] #	         MetSpc   EOLSpc    Short     Loop   CutSpc   Totals
[12/10 02:38:41   4858s] #	M1            0        0        1        0      297      298
[12/10 02:38:41   4858s] #	M2            1        1        1        2        0        5
[12/10 02:38:41   4858s] #	M3            0        0        1        0        0        1
[12/10 02:38:41   4858s] #	M4            1        0        0        0        0        1
[12/10 02:38:41   4858s] #	Totals        2        1        3        2      297      305
[12/10 02:38:41   4858s] #cpu time = 00:08:08, elapsed time = 00:02:05, memory = 3102.52 (MB), peak = 3333.72 (MB)
[12/10 02:38:41   4858s] #start 2nd optimization iteration ...
[12/10 02:38:50   4893s] #   number of violations = 72
[12/10 02:38:50   4893s] #
[12/10 02:38:50   4893s] #    By Layer and Type :
[12/10 02:38:50   4893s] #	         MetSpc   EOLSpc    Short     Loop   CutSpc   Totals
[12/10 02:38:50   4893s] #	M1            0        0        0        0       65       65
[12/10 02:38:50   4893s] #	M2            2        1        0        1        0        4
[12/10 02:38:50   4893s] #	M3            0        1        1        0        0        2
[12/10 02:38:50   4893s] #	M4            1        0        0        0        0        1
[12/10 02:38:50   4893s] #	Totals        3        2        1        1       65       72
[12/10 02:38:50   4893s] #cpu time = 00:00:35, elapsed time = 00:00:09, memory = 3084.09 (MB), peak = 3333.72 (MB)
[12/10 02:38:50   4893s] #start 3rd optimization iteration ...
[12/10 02:38:53   4902s] #   number of violations = 36
[12/10 02:38:53   4902s] #
[12/10 02:38:53   4902s] #    By Layer and Type :
[12/10 02:38:53   4902s] #	         MetSpc   EOLSpc   CutSpc   Totals
[12/10 02:38:53   4902s] #	M1            0        0       28       28
[12/10 02:38:53   4902s] #	M2            2        2        0        4
[12/10 02:38:53   4902s] #	M3            2        0        0        2
[12/10 02:38:53   4902s] #	M4            2        0        0        2
[12/10 02:38:53   4902s] #	Totals        6        2       28       36
[12/10 02:38:53   4902s] #cpu time = 00:00:09, elapsed time = 00:00:02, memory = 3083.78 (MB), peak = 3333.72 (MB)
[12/10 02:38:53   4902s] #start 4th optimization iteration ...
[12/10 02:38:54   4907s] #   number of violations = 25
[12/10 02:38:54   4907s] #
[12/10 02:38:54   4907s] #    By Layer and Type :
[12/10 02:38:54   4907s] #	         MetSpc   CutSpc   Totals
[12/10 02:38:54   4907s] #	M1            0       21       21
[12/10 02:38:54   4907s] #	M2            0        0        0
[12/10 02:38:54   4907s] #	M3            2        0        2
[12/10 02:38:54   4907s] #	M4            2        0        2
[12/10 02:38:54   4907s] #	Totals        4       21       25
[12/10 02:38:54   4907s] #cpu time = 00:00:05, elapsed time = 00:00:01, memory = 3084.37 (MB), peak = 3333.72 (MB)
[12/10 02:38:54   4907s] #start 5th optimization iteration ...
[12/10 02:38:55   4910s] #   number of violations = 19
[12/10 02:38:55   4910s] #
[12/10 02:38:55   4910s] #    By Layer and Type :
[12/10 02:38:55   4910s] #	         MetSpc   CutSpc   Totals
[12/10 02:38:55   4910s] #	M1            0       15       15
[12/10 02:38:55   4910s] #	M2            0        0        0
[12/10 02:38:55   4910s] #	M3            2        0        2
[12/10 02:38:55   4910s] #	M4            2        0        2
[12/10 02:38:55   4910s] #	Totals        4       15       19
[12/10 02:38:55   4910s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3084.17 (MB), peak = 3333.72 (MB)
[12/10 02:38:55   4910s] #start 6th optimization iteration ...
[12/10 02:38:56   4914s] #   number of violations = 13
[12/10 02:38:56   4914s] #
[12/10 02:38:56   4914s] #    By Layer and Type :
[12/10 02:38:56   4914s] #	         MetSpc    Short   CutSpc      Mar   Totals
[12/10 02:38:56   4914s] #	M1            0        0        7        0        7
[12/10 02:38:56   4914s] #	M2            0        1        0        1        2
[12/10 02:38:56   4914s] #	M3            2        0        0        0        2
[12/10 02:38:56   4914s] #	M4            2        0        0        0        2
[12/10 02:38:56   4914s] #	Totals        4        1        7        1       13
[12/10 02:38:56   4914s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 3082.70 (MB), peak = 3333.72 (MB)
[12/10 02:38:56   4914s] #start 7th optimization iteration ...
[12/10 02:38:57   4917s] #   number of violations = 11
[12/10 02:38:57   4917s] #
[12/10 02:38:57   4917s] #    By Layer and Type :
[12/10 02:38:57   4917s] #	         MetSpc   CutSpc   Totals
[12/10 02:38:57   4917s] #	M1            0        7        7
[12/10 02:38:57   4917s] #	M2            0        0        0
[12/10 02:38:57   4917s] #	M3            2        0        2
[12/10 02:38:57   4917s] #	M4            2        0        2
[12/10 02:38:57   4917s] #	Totals        4        7       11
[12/10 02:38:57   4917s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3081.86 (MB), peak = 3333.72 (MB)
[12/10 02:38:57   4917s] #start 8th optimization iteration ...
[12/10 02:38:58   4920s] #   number of violations = 7
[12/10 02:38:58   4920s] #
[12/10 02:38:58   4920s] #    By Layer and Type :
[12/10 02:38:58   4920s] #	         MetSpc   CutSpc   Totals
[12/10 02:38:58   4920s] #	M1            0        3        3
[12/10 02:38:58   4920s] #	M2            0        0        0
[12/10 02:38:58   4920s] #	M3            2        0        2
[12/10 02:38:58   4920s] #	M4            2        0        2
[12/10 02:38:58   4920s] #	Totals        4        3        7
[12/10 02:38:58   4920s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3082.62 (MB), peak = 3333.72 (MB)
[12/10 02:38:58   4920s] #start 9th optimization iteration ...
[12/10 02:38:59   4921s] #   number of violations = 5
[12/10 02:38:59   4921s] #
[12/10 02:38:59   4921s] #    By Layer and Type :
[12/10 02:38:59   4921s] #	         MetSpc   CutSpc   Totals
[12/10 02:38:59   4921s] #	M1            0        1        1
[12/10 02:38:59   4921s] #	M2            0        0        0
[12/10 02:38:59   4921s] #	M3            2        0        2
[12/10 02:38:59   4921s] #	M4            2        0        2
[12/10 02:38:59   4921s] #	Totals        4        1        5
[12/10 02:38:59   4921s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3084.20 (MB), peak = 3333.72 (MB)
[12/10 02:38:59   4921s] #start 10th optimization iteration ...
[12/10 02:38:59   4923s] #   number of violations = 5
[12/10 02:38:59   4923s] #
[12/10 02:38:59   4923s] #    By Layer and Type :
[12/10 02:38:59   4923s] #	         MetSpc   CutSpc   Totals
[12/10 02:38:59   4923s] #	M1            0        1        1
[12/10 02:38:59   4923s] #	M2            0        0        0
[12/10 02:38:59   4923s] #	M3            2        0        2
[12/10 02:38:59   4923s] #	M4            2        0        2
[12/10 02:38:59   4923s] #	Totals        4        1        5
[12/10 02:38:59   4923s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3084.37 (MB), peak = 3333.72 (MB)
[12/10 02:38:59   4923s] #start 11th optimization iteration ...
[12/10 02:39:00   4925s] #   number of violations = 4
[12/10 02:39:00   4925s] #
[12/10 02:39:00   4925s] #    By Layer and Type :
[12/10 02:39:00   4925s] #	         MetSpc   Totals
[12/10 02:39:00   4925s] #	M1            0        0
[12/10 02:39:00   4925s] #	M2            0        0
[12/10 02:39:00   4925s] #	M3            2        2
[12/10 02:39:00   4925s] #	M4            2        2
[12/10 02:39:00   4925s] #	Totals        4        4
[12/10 02:39:00   4925s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3083.48 (MB), peak = 3333.72 (MB)
[12/10 02:39:00   4925s] #start 12th optimization iteration ...
[12/10 02:39:01   4927s] #   number of violations = 4
[12/10 02:39:01   4927s] #
[12/10 02:39:01   4927s] #    By Layer and Type :
[12/10 02:39:01   4927s] #	         MetSpc   Totals
[12/10 02:39:01   4927s] #	M1            0        0
[12/10 02:39:01   4927s] #	M2            0        0
[12/10 02:39:01   4927s] #	M3            2        2
[12/10 02:39:01   4927s] #	M4            2        2
[12/10 02:39:01   4927s] #	Totals        4        4
[12/10 02:39:01   4927s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3082.14 (MB), peak = 3333.72 (MB)
[12/10 02:39:01   4927s] #start 13th optimization iteration ...
[12/10 02:39:01   4928s] #   number of violations = 4
[12/10 02:39:01   4928s] #
[12/10 02:39:01   4928s] #    By Layer and Type :
[12/10 02:39:01   4928s] #	         MetSpc   Totals
[12/10 02:39:01   4928s] #	M1            0        0
[12/10 02:39:01   4928s] #	M2            0        0
[12/10 02:39:01   4928s] #	M3            2        2
[12/10 02:39:01   4928s] #	M4            2        2
[12/10 02:39:01   4928s] #	Totals        4        4
[12/10 02:39:01   4928s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3082.03 (MB), peak = 3333.72 (MB)
[12/10 02:39:01   4928s] #start 14th optimization iteration ...
[12/10 02:39:02   4930s] #   number of violations = 4
[12/10 02:39:02   4930s] #
[12/10 02:39:02   4930s] #    By Layer and Type :
[12/10 02:39:02   4930s] #	         MetSpc   Totals
[12/10 02:39:02   4930s] #	M1            0        0
[12/10 02:39:02   4930s] #	M2            0        0
[12/10 02:39:02   4930s] #	M3            2        2
[12/10 02:39:02   4930s] #	M4            2        2
[12/10 02:39:02   4930s] #	Totals        4        4
[12/10 02:39:02   4930s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3081.80 (MB), peak = 3333.72 (MB)
[12/10 02:39:02   4930s] #start 15th optimization iteration ...
[12/10 02:39:02   4932s] #   number of violations = 4
[12/10 02:39:02   4932s] #
[12/10 02:39:02   4932s] #    By Layer and Type :
[12/10 02:39:02   4932s] #	         MetSpc   Totals
[12/10 02:39:02   4932s] #	M1            0        0
[12/10 02:39:02   4932s] #	M2            0        0
[12/10 02:39:02   4932s] #	M3            2        2
[12/10 02:39:02   4932s] #	M4            2        2
[12/10 02:39:02   4932s] #	Totals        4        4
[12/10 02:39:02   4932s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3082.06 (MB), peak = 3333.72 (MB)
[12/10 02:39:02   4932s] #start 16th optimization iteration ...
[12/10 02:39:03   4933s] #   number of violations = 4
[12/10 02:39:03   4933s] #
[12/10 02:39:03   4933s] #    By Layer and Type :
[12/10 02:39:03   4933s] #	         MetSpc   Totals
[12/10 02:39:03   4933s] #	M1            0        0
[12/10 02:39:03   4933s] #	M2            0        0
[12/10 02:39:03   4933s] #	M3            2        2
[12/10 02:39:03   4933s] #	M4            2        2
[12/10 02:39:03   4933s] #	Totals        4        4
[12/10 02:39:03   4933s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3082.00 (MB), peak = 3333.72 (MB)
[12/10 02:39:03   4933s] #start 17th optimization iteration ...
[12/10 02:39:04   4935s] #   number of violations = 4
[12/10 02:39:04   4935s] #
[12/10 02:39:04   4935s] #    By Layer and Type :
[12/10 02:39:04   4935s] #	         MetSpc   Totals
[12/10 02:39:04   4935s] #	M1            0        0
[12/10 02:39:04   4935s] #	M2            0        0
[12/10 02:39:04   4935s] #	M3            2        2
[12/10 02:39:04   4935s] #	M4            2        2
[12/10 02:39:04   4935s] #	Totals        4        4
[12/10 02:39:04   4935s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3081.42 (MB), peak = 3333.72 (MB)
[12/10 02:39:04   4935s] #start 18th optimization iteration ...
[12/10 02:39:04   4936s] #   number of violations = 4
[12/10 02:39:04   4936s] #
[12/10 02:39:04   4936s] #    By Layer and Type :
[12/10 02:39:04   4936s] #	         MetSpc   Totals
[12/10 02:39:04   4936s] #	M1            0        0
[12/10 02:39:04   4936s] #	M2            0        0
[12/10 02:39:04   4936s] #	M3            2        2
[12/10 02:39:04   4936s] #	M4            2        2
[12/10 02:39:04   4936s] #	Totals        4        4
[12/10 02:39:04   4936s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3081.47 (MB), peak = 3333.72 (MB)
[12/10 02:39:05   4936s] #start 19th optimization iteration ...
[12/10 02:39:05   4938s] #   number of violations = 4
[12/10 02:39:05   4938s] #
[12/10 02:39:05   4938s] #    By Layer and Type :
[12/10 02:39:05   4938s] #	         MetSpc   Totals
[12/10 02:39:05   4938s] #	M1            0        0
[12/10 02:39:05   4938s] #	M2            0        0
[12/10 02:39:05   4938s] #	M3            2        2
[12/10 02:39:05   4938s] #	M4            2        2
[12/10 02:39:05   4938s] #	Totals        4        4
[12/10 02:39:05   4938s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3081.35 (MB), peak = 3333.72 (MB)
[12/10 02:39:05   4938s] #start 20th optimization iteration ...
[12/10 02:39:06   4940s] #   number of violations = 4
[12/10 02:39:06   4940s] #
[12/10 02:39:06   4940s] #    By Layer and Type :
[12/10 02:39:06   4940s] #	         MetSpc   Totals
[12/10 02:39:06   4940s] #	M1            0        0
[12/10 02:39:06   4940s] #	M2            0        0
[12/10 02:39:06   4940s] #	M3            2        2
[12/10 02:39:06   4940s] #	M4            2        2
[12/10 02:39:06   4940s] #	Totals        4        4
[12/10 02:39:06   4940s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3082.38 (MB), peak = 3333.72 (MB)
[12/10 02:39:06   4940s] #start 21th optimization iteration ...
[12/10 02:39:06   4941s] #   number of violations = 4
[12/10 02:39:06   4941s] #
[12/10 02:39:06   4941s] #    By Layer and Type :
[12/10 02:39:06   4941s] #	         MetSpc   Totals
[12/10 02:39:06   4941s] #	M1            0        0
[12/10 02:39:06   4941s] #	M2            0        0
[12/10 02:39:06   4941s] #	M3            2        2
[12/10 02:39:06   4941s] #	M4            2        2
[12/10 02:39:06   4941s] #	Totals        4        4
[12/10 02:39:06   4941s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3081.70 (MB), peak = 3333.72 (MB)
[12/10 02:39:06   4941s] #start 22th optimization iteration ...
[12/10 02:39:07   4943s] #   number of violations = 4
[12/10 02:39:07   4943s] #
[12/10 02:39:07   4943s] #    By Layer and Type :
[12/10 02:39:07   4943s] #	         MetSpc   Totals
[12/10 02:39:07   4943s] #	M1            0        0
[12/10 02:39:07   4943s] #	M2            0        0
[12/10 02:39:07   4943s] #	M3            2        2
[12/10 02:39:07   4943s] #	M4            2        2
[12/10 02:39:07   4943s] #	Totals        4        4
[12/10 02:39:07   4943s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3081.51 (MB), peak = 3333.72 (MB)
[12/10 02:39:08   4945s] #Complete Detail Routing.
[12/10 02:39:08   4945s] #Total number of nets with non-default rule or having extra spacing = 356
[12/10 02:39:08   4945s] #Total wire length = 3637399 um.
[12/10 02:39:08   4945s] #Total half perimeter of net bounding box = 2845384 um.
[12/10 02:39:08   4945s] #Total wire length on LAYER M1 = 10881 um.
[12/10 02:39:08   4945s] #Total wire length on LAYER M2 = 807541 um.
[12/10 02:39:08   4945s] #Total wire length on LAYER M3 = 1158570 um.
[12/10 02:39:08   4945s] #Total wire length on LAYER M4 = 930968 um.
[12/10 02:39:08   4945s] #Total wire length on LAYER M5 = 611637 um.
[12/10 02:39:08   4945s] #Total wire length on LAYER M6 = 117801 um.
[12/10 02:39:08   4945s] #Total wire length on LAYER M7 = 0 um.
[12/10 02:39:08   4945s] #Total wire length on LAYER M8 = 0 um.
[12/10 02:39:08   4945s] #Total wire length on LAYER M9 = 0 um.
[12/10 02:39:08   4945s] #Total number of vias = 1341688
[12/10 02:39:08   4945s] #Up-Via Summary (total 1341688):
[12/10 02:39:08   4945s] #           
[12/10 02:39:08   4945s] #-----------------------
[12/10 02:39:08   4945s] # M1             577658
[12/10 02:39:08   4945s] # M2             524811
[12/10 02:39:08   4945s] # M3             175601
[12/10 02:39:08   4945s] # M4              57641
[12/10 02:39:08   4945s] # M5               5977
[12/10 02:39:08   4945s] #-----------------------
[12/10 02:39:08   4945s] #               1341688 
[12/10 02:39:08   4945s] #
[12/10 02:39:08   4945s] #Total number of DRC violations = 4
[12/10 02:39:08   4945s] #Total number of violations on LAYER M1 = 0
[12/10 02:39:08   4945s] #Total number of violations on LAYER M2 = 0
[12/10 02:39:08   4945s] #Total number of violations on LAYER M3 = 2
[12/10 02:39:08   4945s] #Total number of violations on LAYER M4 = 2
[12/10 02:39:08   4945s] #Total number of violations on LAYER M5 = 0
[12/10 02:39:08   4945s] #Total number of violations on LAYER M6 = 0
[12/10 02:39:08   4945s] #Total number of violations on LAYER M7 = 0
[12/10 02:39:08   4945s] #Total number of violations on LAYER M8 = 0
[12/10 02:39:08   4945s] #Total number of violations on LAYER M9 = 0
[12/10 02:39:08   4946s] ### Time Record (Detail Routing) is uninstalled.
[12/10 02:39:08   4946s] #Cpu time = 00:38:32
[12/10 02:39:08   4946s] #Elapsed time = 00:10:05
[12/10 02:39:08   4946s] #Increased memory = -6.09 (MB)
[12/10 02:39:08   4946s] #Total memory = 3081.42 (MB)
[12/10 02:39:08   4946s] #Peak memory = 3333.72 (MB)
[12/10 02:39:08   4946s] ### Time Record (Antenna Fixing) is installed.
[12/10 02:39:08   4947s] #
[12/10 02:39:08   4947s] #start routing for process antenna violation fix ...
[12/10 02:39:09   4949s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/10 02:39:11   4955s] #
[12/10 02:39:11   4955s] #    By Layer and Type :
[12/10 02:39:11   4955s] #	         MetSpc   Totals
[12/10 02:39:11   4955s] #	M1            0        0
[12/10 02:39:11   4955s] #	M2            0        0
[12/10 02:39:11   4955s] #	M3            2        2
[12/10 02:39:11   4955s] #	M4            2        2
[12/10 02:39:11   4955s] #	Totals        4        4
[12/10 02:39:11   4955s] #cpu time = 00:00:08, elapsed time = 00:00:03, memory = 3081.38 (MB), peak = 3333.72 (MB)
[12/10 02:39:11   4955s] #
[12/10 02:39:11   4956s] #Total number of nets with non-default rule or having extra spacing = 356
[12/10 02:39:11   4956s] #Total wire length = 3637399 um.
[12/10 02:39:11   4956s] #Total half perimeter of net bounding box = 2845384 um.
[12/10 02:39:11   4956s] #Total wire length on LAYER M1 = 10881 um.
[12/10 02:39:11   4956s] #Total wire length on LAYER M2 = 807541 um.
[12/10 02:39:11   4956s] #Total wire length on LAYER M3 = 1158570 um.
[12/10 02:39:11   4956s] #Total wire length on LAYER M4 = 930968 um.
[12/10 02:39:11   4956s] #Total wire length on LAYER M5 = 611637 um.
[12/10 02:39:11   4956s] #Total wire length on LAYER M6 = 117801 um.
[12/10 02:39:11   4956s] #Total wire length on LAYER M7 = 0 um.
[12/10 02:39:11   4956s] #Total wire length on LAYER M8 = 0 um.
[12/10 02:39:11   4956s] #Total wire length on LAYER M9 = 0 um.
[12/10 02:39:11   4956s] #Total number of vias = 1341688
[12/10 02:39:11   4956s] #Up-Via Summary (total 1341688):
[12/10 02:39:11   4956s] #           
[12/10 02:39:11   4956s] #-----------------------
[12/10 02:39:11   4956s] # M1             577658
[12/10 02:39:11   4956s] # M2             524811
[12/10 02:39:11   4956s] # M3             175601
[12/10 02:39:11   4956s] # M4              57641
[12/10 02:39:11   4956s] # M5               5977
[12/10 02:39:11   4956s] #-----------------------
[12/10 02:39:11   4956s] #               1341688 
[12/10 02:39:11   4956s] #
[12/10 02:39:11   4956s] #Total number of DRC violations = 4
[12/10 02:39:11   4956s] #Total number of process antenna violations = 0
[12/10 02:39:11   4956s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/10 02:39:11   4956s] #Total number of violations on LAYER M1 = 0
[12/10 02:39:11   4956s] #Total number of violations on LAYER M2 = 0
[12/10 02:39:11   4956s] #Total number of violations on LAYER M3 = 2
[12/10 02:39:11   4956s] #Total number of violations on LAYER M4 = 2
[12/10 02:39:11   4956s] #Total number of violations on LAYER M5 = 0
[12/10 02:39:11   4956s] #Total number of violations on LAYER M6 = 0
[12/10 02:39:11   4956s] #Total number of violations on LAYER M7 = 0
[12/10 02:39:11   4956s] #Total number of violations on LAYER M8 = 0
[12/10 02:39:11   4956s] #Total number of violations on LAYER M9 = 0
[12/10 02:39:11   4956s] #
[12/10 02:39:15   4972s] #
[12/10 02:39:15   4972s] #Total number of nets with non-default rule or having extra spacing = 356
[12/10 02:39:15   4972s] #Total wire length = 3637399 um.
[12/10 02:39:15   4972s] #Total half perimeter of net bounding box = 2845384 um.
[12/10 02:39:15   4972s] #Total wire length on LAYER M1 = 10881 um.
[12/10 02:39:15   4972s] #Total wire length on LAYER M2 = 807541 um.
[12/10 02:39:15   4972s] #Total wire length on LAYER M3 = 1158570 um.
[12/10 02:39:15   4972s] #Total wire length on LAYER M4 = 930968 um.
[12/10 02:39:15   4972s] #Total wire length on LAYER M5 = 611637 um.
[12/10 02:39:15   4972s] #Total wire length on LAYER M6 = 117801 um.
[12/10 02:39:15   4972s] #Total wire length on LAYER M7 = 0 um.
[12/10 02:39:15   4972s] #Total wire length on LAYER M8 = 0 um.
[12/10 02:39:15   4972s] #Total wire length on LAYER M9 = 0 um.
[12/10 02:39:15   4972s] #Total number of vias = 1341688
[12/10 02:39:15   4972s] #Up-Via Summary (total 1341688):
[12/10 02:39:15   4972s] #           
[12/10 02:39:15   4972s] #-----------------------
[12/10 02:39:15   4972s] # M1             577658
[12/10 02:39:15   4972s] # M2             524811
[12/10 02:39:15   4972s] # M3             175601
[12/10 02:39:15   4972s] # M4              57641
[12/10 02:39:15   4972s] # M5               5977
[12/10 02:39:15   4972s] #-----------------------
[12/10 02:39:15   4972s] #               1341688 
[12/10 02:39:15   4972s] #
[12/10 02:39:15   4972s] #Total number of DRC violations = 4
[12/10 02:39:15   4972s] #Total number of process antenna violations = 0
[12/10 02:39:15   4972s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/10 02:39:15   4972s] #Total number of violations on LAYER M1 = 0
[12/10 02:39:15   4972s] #Total number of violations on LAYER M2 = 0
[12/10 02:39:15   4972s] #Total number of violations on LAYER M3 = 2
[12/10 02:39:15   4972s] #Total number of violations on LAYER M4 = 2
[12/10 02:39:15   4972s] #Total number of violations on LAYER M5 = 0
[12/10 02:39:15   4972s] #Total number of violations on LAYER M6 = 0
[12/10 02:39:15   4972s] #Total number of violations on LAYER M7 = 0
[12/10 02:39:15   4972s] #Total number of violations on LAYER M8 = 0
[12/10 02:39:15   4972s] #Total number of violations on LAYER M9 = 0
[12/10 02:39:15   4972s] #
[12/10 02:39:15   4972s] ### Time Record (Antenna Fixing) is uninstalled.
[12/10 02:39:15   4972s] #detailRoute Statistics:
[12/10 02:39:15   4972s] #Cpu time = 00:38:57
[12/10 02:39:15   4972s] #Elapsed time = 00:10:12
[12/10 02:39:15   4972s] #Increased memory = -5.87 (MB)
[12/10 02:39:15   4972s] #Total memory = 3081.64 (MB)
[12/10 02:39:15   4972s] #Peak memory = 3333.72 (MB)
[12/10 02:39:16   4973s] ### global_detail_route design signature (93): route=255329599 flt_obj=0 vio=856465264 shield_wire=1
[12/10 02:39:16   4973s] ### Time Record (DB Export) is installed.
[12/10 02:39:16   4974s] ### export design design signature (94): route=255329599 fixed_route=510722470 flt_obj=0 vio=856465264 swire=282492057 shield_wire=1 net_attr=1767441387 dirty_area=0 del_dirty_area=0 cell=262732599 placement=522075599 pin_access=1012421657 inst_pattern=1
[12/10 02:39:19   4979s] ### Time Record (DB Export) is uninstalled.
[12/10 02:39:19   4979s] ### Time Record (Post Callback) is installed.
[12/10 02:39:19   4979s] ### Time Record (Post Callback) is uninstalled.
[12/10 02:39:19   4979s] #
[12/10 02:39:19   4979s] #globalDetailRoute statistics:
[12/10 02:39:19   4979s] #Cpu time = 00:46:13
[12/10 02:39:19   4979s] #Elapsed time = 00:13:47
[12/10 02:39:19   4979s] #Increased memory = 116.61 (MB)
[12/10 02:39:19   4979s] #Total memory = 2924.73 (MB)
[12/10 02:39:19   4979s] #Peak memory = 3333.72 (MB)
[12/10 02:39:19   4979s] #Number of warnings = 3
[12/10 02:39:19   4979s] #Total number of warnings = 12
[12/10 02:39:19   4979s] #Number of fails = 0
[12/10 02:39:19   4979s] #Total number of fails = 0
[12/10 02:39:19   4979s] #Complete globalDetailRoute on Sat Dec 10 02:39:19 2022
[12/10 02:39:19   4979s] #
[12/10 02:39:19   4980s] ### import design signature (95): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1012421657 inst_pattern=1
[12/10 02:39:19   4980s] ### Time Record (globalDetailRoute) is uninstalled.
[12/10 02:39:19   4980s] % End globalDetailRoute (date=12/10 02:39:19, total cpu=0:46:14, real=0:13:47, peak res=3333.7M, current mem=2913.9M)
[12/10 02:39:19   4980s] #Default setup view is reset to slowView.
[12/10 02:39:20   4980s] #Default setup view is reset to slowView.
[12/10 02:39:20   4980s] AAE_INFO: Post Route call back at the end of routeDesign
[12/10 02:39:20   4980s] #routeDesign: cpu time = 00:46:17, elapsed time = 00:13:50, memory = 2865.53 (MB), peak = 3333.72 (MB)
[12/10 02:39:20   4980s] 
[12/10 02:39:20   4980s] *** Summary of all messages that are not suppressed in this session:
[12/10 02:39:20   4980s] Severity  ID               Count  Summary                                  
[12/10 02:39:20   4980s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[12/10 02:39:20   4980s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[12/10 02:39:20   4980s] *** Message Summary: 2 warning(s), 0 error(s)
[12/10 02:39:20   4980s] 
[12/10 02:39:20   4980s] ### Time Record (routeDesign) is uninstalled.
[12/10 02:39:20   4980s] ### 
[12/10 02:39:20   4980s] ###   Scalability Statistics
[12/10 02:39:20   4980s] ### 
[12/10 02:39:20   4980s] ### --------------------------------+----------------+----------------+----------------+
[12/10 02:39:20   4980s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/10 02:39:20   4980s] ### --------------------------------+----------------+----------------+----------------+
[12/10 02:39:20   4980s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/10 02:39:20   4980s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/10 02:39:20   4980s] ###   Timing Data Generation        |        00:01:10|        00:00:41|             1.7|
[12/10 02:39:20   4980s] ###   DB Import                     |        00:00:05|        00:00:05|             1.2|
[12/10 02:39:20   4980s] ###   DB Export                     |        00:00:07|        00:00:03|             2.1|
[12/10 02:39:20   4980s] ###   Cell Pin Access               |        00:00:12|        00:00:04|             2.9|
[12/10 02:39:20   4980s] ###   Data Preparation              |        00:00:05|        00:00:04|             1.1|
[12/10 02:39:20   4980s] ###   Global Routing                |        00:04:29|        00:02:13|             2.0|
[12/10 02:39:20   4980s] ###   Track Assignment              |        00:01:05|        00:00:22|             2.9|
[12/10 02:39:20   4980s] ###   Detail Routing                |        00:38:31|        00:10:04|             3.8|
[12/10 02:39:20   4980s] ###   Antenna Fixing                |        00:00:26|        00:00:07|             3.5|
[12/10 02:39:20   4980s] ###   Entire Command                |        00:46:17|        00:13:50|             3.3|
[12/10 02:39:20   4980s] ### --------------------------------+----------------+----------------+----------------+
[12/10 02:39:20   4980s] ### 
[12/10 02:39:20   4980s] #% End routeDesign (date=12/10 02:39:20, total cpu=0:46:17, real=0:13:50, peak res=3333.7M, current mem=2865.5M)
[12/10 02:39:20   4980s] <CMD> setDelayCalMode -engine aae -SIAware true
[12/10 02:39:20   4980s] AAE_INFO: switching -siAware from false to true ...
[12/10 02:39:20   4980s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[12/10 02:39:20   4980s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[12/10 02:39:20   4980s] <CMD> optDesign -postRoute
[12/10 02:39:20   4980s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2865.5M, totSessionCpu=1:23:01 **
[12/10 02:39:20   4981s] **INFO: User settings:
[12/10 02:39:20   4981s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[12/10 02:39:20   4981s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/10 02:39:20   4981s] setNanoRouteMode -grouteExpTdStdDelay                           15.6
[12/10 02:39:20   4981s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[12/10 02:39:20   4981s] setNanoRouteMode -routeFillerInstPrefix                         FILL
[12/10 02:39:20   4981s] setNanoRouteMode -routeInsertAntennaDiode                       false
[12/10 02:39:20   4981s] setNanoRouteMode -routeReInsertFillerCellList                   {FILL128A10TR FILL64A10TR FILL32A10TR FILL16A10TR FILLCAP8A10TR FILL4A10TR FILL2A10TR FILL1A10TR}
[12/10 02:39:20   4981s] setNanoRouteMode -routeReInsertFillerCellListFromFile           false
[12/10 02:39:20   4981s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[12/10 02:39:20   4981s] setNanoRouteMode -routeTopRoutingLayer                          6
[12/10 02:39:20   4981s] setDesignMode -topRoutingLayer                                  M6
[12/10 02:39:20   4981s] setExtractRCMode -engine                                        preRoute
[12/10 02:39:20   4981s] setUsefulSkewMode -ecoRoute                                     false
[12/10 02:39:20   4981s] setDelayCalMode -enable_high_fanout                             true
[12/10 02:39:20   4981s] setDelayCalMode -engine                                         aae
[12/10 02:39:20   4981s] setDelayCalMode -ignoreNetLoad                                  false
[12/10 02:39:20   4981s] setDelayCalMode -SIAware                                        true
[12/10 02:39:20   4981s] setDelayCalMode -socv_accuracy_mode                             low
[12/10 02:39:20   4981s] setOptMode -activeHoldViews                                     { fastView }
[12/10 02:39:20   4981s] setOptMode -activeSetupViews                                    { slowView }
[12/10 02:39:20   4981s] setOptMode -allEndPoints                                        true
[12/10 02:39:20   4981s] setOptMode -autoHoldViews                                       { fastView}
[12/10 02:39:20   4981s] setOptMode -autoSetupViews                                      { slowView}
[12/10 02:39:20   4981s] setOptMode -autoTDGRSetupViews                                  { slowView}
[12/10 02:39:20   4981s] setOptMode -autoViewHoldTargetSlack                             0
[12/10 02:39:20   4981s] setOptMode -drcMargin                                           0
[12/10 02:39:20   4981s] setOptMode -effort                                              high
[12/10 02:39:20   4981s] setOptMode -fixDrc                                              true
[12/10 02:39:20   4981s] setOptMode -fixFanoutLoad                                       true
[12/10 02:39:20   4981s] setOptMode -fixHoldAllowSetupTnsDegrade                         false
[12/10 02:39:20   4981s] setOptMode -leakagePowerEffort                                  none
[12/10 02:39:20   4981s] setOptMode -preserveAllSequential                               false
[12/10 02:39:20   4981s] setOptMode -preserveAssertions                                  false
[12/10 02:39:20   4981s] setOptMode -setupTargetSlack                                    0
[12/10 02:39:20   4981s] setSIMode -separate_delta_delay_on_data                         true
[12/10 02:39:20   4981s] setPlaceMode -place_design_floorplan_mode                       true
[12/10 02:39:20   4981s] setPlaceMode -place_global_clock_gate_aware                     false
[12/10 02:39:20   4981s] setPlaceMode -place_global_cong_effort                          high
[12/10 02:39:20   4981s] setPlaceMode -place_global_place_io_pins                        false
[12/10 02:39:20   4981s] setPlaceMode -timingDriven                                      true
[12/10 02:39:20   4981s] setAnalysisMode -analysisType                                   onChipVariation
[12/10 02:39:20   4981s] setAnalysisMode -checkType                                      setup
[12/10 02:39:20   4981s] setAnalysisMode -clkSrcPath                                     true
[12/10 02:39:20   4981s] setAnalysisMode -clockPropagation                               sdcControl
[12/10 02:39:20   4981s] setAnalysisMode -cppr                                           both
[12/10 02:39:20   4981s] 
[12/10 02:39:20   4981s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/10 02:39:25   4986s] 
[12/10 02:39:25   4986s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/10 02:39:25   4986s] Summary for sequential cells identification: 
[12/10 02:39:25   4986s]   Identified SBFF number: 148
[12/10 02:39:25   4986s]   Identified MBFF number: 0
[12/10 02:39:25   4986s]   Identified SB Latch number: 0
[12/10 02:39:25   4986s]   Identified MB Latch number: 0
[12/10 02:39:25   4986s]   Not identified SBFF number: 0
[12/10 02:39:25   4986s]   Not identified MBFF number: 0
[12/10 02:39:25   4986s]   Not identified SB Latch number: 0
[12/10 02:39:25   4986s]   Not identified MB Latch number: 0
[12/10 02:39:25   4986s]   Number of sequential cells which are not FFs: 106
[12/10 02:39:25   4986s]  Visiting view : slowView
[12/10 02:39:25   4986s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/10 02:39:25   4986s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/10 02:39:25   4986s]  Visiting view : fastView
[12/10 02:39:25   4986s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/10 02:39:25   4986s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/10 02:39:25   4986s] TLC MultiMap info (StdDelay):
[12/10 02:39:25   4986s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/10 02:39:25   4986s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/10 02:39:25   4986s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/10 02:39:25   4986s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/10 02:39:25   4986s]  Setting StdDelay to: 15.6ps
[12/10 02:39:25   4986s] 
[12/10 02:39:25   4986s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/10 02:39:25   4986s] info: unfix 1 clock instance placement location
[12/10 02:39:25   4986s] info: this clock instance will be remarked as fixed at the end of optimiztion
[12/10 02:39:25   4986s] Need call spDPlaceInit before registerPrioInstLoc.
[12/10 02:39:25   4986s] [EEQ-INFO] #EEQ #Cell
[12/10 02:39:25   4986s] [EEQ-INFO] 1    868
[12/10 02:39:25   4986s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/10 02:39:25   4986s] *** optDesign #5 [begin] : totSession cpu/real = 1:23:06.1/0:33:27.4 (2.5), mem = 3471.2M
[12/10 02:39:25   4986s] *** InitOpt #6 [begin] : totSession cpu/real = 1:23:06.1/0:33:27.4 (2.5), mem = 3471.2M
[12/10 02:39:25   4986s] GigaOpt running with 4 threads.
[12/10 02:39:25   4986s] Info: 4 threads available for lower-level modules during optimization.
[12/10 02:39:25   4986s] OPERPROF: Starting DPlace-Init at level 1, MEM:3471.2M, EPOCH TIME: 1670661565.588290
[12/10 02:39:25   4986s] z: 2, totalTracks: 1
[12/10 02:39:25   4986s] z: 4, totalTracks: 1
[12/10 02:39:25   4986s] z: 6, totalTracks: 1
[12/10 02:39:25   4986s] z: 8, totalTracks: 1
[12/10 02:39:25   4986s] All LLGs are deleted
[12/10 02:39:25   4986s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3471.2M, EPOCH TIME: 1670661565.700577
[12/10 02:39:25   4986s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3471.2M, EPOCH TIME: 1670661565.701430
[12/10 02:39:25   4986s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3471.2M, EPOCH TIME: 1670661565.783452
[12/10 02:39:25   4986s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3471.2M, EPOCH TIME: 1670661565.791376
[12/10 02:39:25   4986s] Core basic site is TSMC65ADV10TSITE
[12/10 02:39:25   4986s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3471.2M, EPOCH TIME: 1670661565.804232
[12/10 02:39:25   4986s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.009, REAL:0.007, MEM:3479.2M, EPOCH TIME: 1670661565.811502
[12/10 02:39:25   4986s] SiteArray: non-trimmed site array dimensions = 412 x 4125
[12/10 02:39:25   4986s] SiteArray: use 7,172,096 bytes
[12/10 02:39:25   4986s] SiteArray: current memory after site array memory allocation 3479.2M
[12/10 02:39:25   4986s] SiteArray: FP blocked sites are writable
[12/10 02:39:25   4986s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.082, REAL:0.070, MEM:3479.2M, EPOCH TIME: 1670661565.861207
[12/10 02:39:25   4986s] 
[12/10 02:39:25   4986s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:39:25   4986s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.164, REAL:0.152, MEM:3479.2M, EPOCH TIME: 1670661565.935669
[12/10 02:39:26   4986s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=3479.2MB).
[12/10 02:39:26   4986s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.465, REAL:0.455, MEM:3479.2M, EPOCH TIME: 1670661566.043239
[12/10 02:39:26   4986s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3479.2M, EPOCH TIME: 1670661566.043644
[12/10 02:39:26   4986s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.033, REAL:0.033, MEM:3475.2M, EPOCH TIME: 1670661566.076839
[12/10 02:39:26   4986s] 
[12/10 02:39:26   4986s] Creating Lib Analyzer ...
[12/10 02:39:26   4986s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[12/10 02:39:26   4986s] Type 'man IMPOPT-7077' for more detail.
[12/10 02:39:26   4986s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/10 02:39:26   4987s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/10 02:39:26   4987s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/10 02:39:26   4987s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/10 02:39:26   4987s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/10 02:39:26   4987s] 
[12/10 02:39:26   4987s] {RT default_rc_corner 0 6 6 0}
[12/10 02:39:28   4989s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:23:09 mem=3481.3M
[12/10 02:39:28   4989s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:23:09 mem=3481.3M
[12/10 02:39:28   4989s] Creating Lib Analyzer, finished. 
[12/10 02:39:28   4989s] Effort level <high> specified for reg2reg path_group
[12/10 02:39:30   4993s] Effort level <high> specified for reg2cgate path_group
[12/10 02:39:30   4993s] **optDesign ... cpu = 0:00:12, real = 0:00:10, mem = 2943.7M, totSessionCpu=1:23:13 **
[12/10 02:39:30   4993s] Existing Dirty Nets : 0
[12/10 02:39:30   4993s] New Signature Flow (optDesignCheckOptions) ....
[12/10 02:39:30   4993s] #Taking db snapshot
[12/10 02:39:30   4993s] #Taking db snapshot ... done
[12/10 02:39:30   4993s] OPERPROF: Starting checkPlace at level 1, MEM:3485.3M, EPOCH TIME: 1670661570.860878
[12/10 02:39:30   4993s] z: 2, totalTracks: 1
[12/10 02:39:30   4993s] z: 4, totalTracks: 1
[12/10 02:39:30   4993s] z: 6, totalTracks: 1
[12/10 02:39:30   4993s] z: 8, totalTracks: 1
[12/10 02:39:30   4993s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3485.3M, EPOCH TIME: 1670661570.951862
[12/10 02:39:31   4994s] 
[12/10 02:39:31   4994s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:39:31   4994s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.108, REAL:0.109, MEM:3485.3M, EPOCH TIME: 1670661571.060619
[12/10 02:39:31   4994s] Begin checking placement ... (start mem=3485.3M, init mem=3485.3M)
[12/10 02:39:31   4994s] 
[12/10 02:39:31   4994s] Running CheckPlace using 4 threads!...
[12/10 02:39:32   4997s] 
[12/10 02:39:32   4997s] ...checkPlace MT is done!
[12/10 02:39:32   4997s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3487.3M, EPOCH TIME: 1670661572.411333
[12/10 02:39:32   4997s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.094, REAL:0.094, MEM:3487.3M, EPOCH TIME: 1670661572.505426
[12/10 02:39:32   4997s] *info: Placed = 209864         (Fixed = 12715)
[12/10 02:39:32   4997s] *info: Unplaced = 0           
[12/10 02:39:32   4997s] Placement Density:100.00%(665298/665298)
[12/10 02:39:32   4997s] Placement Density (including fixed std cells):100.00%(679800/679800)
[12/10 02:39:32   4997s] All LLGs are deleted
[12/10 02:39:32   4997s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3487.3M, EPOCH TIME: 1670661572.557395
[12/10 02:39:32   4997s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.066, REAL:0.067, MEM:3487.3M, EPOCH TIME: 1670661572.624209
[12/10 02:39:32   4997s] Finished checkPlace (total: cpu=0:00:03.9, real=0:00:02.0; vio checks: cpu=0:00:03.5, real=0:00:01.0; mem=3487.3M)
[12/10 02:39:32   4997s] OPERPROF: Finished checkPlace at level 1, CPU:3.850, REAL:1.767, MEM:3487.3M, EPOCH TIME: 1670661572.627839
[12/10 02:39:32   4997s]  Initial DC engine is -> aae
[12/10 02:39:32   4997s]  
[12/10 02:39:32   4997s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[12/10 02:39:32   4997s]  
[12/10 02:39:32   4997s]  
[12/10 02:39:32   4997s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[12/10 02:39:32   4997s]  
[12/10 02:39:32   4997s] Reset EOS DB
[12/10 02:39:32   4997s] Ignoring AAE DB Resetting ...
[12/10 02:39:32   4997s]  Set Options for AAE Based Opt flow 
[12/10 02:39:32   4997s] *** optDesign -postRoute ***
[12/10 02:39:32   4997s] DRC Margin: user margin 0.0; extra margin 0
[12/10 02:39:32   4997s] Setup Target Slack: user slack 0
[12/10 02:39:32   4997s] Hold Target Slack: user slack 0
[12/10 02:39:32   4997s] Opt: RC extraction mode changed to 'detail'
[12/10 02:39:32   4998s] All LLGs are deleted
[12/10 02:39:32   4998s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3487.3M, EPOCH TIME: 1670661572.931698
[12/10 02:39:32   4998s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3487.3M, EPOCH TIME: 1670661572.932597
[12/10 02:39:33   4998s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3487.3M, EPOCH TIME: 1670661573.010242
[12/10 02:39:33   4998s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3487.3M, EPOCH TIME: 1670661573.018297
[12/10 02:39:33   4998s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3487.3M, EPOCH TIME: 1670661573.030394
[12/10 02:39:33   4998s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.008, REAL:0.006, MEM:3487.3M, EPOCH TIME: 1670661573.036816
[12/10 02:39:33   4998s] Fast DP-INIT is on for default
[12/10 02:39:33   4998s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.074, REAL:0.060, MEM:3487.3M, EPOCH TIME: 1670661573.078251
[12/10 02:39:33   4998s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.152, REAL:0.139, MEM:3487.3M, EPOCH TIME: 1670661573.148812
[12/10 02:39:33   4998s] 
[12/10 02:39:33   4998s] TimeStamp Deleting Cell Server Begin ...
[12/10 02:39:33   4998s] Deleting Lib Analyzer.
[12/10 02:39:33   4998s] 
[12/10 02:39:33   4998s] TimeStamp Deleting Cell Server End ...
[12/10 02:39:33   4998s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/10 02:39:33   4998s] 
[12/10 02:39:33   4998s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/10 02:39:33   4998s] Summary for sequential cells identification: 
[12/10 02:39:33   4998s]   Identified SBFF number: 148
[12/10 02:39:33   4998s]   Identified MBFF number: 0
[12/10 02:39:33   4998s]   Identified SB Latch number: 0
[12/10 02:39:33   4998s]   Identified MB Latch number: 0
[12/10 02:39:33   4998s]   Not identified SBFF number: 0
[12/10 02:39:33   4998s]   Not identified MBFF number: 0
[12/10 02:39:33   4998s]   Not identified SB Latch number: 0
[12/10 02:39:33   4998s]   Not identified MB Latch number: 0
[12/10 02:39:33   4998s]   Number of sequential cells which are not FFs: 106
[12/10 02:39:33   4998s]  Visiting view : slowView
[12/10 02:39:33   4998s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/10 02:39:33   4998s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/10 02:39:33   4998s]  Visiting view : fastView
[12/10 02:39:33   4998s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/10 02:39:33   4998s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/10 02:39:33   4998s] TLC MultiMap info (StdDelay):
[12/10 02:39:33   4998s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/10 02:39:33   4998s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/10 02:39:33   4998s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/10 02:39:33   4998s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/10 02:39:33   4998s]  Setting StdDelay to: 15.6ps
[12/10 02:39:33   4998s] 
[12/10 02:39:33   4998s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/10 02:39:33   4998s] 
[12/10 02:39:33   4998s] TimeStamp Deleting Cell Server Begin ...
[12/10 02:39:33   4998s] 
[12/10 02:39:33   4998s] TimeStamp Deleting Cell Server End ...
[12/10 02:39:33   4998s] *** InitOpt #6 [finish] : cpu/real = 0:00:12.4/0:00:08.0 (1.6), totSession cpu/real = 1:23:18.6/0:33:35.4 (2.5), mem = 3487.3M
[12/10 02:39:33   4998s] 
[12/10 02:39:33   4998s] =============================================================================================
[12/10 02:39:33   4998s]  Step TAT Report for InitOpt #6                                                 21.10-p004_1
[12/10 02:39:33   4998s] =============================================================================================
[12/10 02:39:33   4998s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:39:33   4998s] ---------------------------------------------------------------------------------------------
[12/10 02:39:33   4998s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[12/10 02:39:33   4998s] [ LibAnalyzerInit        ]      1   0:00:02.4  (  29.6 % )     0:00:02.4 /  0:00:02.4    1.0
[12/10 02:39:33   4998s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:39:33   4998s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:39:33   4998s] [ CheckPlace             ]      1   0:00:01.8  (  22.1 % )     0:00:01.8 /  0:00:03.9    2.2
[12/10 02:39:33   4998s] [ MISC                   ]          0:00:03.8  (  47.9 % )     0:00:03.8 /  0:00:06.2    1.6
[12/10 02:39:33   4998s] ---------------------------------------------------------------------------------------------
[12/10 02:39:33   4998s]  InitOpt #6 TOTAL                   0:00:08.0  ( 100.0 % )     0:00:08.0 /  0:00:12.4    1.6
[12/10 02:39:33   4998s] ---------------------------------------------------------------------------------------------
[12/10 02:39:33   4998s] 
[12/10 02:39:33   4998s] ** INFO : this run is activating 'postRoute' automaton
[12/10 02:39:33   4998s] **INFO: flowCheckPoint #1 InitialSummary
[12/10 02:39:33   4998s] Extraction called for design 'toplevel_498' of instances=209864 and nets=158052 using extraction engine 'postRoute' at effort level 'low' .
[12/10 02:39:33   4998s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/10 02:39:33   4998s] Type 'man IMPEXT-3530' for more detail.
[12/10 02:39:33   4998s] PostRoute (effortLevel low) RC Extraction called for design toplevel_498.
[12/10 02:39:33   4998s] RC Extraction called in multi-corner(1) mode.
[12/10 02:39:33   4998s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/10 02:39:33   4998s] Type 'man IMPEXT-6197' for more detail.
[12/10 02:39:33   4998s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/10 02:39:33   4998s] * Layer Id             : 1 - M1
[12/10 02:39:33   4998s]       Thickness        : 0.18
[12/10 02:39:33   4998s]       Min Width        : 0.09
[12/10 02:39:33   4998s]       Layer Dielectric : 4.1
[12/10 02:39:33   4998s] * Layer Id             : 2 - M2
[12/10 02:39:33   4998s]       Thickness        : 0.22
[12/10 02:39:33   4998s]       Min Width        : 0.1
[12/10 02:39:33   4998s]       Layer Dielectric : 4.1
[12/10 02:39:33   4998s] * Layer Id             : 3 - M3
[12/10 02:39:33   4998s]       Thickness        : 0.22
[12/10 02:39:33   4998s]       Min Width        : 0.1
[12/10 02:39:33   4998s]       Layer Dielectric : 4.1
[12/10 02:39:33   4998s] * Layer Id             : 4 - M4
[12/10 02:39:33   4998s]       Thickness        : 0.22
[12/10 02:39:33   4998s]       Min Width        : 0.1
[12/10 02:39:33   4998s]       Layer Dielectric : 4.1
[12/10 02:39:33   4998s] * Layer Id             : 5 - M5
[12/10 02:39:33   4998s]       Thickness        : 0.22
[12/10 02:39:33   4998s]       Min Width        : 0.1
[12/10 02:39:33   4998s]       Layer Dielectric : 4.1
[12/10 02:39:33   4998s] * Layer Id             : 6 - M6
[12/10 02:39:33   4998s]       Thickness        : 0.22
[12/10 02:39:33   4998s]       Min Width        : 0.1
[12/10 02:39:33   4998s]       Layer Dielectric : 4.1
[12/10 02:39:33   4998s] * Layer Id             : 7 - M7
[12/10 02:39:33   4998s]       Thickness        : 0.22
[12/10 02:39:33   4998s]       Min Width        : 0.1
[12/10 02:39:33   4998s]       Layer Dielectric : 4.1
[12/10 02:39:33   4998s] * Layer Id             : 8 - M8
[12/10 02:39:33   4998s]       Thickness        : 0.9
[12/10 02:39:33   4998s]       Min Width        : 0.4
[12/10 02:39:33   4998s]       Layer Dielectric : 4.1
[12/10 02:39:33   4998s] * Layer Id             : 9 - M9
[12/10 02:39:33   4998s]       Thickness        : 0.9
[12/10 02:39:33   4998s]       Min Width        : 0.4
[12/10 02:39:33   4998s]       Layer Dielectric : 4.1
[12/10 02:39:33   4998s] extractDetailRC Option : -outfile /tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d  -basic
[12/10 02:39:33   4998s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/10 02:39:33   4998s]       RC Corner Indexes            0   
[12/10 02:39:33   4998s] Capacitance Scaling Factor   : 1.00000 
[12/10 02:39:33   4998s] Coupling Cap. Scaling Factor : 1.00000 
[12/10 02:39:33   4998s] Resistance Scaling Factor    : 1.00000 
[12/10 02:39:33   4998s] Clock Cap. Scaling Factor    : 1.00000 
[12/10 02:39:33   4998s] Clock Res. Scaling Factor    : 1.00000 
[12/10 02:39:33   4998s] Shrink Factor                : 1.00000
[12/10 02:39:37   5002s] LayerId::1 widthSet size::1
[12/10 02:39:37   5002s] LayerId::2 widthSet size::1
[12/10 02:39:37   5002s] LayerId::3 widthSet size::1
[12/10 02:39:37   5002s] LayerId::4 widthSet size::1
[12/10 02:39:37   5002s] LayerId::5 widthSet size::1
[12/10 02:39:37   5002s] LayerId::6 widthSet size::1
[12/10 02:39:37   5002s] LayerId::7 widthSet size::1
[12/10 02:39:37   5002s] LayerId::8 widthSet size::1
[12/10 02:39:37   5002s] LayerId::9 widthSet size::1
[12/10 02:39:37   5002s] eee: pegSigSF::1.070000
[12/10 02:39:37   5002s] Initializing multi-corner resistance tables ...
[12/10 02:39:37   5003s] eee: l::1 avDens::0.112955 usedTrk::19925.296734 availTrk::176400.000000 sigTrk::19925.296734
[12/10 02:39:37   5003s] eee: l::2 avDens::0.232641 usedTrk::41037.825240 availTrk::176400.000000 sigTrk::41037.825240
[12/10 02:39:37   5003s] eee: l::3 avDens::0.333041 usedTrk::58748.508277 availTrk::176400.000000 sigTrk::58748.508277
[12/10 02:39:37   5003s] eee: l::4 avDens::0.265622 usedTrk::46776.020020 availTrk::176100.000000 sigTrk::46776.020020
[12/10 02:39:37   5003s] eee: l::5 avDens::0.175944 usedTrk::30755.080028 availTrk::174800.000000 sigTrk::30755.080028
[12/10 02:39:37   5003s] eee: l::6 avDens::0.071050 usedTrk::5890.070009 availTrk::82900.000000 sigTrk::5890.070009
[12/10 02:39:37   5003s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:39:37   5003s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:39:37   5003s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:39:38   5003s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.309008 ; uaWl: 1.000000 ; uaWlH: 0.453088 ; aWlH: 0.000000 ; Pmax: 0.883500 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 79 ; 
[12/10 02:39:40   5005s] Checking LVS Completed (CPU Time= 0:00:00.9  MEM= 3487.3M)
[12/10 02:39:40   5005s] Creating parasitic data file '/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d' for storing RC.
[12/10 02:39:43   5008s] Extracted 10.0001% (CPU Time= 0:00:06.4  MEM= 3543.7M)
[12/10 02:39:45   5011s] Extracted 20.0001% (CPU Time= 0:00:08.8  MEM= 3543.7M)
[12/10 02:39:48   5013s] Extracted 30.0001% (CPU Time= 0:00:11.2  MEM= 3547.7M)
[12/10 02:39:50   5016s] Extracted 40.0001% (CPU Time= 0:00:13.9  MEM= 3547.7M)
[12/10 02:39:56   5021s] Extracted 50.0001% (CPU Time= 0:00:19.3  MEM= 3547.7M)
[12/10 02:40:00   5025s] Extracted 60.0001% (CPU Time= 0:00:23.2  MEM= 3547.7M)
[12/10 02:40:04   5030s] Extracted 70.0001% (CPU Time= 0:00:27.7  MEM= 3547.7M)
[12/10 02:40:07   5032s] Extracted 80.0001% (CPU Time= 0:00:30.6  MEM= 3547.7M)
[12/10 02:40:10   5035s] Extracted 90.0001% (CPU Time= 0:00:33.5  MEM= 3547.7M)
[12/10 02:40:19   5045s] Extracted 100% (CPU Time= 0:00:42.8  MEM= 3547.7M)
[12/10 02:40:21   5046s] Number of Extracted Resistors     : 3107286
[12/10 02:40:21   5046s] Number of Extracted Ground Cap.   : 3007157
[12/10 02:40:21   5046s] Number of Extracted Coupling Cap. : 6464944
[12/10 02:40:21   5046s] Opening parasitic data file '/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d' for reading (mem: 3519.699M)
[12/10 02:40:21   5046s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/10 02:40:22   5047s] Checking LVS Completed (CPU Time= 0:00:01.0  MEM= 3519.7M)
[12/10 02:40:22   5047s] Creating parasitic data file '/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb_Filter.rcdb.d' for storing RC.
[12/10 02:40:23   5049s] Closing parasitic data file '/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d': 155570 access done (mem: 3531.699M)
[12/10 02:40:23   5049s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3531.699M)
[12/10 02:40:23   5049s] Opening parasitic data file '/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d' for reading (mem: 3531.699M)
[12/10 02:40:24   5049s] processing rcdb (/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d) for hinst (top) of cell (toplevel_498);
[12/10 02:40:24   5052s] Closing parasitic data file '/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d': 0 access done (mem: 3531.699M)
[12/10 02:40:24   5052s] Lumped Parasitic Loading Completed (total cpu=0:00:02.4, real=0:00:01.0, current mem=3531.699M)
[12/10 02:40:24   5052s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:53.7  Real Time: 0:00:51.0  MEM: 3531.699M)
[12/10 02:40:24   5052s] Opening parasitic data file '/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d' for reading (mem: 3531.699M)
[12/10 02:40:25   5052s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:01.0  MEM= 3531.7M)
[12/10 02:40:25   5052s] LayerId::1 widthSet size::1
[12/10 02:40:25   5052s] LayerId::2 widthSet size::1
[12/10 02:40:25   5052s] LayerId::3 widthSet size::1
[12/10 02:40:25   5052s] LayerId::4 widthSet size::1
[12/10 02:40:25   5052s] LayerId::5 widthSet size::1
[12/10 02:40:25   5052s] LayerId::6 widthSet size::1
[12/10 02:40:25   5052s] LayerId::7 widthSet size::1
[12/10 02:40:25   5052s] LayerId::8 widthSet size::1
[12/10 02:40:25   5052s] LayerId::9 widthSet size::1
[12/10 02:40:25   5052s] eee: pegSigSF::1.070000
[12/10 02:40:25   5052s] Initializing multi-corner resistance tables ...
[12/10 02:40:25   5052s] eee: l::1 avDens::0.112955 usedTrk::19925.296734 availTrk::176400.000000 sigTrk::19925.296734
[12/10 02:40:25   5052s] eee: l::2 avDens::0.232641 usedTrk::41037.825240 availTrk::176400.000000 sigTrk::41037.825240
[12/10 02:40:25   5052s] eee: l::3 avDens::0.333041 usedTrk::58748.508277 availTrk::176400.000000 sigTrk::58748.508277
[12/10 02:40:25   5052s] eee: l::4 avDens::0.265622 usedTrk::46776.020020 availTrk::176100.000000 sigTrk::46776.020020
[12/10 02:40:25   5052s] eee: l::5 avDens::0.175944 usedTrk::30755.080028 availTrk::174800.000000 sigTrk::30755.080028
[12/10 02:40:25   5052s] eee: l::6 avDens::0.071050 usedTrk::5890.070009 availTrk::82900.000000 sigTrk::5890.070009
[12/10 02:40:25   5052s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:40:25   5052s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:40:25   5052s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:40:25   5053s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.309008 ; uaWl: 1.000000 ; uaWlH: 0.453088 ; aWlH: 0.000000 ; Pmax: 0.883500 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 79 ; 
[12/10 02:40:26   5054s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:3531.7M, EPOCH TIME: 1670661626.845315
[12/10 02:40:26   5054s] Deleted 0 physical inst  (cell FILL128A10TR / prefix FILL).
[12/10 02:40:26   5054s] Deleted 12 physical insts (cell FILL64A10TR / prefix FILL).
[12/10 02:40:26   5054s] Deleted 363 physical insts (cell FILL32A10TR / prefix FILL).
[12/10 02:40:26   5054s] Deleted 2672 physical insts (cell FILL16A10TR / prefix FILL).
[12/10 02:40:26   5054s] Deleted 6237 physical insts (cell FILLCAP8A10TR / prefix FILL).
[12/10 02:40:26   5054s] Deleted 9128 physical insts (cell FILL4A10TR / prefix FILL).
[12/10 02:40:26   5054s] Deleted 11615 physical insts (cell FILL2A10TR / prefix FILL).
[12/10 02:40:26   5054s] Deleted 12930 physical insts (cell FILL1A10TR / prefix FILL).
[12/10 02:40:27   5054s] Total physical insts deleted = 42957.
[12/10 02:40:27   5054s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.223, REAL:0.224, MEM:3531.7M, EPOCH TIME: 1670661627.069650
[12/10 02:40:27   5054s] *** BuildHoldData #2 [begin] : totSession cpu/real = 1:24:14.4/0:34:29.1 (2.4), mem = 3531.7M
[12/10 02:40:27   5054s] AAE_INFO: switching -siAware from true to false ...
[12/10 02:40:27   5054s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[12/10 02:40:29   5062s] Message <TCLCMD-1005> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/10 02:40:30   5062s] Starting delay calculation for Hold views
[12/10 02:40:30   5062s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/10 02:40:30   5062s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[12/10 02:40:30   5063s] AAE DB initialization (MEM=3552.21 CPU=0:00:00.3 REAL=0:00:00.0) 
[12/10 02:40:30   5063s] #################################################################################
[12/10 02:40:30   5063s] # Design Stage: PostRoute
[12/10 02:40:30   5063s] # Design Name: toplevel_498
[12/10 02:40:30   5063s] # Design Mode: 90nm
[12/10 02:40:30   5063s] # Analysis Mode: MMMC OCV 
[12/10 02:40:30   5063s] # Parasitics Mode: SPEF/RCDB 
[12/10 02:40:30   5063s] # Signoff Settings: SI Off 
[12/10 02:40:30   5063s] #################################################################################
[12/10 02:40:31   5063s] Topological Sorting (REAL = 0:00:01.0, MEM = 3566.8M, InitMEM = 3552.2M)
[12/10 02:40:31   5063s] Calculate late delays in OCV mode...
[12/10 02:40:31   5063s] Calculate early delays in OCV mode...
[12/10 02:40:31   5064s] Start delay calculation (fullDC) (4 T). (MEM=3566.79)
[12/10 02:40:31   5064s] *** Calculating scaling factor for fastLib libraries using the default operating condition of each library.
[12/10 02:40:32   5065s] Start AAE Lib Loading. (MEM=3588.53)
[12/10 02:40:32   5065s] End AAE Lib Loading. (MEM=3598.07 CPU=0:00:00.0 Real=0:00:00.0)
[12/10 02:40:32   5065s] End AAE Lib Interpolated Model. (MEM=3598.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:40:40   5094s] Total number of fetched objects 155589
[12/10 02:40:40   5094s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:00.0)
[12/10 02:40:40   5094s] End delay calculation. (MEM=3835.48 CPU=0:00:26.9 REAL=0:00:07.0)
[12/10 02:40:40   5095s] End delay calculation (fullDC). (MEM=3835.48 CPU=0:00:31.0 REAL=0:00:09.0)
[12/10 02:40:40   5095s] *** CDM Built up (cpu=0:00:32.0  real=0:00:10.0  mem= 3835.5M) ***
[12/10 02:40:44   5103s] *** Done Building Timing Graph (cpu=0:00:40.9 real=0:00:14.0 totSessionCpu=1:25:03 mem=3834.5M)
[12/10 02:40:44   5103s] Done building cte hold timing graph (HoldAware) cpu=0:00:48.9 real=0:00:17.0 totSessionCpu=1:25:03 mem=3834.5M ***
[12/10 02:40:48   5109s] AAE_INFO: switching -siAware from false to true ...
[12/10 02:40:49   5110s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[12/10 02:40:51   5117s] Starting delay calculation for Setup views
[12/10 02:40:52   5118s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/10 02:40:52   5118s] Starting SI iteration 1 using Infinite Timing Windows
[12/10 02:40:52   5118s] #################################################################################
[12/10 02:40:52   5118s] # Design Stage: PostRoute
[12/10 02:40:52   5118s] # Design Name: toplevel_498
[12/10 02:40:52   5118s] # Design Mode: 90nm
[12/10 02:40:52   5118s] # Analysis Mode: MMMC OCV 
[12/10 02:40:52   5118s] # Parasitics Mode: SPEF/RCDB 
[12/10 02:40:52   5118s] # Signoff Settings: SI On 
[12/10 02:40:52   5118s] #################################################################################
[12/10 02:40:53   5120s] Topological Sorting (REAL = 0:00:01.0, MEM = 3812.3M, InitMEM = 3812.3M)
[12/10 02:40:53   5121s] Setting infinite Tws ...
[12/10 02:40:53   5121s] First Iteration Infinite Tw... 
[12/10 02:40:53   5121s] Calculate early delays in OCV mode...
[12/10 02:40:53   5121s] Calculate late delays in OCV mode...
[12/10 02:40:53   5121s] Start delay calculation (fullDC) (4 T). (MEM=3812.27)
[12/10 02:40:53   5121s] *** Calculating scaling factor for slowLib libraries using the default operating condition of each library.
[12/10 02:40:54   5123s] End AAE Lib Interpolated Model. (MEM=3833.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:40:55   5125s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/10 02:40:55   5125s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
[12/10 02:40:55   5125s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/10 02:40:55   5125s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/10 02:40:55   5125s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/10 02:40:55   5125s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/10 02:40:55   5125s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
[12/10 02:40:55   5125s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/10 02:40:55   5125s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/10 02:40:55   5125s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/10 02:40:55   5125s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/10 02:40:55   5125s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/10 02:40:55   5125s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
[12/10 02:40:55   5125s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
[12/10 02:41:00   5144s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/10 02:41:00   5144s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/10 02:41:00   5144s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/10 02:41:00   5144s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/10 02:41:00   5144s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/10 02:41:00   5144s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/10 02:41:06   5167s] Total number of fetched objects 155589
[12/10 02:41:06   5167s] AAE_INFO-618: Total number of nets in the design is 158052,  98.5 percent of the nets selected for SI analysis
[12/10 02:41:07   5168s] End Timing Check Calculation. (CPU Time=0:00:01.3, Real Time=0:00:01.0)
[12/10 02:41:07   5168s] End delay calculation. (MEM=3836.02 CPU=0:00:43.3 REAL=0:00:12.0)
[12/10 02:41:07   5169s] End delay calculation (fullDC). (MEM=3836.02 CPU=0:00:47.2 REAL=0:00:14.0)
[12/10 02:41:07   5169s] *** CDM Built up (cpu=0:00:50.5  real=0:00:15.0  mem= 3836.0M) ***
[12/10 02:41:11   5180s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3867.0M)
[12/10 02:41:11   5180s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/10 02:41:12   5180s] Loading CTE timing window is completed (CPU = 0:00:00.9, REAL = 0:00:01.0, MEM = 3836.0M)
[12/10 02:41:12   5180s] 
[12/10 02:41:12   5180s] Executing IPO callback for view pruning ..
[12/10 02:41:12   5181s] Starting SI iteration 2
[12/10 02:41:12   5182s] Calculate early delays in OCV mode...
[12/10 02:41:12   5182s] Calculate late delays in OCV mode...
[12/10 02:41:12   5182s] Start delay calculation (fullDC) (4 T). (MEM=3697.15)
[12/10 02:41:13   5183s] End AAE Lib Interpolated Model. (MEM=3697.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:41:14   5185s] Glitch Analysis: View slowView -- Total Number of Nets Skipped = 2. 
[12/10 02:41:14   5185s] Glitch Analysis: View slowView -- Total Number of Nets Analyzed = 155589. 
[12/10 02:41:14   5185s] Total number of fetched objects 155589
[12/10 02:41:14   5185s] AAE_INFO-618: Total number of nets in the design is 158052,  0.4 percent of the nets selected for SI analysis
[12/10 02:41:14   5185s] End delay calculation. (MEM=3878.43 CPU=0:00:02.3 REAL=0:00:01.0)
[12/10 02:41:14   5185s] End delay calculation (fullDC). (MEM=3878.43 CPU=0:00:02.9 REAL=0:00:02.0)
[12/10 02:41:14   5185s] *** CDM Built up (cpu=0:00:03.0  real=0:00:02.0  mem= 3878.4M) ***
[12/10 02:41:16   5193s] *** Done Building Timing Graph (cpu=0:01:16 real=0:00:25.0 totSessionCpu=1:26:34 mem=3907.4M)
[12/10 02:41:17   5195s] End AAE Lib Interpolated Model. (MEM=3907.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:41:18   5196s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3907.4M, EPOCH TIME: 1670661678.287082
[12/10 02:41:18   5196s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.104, REAL:0.105, MEM:3907.4M, EPOCH TIME: 1670661678.392269
[12/10 02:41:21   5201s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 29.047  | 33.300  | 33.209  | 29.047  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.000   |      1 (1)       |
|   max_tran     |      3 (16)      |   -0.100   |      3 (16)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.316%
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #2 [finish] : cpu/real = 0:02:26.6/0:00:54.1 (2.7), totSession cpu/real = 1:26:41.0/0:35:23.2 (2.4), mem = 3907.0M
[12/10 02:41:21   5201s] 
[12/10 02:41:21   5201s] =============================================================================================
[12/10 02:41:21   5201s]  Step TAT Report for BuildHoldData #2                                           21.10-p004_1
[12/10 02:41:21   5201s] =============================================================================================
[12/10 02:41:21   5201s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:41:21   5201s] ---------------------------------------------------------------------------------------------
[12/10 02:41:21   5201s] [ ViewPruning            ]      6   0:00:00.7  (   1.4 % )     0:00:00.7 /  0:00:01.5    2.0
[12/10 02:41:21   5201s] [ OptSummaryReport       ]      1   0:00:00.4  (   0.7 % )     0:00:03.1 /  0:00:05.2    1.7
[12/10 02:41:21   5201s] [ DrvReport              ]      1   0:00:02.1  (   3.8 % )     0:00:02.1 /  0:00:03.5    1.7
[12/10 02:41:21   5201s] [ SlackTraversorInit     ]      1   0:00:02.3  (   4.3 % )     0:00:02.3 /  0:00:03.9    1.7
[12/10 02:41:21   5201s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:41:21   5201s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:41:21   5201s] [ TimingUpdate           ]      3   0:00:06.0  (  11.2 % )     0:00:39.2 /  0:01:57.2    3.0
[12/10 02:41:21   5201s] [ FullDelayCalc          ]      2   0:00:32.9  (  60.9 % )     0:00:33.1 /  0:01:40.8    3.0
[12/10 02:41:21   5201s] [ TimingReport           ]      1   0:00:00.6  (   1.1 % )     0:00:00.6 /  0:00:01.2    2.1
[12/10 02:41:21   5201s] [ MISC                   ]          0:00:09.0  (  16.7 % )     0:00:09.0 /  0:00:19.2    2.1
[12/10 02:41:21   5201s] ---------------------------------------------------------------------------------------------
[12/10 02:41:21   5201s]  BuildHoldData #2 TOTAL             0:00:54.1  ( 100.0 % )     0:00:54.1 /  0:02:26.6    2.7
[12/10 02:41:21   5201s] ---------------------------------------------------------------------------------------------
[12/10 02:41:21   5201s] 
[12/10 02:41:21   5201s] **optDesign ... cpu = 0:03:40, real = 0:02:01, mem = 3259.9M, totSessionCpu=1:26:41 **
[12/10 02:41:21   5201s] Setting latch borrow mode to budget during optimization.
[12/10 02:41:25   5214s] Info: Done creating the CCOpt slew target map.
[12/10 02:41:25   5214s] **INFO: flowCheckPoint #2 OptimizationPass1
[12/10 02:41:25   5214s] Glitch fixing enabled
[12/10 02:41:25   5214s] *** ClockDrv #1 [begin] : totSession cpu/real = 1:26:54.8/0:35:27.6 (2.5), mem = 3758.1M
[12/10 02:41:25   5214s] Running CCOpt-PRO on entire clock network
[12/10 02:41:26   5215s] Net route status summary:
[12/10 02:41:26   5215s]   Clock:       356 (unrouted=0, trialRouted=0, noStatus=0, routed=356, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/10 02:41:26   5215s]   Non-clock: 157696 (unrouted=2482, trialRouted=0, noStatus=0, routed=155214, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2482, (crossesIlmBoundary AND tooFewTerms=0)])
[12/10 02:41:26   5215s] Clock tree cells fixed by user: 0 out of 352 (0%)
[12/10 02:41:26   5215s] PRO...
[12/10 02:41:26   5215s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[12/10 02:41:26   5215s] Initializing clock structures...
[12/10 02:41:26   5215s]   Creating own balancer
[12/10 02:41:26   5215s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[12/10 02:41:26   5215s]   Removing CTS place status from clock tree and sinks.
[12/10 02:41:26   5215s]   Removed CTS place status from 352 clock cells (out of 362 ) and 0 clock sinks (out of 1 ).
[12/10 02:41:26   5215s]   Initializing legalizer
[12/10 02:41:26   5215s]   Using cell based legalization.
[12/10 02:41:26   5215s]   Leaving CCOpt scope - Initializing placement interface...
[12/10 02:41:26   5215s] OPERPROF: Starting DPlace-Init at level 1, MEM:3758.1M, EPOCH TIME: 1670661686.510110
[12/10 02:41:26   5215s] z: 2, totalTracks: 1
[12/10 02:41:26   5215s] z: 4, totalTracks: 1
[12/10 02:41:26   5215s] z: 6, totalTracks: 1
[12/10 02:41:26   5215s] z: 8, totalTracks: 1
[12/10 02:41:26   5215s] #spOpts: VtWidth mergeVia=F 
[12/10 02:41:26   5215s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3758.1M, EPOCH TIME: 1670661686.660490
[12/10 02:41:26   5215s] 
[12/10 02:41:26   5215s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:41:26   5215s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.184, REAL:0.185, MEM:3758.1M, EPOCH TIME: 1670661686.845365
[12/10 02:41:26   5216s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=3758.1MB).
[12/10 02:41:26   5216s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.372, REAL:0.373, MEM:3758.1M, EPOCH TIME: 1670661686.883566
[12/10 02:41:26   5216s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/10 02:41:26   5216s] (I)      Default power domain name = toplevel_498
[12/10 02:41:26   5216s] .Load db... (mem=3758.1M)
[12/10 02:41:26   5216s] (I)      Read data from FE... (mem=3758.1M)
[12/10 02:41:27   5216s] (I)      Number of ignored instance 0
[12/10 02:41:27   5216s] (I)      Number of inbound cells 0
[12/10 02:41:27   5216s] (I)      Number of opened ILM blockages 0
[12/10 02:41:27   5216s] (I)      Number of instances temporarily fixed by detailed placement 43064
[12/10 02:41:27   5216s] (I)      numMoveCells=123843, numMacros=0  numPads=21  numMultiRowHeightInsts=0
[12/10 02:41:27   5216s] (I)      cell height: 4000, count: 154544
[12/10 02:41:27   5216s] (I)      Read rows... (mem=3823.9M)
[12/10 02:41:27   5216s] (I)      rowRegion is not equal to core box, resetting core box
[12/10 02:41:27   5216s] (I)      rowRegion : (0, 0) - (1650000, 1648000)
[12/10 02:41:27   5216s] (I)      coreBox   : (0, 0) - (1650000, 1650000)
[12/10 02:41:27   5216s] (I)      Done Read rows (cpu=0.000s, mem=3823.9M)
[12/10 02:41:27   5216s] (I)      Done Read data from FE (cpu=0.275s, mem=3823.9M)
[12/10 02:41:27   5216s] (I)      Done Load db (cpu=0.275s, mem=3823.9M)
[12/10 02:41:27   5216s] (I)      Constructing placeable region... (mem=3823.9M)
[12/10 02:41:27   5216s] (I)      Constructing bin map
[12/10 02:41:27   5216s] (I)      Initialize bin information with width=40000 height=40000
[12/10 02:41:27   5216s] (I)      Done constructing bin map
[12/10 02:41:27   5216s] (I)      Removing 0 blocked bin with high fixed inst density
[12/10 02:41:27   5216s] (I)      Compute region effective width... (mem=3823.9M)
[12/10 02:41:27   5216s] (I)      Done Compute region effective width (cpu=0.002s, mem=3823.9M)
[12/10 02:41:27   5216s] (I)      Done Constructing placeable region (cpu=0.071s, mem=3823.9M)
[12/10 02:41:27   5216s]   Legalizer reserving space for clock trees
[12/10 02:41:27   5216s]   Accumulated time to calculate placeable region: 0.0102
[12/10 02:41:27   5216s]   Accumulated time to calculate placeable region: 0.0102
[12/10 02:41:27   5216s]   Accumulated time to calculate placeable region: 0.0102
[12/10 02:41:27   5216s]   Accumulated time to calculate placeable region: 0.0102
[12/10 02:41:27   5216s]   Accumulated time to calculate placeable region: 0.0103
[12/10 02:41:27   5216s]   Accumulated time to calculate placeable region: 0.0103
[12/10 02:41:27   5216s]   Accumulated time to calculate placeable region: 0.0103
[12/10 02:41:27   5216s]   Accumulated time to calculate placeable region: 0.0103
[12/10 02:41:27   5216s]   Accumulated time to calculate placeable region: 0.0104
[12/10 02:41:27   5216s]   Accumulated time to calculate placeable region: 0.0104
[12/10 02:41:27   5216s]   Accumulated time to calculate placeable region: 0.0104
[12/10 02:41:27   5216s]   Reconstructing clock tree datastructures, skew aware...
[12/10 02:41:27   5216s]     Validating CTS configuration...
[12/10 02:41:27   5216s]     Checking module port directions...
[12/10 02:41:27   5216s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/10 02:41:27   5216s]     Non-default CCOpt properties:
[12/10 02:41:27   5216s]       Public non-default CCOpt properties:
[12/10 02:41:27   5216s]         adjacent_rows_legal: true (default: false)
[12/10 02:41:27   5216s]         buffer_cells is set for at least one object
[12/10 02:41:27   5216s]         cannot_merge_reason is set for at least one object
[12/10 02:41:27   5216s]         cell_density is set for at least one object
[12/10 02:41:27   5216s]         cell_halo_rows: 0 (default: 1)
[12/10 02:41:27   5216s]         cell_halo_sites: 0 (default: 4)
[12/10 02:41:27   5216s]         exclusive_sinks_rank is set for at least one object
[12/10 02:41:27   5216s]         route_type is set for at least one object
[12/10 02:41:27   5216s]         source_driver is set for at least one object
[12/10 02:41:27   5216s]         target_insertion_delay is set for at least one object
[12/10 02:41:27   5216s]         target_skew is set for at least one object
[12/10 02:41:27   5216s]         target_skew_wire is set for at least one object
[12/10 02:41:27   5216s]       Private non-default CCOpt properties:
[12/10 02:41:27   5216s]         allow_non_fterm_identical_swaps: 0 (default: true)
[12/10 02:41:27   5216s]         clock_nets_detailed_routed: 1 (default: false)
[12/10 02:41:27   5216s]         exp_use_early_global_min_max_route_layers: 0 (default: true)
[12/10 02:41:27   5216s]         force_design_routing_status: 1 (default: auto)
[12/10 02:41:27   5216s]         pro_enable_post_commit_delay_update: 1 (default: false)
[12/10 02:41:27   5216s]     Route type trimming info:
[12/10 02:41:27   5216s]       No route type modifications were made.
[12/10 02:41:27   5216s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
[12/10 02:41:27   5216s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
[12/10 02:41:27   5216s] End AAE Lib Interpolated Model. (MEM=3823.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:41:27   5216s]     Accumulated time to calculate placeable region: 0.0106
[12/10 02:41:27   5216s] (I)      Initializing Steiner engine. 
[12/10 02:41:27   5216s] (I)      ==================== Layers =====================
[12/10 02:41:27   5216s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:41:27   5216s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/10 02:41:27   5216s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:41:27   5216s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/10 02:41:27   5216s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/10 02:41:27   5216s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/10 02:41:27   5216s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/10 02:41:27   5216s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/10 02:41:27   5216s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/10 02:41:27   5216s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/10 02:41:27   5216s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/10 02:41:27   5216s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/10 02:41:27   5216s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/10 02:41:27   5216s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/10 02:41:27   5216s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/10 02:41:27   5216s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/10 02:41:27   5216s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/10 02:41:27   5216s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/10 02:41:27   5216s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/10 02:41:27   5216s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/10 02:41:27   5216s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:41:27   5216s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/10 02:41:27   5216s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/10 02:41:27   5216s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/10 02:41:27   5216s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/10 02:41:27   5216s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/10 02:41:27   5216s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:41:28   5217s]     Library trimming buffers in power domain auto-default and half-corner slowDC:setup.late removed 1 of 5 cells
[12/10 02:41:28   5217s]     Original list had 5 cells:
[12/10 02:41:28   5217s]     BUFX16MA10TR BUFX16BA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR 
[12/10 02:41:28   5217s]     New trimmed list has 4 cells:
[12/10 02:41:28   5217s]     BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR 
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0109
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0109
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.011
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0111
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0111
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0111
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0112
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0112
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0113
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0113
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0114
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0114
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0115
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0115
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0115
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0116
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0189
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0216
[12/10 02:41:28   5217s]     Library trimming inverters in power domain auto-default and half-corner slowDC:setup.late removed 9 of 20 cells
[12/10 02:41:28   5217s]     Original list had 20 cells:
[12/10 02:41:28   5217s]     INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3P5BA10TR INVX3BA10TR INVX2P5BA10TR INVX2BA10TR INVX1P7BA10TR INVX1P4BA10TR INVX1P2BA10TR INVX1BA10TR INVX0P8BA10TR INVX0P7BA10TR INVX0P6BA10TR INVX0P5BA10TR 
[12/10 02:41:28   5217s]     New trimmed list has 11 cells:
[12/10 02:41:28   5217s]     INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR 
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0218
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.022
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0221
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0221
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0222
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0222
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0223
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0223
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0224
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0225
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0226
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0226
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0227
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0227
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0232
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0237
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0238
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0238
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0272
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0313
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0315
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0316
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0317
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0319
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0319
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.032
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.032
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0321
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0321
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0321
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0322
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0322
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0322
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0324
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0315
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0318
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0325
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0326
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0327
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0327
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0328
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0329
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0329
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.033
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0331
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0332
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0332
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0333
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0334
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0333
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0335
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0336
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0336
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0338
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0339
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0341
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0342
[12/10 02:41:28   5217s]     Accumulated time to calculate placeable region: 0.0343
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0343
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0338
[12/10 02:41:28   5217s] Accumulated time to calculate placeable region: 0.0344
[12/10 02:41:30   5219s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
[12/10 02:41:30   5219s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
[12/10 02:41:30   5219s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
[12/10 02:41:30   5219s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
[12/10 02:41:30   5219s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
[12/10 02:41:30   5219s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
[12/10 02:41:30   5219s]     Clock tree balancer configuration for clock_trees my_clk_generator_for_external_qspi_ck_o<3> my_clk_generator_for_external_qspi_ck_o<2> my_clk_generator_for_external_qspi_ck_o<1>:
[12/10 02:41:30   5219s]     Non-default CCOpt properties:
[12/10 02:41:30   5219s]       Public non-default CCOpt properties:
[12/10 02:41:30   5219s]         cell_density: 1 (default: 0.75)
[12/10 02:41:30   5219s]         route_type (leaf): default_route_type_leaf (default: default)
[12/10 02:41:30   5219s]         route_type (top): default_route_type_nonleaf (default: default)
[12/10 02:41:30   5219s]         route_type (trunk): default_route_type_nonleaf (default: default)
[12/10 02:41:30   5219s]       No private non-default CCOpt properties
[12/10 02:41:30   5219s]     For power domain auto-default:
[12/10 02:41:30   5219s]       Buffers:     {BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR}
[12/10 02:41:30   5219s]       Inverters:   {INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR}
[12/10 02:41:30   5219s]       Clock gates: PREICGX16BA10TR PREICGX13BA10TR PREICGX11BA10TR PREICGX9BA10TR PREICGX7P5BA10TR PREICGX6BA10TR PREICGX5BA10TR PREICGX4BA10TR PREICGX3P5BA10TR PREICGX3BA10TR PREICGX2P5BA10TR PREICGX2BA10TR PREICGX1P7BA10TR PREICGX1P4BA10TR PREICGX1P2BA10TR PREICGX1BA10TR PREICGX0P8BA10TR PREICGX0P7BA10TR PREICGX0P6BA10TR PREICGX0P5BA10TR 
[12/10 02:41:30   5219s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 674196.800um^2
[12/10 02:41:30   5219s]     Top Routing info:
[12/10 02:41:30   5219s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/10 02:41:30   5219s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/10 02:41:30   5219s]     Trunk Routing info:
[12/10 02:41:30   5219s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/10 02:41:30   5219s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/10 02:41:30   5219s]     Leaf Routing info:
[12/10 02:41:30   5219s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/10 02:41:30   5219s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/10 02:41:30   5219s]     For timing_corner slowDC:setup, late and power domain auto-default:
[12/10 02:41:30   5219s]       Slew time target (leaf):    0.118ns
[12/10 02:41:30   5219s]       Slew time target (trunk):   0.118ns
[12/10 02:41:30   5219s]       Slew time target (top):     0.118ns (Note: no nets are considered top nets in this clock tree)
[12/10 02:41:30   5219s]       Buffer unit delay: 0.058ns
[12/10 02:41:30   5219s]       Buffer max distance: 650.909um
[12/10 02:41:30   5219s]     Fastest wire driving cells and distances:
[12/10 02:41:30   5219s]       Buffer    : {lib_cell:BUFX16MA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=650.909um, saturatedSlew=0.100ns, speed=5572.851um per ns, cellArea=17.821um^2 per 1000um}
[12/10 02:41:30   5219s]       Inverter  : {lib_cell:INVX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=475.762um, saturatedSlew=0.090ns, speed=6468.545um per ns, cellArea=19.337um^2 per 1000um}
[12/10 02:41:30   5219s]       Clock gate: {lib_cell:PREICGX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=626.796um, saturatedSlew=0.101ns, speed=5133.465um per ns, cellArea=29.356um^2 per 1000um}
[12/10 02:41:30   5219s]     
[12/10 02:41:30   5219s]     Clock tree balancer configuration for clock_tree my_clk:
[12/10 02:41:30   5219s]     Non-default CCOpt properties:
[12/10 02:41:30   5219s]       Public non-default CCOpt properties:
[12/10 02:41:30   5219s]         cell_density: 1 (default: 0.75)
[12/10 02:41:30   5219s]         route_type (leaf): default_route_type_leaf (default: default)
[12/10 02:41:30   5219s]         route_type (top): default_route_type_nonleaf (default: default)
[12/10 02:41:30   5219s]         route_type (trunk): default_route_type_nonleaf (default: default)
[12/10 02:41:30   5219s]         source_driver: INVX1BA10TR/A INVX1BA10TR/Y (default: )
[12/10 02:41:30   5219s]       No private non-default CCOpt properties
[12/10 02:41:30   5219s]     For power domain auto-default:
[12/10 02:41:30   5219s]       Buffers:     {BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR}
[12/10 02:41:30   5219s]       Inverters:   {INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR}
[12/10 02:41:30   5219s]       Clock gates: PREICGX16BA10TR PREICGX13BA10TR PREICGX11BA10TR PREICGX9BA10TR PREICGX7P5BA10TR PREICGX6BA10TR PREICGX5BA10TR PREICGX4BA10TR PREICGX3P5BA10TR PREICGX3BA10TR PREICGX2P5BA10TR PREICGX2BA10TR PREICGX1P7BA10TR PREICGX1P4BA10TR PREICGX1P2BA10TR PREICGX1BA10TR PREICGX0P8BA10TR PREICGX0P7BA10TR PREICGX0P6BA10TR PREICGX0P5BA10TR 
[12/10 02:41:30   5219s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 674196.800um^2
[12/10 02:41:30   5219s]     Top Routing info:
[12/10 02:41:30   5219s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/10 02:41:30   5219s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/10 02:41:30   5219s]     Trunk Routing info:
[12/10 02:41:30   5219s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/10 02:41:30   5219s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/10 02:41:30   5219s]     Leaf Routing info:
[12/10 02:41:30   5219s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/10 02:41:30   5219s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/10 02:41:30   5219s]     For timing_corner slowDC:setup, late and power domain auto-default:
[12/10 02:41:30   5219s]       Slew time target (leaf):    0.118ns
[12/10 02:41:30   5219s]       Slew time target (trunk):   0.118ns
[12/10 02:41:30   5219s]       Slew time target (top):     0.118ns (Note: no nets are considered top nets in this clock tree)
[12/10 02:41:30   5219s]       Buffer unit delay: 0.058ns
[12/10 02:41:30   5219s]       Buffer max distance: 650.909um
[12/10 02:41:30   5219s]     Fastest wire driving cells and distances:
[12/10 02:41:30   5219s]       Buffer    : {lib_cell:BUFX16MA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=650.909um, saturatedSlew=0.100ns, speed=5572.851um per ns, cellArea=17.821um^2 per 1000um}
[12/10 02:41:30   5219s]       Inverter  : {lib_cell:INVX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=475.762um, saturatedSlew=0.090ns, speed=6468.545um per ns, cellArea=19.337um^2 per 1000um}
[12/10 02:41:30   5219s]       Clock gate: {lib_cell:PREICGX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=626.796um, saturatedSlew=0.101ns, speed=5133.465um per ns, cellArea=29.356um^2 per 1000um}
[12/10 02:41:30   5219s]     
[12/10 02:41:30   5219s]     
[12/10 02:41:30   5219s]     Logic Sizing Table:
[12/10 02:41:30   5219s]     
[12/10 02:41:30   5219s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/10 02:41:30   5219s]     Cell             Instance count    Source         Eligible library cells
[12/10 02:41:30   5219s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/10 02:41:30   5219s]     BUFZX16MA10TR          1           library set    {BUFZX16MA10TR BUFZX11MA10TR BUFZX8MA10TR BUFZX6MA10TR BUFZX4MA10TR BUFZX3MA10TR BUFZX2MA10TR BUFZX1P4MA10TR BUFZX1MA10TR}
[12/10 02:41:30   5219s]     NAND2X1BA10TR          1           library set    {NAND2X8BA10TR NAND2X8AA10TR NAND2X6BA10TR NAND2X6AA10TR NAND2X4BA10TR NAND2X4AA10TR NAND2X3BA10TR NAND2X3AA10TR NAND2X2BA10TR NAND2X2AA10TR NAND2X1P4BA10TR NAND2X1P4AA10TR NAND2X1BA10TR NAND2X1AA10TR NAND2X0P7BA10TR NAND2X0P7AA10TR NAND2X0P5BA10TR NAND2X0P5AA10TR}
[12/10 02:41:30   5219s]     NOR2X1AA10TR           1           library set    {NOR2X8AA10TR NOR2X8MA10TR NOR2X6AA10TR NOR2X6MA10TR NOR2X4AA10TR NOR2X4MA10TR NOR2X3AA10TR NOR2X3MA10TR NOR2X2AA10TR NOR2X2MA10TR NOR2X1P4AA10TR NOR2X1P4MA10TR NOR2X1AA10TR NOR2X1MA10TR NOR2X0P7AA10TR NOR2X0P7MA10TR NOR2X0P5AA10TR NOR2X0P5MA10TR}
[12/10 02:41:30   5219s]     NOR2X6MA10TR           1           library set    {NOR2X8AA10TR NOR2X8MA10TR NOR2X6AA10TR NOR2X6MA10TR NOR2X4AA10TR NOR2X4MA10TR NOR2X3AA10TR NOR2X3MA10TR NOR2X2AA10TR NOR2X2MA10TR NOR2X1P4AA10TR NOR2X1P4MA10TR NOR2X1AA10TR NOR2X1MA10TR NOR2X0P7AA10TR NOR2X0P7MA10TR NOR2X0P5AA10TR NOR2X0P5MA10TR}
[12/10 02:41:30   5219s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/10 02:41:30   5219s]     
[12/10 02:41:30   5219s]     
[12/10 02:41:30   5220s]     Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_0_/mode:
[12/10 02:41:30   5220s]       Sources:                     pin clk
[12/10 02:41:30   5220s]       Total number of sinks:       9
[12/10 02:41:30   5220s]       Delay constrained sinks:     9
[12/10 02:41:30   5220s]       Constrains:                  default
[12/10 02:41:30   5220s]       Non-leaf sinks:              3
[12/10 02:41:30   5220s]       Ignore pins:                 0
[12/10 02:41:30   5220s]      Timing corner slowDC:setup.late:
[12/10 02:41:30   5220s]       Skew target:                 0.058ns
[12/10 02:41:30   5220s]     Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_1_/mode:
[12/10 02:41:30   5220s]       Sources:                     pin clk
[12/10 02:41:30   5220s]       Total number of sinks:       6
[12/10 02:41:30   5220s]       Delay constrained sinks:     6
[12/10 02:41:30   5220s]       Constrains:                  default
[12/10 02:41:30   5220s]       Non-leaf sinks:              3
[12/10 02:41:30   5220s]       Ignore pins:                 0
[12/10 02:41:30   5220s]      Timing corner slowDC:setup.late:
[12/10 02:41:30   5220s]       Skew target:                 0.058ns
[12/10 02:41:30   5220s]     Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_2_/mode:
[12/10 02:41:30   5220s]       Sources:                     pin clk
[12/10 02:41:30   5220s]       Total number of sinks:       6
[12/10 02:41:30   5220s]       Delay constrained sinks:     6
[12/10 02:41:30   5220s]       Constrains:                  default
[12/10 02:41:30   5220s]       Non-leaf sinks:              3
[12/10 02:41:30   5220s]       Ignore pins:                 0
[12/10 02:41:30   5220s]      Timing corner slowDC:setup.late:
[12/10 02:41:30   5220s]       Skew target:                 0.058ns
[12/10 02:41:30   5220s]     Clock tree balancer configuration for skew_group my_clk/mode:
[12/10 02:41:30   5220s]       Sources:                     pin clk
[12/10 02:41:30   5220s]       Total number of sinks:       30705
[12/10 02:41:30   5220s]       Delay constrained sinks:     30682
[12/10 02:41:30   5220s]       Constrains:                  default
[12/10 02:41:30   5220s]       Non-leaf sinks:              0
[12/10 02:41:30   5220s]       Ignore pins:                 0
[12/10 02:41:30   5220s]      Timing corner slowDC:setup.late:
[12/10 02:41:30   5220s]       Skew target:                 0.058ns
[12/10 02:41:30   5220s]     Primary reporting skew groups are:
[12/10 02:41:30   5220s]     skew_group my_clk/mode with 30705 clock sinks
[12/10 02:41:30   5220s]     
[12/10 02:41:30   5220s]     Clock DAG stats initial state:
[12/10 02:41:30   5220s]       cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:41:30   5220s]       misc counts      : r=4, pp=2
[12/10 02:41:30   5220s]       cell areas       : b=3573.600um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=34.000um^2, total=3618.400um^2
[12/10 02:41:30   5220s]       hp wire lengths  : top=0.000um, trunk=8923.200um, leaf=29166.200um, total=38089.400um
[12/10 02:41:30   5220s]     Clock DAG library cell distribution initial state {count}:
[12/10 02:41:30   5220s]        Bufs: BUFX16MA10TR: 20 FRICGX13BA10TR: 12 FRICGX11BA10TR: 305 BUFX5BA10TR: 8 
[12/10 02:41:30   5220s]        Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/10 02:41:30   5220s]       NICGs: AND2X6MA10TR: 1 
[12/10 02:41:30   5220s]      Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/10 02:41:30   5220s]     Clock DAG hash initial state: 13497562573178418298 178893333270211936
[12/10 02:41:31   5220s]     
[12/10 02:41:31   5220s]     Distribution of half-perimeter wire length by ICG depth:
[12/10 02:41:31   5220s]     
[12/10 02:41:31   5220s]     -----------------------------------------------------------------------------
[12/10 02:41:31   5220s]     Min ICG    Max ICG    Count    HPWL
[12/10 02:41:31   5220s]     Depth      Depth               (um)
[12/10 02:41:31   5220s]     -----------------------------------------------------------------------------
[12/10 02:41:31   5220s]        0          0        352     [min=4, max=513, avg=104, sd=65, total=36537]
[12/10 02:41:31   5220s]        0          1          4     [min=11, max=671, avg=395, sd=277, total=1580]
[12/10 02:41:31   5220s]     -----------------------------------------------------------------------------
[12/10 02:41:31   5220s]     
[12/10 02:41:31   5220s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/10 02:41:31   5220s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/10 02:41:31   5220s]     
[12/10 02:41:31   5220s]     Layer information for route type default_route_type_leaf:
[12/10 02:41:31   5220s]     
[12/10 02:41:31   5220s]     --------------------------------------------------------------------
[12/10 02:41:31   5220s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/10 02:41:31   5220s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/10 02:41:31   5220s]     --------------------------------------------------------------------
[12/10 02:41:31   5220s]     M1       N            H          1.778         0.160         0.284
[12/10 02:41:31   5220s]     M2       N            V          1.400         0.174         0.244
[12/10 02:41:31   5220s]     M3       Y            H          1.400         0.174         0.244
[12/10 02:41:31   5220s]     M4       Y            V          1.400         0.174         0.244
[12/10 02:41:31   5220s]     M5       N            H          1.400         0.174         0.244
[12/10 02:41:31   5220s]     M6       N            V          1.400         0.174         0.244
[12/10 02:41:31   5220s]     M7       N            H          1.400         0.174         0.244
[12/10 02:41:31   5220s]     M8       N            V          0.055         0.208         0.011
[12/10 02:41:31   5220s]     M9       N            H          0.055         0.194         0.011
[12/10 02:41:31   5220s]     --------------------------------------------------------------------
[12/10 02:41:31   5220s]     
[12/10 02:41:31   5220s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/10 02:41:31   5220s]     Unshielded; Mask Constraint: 0; Source: route_type.
[12/10 02:41:31   5220s]     
[12/10 02:41:31   5220s]     Layer information for route type default_route_type_nonleaf:
[12/10 02:41:31   5220s]     
[12/10 02:41:31   5220s]     --------------------------------------------------------------------
[12/10 02:41:31   5220s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/10 02:41:31   5220s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/10 02:41:31   5220s]     --------------------------------------------------------------------
[12/10 02:41:31   5220s]     M1       N            H          1.778         0.243         0.431
[12/10 02:41:31   5220s]     M2       N            V          1.400         0.267         0.374
[12/10 02:41:31   5220s]     M3       Y            H          1.400         0.267         0.374
[12/10 02:41:31   5220s]     M4       Y            V          1.400         0.267         0.374
[12/10 02:41:31   5220s]     M5       N            H          1.400         0.267         0.374
[12/10 02:41:31   5220s]     M6       N            V          1.400         0.267         0.374
[12/10 02:41:31   5220s]     M7       N            H          1.400         0.267         0.374
[12/10 02:41:31   5220s]     M8       N            V          0.055         0.293         0.016
[12/10 02:41:31   5220s]     M9       N            H          0.055         0.308         0.017
[12/10 02:41:31   5220s]     --------------------------------------------------------------------
[12/10 02:41:31   5220s]     
[12/10 02:41:31   5220s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/10 02:41:31   5220s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/10 02:41:31   5220s]     
[12/10 02:41:31   5220s]     Layer information for route type default_route_type_nonleaf:
[12/10 02:41:31   5220s]     
[12/10 02:41:31   5220s]     --------------------------------------------------------------------
[12/10 02:41:31   5220s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/10 02:41:31   5220s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/10 02:41:31   5220s]     --------------------------------------------------------------------
[12/10 02:41:31   5220s]     M1       N            H          1.778         0.160         0.284
[12/10 02:41:31   5220s]     M2       N            V          1.400         0.174         0.244
[12/10 02:41:31   5220s]     M3       Y            H          1.400         0.174         0.244
[12/10 02:41:31   5220s]     M4       Y            V          1.400         0.174         0.244
[12/10 02:41:31   5220s]     M5       N            H          1.400         0.174         0.244
[12/10 02:41:31   5220s]     M6       N            V          1.400         0.174         0.244
[12/10 02:41:31   5220s]     M7       N            H          1.400         0.174         0.244
[12/10 02:41:31   5220s]     M8       N            V          0.055         0.208         0.011
[12/10 02:41:31   5220s]     M9       N            H          0.055         0.194         0.011
[12/10 02:41:31   5220s]     --------------------------------------------------------------------
[12/10 02:41:31   5220s]     
[12/10 02:41:31   5220s]     
[12/10 02:41:31   5220s]     Via selection for estimated routes (rule default):
[12/10 02:41:31   5220s]     
[12/10 02:41:31   5220s]     ------------------------------------------------------------
[12/10 02:41:31   5220s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[12/10 02:41:31   5220s]     Range                (Ohm)    (fF)     (fs)     Only
[12/10 02:41:31   5220s]     ------------------------------------------------------------
[12/10 02:41:31   5220s]     M1-M2    VIA1_V      1.500    0.000    0.000    false
[12/10 02:41:31   5220s]     M2-M3    VIA2_X      1.500    0.000    0.000    false
[12/10 02:41:31   5220s]     M3-M4    VIA3_X      1.500    0.000    0.000    false
[12/10 02:41:31   5220s]     M4-M5    VIA4_X      1.500    0.000    0.000    false
[12/10 02:41:31   5220s]     M5-M6    VIA5_X      1.500    0.000    0.000    false
[12/10 02:41:31   5220s]     M6-M7    VIA6_X      1.500    0.000    0.000    false
[12/10 02:41:31   5220s]     M7-M8    VIA7_X      0.220    0.000    0.000    false
[12/10 02:41:31   5220s]     M8-M9    VIA8_X      0.220    0.000    0.000    false
[12/10 02:41:31   5220s]     ------------------------------------------------------------
[12/10 02:41:31   5220s]     
[12/10 02:41:31   5220s]     Have 4 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/10 02:41:31   5220s]     No ideal or dont_touch nets found in the clock tree
[12/10 02:41:31   5220s]     No dont_touch hnets found in the clock tree
[12/10 02:41:31   5220s]     
[12/10 02:41:31   5220s]     Total number of dont_touch hpins in the clock network: 2
[12/10 02:41:31   5220s]       Large numbers of dont_touch hpins may damage runtime and QoR.
[12/10 02:41:31   5220s]       Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
[12/10 02:41:31   5220s]     
[12/10 02:41:31   5220s]     Summary of reasons for dont_touch hpins in the clock network:
[12/10 02:41:31   5220s]     
[12/10 02:41:31   5220s]     -----------------------
[12/10 02:41:31   5220s]     Reason            Count
[12/10 02:41:31   5220s]     -----------------------
[12/10 02:41:31   5220s]     sdc_constraint      2
[12/10 02:41:31   5220s]     -----------------------
[12/10 02:41:31   5220s]     
[12/10 02:41:31   5220s]     Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
[12/10 02:41:31   5220s]     
[12/10 02:41:31   5220s]     Summary of dont_touch hpins in the clock network representing physical hierarchy:
[12/10 02:41:31   5220s]     
[12/10 02:41:31   5220s]     ---------------------
[12/10 02:41:31   5220s]     Type            Count
[12/10 02:41:31   5220s]     ---------------------
[12/10 02:41:31   5220s]     ilm               0
[12/10 02:41:31   5220s]     partition         0
[12/10 02:41:31   5220s]     power_domain      0
[12/10 02:41:31   5220s]     fence             0
[12/10 02:41:31   5220s]     none              2
[12/10 02:41:31   5220s]     ---------------------
[12/10 02:41:31   5220s]     Total             2
[12/10 02:41:31   5220s]     ---------------------
[12/10 02:41:31   5220s]     
[12/10 02:41:31   5220s]     Checking for illegal sizes of clock logic instances...
[12/10 02:41:31   5220s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/10 02:41:31   5220s]     
[12/10 02:41:31   5220s]     Filtering reasons for cell type: buffer
[12/10 02:41:31   5220s]     =======================================
[12/10 02:41:31   5220s]     
[12/10 02:41:31   5220s]     -------------------------------------------------------------------
[12/10 02:41:31   5220s]     Clock trees    Power domain    Reason              Library cells
[12/10 02:41:31   5220s]     -------------------------------------------------------------------
[12/10 02:41:31   5220s]     all            auto-default    Library trimming    { BUFX16BA10TR }
[12/10 02:41:31   5220s]     -------------------------------------------------------------------
[12/10 02:41:31   5220s]     
[12/10 02:41:31   5220s]     Filtering reasons for cell type: inverter
[12/10 02:41:31   5220s]     =========================================
[12/10 02:41:31   5220s]     
[12/10 02:41:31   5220s]     -------------------------------------------------------------------------------------------------------------------------------------
[12/10 02:41:31   5220s]     Clock trees    Power domain    Reason                         Library cells
[12/10 02:41:31   5220s]     -------------------------------------------------------------------------------------------------------------------------------------
[12/10 02:41:31   5220s]     all            auto-default    Library trimming               { INVX0P5BA10TR INVX0P6BA10TR INVX0P7BA10TR INVX0P8BA10TR INVX1P2BA10TR
[12/10 02:41:31   5220s]                                                                     INVX1P4BA10TR INVX1P7BA10TR INVX2P5BA10TR INVX3P5BA10TR }
[12/10 02:41:31   5220s]     all            auto-default    Unbalanced rise/fall delays    { INVX0P5MA10TR INVX0P6MA10TR INVX0P7MA10TR INVX0P8MA10TR INVX11MA10TR
[12/10 02:41:31   5220s]                                                                     INVX13MA10TR INVX16MA10TR INVX1MA10TR INVX1P2MA10TR INVX1P4MA10TR
[12/10 02:41:31   5220s]                                                                     INVX1P7MA10TR INVX2MA10TR INVX2P5MA10TR INVX3MA10TR INVX3P5MA10TR
[12/10 02:41:31   5220s]                                                                     INVX4MA10TR INVX5MA10TR INVX6MA10TR INVX7P5MA10TR INVX9MA10TR }
[12/10 02:41:31   5220s]     -------------------------------------------------------------------------------------------------------------------------------------
[12/10 02:41:31   5220s]     
[12/10 02:41:31   5220s]     
[12/10 02:41:31   5220s]     Validating CTS configuration done. (took cpu=0:00:03.9 real=0:00:03.8)
[12/10 02:41:31   5220s]     CCOpt configuration status: all checks passed.
[12/10 02:41:31   5220s]   Reconstructing clock tree datastructures, skew aware done.
[12/10 02:41:31   5220s] Initializing clock structures done.
[12/10 02:41:31   5220s] PRO...
[12/10 02:41:31   5220s]   PRO active optimizations:
[12/10 02:41:31   5220s]    - DRV fixing with sizing
[12/10 02:41:31   5220s]   
[12/10 02:41:31   5220s]   Detected clock skew data from CTS
[12/10 02:41:31   5220s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/10 02:41:31   5221s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.9 real=0:00:00.2)
[12/10 02:41:31   5221s]   Clock DAG stats PRO initial state:
[12/10 02:41:31   5221s]     cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:41:31   5221s]     misc counts      : r=4, pp=2
[12/10 02:41:31   5221s]     cell areas       : b=3573.600um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=34.000um^2, total=3618.400um^2
[12/10 02:41:31   5221s]     cell capacitance : b=2.224pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.040pF, total=2.276pF
[12/10 02:41:31   5221s]     sink capacitance : count=30705, total=26.737pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:41:31   5221s]     wire capacitance : top=0.000pF, trunk=1.447pF, leaf=16.094pF, total=17.542pF
[12/10 02:41:31   5221s]     wire lengths     : top=0.000um, trunk=11725.400um, leaf=122923.315um, total=134648.715um
[12/10 02:41:31   5221s]     hp wire lengths  : top=0.000um, trunk=8923.200um, leaf=29166.200um, total=38089.400um
[12/10 02:41:31   5221s]   Clock DAG net violations PRO initial state: none
[12/10 02:41:31   5221s]   Clock DAG primary half-corner transition distribution PRO initial state:
[12/10 02:41:31   5221s]     Trunk : target=0.118ns count=39 avg=0.072ns sd=0.027ns min=0.000ns max=0.107ns {14 <= 0.071ns, 17 <= 0.094ns, 7 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:41:31   5221s]     Leaf  : target=0.118ns count=320 avg=0.093ns sd=0.009ns min=0.020ns max=0.113ns {8 <= 0.071ns, 161 <= 0.094ns, 148 <= 0.106ns, 2 <= 0.112ns, 1 <= 0.118ns}
[12/10 02:41:31   5221s]   Clock DAG library cell distribution PRO initial state {count}:
[12/10 02:41:31   5221s]      Bufs: BUFX16MA10TR: 20 FRICGX13BA10TR: 12 FRICGX11BA10TR: 305 BUFX5BA10TR: 8 
[12/10 02:41:31   5221s]      Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/10 02:41:31   5221s]     NICGs: AND2X6MA10TR: 1 
[12/10 02:41:31   5221s]    Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/10 02:41:31   5221s]   Clock DAG hash PRO initial state: 13497562573178418298 178893333270211936
[12/10 02:41:32   5221s]   Clock DAG hash PRO initial state: 13497562573178418298 178893333270211936
[12/10 02:41:32   5221s]   Primary reporting skew groups PRO initial state:
[12/10 02:41:32   5221s]     skew_group default.my_clk/mode: unconstrained
[12/10 02:41:32   5222s]         min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_6_/CK
[12/10 02:41:32   5222s]         max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_26__24_/CK
[12/10 02:41:32   5222s]   Skew group summary PRO initial state:
[12/10 02:41:32   5222s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.152, max=0.197, avg=0.175, sd=0.019], skew [0.044 vs 0.058], 100% {0.152, 0.197} (wid=0.038 ws=0.006) (gid=0.159 gs=0.044)
[12/10 02:41:32   5222s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.152, max=0.197, avg=0.174, sd=0.024], skew [0.044 vs 0.058], 100% {0.152, 0.197} (wid=0.038 ws=0.000) (gid=0.159 gs=0.044)
[12/10 02:41:32   5222s]     skew_group my_clk/mode: insertion delay [min=0.453, max=0.507, avg=0.486, sd=0.011], skew [0.054 vs 0.058], 100% {0.453, 0.507} (wid=0.121 ws=0.065) (gid=0.423 gs=0.056)
[12/10 02:41:32   5222s]   Recomputing CTS skew targets...
[12/10 02:41:32   5222s]   Resolving skew group constraints...
[12/10 02:41:33   5223s]     Solving LP: 3 skew groups; 23 fragments, 36 fraglets and 37 vertices; 113 variables and 339 constraints; tolerance 1
[12/10 02:41:33   5223s]   Resolving skew group constraints done.
[12/10 02:41:33   5223s]   Recomputing CTS skew targets done. (took cpu=0:00:01.2 real=0:00:01.2)
[12/10 02:41:33   5223s]   PRO Fixing DRVs...
[12/10 02:41:33   5223s]     Clock DAG hash before 'PRO Fixing DRVs': 13497562573178418298 178893333270211936
[12/10 02:41:33   5223s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/10 02:41:33   5223s]     CCOpt-PRO: considered: 356, tested: 356, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/10 02:41:33   5223s]     
[12/10 02:41:33   5223s]     PRO Statistics: Fix DRVs (cell sizing):
[12/10 02:41:33   5223s]     =======================================
[12/10 02:41:33   5223s]     
[12/10 02:41:33   5223s]     Cell changes by Net Type:
[12/10 02:41:33   5223s]     
[12/10 02:41:33   5223s]     -------------------------------------------------------------------------------------------------
[12/10 02:41:33   5223s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/10 02:41:33   5223s]     -------------------------------------------------------------------------------------------------
[12/10 02:41:33   5223s]     top                0            0           0            0                    0                0
[12/10 02:41:33   5223s]     trunk              0            0           0            0                    0                0
[12/10 02:41:33   5223s]     leaf               0            0           0            0                    0                0
[12/10 02:41:33   5223s]     -------------------------------------------------------------------------------------------------
[12/10 02:41:33   5223s]     Total              0            0           0            0                    0                0
[12/10 02:41:33   5223s]     -------------------------------------------------------------------------------------------------
[12/10 02:41:33   5223s]     
[12/10 02:41:33   5223s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/10 02:41:33   5223s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/10 02:41:33   5223s]     
[12/10 02:41:34   5224s]     Clock DAG stats after 'PRO Fixing DRVs':
[12/10 02:41:34   5224s]       cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:41:34   5224s]       misc counts      : r=4, pp=2
[12/10 02:41:34   5224s]       cell areas       : b=3573.600um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=34.000um^2, total=3618.400um^2
[12/10 02:41:34   5224s]       cell capacitance : b=2.224pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.040pF, total=2.276pF
[12/10 02:41:34   5224s]       sink capacitance : count=30705, total=26.737pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:41:34   5224s]       wire capacitance : top=0.000pF, trunk=1.447pF, leaf=16.094pF, total=17.542pF
[12/10 02:41:34   5224s]       wire lengths     : top=0.000um, trunk=11725.400um, leaf=122923.315um, total=134648.715um
[12/10 02:41:34   5224s]       hp wire lengths  : top=0.000um, trunk=8923.200um, leaf=29166.200um, total=38089.400um
[12/10 02:41:34   5224s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[12/10 02:41:34   5224s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[12/10 02:41:34   5224s]       Trunk : target=0.118ns count=39 avg=0.072ns sd=0.027ns min=0.000ns max=0.107ns {14 <= 0.071ns, 17 <= 0.094ns, 7 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:41:34   5224s]       Leaf  : target=0.118ns count=320 avg=0.093ns sd=0.009ns min=0.020ns max=0.113ns {8 <= 0.071ns, 161 <= 0.094ns, 148 <= 0.106ns, 2 <= 0.112ns, 1 <= 0.118ns}
[12/10 02:41:34   5224s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[12/10 02:41:34   5224s]        Bufs: BUFX16MA10TR: 20 FRICGX13BA10TR: 12 FRICGX11BA10TR: 305 BUFX5BA10TR: 8 
[12/10 02:41:34   5224s]        Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/10 02:41:34   5224s]       NICGs: AND2X6MA10TR: 1 
[12/10 02:41:34   5224s]      Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/10 02:41:34   5224s]     Clock DAG hash after 'PRO Fixing DRVs': 13497562573178418298 178893333270211936
[12/10 02:41:34   5224s]     Clock DAG hash after 'PRO Fixing DRVs': 13497562573178418298 178893333270211936
[12/10 02:41:34   5224s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[12/10 02:41:34   5224s]       skew_group default.my_clk/mode: unconstrained
[12/10 02:41:34   5224s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_6_/CK
[12/10 02:41:34   5224s]           max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_26__24_/CK
[12/10 02:41:34   5224s]     Skew group summary after 'PRO Fixing DRVs':
[12/10 02:41:34   5224s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.152, max=0.197], skew [0.044 vs 0.058]
[12/10 02:41:34   5224s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.152, max=0.197], skew [0.044 vs 0.058]
[12/10 02:41:34   5224s]       skew_group my_clk/mode: insertion delay [min=0.453, max=0.507], skew [0.054 vs 0.058]
[12/10 02:41:34   5224s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:41:34   5224s]   PRO Fixing DRVs done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/10 02:41:34   5224s]   
[12/10 02:41:34   5224s]   Slew Diagnostics: After DRV fixing
[12/10 02:41:34   5224s]   ==================================
[12/10 02:41:34   5224s]   
[12/10 02:41:34   5224s]   Global Causes:
[12/10 02:41:34   5224s]   
[12/10 02:41:34   5224s]   -------------------------------------
[12/10 02:41:34   5224s]   Cause
[12/10 02:41:34   5224s]   -------------------------------------
[12/10 02:41:34   5224s]   DRV fixing with buffering is disabled
[12/10 02:41:34   5224s]   -------------------------------------
[12/10 02:41:34   5224s]   
[12/10 02:41:34   5224s]   Top 5 overslews:
[12/10 02:41:34   5224s]   
[12/10 02:41:34   5224s]   ---------------------------------
[12/10 02:41:34   5224s]   Overslew    Causes    Driving Pin
[12/10 02:41:34   5224s]   ---------------------------------
[12/10 02:41:34   5224s]     (empty table)
[12/10 02:41:34   5224s]   ---------------------------------
[12/10 02:41:34   5224s]   
[12/10 02:41:34   5224s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/10 02:41:34   5224s]   
[12/10 02:41:34   5224s]   -------------------
[12/10 02:41:34   5224s]   Cause    Occurences
[12/10 02:41:34   5224s]   -------------------
[12/10 02:41:34   5224s]     (empty table)
[12/10 02:41:34   5224s]   -------------------
[12/10 02:41:34   5224s]   
[12/10 02:41:34   5224s]   Violation diagnostics counts from the 0 nodes that have violations:
[12/10 02:41:34   5224s]   
[12/10 02:41:34   5224s]   -------------------
[12/10 02:41:34   5224s]   Cause    Occurences
[12/10 02:41:34   5224s]   -------------------
[12/10 02:41:34   5224s]     (empty table)
[12/10 02:41:34   5224s]   -------------------
[12/10 02:41:34   5224s]   
[12/10 02:41:34   5224s]   Reconnecting optimized routes...
[12/10 02:41:34   5224s]   Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/10 02:41:34   5224s]   Set dirty flag on 0 instances, 0 nets
[12/10 02:41:34   5224s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/10 02:41:34   5224s] End AAE Lib Interpolated Model. (MEM=4008.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:41:34   5225s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:01.0 real=0:00:00.3)
[12/10 02:41:35   5225s]   Clock DAG stats PRO final:
[12/10 02:41:35   5225s]     cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:41:35   5225s]     misc counts      : r=4, pp=2
[12/10 02:41:35   5225s]     cell areas       : b=3573.600um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=34.000um^2, total=3618.400um^2
[12/10 02:41:35   5225s]     cell capacitance : b=2.224pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.040pF, total=2.276pF
[12/10 02:41:35   5225s]     sink capacitance : count=30705, total=26.737pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:41:35   5225s]     wire capacitance : top=0.000pF, trunk=1.447pF, leaf=16.094pF, total=17.542pF
[12/10 02:41:35   5225s]     wire lengths     : top=0.000um, trunk=11725.400um, leaf=122923.315um, total=134648.715um
[12/10 02:41:35   5225s]     hp wire lengths  : top=0.000um, trunk=8923.200um, leaf=29166.200um, total=38089.400um
[12/10 02:41:35   5225s]   Clock DAG net violations PRO final: none
[12/10 02:41:35   5225s]   Clock DAG primary half-corner transition distribution PRO final:
[12/10 02:41:35   5225s]     Trunk : target=0.118ns count=39 avg=0.072ns sd=0.027ns min=0.000ns max=0.107ns {14 <= 0.071ns, 17 <= 0.094ns, 7 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:41:35   5225s]     Leaf  : target=0.118ns count=320 avg=0.093ns sd=0.009ns min=0.020ns max=0.113ns {8 <= 0.071ns, 161 <= 0.094ns, 148 <= 0.106ns, 2 <= 0.112ns, 1 <= 0.118ns}
[12/10 02:41:35   5225s]   Clock DAG library cell distribution PRO final {count}:
[12/10 02:41:35   5225s]      Bufs: BUFX16MA10TR: 20 FRICGX13BA10TR: 12 FRICGX11BA10TR: 305 BUFX5BA10TR: 8 
[12/10 02:41:35   5225s]      Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/10 02:41:35   5225s]     NICGs: AND2X6MA10TR: 1 
[12/10 02:41:35   5225s]    Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/10 02:41:35   5225s]   Clock DAG hash PRO final: 13497562573178418298 178893333270211936
[12/10 02:41:35   5226s]   Clock DAG hash PRO final: 13497562573178418298 178893333270211936
[12/10 02:41:35   5226s]   Primary reporting skew groups PRO final:
[12/10 02:41:35   5226s]     skew_group default.my_clk/mode: unconstrained
[12/10 02:41:35   5226s]         min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_6_/CK
[12/10 02:41:35   5226s]         max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_26__24_/CK
[12/10 02:41:35   5226s]   Skew group summary PRO final:
[12/10 02:41:35   5226s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.152, max=0.197, avg=0.175, sd=0.019], skew [0.044 vs 0.058], 100% {0.152, 0.197} (wid=0.038 ws=0.006) (gid=0.159 gs=0.044)
[12/10 02:41:35   5226s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.152, max=0.197, avg=0.174, sd=0.024], skew [0.044 vs 0.058], 100% {0.152, 0.197} (wid=0.038 ws=0.000) (gid=0.159 gs=0.044)
[12/10 02:41:36   5226s]     skew_group my_clk/mode: insertion delay [min=0.453, max=0.507, avg=0.486, sd=0.011], skew [0.054 vs 0.058], 100% {0.453, 0.507} (wid=0.121 ws=0.065) (gid=0.423 gs=0.056)
[12/10 02:41:36   5226s] PRO done.
[12/10 02:41:36   5226s] Restoring CTS place status for unmodified clock tree cells and sinks.
[12/10 02:41:36   5226s] numClockCells = 362, numClockCellsFixed = 0, numClockCellsRestored = 352, numClockLatches = 1, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/10 02:41:36   5227s] Net route status summary:
[12/10 02:41:36   5227s]   Clock:       356 (unrouted=0, trialRouted=0, noStatus=0, routed=356, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/10 02:41:36   5227s]   Non-clock: 157696 (unrouted=2482, trialRouted=0, noStatus=0, routed=155214, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2482, (crossesIlmBoundary AND tooFewTerms=0)])
[12/10 02:41:36   5227s] Updating delays...
[12/10 02:41:37   5228s] Updating delays done.
[12/10 02:41:37   5228s] PRO done. (took cpu=0:00:13.2 real=0:00:11.1)
[12/10 02:41:37   5228s] Leaving CCOpt scope - Cleaning up placement interface...
[12/10 02:41:37   5228s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4272.7M, EPOCH TIME: 1670661697.225206
[12/10 02:41:37   5228s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.036, REAL:0.037, MEM:3899.7M, EPOCH TIME: 1670661697.261811
[12/10 02:41:37   5228s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/10 02:41:37   5228s] *** ClockDrv #1 [finish] : cpu/real = 0:00:13.8/0:00:11.7 (1.2), totSession cpu/real = 1:27:08.6/0:35:39.2 (2.4), mem = 3899.7M
[12/10 02:41:37   5228s] 
[12/10 02:41:37   5228s] =============================================================================================
[12/10 02:41:37   5228s]  Step TAT Report for ClockDrv #1                                                21.10-p004_1
[12/10 02:41:37   5228s] =============================================================================================
[12/10 02:41:37   5228s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:41:37   5228s] ---------------------------------------------------------------------------------------------
[12/10 02:41:37   5228s] [ PostCommitDelayUpdate  ]      1   0:00:00.2  (   2.1 % )     0:00:00.5 /  0:00:01.2    2.5
[12/10 02:41:37   5228s] [ IncrDelayCalc          ]      8   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:01.0    3.8
[12/10 02:41:37   5228s] [ MISC                   ]          0:00:11.2  (  95.7 % )     0:00:11.2 /  0:00:12.6    1.1
[12/10 02:41:37   5228s] ---------------------------------------------------------------------------------------------
[12/10 02:41:37   5228s]  ClockDrv #1 TOTAL                  0:00:11.7  ( 100.0 % )     0:00:11.7 /  0:00:13.8    1.2
[12/10 02:41:37   5228s] ---------------------------------------------------------------------------------------------
[12/10 02:41:37   5228s] 
[12/10 02:41:39   5232s] **INFO: Start fixing DRV (Mem = 3757.18M) ...
[12/10 02:41:39   5232s] Begin: GigaOpt DRV Optimization
[12/10 02:41:39   5232s] Glitch fixing enabled
[12/10 02:41:39   5232s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 4  -glitch
[12/10 02:41:39   5232s] *** DrvOpt #8 [begin] : totSession cpu/real = 1:27:12.9/0:35:41.3 (2.4), mem = 3757.2M
[12/10 02:41:39   5233s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/10 02:41:40   5233s] Info: 356 clock nets excluded from IPO operation.
[12/10 02:41:40   5233s] End AAE Lib Interpolated Model. (MEM=3757.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:41:40   5233s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1561211.17
[12/10 02:41:40   5233s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/10 02:41:40   5233s] ### Creating PhyDesignMc. totSessionCpu=1:27:14 mem=3757.2M
[12/10 02:41:40   5233s] OPERPROF: Starting DPlace-Init at level 1, MEM:3757.2M, EPOCH TIME: 1670661700.235936
[12/10 02:41:40   5233s] z: 2, totalTracks: 1
[12/10 02:41:40   5233s] z: 4, totalTracks: 1
[12/10 02:41:40   5233s] z: 6, totalTracks: 1
[12/10 02:41:40   5233s] z: 8, totalTracks: 1
[12/10 02:41:40   5233s] #spOpts: VtWidth mergeVia=F 
[12/10 02:41:40   5233s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3757.2M, EPOCH TIME: 1670661700.378478
[12/10 02:41:40   5233s] 
[12/10 02:41:40   5233s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:41:40   5233s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.109, REAL:0.109, MEM:3757.2M, EPOCH TIME: 1670661700.487599
[12/10 02:41:40   5233s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3757.2MB).
[12/10 02:41:40   5233s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.293, MEM:3757.2M, EPOCH TIME: 1670661700.528713
[12/10 02:41:41   5235s] TotalInstCnt at PhyDesignMc Initialization: 154,547
[12/10 02:41:41   5235s] ### Creating PhyDesignMc, finished. totSessionCpu=1:27:16 mem=3758.2M
[12/10 02:41:41   5235s] #optDebug: Start CG creation (mem=3758.2M)
[12/10 02:41:41   5235s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 14.000000 
[12/10 02:41:41   5235s] (cpu=0:00:00.2, mem=3850.4M)
[12/10 02:41:41   5235s]  ...processing cgPrt (cpu=0:00:00.2, mem=3850.4M)
[12/10 02:41:41   5235s]  ...processing cgEgp (cpu=0:00:00.2, mem=3850.4M)
[12/10 02:41:41   5235s]  ...processing cgPbk (cpu=0:00:00.2, mem=3850.4M)
[12/10 02:41:41   5235s]  ...processing cgNrb(cpu=0:00:00.2, mem=3850.4M)
[12/10 02:41:41   5235s]  ...processing cgObs (cpu=0:00:00.2, mem=3850.4M)
[12/10 02:41:41   5235s]  ...processing cgCon (cpu=0:00:00.2, mem=3850.4M)
[12/10 02:41:41   5235s]  ...processing cgPdm (cpu=0:00:00.2, mem=3850.4M)
[12/10 02:41:41   5235s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3850.4M)
[12/10 02:41:41   5235s] ### Creating RouteCongInterface, started
[12/10 02:41:41   5235s] ### Creating LA Mngr. totSessionCpu=1:27:16 mem=3850.4M
[12/10 02:41:41   5235s] ### Creating LA Mngr, finished. totSessionCpu=1:27:16 mem=3850.4M
[12/10 02:41:42   5236s] ### Creating RouteCongInterface, finished
[12/10 02:41:42   5236s] 
[12/10 02:41:42   5236s] Creating Lib Analyzer ...
[12/10 02:41:42   5236s] 
[12/10 02:41:42   5236s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/10 02:41:42   5236s] Summary for sequential cells identification: 
[12/10 02:41:42   5236s]   Identified SBFF number: 148
[12/10 02:41:42   5236s]   Identified MBFF number: 0
[12/10 02:41:42   5236s]   Identified SB Latch number: 0
[12/10 02:41:42   5236s]   Identified MB Latch number: 0
[12/10 02:41:42   5236s]   Not identified SBFF number: 0
[12/10 02:41:42   5236s]   Not identified MBFF number: 0
[12/10 02:41:42   5236s]   Not identified SB Latch number: 0
[12/10 02:41:42   5236s]   Not identified MB Latch number: 0
[12/10 02:41:42   5236s]   Number of sequential cells which are not FFs: 106
[12/10 02:41:42   5236s]  Visiting view : slowView
[12/10 02:41:42   5236s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/10 02:41:42   5236s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/10 02:41:42   5236s]  Visiting view : fastView
[12/10 02:41:42   5236s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/10 02:41:42   5236s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/10 02:41:42   5236s] TLC MultiMap info (StdDelay):
[12/10 02:41:42   5236s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/10 02:41:42   5236s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/10 02:41:42   5236s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/10 02:41:42   5236s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/10 02:41:42   5236s]  Setting StdDelay to: 15.6ps
[12/10 02:41:42   5236s] 
[12/10 02:41:42   5236s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/10 02:41:42   5236s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/10 02:41:42   5236s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/10 02:41:42   5236s] Total number of usable buffers from Lib Analyzer: 40 ( BUFX1MA10TR BUFX1BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFHX2MA10TR BUFHX3MA10TR BUFHX2P5MA10TR BUFX4MA10TR BUFX4BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR BUFHX16MA10TR)
[12/10 02:41:42   5236s] Total number of usable inverters from Lib Analyzer: 28 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX1P4BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/10 02:41:42   5236s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/10 02:41:42   5236s] 
[12/10 02:41:42   5236s] {RT default_rc_corner 0 6 6 0}
[12/10 02:41:44   5238s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:27:19 mem=3850.4M
[12/10 02:41:44   5238s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:27:19 mem=3850.4M
[12/10 02:41:44   5238s] Creating Lib Analyzer, finished. 
[12/10 02:41:46   5240s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[12/10 02:41:46   5240s] **INFO: Disabling fanout fix in postRoute stage.
[12/10 02:41:46   5240s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4001.1M, EPOCH TIME: 1670661706.488340
[12/10 02:41:46   5240s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:4001.1M, EPOCH TIME: 1670661706.492301
[12/10 02:41:48   5243s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 02:41:48   5243s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[12/10 02:41:48   5243s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 02:41:48   5243s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/10 02:41:48   5243s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 02:41:48   5243s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/10 02:41:49   5245s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/10 02:41:49   5245s] Info: violation cost 1.033431 (cap = 0.035574, tran = 0.997857, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 02:41:51   5247s] |     3|    16|    -0.12|     2|     2|    -0.00|     0|     0|     0|     0|     0|     0|    29.05|     0.00|       0|       0|       0| 89.32%|          |         |
[12/10 02:41:53   5250s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/10 02:41:53   5250s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/10 02:41:53   5250s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 02:41:53   5250s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    29.05|     0.00|       0|       0|       5| 89.32%| 0:00:02.0|  4322.1M|
[12/10 02:41:53   5250s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/10 02:41:53   5250s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/10 02:41:53   5250s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 02:41:54   5251s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    29.05|     0.00|       0|       0|       0| 89.32%| 0:00:00.0|  4322.1M|
[12/10 02:41:54   5251s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 02:41:54   5251s] 
[12/10 02:41:54   5251s] *** Finish DRV Fixing (cpu=0:00:10.7 real=0:00:08.0 mem=4322.1M) ***
[12/10 02:41:54   5251s] 
[12/10 02:41:54   5251s] Begin: glitch net info
[12/10 02:41:54   5251s] glitch slack range: number of glitch nets
[12/10 02:41:54   5251s] glitch slack < -0.32 : 0
[12/10 02:41:54   5251s] -0.32 < glitch slack < -0.28 : 0
[12/10 02:41:54   5251s] -0.28 < glitch slack < -0.24 : 0
[12/10 02:41:54   5251s] -0.24 < glitch slack < -0.2 : 0
[12/10 02:41:54   5251s] -0.2 < glitch slack < -0.16 : 0
[12/10 02:41:54   5251s] -0.16 < glitch slack < -0.12 : 0
[12/10 02:41:54   5251s] -0.12 < glitch slack < -0.08 : 0
[12/10 02:41:54   5251s] -0.08 < glitch slack < -0.04 : 0
[12/10 02:41:54   5251s] -0.04 < glitch slack : 0
[12/10 02:41:54   5251s] End: glitch net info
[12/10 02:41:54   5252s] Total-nets :: 155570, Stn-nets :: 0, ratio :: 0 %
[12/10 02:41:54   5252s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4211.1M, EPOCH TIME: 1670661714.782312
[12/10 02:41:54   5252s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.033, REAL:0.033, MEM:3986.1M, EPOCH TIME: 1670661714.815674
[12/10 02:41:54   5252s] TotalInstCnt at PhyDesignMc Destruction: 154,547
[12/10 02:41:54   5252s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1561211.17
[12/10 02:41:54   5252s] *** DrvOpt #8 [finish] : cpu/real = 0:00:19.2/0:00:15.4 (1.2), totSession cpu/real = 1:27:32.1/0:35:56.8 (2.4), mem = 3986.1M
[12/10 02:41:54   5252s] 
[12/10 02:41:54   5252s] =============================================================================================
[12/10 02:41:54   5252s]  Step TAT Report for DrvOpt #8                                                  21.10-p004_1
[12/10 02:41:54   5252s] =============================================================================================
[12/10 02:41:54   5252s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:41:54   5252s] ---------------------------------------------------------------------------------------------
[12/10 02:41:54   5252s] [ SlackTraversorInit     ]      1   0:00:01.6  (  10.7 % )     0:00:01.6 /  0:00:01.9    1.2
[12/10 02:41:54   5252s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[12/10 02:41:54   5252s] [ LibAnalyzerInit        ]      1   0:00:01.7  (  11.1 % )     0:00:01.7 /  0:00:01.7    1.0
[12/10 02:41:54   5252s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:41:54   5252s] [ PlacerInterfaceInit    ]      1   0:00:01.2  (   7.7 % )     0:00:01.2 /  0:00:02.0    1.7
[12/10 02:41:54   5252s] [ RouteCongInterfaceInit ]      1   0:00:00.8  (   5.2 % )     0:00:00.8 /  0:00:00.8    1.0
[12/10 02:41:54   5252s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/10 02:41:54   5252s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:01.0 /  0:00:02.3    2.3
[12/10 02:41:54   5252s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:41:54   5252s] [ OptEval                ]      1   0:00:00.8  (   5.0 % )     0:00:00.8 /  0:00:01.6    2.1
[12/10 02:41:54   5252s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:41:54   5252s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.4    3.3
[12/10 02:41:54   5252s] [ IncrDelayCalc          ]     10   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.4    3.6
[12/10 02:41:54   5252s] [ AAESlewUpdate          ]      1   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/10 02:41:54   5252s] [ DrvFindVioNets         ]      3   0:00:00.5  (   3.2 % )     0:00:00.5 /  0:00:01.8    3.7
[12/10 02:41:54   5252s] [ DrvComputeSummary      ]      3   0:00:03.7  (  24.1 % )     0:00:03.7 /  0:00:03.7    1.0
[12/10 02:41:54   5252s] [ ReportGlitchViolation  ]      1   0:00:00.5  (   2.9 % )     0:00:00.5 /  0:00:00.4    1.0
[12/10 02:41:54   5252s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.3    3.1
[12/10 02:41:54   5252s] [ MISC                   ]          0:00:03.8  (  24.8 % )     0:00:03.8 /  0:00:03.8    1.0
[12/10 02:41:54   5252s] ---------------------------------------------------------------------------------------------
[12/10 02:41:54   5252s]  DrvOpt #8 TOTAL                    0:00:15.4  ( 100.0 % )     0:00:15.4 /  0:00:19.2    1.2
[12/10 02:41:54   5252s] ---------------------------------------------------------------------------------------------
[12/10 02:41:54   5252s] 
[12/10 02:41:54   5252s] Running refinePlace -preserveRouting true -hardFence false
[12/10 02:41:54   5252s] Enhanced MH flow has been turned off for floorplan mode.
[12/10 02:41:54   5252s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3986.1M, EPOCH TIME: 1670661714.818305
[12/10 02:41:54   5252s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3986.1M, EPOCH TIME: 1670661714.818353
[12/10 02:41:54   5252s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3986.1M, EPOCH TIME: 1670661714.818411
[12/10 02:41:54   5252s] z: 2, totalTracks: 1
[12/10 02:41:54   5252s] z: 4, totalTracks: 1
[12/10 02:41:54   5252s] z: 6, totalTracks: 1
[12/10 02:41:54   5252s] z: 8, totalTracks: 1
[12/10 02:41:54   5252s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3986.1M, EPOCH TIME: 1670661714.961144
[12/10 02:41:55   5252s] 
[12/10 02:41:55   5252s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:41:55   5252s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.161, REAL:0.162, MEM:3986.1M, EPOCH TIME: 1670661715.123500
[12/10 02:41:55   5252s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3986.1MB).
[12/10 02:41:55   5252s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.346, REAL:0.348, MEM:3986.1M, EPOCH TIME: 1670661715.166208
[12/10 02:41:55   5252s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.346, REAL:0.348, MEM:3986.1M, EPOCH TIME: 1670661715.166241
[12/10 02:41:55   5252s] TDRefine: refinePlace mode is spiral
[12/10 02:41:55   5252s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1561211.14
[12/10 02:41:55   5252s] OPERPROF:   Starting RefinePlace at level 2, MEM:3986.1M, EPOCH TIME: 1670661715.166339
[12/10 02:41:55   5252s] *** Starting refinePlace (1:27:32 mem=3986.1M) ***
[12/10 02:41:55   5252s] Total net bbox length = 2.694e+06 (1.425e+06 1.269e+06) (ext = 1.197e+03)
[12/10 02:41:55   5252s] 
[12/10 02:41:55   5252s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:41:55   5252s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/10 02:41:55   5252s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/10 02:41:55   5252s] Type 'man IMPSP-5140' for more detail.
[12/10 02:41:55   5252s] **WARN: (IMPSP-315):	Found 166907 instances insts with no PG Term connections.
[12/10 02:41:55   5252s] Type 'man IMPSP-315' for more detail.
[12/10 02:41:55   5252s] (I)      Default power domain name = toplevel_498
[12/10 02:41:55   5252s] .Default power domain name = toplevel_498
[12/10 02:41:55   5252s] .OPERPROF:     Starting RefinePlace2 at level 3, MEM:3987.3M, EPOCH TIME: 1670661715.490654
[12/10 02:41:55   5252s] Starting refinePlace ...
[12/10 02:41:55   5252s] Default power domain name = toplevel_498
[12/10 02:41:55   5252s] .One DDP V2 for no tweak run.
[12/10 02:41:55   5252s] Default power domain name = toplevel_498
[12/10 02:41:55   5252s] .  Spread Effort: high, post-route mode, useDDP on.
[12/10 02:41:56   5253s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=4036.6MB) @(1:27:33 - 1:27:33).
[12/10 02:41:56   5253s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/10 02:41:56   5253s] wireLenOptFixPriorityInst 30701 inst fixed
[12/10 02:41:56   5254s] 
[12/10 02:41:56   5254s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/10 02:41:58   5256s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/10 02:41:58   5256s] [CPU] RefinePlace/Spiral (cpu=0:00:00.9, real=0:00:00.0)
[12/10 02:41:58   5256s] [CPU] RefinePlace/Commit (cpu=0:00:01.9, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.9, real=0:00:02.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/10 02:41:58   5256s] [CPU] RefinePlace/Legalization (cpu=0:00:03.5, real=0:00:02.0, mem=4038.1MB) @(1:27:33 - 1:27:37).
[12/10 02:41:58   5256s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/10 02:41:58   5256s] 	Runtime: CPU: 0:00:04.2 REAL: 0:00:03.0 MEM: 4038.1MB
[12/10 02:41:58   5256s] Statistics of distance of Instance movement in refine placement:
[12/10 02:41:58   5256s]   maximum (X+Y) =         0.00 um
[12/10 02:41:58   5256s]   mean    (X+Y) =         0.00 um
[12/10 02:41:58   5256s] Summary Report:
[12/10 02:41:58   5256s] Instances move: 0 (out of 154192 movable)
[12/10 02:41:58   5256s] Instances flipped: 0
[12/10 02:41:58   5256s] Mean displacement: 0.00 um
[12/10 02:41:58   5256s] Max displacement: 0.00 um 
[12/10 02:41:58   5256s] Total instances moved : 0
[12/10 02:41:58   5256s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:4.268, REAL:2.769, MEM:4038.1M, EPOCH TIME: 1670661718.260060
[12/10 02:41:58   5257s] Total net bbox length = 2.694e+06 (1.425e+06 1.269e+06) (ext = 1.197e+03)
[12/10 02:41:58   5257s] Runtime: CPU: 0:00:04.6 REAL: 0:00:03.0 MEM: 4038.1MB
[12/10 02:41:58   5257s] [CPU] RefinePlace/total (cpu=0:00:04.6, real=0:00:03.0, mem=4038.1MB) @(1:27:32 - 1:27:37).
[12/10 02:41:58   5257s] *** Finished refinePlace (1:27:37 mem=4038.1M) ***
[12/10 02:41:58   5257s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1561211.14
[12/10 02:41:58   5257s] OPERPROF:   Finished RefinePlace at level 2, CPU:4.694, REAL:3.197, MEM:4038.1M, EPOCH TIME: 1670661718.363373
[12/10 02:41:58   5257s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4038.1M, EPOCH TIME: 1670661718.363407
[12/10 02:41:58   5257s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.031, MEM:3992.1M, EPOCH TIME: 1670661718.393965
[12/10 02:41:58   5257s] OPERPROF: Finished RefinePlace2 at level 1, CPU:5.071, REAL:3.576, MEM:3992.1M, EPOCH TIME: 1670661718.394098
[12/10 02:41:58   5257s] End: GigaOpt DRV Optimization
[12/10 02:41:58   5257s] **optDesign ... cpu = 0:04:36, real = 0:02:38, mem = 3556.2M, totSessionCpu=1:27:37 **
[12/10 02:41:58   5257s] *info:
[12/10 02:41:58   5257s] **INFO: Completed fixing DRV (CPU Time = 0:00:24, Mem = 3992.09M).
[12/10 02:41:58   5257s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3992.1M, EPOCH TIME: 1670661718.623725
[12/10 02:41:58   5257s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.193, REAL:0.194, MEM:3992.1M, EPOCH TIME: 1670661718.817462
[12/10 02:42:01   5261s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.40min real=0.32min mem=3992.1M)
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 29.047  | 33.171  | 33.171  | 29.047  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.316%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:04:41, real = 0:02:41, mem = 3537.8M, totSessionCpu=1:27:42 **
[12/10 02:42:03   5265s]   DRV Snapshot: (REF)
[12/10 02:42:03   5265s]          Tran DRV: 0 (0)
[12/10 02:42:03   5265s]           Cap DRV: 0 (0)
[12/10 02:42:03   5265s]        Fanout DRV: 0 (0)
[12/10 02:42:03   5265s]            Glitch: 0 (0)
[12/10 02:42:03   5265s] *** Timing Is met
[12/10 02:42:03   5265s] *** Check timing (0:00:00.0)
[12/10 02:42:03   5265s] *** Setup timing is met (target slack 0ns)
[12/10 02:42:04   5266s]   Timing Snapshot: (REF)
[12/10 02:42:04   5266s]      Weighted WNS: 0.000
[12/10 02:42:04   5266s]       All  PG WNS: 0.000
[12/10 02:42:04   5266s]       High PG WNS: 0.000
[12/10 02:42:04   5266s]       All  PG TNS: 0.000
[12/10 02:42:04   5266s]       High PG TNS: 0.000
[12/10 02:42:04   5266s]       Low  PG TNS: 0.000
[12/10 02:42:04   5266s]    Category Slack: { [L, 29.047] [H, 33.171] [H, 33.171] }
[12/10 02:42:04   5266s] 
[12/10 02:42:05   5266s] **INFO: flowCheckPoint #3 OptimizationPreEco
[12/10 02:42:05   5266s] Running postRoute recovery in preEcoRoute mode
[12/10 02:42:05   5266s] **optDesign ... cpu = 0:04:46, real = 0:02:45, mem = 3481.1M, totSessionCpu=1:27:47 **
[12/10 02:42:07   5270s]   DRV Snapshot: (TGT)
[12/10 02:42:07   5270s]          Tran DRV: 0 (0)
[12/10 02:42:07   5270s]           Cap DRV: 0 (0)
[12/10 02:42:07   5270s]        Fanout DRV: 0 (0)
[12/10 02:42:07   5270s]            Glitch: 0 (0)
[12/10 02:42:07   5270s] Checking DRV degradation...
[12/10 02:42:07   5270s] 
[12/10 02:42:07   5270s] Recovery Manager:
[12/10 02:42:07   5270s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/10 02:42:07   5270s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/10 02:42:07   5270s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/10 02:42:07   5270s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/10 02:42:07   5270s] 
[12/10 02:42:07   5270s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/10 02:42:07   5270s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:03, real=0:00:02, mem=3947.04M, totSessionCpu=1:27:50).
[12/10 02:42:07   5270s] **optDesign ... cpu = 0:04:49, real = 0:02:47, mem = 3481.6M, totSessionCpu=1:27:50 **
[12/10 02:42:07   5270s] 
[12/10 02:42:09   5273s]   DRV Snapshot: (REF)
[12/10 02:42:09   5273s]          Tran DRV: 0 (0)
[12/10 02:42:09   5273s]           Cap DRV: 0 (0)
[12/10 02:42:09   5273s]        Fanout DRV: 0 (0)
[12/10 02:42:09   5273s]            Glitch: 0 (0)
[12/10 02:42:09   5273s] Skipping post route harden opt
[12/10 02:42:09   5273s] ### Creating LA Mngr. totSessionCpu=1:27:54 mem=4044.4M
[12/10 02:42:09   5273s] ### Creating LA Mngr, finished. totSessionCpu=1:27:54 mem=4044.4M
[12/10 02:42:10   5274s] Default Rule : ""
[12/10 02:42:10   5274s] Non Default Rules :
[12/10 02:42:10   5274s] Worst Slack : 33.171 ns
[12/10 02:42:10   5274s] 
[12/10 02:42:10   5274s] Start Layer Assignment ...
[12/10 02:42:10   5274s] WNS(33.171ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[12/10 02:42:10   5274s] 
[12/10 02:42:10   5274s] Select 0 cadidates out of 158052.
[12/10 02:42:10   5274s] No critical nets selected. Skipped !
[12/10 02:42:10   5274s] GigaOpt: setting up router preferences
[12/10 02:42:10   5275s] GigaOpt: 0 nets assigned router directives
[12/10 02:42:10   5275s] 
[12/10 02:42:10   5275s] Start Assign Priority Nets ...
[12/10 02:42:10   5275s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/10 02:42:11   5275s] Existing Priority Nets 0 (0.0%)
[12/10 02:42:11   5275s] Assigned Priority Nets 0 (0.0%)
[12/10 02:42:11   5275s] ### Creating LA Mngr. totSessionCpu=1:27:55 mem=4044.4M
[12/10 02:42:11   5275s] ### Creating LA Mngr, finished. totSessionCpu=1:27:55 mem=4044.4M
[12/10 02:42:11   5275s] #optDebug: Start CG creation (mem=4044.4M)
[12/10 02:42:11   5275s]  ...initializing CG  maxDriveDist 571.605500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 57.160500 
[12/10 02:42:11   5275s] (cpu=0:00:00.1, mem=4088.2M)
[12/10 02:42:11   5275s]  ...processing cgPrt (cpu=0:00:00.1, mem=4088.2M)
[12/10 02:42:11   5275s]  ...processing cgEgp (cpu=0:00:00.1, mem=4088.2M)
[12/10 02:42:11   5275s]  ...processing cgPbk (cpu=0:00:00.1, mem=4088.2M)
[12/10 02:42:11   5275s]  ...processing cgNrb(cpu=0:00:00.1, mem=4088.2M)
[12/10 02:42:11   5275s]  ...processing cgObs (cpu=0:00:00.1, mem=4088.2M)
[12/10 02:42:11   5275s]  ...processing cgCon (cpu=0:00:00.1, mem=4088.2M)
[12/10 02:42:11   5275s]  ...processing cgPdm (cpu=0:00:00.1, mem=4088.2M)
[12/10 02:42:11   5275s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4088.2M)
[12/10 02:42:12   5276s] Default Rule : ""
[12/10 02:42:12   5276s] Non Default Rules :
[12/10 02:42:12   5276s] Worst Slack : 29.047 ns
[12/10 02:42:12   5276s] 
[12/10 02:42:12   5276s] Start Layer Assignment ...
[12/10 02:42:12   5276s] WNS(29.047ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[12/10 02:42:12   5276s] 
[12/10 02:42:12   5276s] Select 0 cadidates out of 158052.
[12/10 02:42:12   5276s] No critical nets selected. Skipped !
[12/10 02:42:12   5276s] GigaOpt: setting up router preferences
[12/10 02:42:12   5276s] GigaOpt: 0 nets assigned router directives
[12/10 02:42:12   5276s] 
[12/10 02:42:12   5276s] Start Assign Priority Nets ...
[12/10 02:42:12   5276s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/10 02:42:12   5277s] Existing Priority Nets 0 (0.0%)
[12/10 02:42:12   5277s] Assigned Priority Nets 0 (0.0%)
[12/10 02:42:13   5277s] ### Creating LA Mngr. totSessionCpu=1:27:57 mem=4088.2M
[12/10 02:42:13   5277s] ### Creating LA Mngr, finished. totSessionCpu=1:27:57 mem=4088.2M
[12/10 02:42:13   5277s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4088.2M, EPOCH TIME: 1670661733.227507
[12/10 02:42:13   5277s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.116, REAL:0.117, MEM:4088.2M, EPOCH TIME: 1670661733.344558
[12/10 02:42:15   5281s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 29.047  | 33.171  | 33.171  | 29.047  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.316%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:05:01, real = 0:02:55, mem = 3416.6M, totSessionCpu=1:28:02 **
[12/10 02:42:15   5281s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[12/10 02:42:15   5281s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3905.2M, EPOCH TIME: 1670661735.725048
[12/10 02:42:15   5281s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3905.2M, EPOCH TIME: 1670661735.730065
[12/10 02:42:15   5281s] z: 2, totalTracks: 1
[12/10 02:42:15   5281s] z: 4, totalTracks: 1
[12/10 02:42:15   5281s] z: 6, totalTracks: 1
[12/10 02:42:15   5281s] z: 8, totalTracks: 1
[12/10 02:42:15   5282s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3905.2M, EPOCH TIME: 1670661735.810165
[12/10 02:42:15   5282s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.004, REAL:0.004, MEM:3905.2M, EPOCH TIME: 1670661735.814239
[12/10 02:42:15   5282s] All LLGs are deleted
[12/10 02:42:15   5282s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3905.2M, EPOCH TIME: 1670661735.814343
[12/10 02:42:15   5282s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:3905.2M, EPOCH TIME: 1670661735.814874
[12/10 02:42:15   5282s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3905.2M, EPOCH TIME: 1670661735.876516
[12/10 02:42:15   5282s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3905.2M, EPOCH TIME: 1670661735.876809
[12/10 02:42:15   5282s] Core basic site is TSMC65ADV10TSITE
[12/10 02:42:15   5282s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:3905.2M, EPOCH TIME: 1670661735.887259
[12/10 02:42:16   5283s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:1.138, REAL:0.309, MEM:3913.9M, EPOCH TIME: 1670661736.196382
[12/10 02:42:16   5283s] SiteArray: non-trimmed site array dimensions = 412 x 4125
[12/10 02:42:16   5283s] SiteArray: use 7,172,096 bytes
[12/10 02:42:16   5283s] SiteArray: current memory after site array memory allocation 3913.9M
[12/10 02:42:16   5283s] SiteArray: FP blocked sites are writable
[12/10 02:42:16   5283s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:1.205, REAL:0.365, MEM:3906.7M, EPOCH TIME: 1670661736.241746
[12/10 02:42:16   5283s] 
[12/10 02:42:16   5283s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:42:16   5283s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:1.268, REAL:0.428, MEM:3906.7M, EPOCH TIME: 1670661736.304683
[12/10 02:42:16   5283s] [CPU] DPlace-Init (cpu=0:00:01.4, real=0:00:01.0, mem=3906.7MB).
[12/10 02:42:16   5283s] OPERPROF:   Finished DPlace-Init at level 2, CPU:1.442, REAL:0.603, MEM:3906.7M, EPOCH TIME: 1670661736.333101
[12/10 02:42:16   5283s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3906.7M, EPOCH TIME: 1670661736.333134
[12/10 02:42:17   5284s]   Signal wire search tree: 3075231 elements. (cpu=0:00:01.5, mem=0.0M)
[12/10 02:42:17   5284s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:1.522, REAL:1.529, MEM:3906.7M, EPOCH TIME: 1670661737.862394
[12/10 02:42:18   5285s] Restore filler instances time, CPU:0.529s,REAL:0.531s.
[12/10 02:42:18   5285s] *INFO: Total 42953 filler insts restored.
[12/10 02:42:18   5285s] For 42953 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[12/10 02:42:18   5285s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3906.7M, EPOCH TIME: 1670661738.810341
[12/10 02:42:18   5285s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:3906.7M, EPOCH TIME: 1670661738.810433
[12/10 02:42:19   5286s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3906.7M, EPOCH TIME: 1670661739.050380
[12/10 02:42:19   5286s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3906.7M, EPOCH TIME: 1670661739.050517
[12/10 02:42:19   5286s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3906.7M, EPOCH TIME: 1670661739.101434
[12/10 02:42:19   5286s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3906.7M, EPOCH TIME: 1670661739.104935
[12/10 02:42:19   5286s] AddFiller init all instances time CPU:0.012, REAL:0.013
[12/10 02:42:19   5286s] AddFiller main function time CPU:0.060, REAL:0.030
[12/10 02:42:19   5286s] Filler instance commit time CPU:0.000, REAL:0.000
[12/10 02:42:19   5286s] *INFO: Adding fillers to top-module.
[12/10 02:42:19   5286s] *INFO:   Added 0 filler inst  (cell FILL128A10TR / prefix FILL).
[12/10 02:42:19   5286s] *INFO:   Added 12 filler insts (cell FILL64A10TR / prefix FILL).
[12/10 02:42:19   5286s] *INFO:   Added 363 filler insts (cell FILL32A10TR / prefix FILL).
[12/10 02:42:19   5286s] *INFO:   Added 2672 filler insts (cell FILL16A10TR / prefix FILL).
[12/10 02:42:19   5286s] *INFO:   Added 6237 filler insts (cell FILLCAP8A10TR / prefix FILL).
[12/10 02:42:19   5286s] *INFO:   Added 9127 filler insts (cell FILL4A10TR / prefix FILL).
[12/10 02:42:19   5286s] *INFO:   Added 11614 filler insts (cell FILL2A10TR / prefix FILL).
[12/10 02:42:19   5286s] *INFO:   Added 12929 filler insts (cell FILL1A10TR / prefix FILL).
[12/10 02:42:19   5286s] *INFO: Swapped 0 special filler inst. 
[12/10 02:42:19   5286s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.087, REAL:0.053, MEM:3906.7M, EPOCH TIME: 1670661739.158336
[12/10 02:42:19   5286s] *INFO: Total 42954 filler insts added - prefix FILL (CPU: 0:00:04.3).
[12/10 02:42:19   5286s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.090, REAL:0.057, MEM:3906.7M, EPOCH TIME: 1670661739.158435
[12/10 02:42:19   5286s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3906.7M, EPOCH TIME: 1670661739.158470
[12/10 02:42:19   5286s] For 1 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[12/10 02:42:19   5286s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.005, REAL:0.005, MEM:3906.7M, EPOCH TIME: 1670661739.163272
[12/10 02:42:19   5286s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.146, REAL:0.113, MEM:3906.7M, EPOCH TIME: 1670661739.163338
[12/10 02:42:19   5286s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.146, REAL:0.113, MEM:3906.7M, EPOCH TIME: 1670661739.163364
[12/10 02:42:19   5286s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3906.7M, EPOCH TIME: 1670661739.163393
[12/10 02:42:19   5286s] OPERPROF:     Starting spSiteCleanup(false) at level 3, MEM:3906.7M, EPOCH TIME: 1670661739.185615
[12/10 02:42:19   5286s] OPERPROF:     Finished spSiteCleanup(false) at level 3, CPU:0.069, REAL:0.069, MEM:3906.7M, EPOCH TIME: 1670661739.255097
[12/10 02:42:19   5286s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.102, REAL:0.102, MEM:3906.7M, EPOCH TIME: 1670661739.265667
[12/10 02:42:19   5286s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:4.398, REAL:3.541, MEM:3906.7M, EPOCH TIME: 1670661739.265801
[12/10 02:42:19   5286s] -routeWithEco false                       # bool, default=false
[12/10 02:42:19   5286s] -routeWithEco true                        # bool, default=false, user setting
[12/10 02:42:19   5286s] -routeSelectedNetOnly false               # bool, default=false
[12/10 02:42:19   5286s] -routeWithTimingDriven false              # bool, default=false
[12/10 02:42:19   5286s] -routeWithSiDriven false                  # bool, default=false
[12/10 02:42:19   5286s] Existing Dirty Nets : 0
[12/10 02:42:19   5286s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[12/10 02:42:19   5286s] Reset Dirty Nets : 0
[12/10 02:42:19   5286s] *** EcoRoute #1 [begin] : totSession cpu/real = 1:28:06.6/0:36:21.5 (2.4), mem = 3906.7M
[12/10 02:42:19   5286s] 
[12/10 02:42:19   5286s] globalDetailRoute
[12/10 02:42:19   5286s] 
[12/10 02:42:19   5286s] #Start globalDetailRoute on Sat Dec 10 02:42:19 2022
[12/10 02:42:19   5286s] #
[12/10 02:42:19   5286s] ### Time Record (globalDetailRoute) is installed.
[12/10 02:42:19   5286s] ### Time Record (Pre Callback) is installed.
[12/10 02:42:19   5286s] Closing parasitic data file '/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d': 211796 access done (mem: 3922.660M)
[12/10 02:42:19   5286s] ### Time Record (Pre Callback) is uninstalled.
[12/10 02:42:19   5286s] ### Time Record (DB Import) is installed.
[12/10 02:42:19   5286s] ### Time Record (Timing Data Generation) is installed.
[12/10 02:42:19   5286s] ### Time Record (Timing Data Generation) is uninstalled.
[12/10 02:42:20   5288s] ### Net info: total nets: 158052
[12/10 02:42:20   5288s] ### Net info: dirty nets: 0
[12/10 02:42:20   5288s] ### Net info: marked as disconnected nets: 0
[12/10 02:42:22   5292s] #num needed restored net=0
[12/10 02:42:22   5292s] #need_extraction net=0 (total=158052)
[12/10 02:42:22   5292s] ### Net info: fully routed nets: 155572
[12/10 02:42:22   5292s] ### Net info: trivial (< 2 pins) nets: 2480
[12/10 02:42:22   5292s] ### Net info: unrouted nets: 0
[12/10 02:42:22   5292s] ### Net info: re-extraction nets: 0
[12/10 02:42:22   5292s] ### Net info: ignored nets: 0
[12/10 02:42:22   5292s] ### Net info: skip routing nets: 0
[12/10 02:42:22   5292s] #WARNING (NRDB-2005) SPECIAL_NET vss has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/10 02:42:22   5292s] #WARNING (NRDB-2005) SPECIAL_NET vss has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/10 02:42:23   5294s] ### import design signature (96): route=1858628196 fixed_route=916485281 flt_obj=0 vio=701350952 swire=282492057 shield_wire=1 net_attr=1792737090 dirty_area=0 del_dirty_area=0 cell=813309043 placement=1321260257 pin_access=1012421657 inst_pattern=1
[12/10 02:42:23   5294s] ### Time Record (DB Import) is uninstalled.
[12/10 02:42:23   5294s] #NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
[12/10 02:42:23   5294s] #RTESIG:78da8d92314fc330108599f91527b74390dae2b31d27190b0209a9822a2aac95214e1529
[12/10 02:42:23   5294s] #       7590e30cfdf7b861484124c6d3b3eebb77e727cfe66f0f3910862ba4cb4f4ac51ee13967
[12/10 02:42:23   5294s] #       48632a97180b71cb70ef4baf77e47a367fd9ee589241a9ea5643f4de34f5028a9351c7ea
[12/10 02:42:23   5294s] #       030a5daaae76d06ae72a73b8f9c6659202519d6b08444e5ba3ec69015dabed2f2ee3f2a7
[12/10 02:42:23   5294s] #       ed1f0c0ac900e395a4e703515937ca8d90691ab68b29ff0724310c25b104d23a650a650b
[12/10 02:42:23   5294s] #       ff526dbae3189900318dd1d394a4e06c373933e522cc2432c8649c01797cda6cfc46adb3
[12/10 02:42:23   5294s] #       be32c209110e22f369f566c8d235d25d0ee78b1483e66cd028077dbfde5e745c345cf2bd
[12/10 02:42:23   5294s] #       0cede93f4978cf5400e9a9693746198284a8324e1fb41d617c82819419157c82b9fa0287
[12/10 02:42:23   5294s] #       060ca7
[12/10 02:42:23   5294s] #
[12/10 02:42:23   5294s] #Skip comparing routing design signature in db-snapshot flow
[12/10 02:42:23   5295s] ### Time Record (Data Preparation) is installed.
[12/10 02:42:23   5295s] #RTESIG:78da8d92c14fc23014c63dfb57bc140e3301ecebbaae3da2d1c4842821e89554d79125a3
[12/10 02:42:23   5295s] #       335d77e0bfb7cc03d300a5a7af79bff7bdd72f1d8d3f9e564018ce904ebf29e51b84d715
[12/10 02:42:23   5295s] #       439a5131c58cf37b869b507a7f20b7a3f1db72cd7205a5ae5b03c967d3d41328f656efaa
[12/10 02:42:23   5295s] #       2f284ca9bbda436bbcafecf6ee1717b904a23bdf1048bc7156bbfd04bad6b87f9c4ac55f
[12/10 02:42:23   5295s] #       db130c72c100b399a08703495937da9f21a58cdb6534bd02121887f24c0069bdb6857645
[12/10 02:42:23   5295s] #       78a9b1ddee1c9903b18d35972941c1bbeef24c9501e9370b56ad77a1741a94298f9ac95c
[12/10 02:42:23   5295s] #       4419953220cf2f8b45649ee23c9e980ab1f666c8e41ce97a05878be0479db2a34671d48f
[12/10 02:42:23   5295s] #       f3e5a063d030e47b19db33fca6f89e925f9532a30c414052596fb6c69d614282919419e5
[12/10 02:42:23   5295s] #       e905e6e607aac91961
[12/10 02:42:23   5295s] #
[12/10 02:42:23   5295s] ### Time Record (Data Preparation) is uninstalled.
[12/10 02:42:23   5295s] ### Time Record (Global Routing) is installed.
[12/10 02:42:23   5295s] ### Time Record (Global Routing) is uninstalled.
[12/10 02:42:23   5295s] #Total number of trivial nets (e.g. < 2 pins) = 2480 (skipped).
[12/10 02:42:23   5295s] #Total number of routable nets = 155572.
[12/10 02:42:23   5295s] #Total number of nets in the design = 158052.
[12/10 02:42:23   5295s] #9 routable nets do not have any wires.
[12/10 02:42:23   5295s] #155563 routable nets have routed wires.
[12/10 02:42:23   5295s] #9 nets will be global routed.
[12/10 02:42:23   5295s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/10 02:42:23   5295s] #355 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/10 02:42:23   5295s] #Using multithreading with 4 threads.
[12/10 02:42:23   5295s] ### Time Record (Data Preparation) is installed.
[12/10 02:42:23   5296s] #Start routing data preparation on Sat Dec 10 02:42:23 2022
[12/10 02:42:23   5296s] #
[12/10 02:42:24   5296s] #Minimum voltage of a net in the design = 0.000.
[12/10 02:42:24   5296s] #Maximum voltage of a net in the design = 1.100.
[12/10 02:42:24   5296s] #Voltage range [0.000 - 1.100] has 158050 nets.
[12/10 02:42:24   5296s] #Voltage range [0.000 - 0.000] has 1 net.
[12/10 02:42:24   5296s] #Voltage range [0.900 - 1.100] has 1 net.
[12/10 02:42:24   5297s] ### Time Record (Cell Pin Access) is installed.
[12/10 02:42:24   5297s] #Initial pin access analysis.
[12/10 02:42:24   5297s] #Detail pin access analysis.
[12/10 02:42:24   5297s] ### Time Record (Cell Pin Access) is uninstalled.
[12/10 02:42:26   5299s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/10 02:42:26   5299s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/10 02:42:26   5299s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/10 02:42:26   5299s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/10 02:42:26   5299s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/10 02:42:26   5299s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/10 02:42:26   5299s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/10 02:42:26   5299s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/10 02:42:26   5299s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/10 02:42:27   5299s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3358.00 (MB), peak = 3691.89 (MB)
[12/10 02:42:27   5300s] #Processed 10/0 dirty instances, 0/10 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(6 insts marked dirty, reset pre-exisiting dirty flag on 6 insts, 0 nets marked need extraction)
[12/10 02:42:29   5302s] #Regenerating Ggrids automatically.
[12/10 02:42:29   5302s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/10 02:42:29   5302s] #Using automatically generated G-grids.
[12/10 02:42:30   5303s] #Done routing data preparation.
[12/10 02:42:30   5303s] #cpu time = 00:00:08, elapsed time = 00:00:07, memory = 3360.88 (MB), peak = 3691.89 (MB)
[12/10 02:42:31   5304s] #Found 0 nets for post-route si or timing fixing.
[12/10 02:42:31   5305s] #
[12/10 02:42:31   5305s] #Finished routing data preparation on Sat Dec 10 02:42:31 2022
[12/10 02:42:31   5305s] #
[12/10 02:42:31   5305s] #Cpu time = 00:00:09
[12/10 02:42:31   5305s] #Elapsed time = 00:00:08
[12/10 02:42:31   5305s] #Increased memory = 7.68 (MB)
[12/10 02:42:31   5305s] #Total memory = 3360.88 (MB)
[12/10 02:42:31   5305s] #Peak memory = 3691.89 (MB)
[12/10 02:42:31   5305s] #
[12/10 02:42:31   5305s] ### Time Record (Data Preparation) is uninstalled.
[12/10 02:42:31   5305s] ### Time Record (Global Routing) is installed.
[12/10 02:42:31   5305s] #
[12/10 02:42:31   5305s] #Start global routing on Sat Dec 10 02:42:31 2022
[12/10 02:42:31   5305s] #
[12/10 02:42:31   5305s] #
[12/10 02:42:31   5305s] #Start global routing initialization on Sat Dec 10 02:42:31 2022
[12/10 02:42:31   5305s] #
[12/10 02:42:31   5305s] #Number of eco nets is 9
[12/10 02:42:31   5305s] #
[12/10 02:42:31   5305s] #Start global routing data preparation on Sat Dec 10 02:42:31 2022
[12/10 02:42:31   5305s] #
[12/10 02:42:32   5306s] ### build_merged_routing_blockage_rect_list starts on Sat Dec 10 02:42:32 2022 with memory = 3361.62 (MB), peak = 3691.89 (MB)
[12/10 02:42:32   5306s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --0.99 [4]--
[12/10 02:42:32   5306s] #Start routing resource analysis on Sat Dec 10 02:42:32 2022
[12/10 02:42:32   5306s] #
[12/10 02:42:32   5306s] ### init_is_bin_blocked starts on Sat Dec 10 02:42:32 2022 with memory = 3361.62 (MB), peak = 3691.89 (MB)
[12/10 02:42:32   5306s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.00 [4]--
[12/10 02:42:32   5306s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Dec 10 02:42:32 2022 with memory = 3367.81 (MB), peak = 3691.89 (MB)
[12/10 02:42:34   5312s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:07, real:00:00:02, mem:3.3 GB, peak:3.6 GB --3.59 [4]--
[12/10 02:42:34   5312s] ### adjust_flow_cap starts on Sat Dec 10 02:42:34 2022 with memory = 3366.16 (MB), peak = 3691.89 (MB)
[12/10 02:42:34   5312s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.94 [4]--
[12/10 02:42:34   5312s] ### adjust_flow_per_partial_route_obs starts on Sat Dec 10 02:42:34 2022 with memory = 3366.76 (MB), peak = 3691.89 (MB)
[12/10 02:42:34   5312s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.00 [4]--
[12/10 02:42:34   5312s] ### set_via_blocked starts on Sat Dec 10 02:42:34 2022 with memory = 3366.76 (MB), peak = 3691.89 (MB)
[12/10 02:42:34   5312s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --2.09 [4]--
[12/10 02:42:34   5312s] ### copy_flow starts on Sat Dec 10 02:42:34 2022 with memory = 3366.76 (MB), peak = 3691.89 (MB)
[12/10 02:42:34   5312s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --2.22 [4]--
[12/10 02:42:34   5312s] #Routing resource analysis is done on Sat Dec 10 02:42:34 2022
[12/10 02:42:34   5312s] #
[12/10 02:42:34   5312s] ### report_flow_cap starts on Sat Dec 10 02:42:34 2022 with memory = 3366.52 (MB), peak = 3691.89 (MB)
[12/10 02:42:34   5312s] #  Resource Analysis:
[12/10 02:42:34   5312s] #
[12/10 02:42:34   5312s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/10 02:42:34   5312s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/10 02:42:34   5312s] #  --------------------------------------------------------------
[12/10 02:42:34   5312s] #  M1             H          30        4095       75625    96.76%
[12/10 02:42:34   5312s] #  M2             V        1347        2778       75625     0.00%
[12/10 02:42:34   5312s] #  M3             H        1712        2413       75625     0.00%
[12/10 02:42:34   5312s] #  M4             V        2573        1552       75625     0.00%
[12/10 02:42:34   5312s] #  M5             H        3079        1046       75625     5.09%
[12/10 02:42:34   5312s] #  M6             V        3970         155       75625     0.00%
[12/10 02:42:34   5312s] #  --------------------------------------------------------------
[12/10 02:42:34   5312s] #  Total                  12712      48.64%      453750    16.97%
[12/10 02:42:34   5312s] #
[12/10 02:42:34   5312s] #  356 nets (0.23%) with 1 preferred extra spacing.
[12/10 02:42:34   5312s] #
[12/10 02:42:34   5312s] #
[12/10 02:42:34   5312s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.06 [4]--
[12/10 02:42:34   5312s] ### analyze_m2_tracks starts on Sat Dec 10 02:42:34 2022 with memory = 3366.52 (MB), peak = 3691.89 (MB)
[12/10 02:42:34   5312s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --0.98 [4]--
[12/10 02:42:34   5312s] ### report_initial_resource starts on Sat Dec 10 02:42:34 2022 with memory = 3366.52 (MB), peak = 3691.89 (MB)
[12/10 02:42:34   5312s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.00 [4]--
[12/10 02:42:34   5312s] ### mark_pg_pins_accessibility starts on Sat Dec 10 02:42:34 2022 with memory = 3366.52 (MB), peak = 3691.89 (MB)
[12/10 02:42:34   5312s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.05 [4]--
[12/10 02:42:34   5312s] ### set_net_region starts on Sat Dec 10 02:42:34 2022 with memory = 3366.52 (MB), peak = 3691.89 (MB)
[12/10 02:42:34   5312s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --0.99 [4]--
[12/10 02:42:34   5312s] #
[12/10 02:42:34   5312s] #Global routing data preparation is done on Sat Dec 10 02:42:34 2022
[12/10 02:42:34   5312s] #
[12/10 02:42:34   5312s] #cpu time = 00:00:07, elapsed time = 00:00:03, memory = 3366.52 (MB), peak = 3691.89 (MB)
[12/10 02:42:34   5312s] #
[12/10 02:42:34   5312s] ### prepare_level starts on Sat Dec 10 02:42:34 2022 with memory = 3366.52 (MB), peak = 3691.89 (MB)
[12/10 02:42:34   5312s] ### init level 1 starts on Sat Dec 10 02:42:34 2022 with memory = 3366.52 (MB), peak = 3691.89 (MB)
[12/10 02:42:34   5312s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --0.99 [4]--
[12/10 02:42:34   5312s] ### Level 1 hgrid = 275 X 275
[12/10 02:42:34   5312s] ### init level 2 starts on Sat Dec 10 02:42:34 2022 with memory = 3366.52 (MB), peak = 3691.89 (MB)
[12/10 02:42:34   5312s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.94 [4]--
[12/10 02:42:34   5312s] ### Level 2 hgrid = 69 X 69
[12/10 02:42:34   5312s] ### init level 3 starts on Sat Dec 10 02:42:34 2022 with memory = 3368.54 (MB), peak = 3691.89 (MB)
[12/10 02:42:34   5312s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.16 [4]--
[12/10 02:42:34   5312s] ### Level 3 hgrid = 18 X 18  (large_net only)
[12/10 02:42:34   5312s] ### prepare_level_flow starts on Sat Dec 10 02:42:34 2022 with memory = 3368.72 (MB), peak = 3691.89 (MB)
[12/10 02:42:34   5312s] ### init_flow_edge starts on Sat Dec 10 02:42:34 2022 with memory = 3368.72 (MB), peak = 3691.89 (MB)
[12/10 02:42:34   5312s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.98 [4]--
[12/10 02:42:34   5312s] ### init_flow_edge starts on Sat Dec 10 02:42:34 2022 with memory = 3368.72 (MB), peak = 3691.89 (MB)
[12/10 02:42:34   5312s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --2.18 [4]--
[12/10 02:42:34   5312s] ### init_flow_edge starts on Sat Dec 10 02:42:34 2022 with memory = 3368.72 (MB), peak = 3691.89 (MB)
[12/10 02:42:34   5312s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.22 [4]--
[12/10 02:42:34   5312s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.84 [4]--
[12/10 02:42:34   5312s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.58 [4]--
[12/10 02:42:34   5313s] #
[12/10 02:42:34   5313s] #Global routing initialization is done on Sat Dec 10 02:42:34 2022
[12/10 02:42:34   5313s] #
[12/10 02:42:34   5313s] #cpu time = 00:00:09, elapsed time = 00:00:03, memory = 3368.72 (MB), peak = 3691.89 (MB)
[12/10 02:42:34   5313s] #
[12/10 02:42:34   5313s] ### routing large nets 
[12/10 02:42:34   5313s] #start global routing iteration 1...
[12/10 02:42:35   5313s] ### init_flow_edge starts on Sat Dec 10 02:42:35 2022 with memory = 3368.72 (MB), peak = 3691.89 (MB)
[12/10 02:42:35   5314s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.20 [4]--
[12/10 02:42:35   5314s] ### routing at level 3 (topmost level) iter 0
[12/10 02:42:35   5314s] ### Uniform Hboxes (4x4)
[12/10 02:42:35   5314s] ### routing at level 2 iter 0 for 0 hboxes
[12/10 02:42:36   5315s] ### Uniform Hboxes (17x17)
[12/10 02:42:36   5315s] ### routing at level 1 iter 0 for 0 hboxes
[12/10 02:42:36   5316s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3369.76 (MB), peak = 3691.89 (MB)
[12/10 02:42:36   5316s] #
[12/10 02:42:37   5316s] #start global routing iteration 2...
[12/10 02:42:37   5317s] ### init_flow_edge starts on Sat Dec 10 02:42:37 2022 with memory = 3369.76 (MB), peak = 3691.89 (MB)
[12/10 02:42:37   5317s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.75 [4]--
[12/10 02:42:37   5317s] ### cal_flow starts on Sat Dec 10 02:42:37 2022 with memory = 3369.75 (MB), peak = 3691.89 (MB)
[12/10 02:42:38   5318s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --0.99 [4]--
[12/10 02:42:38   5318s] ### Uniform Hboxes (4x4)
[12/10 02:42:38   5318s] ### routing at level 1 iter 0 for 0 hboxes
[12/10 02:42:38   5318s] ### measure_qor starts on Sat Dec 10 02:42:38 2022 with memory = 3370.14 (MB), peak = 3691.89 (MB)
[12/10 02:42:38   5318s] ### measure_congestion starts on Sat Dec 10 02:42:38 2022 with memory = 3370.14 (MB), peak = 3691.89 (MB)
[12/10 02:42:38   5318s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --0.99 [4]--
[12/10 02:42:38   5318s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --3.75 [4]--
[12/10 02:42:38   5318s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3370.02 (MB), peak = 3691.89 (MB)
[12/10 02:42:38   5318s] #
[12/10 02:42:38   5318s] #start global routing iteration 3...
[12/10 02:42:38   5319s] ### init_flow_edge starts on Sat Dec 10 02:42:38 2022 with memory = 3370.02 (MB), peak = 3691.89 (MB)
[12/10 02:42:38   5319s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --2.09 [4]--
[12/10 02:42:38   5319s] ### cal_flow starts on Sat Dec 10 02:42:38 2022 with memory = 3370.01 (MB), peak = 3691.89 (MB)
[12/10 02:42:39   5319s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --0.99 [4]--
[12/10 02:42:39   5319s] ### routing at level 2 (topmost level) iter 0
[12/10 02:42:39   5319s] ### measure_qor starts on Sat Dec 10 02:42:39 2022 with memory = 3370.01 (MB), peak = 3691.89 (MB)
[12/10 02:42:39   5319s] ### measure_congestion starts on Sat Dec 10 02:42:39 2022 with memory = 3370.01 (MB), peak = 3691.89 (MB)
[12/10 02:42:39   5319s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --0.97 [4]--
[12/10 02:42:39   5320s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --3.59 [4]--
[12/10 02:42:39   5320s] ### routing at level 2 (topmost level) iter 1
[12/10 02:42:39   5320s] ### measure_qor starts on Sat Dec 10 02:42:39 2022 with memory = 3370.01 (MB), peak = 3691.89 (MB)
[12/10 02:42:39   5320s] ### measure_congestion starts on Sat Dec 10 02:42:39 2022 with memory = 3370.01 (MB), peak = 3691.89 (MB)
[12/10 02:42:39   5320s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --0.95 [4]--
[12/10 02:42:40   5321s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --3.65 [4]--
[12/10 02:42:40   5321s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3370.01 (MB), peak = 3691.89 (MB)
[12/10 02:42:40   5321s] #
[12/10 02:42:40   5321s] #start global routing iteration 4...
[12/10 02:42:40   5322s] ### Uniform Hboxes (4x4)
[12/10 02:42:41   5322s] ### routing at level 1 iter 0 for 0 hboxes
[12/10 02:42:41   5322s] ### measure_qor starts on Sat Dec 10 02:42:41 2022 with memory = 3373.02 (MB), peak = 3691.89 (MB)
[12/10 02:42:41   5322s] ### measure_congestion starts on Sat Dec 10 02:42:41 2022 with memory = 3373.02 (MB), peak = 3691.89 (MB)
[12/10 02:42:41   5322s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --0.99 [4]--
[12/10 02:42:41   5323s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --3.72 [4]--
[12/10 02:42:41   5323s] ### measure_congestion starts on Sat Dec 10 02:42:41 2022 with memory = 3373.02 (MB), peak = 3691.89 (MB)
[12/10 02:42:41   5323s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --0.99 [4]--
[12/10 02:42:41   5323s] ### Uniform Hboxes (4x4)
[12/10 02:42:41   5323s] ### routing at level 1 iter 1 for 0 hboxes
[12/10 02:42:41   5324s] ### measure_qor starts on Sat Dec 10 02:42:41 2022 with memory = 3373.02 (MB), peak = 3691.89 (MB)
[12/10 02:42:41   5324s] ### measure_congestion starts on Sat Dec 10 02:42:41 2022 with memory = 3373.02 (MB), peak = 3691.89 (MB)
[12/10 02:42:41   5324s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --0.99 [4]--
[12/10 02:42:41   5324s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --3.77 [4]--
[12/10 02:42:41   5324s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3373.02 (MB), peak = 3691.89 (MB)
[12/10 02:42:41   5324s] #
[12/10 02:42:41   5324s] ### route_end starts on Sat Dec 10 02:42:41 2022 with memory = 3373.02 (MB), peak = 3691.89 (MB)
[12/10 02:42:42   5325s] #
[12/10 02:42:42   5325s] #Total number of trivial nets (e.g. < 2 pins) = 2480 (skipped).
[12/10 02:42:42   5325s] #Total number of routable nets = 155572.
[12/10 02:42:42   5325s] #Total number of nets in the design = 158052.
[12/10 02:42:42   5325s] #
[12/10 02:42:42   5325s] #155572 routable nets have routed wires.
[12/10 02:42:42   5325s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/10 02:42:42   5325s] #355 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/10 02:42:42   5325s] #
[12/10 02:42:42   5325s] #Routed nets constraints summary:
[12/10 02:42:42   5325s] #------------------------------------------------
[12/10 02:42:42   5325s] #        Rules   Pref Extra Space   Unconstrained  
[12/10 02:42:42   5325s] #------------------------------------------------
[12/10 02:42:42   5325s] #      Default                  1               8  
[12/10 02:42:42   5325s] #------------------------------------------------
[12/10 02:42:42   5325s] #        Total                  1               8  
[12/10 02:42:42   5325s] #------------------------------------------------
[12/10 02:42:42   5325s] #
[12/10 02:42:42   5325s] #Routing constraints summary of the whole design:
[12/10 02:42:42   5325s] #------------------------------------------------
[12/10 02:42:42   5325s] #        Rules   Pref Extra Space   Unconstrained  
[12/10 02:42:42   5325s] #------------------------------------------------
[12/10 02:42:42   5325s] #      Default                356          155216  
[12/10 02:42:42   5325s] #------------------------------------------------
[12/10 02:42:42   5325s] #        Total                356          155216  
[12/10 02:42:42   5325s] #------------------------------------------------
[12/10 02:42:42   5325s] #
[12/10 02:42:42   5325s] ### adjust_flow_per_partial_route_obs starts on Sat Dec 10 02:42:42 2022 with memory = 3373.02 (MB), peak = 3691.89 (MB)
[12/10 02:42:42   5325s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.05 [4]--
[12/10 02:42:42   5325s] ### cal_base_flow starts on Sat Dec 10 02:42:42 2022 with memory = 3373.02 (MB), peak = 3691.89 (MB)
[12/10 02:42:42   5325s] ### init_flow_edge starts on Sat Dec 10 02:42:42 2022 with memory = 3373.02 (MB), peak = 3691.89 (MB)
[12/10 02:42:42   5325s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.84 [4]--
[12/10 02:42:42   5325s] ### cal_flow starts on Sat Dec 10 02:42:42 2022 with memory = 3373.01 (MB), peak = 3691.89 (MB)
[12/10 02:42:42   5325s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --0.99 [4]--
[12/10 02:42:42   5325s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.00 [4]--
[12/10 02:42:42   5325s] ### report_overcon starts on Sat Dec 10 02:42:42 2022 with memory = 3373.01 (MB), peak = 3691.89 (MB)
[12/10 02:42:42   5325s] #
[12/10 02:42:42   5325s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/10 02:42:42   5325s] #
[12/10 02:42:42   5325s] #                 OverCon          
[12/10 02:42:42   5325s] #                  #Gcell    %Gcell
[12/10 02:42:42   5325s] #     Layer           (1)   OverCon  Flow/Cap
[12/10 02:42:42   5325s] #  ----------------------------------------------
[12/10 02:42:42   5325s] #  M1            0(0.00%)   (0.00%)     0.91  
[12/10 02:42:42   5325s] #  M2            0(0.00%)   (0.00%)     0.67  
[12/10 02:42:42   5325s] #  M3            0(0.00%)   (0.00%)     0.58  
[12/10 02:42:42   5325s] #  M4            0(0.00%)   (0.00%)     0.38  
[12/10 02:42:42   5325s] #  M5            0(0.00%)   (0.00%)     0.24  
[12/10 02:42:42   5325s] #  M6            0(0.00%)   (0.00%)     0.04  
[12/10 02:42:42   5325s] #  ----------------------------------------------
[12/10 02:42:42   5325s] #     Total      0(0.00%)   (0.00%)
[12/10 02:42:42   5325s] #
[12/10 02:42:42   5325s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/10 02:42:42   5325s] #  Overflow after GR: 0.00% H + 0.00% V
[12/10 02:42:42   5325s] #
[12/10 02:42:42   5325s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --0.99 [4]--
[12/10 02:42:42   5325s] ### cal_base_flow starts on Sat Dec 10 02:42:42 2022 with memory = 3373.01 (MB), peak = 3691.89 (MB)
[12/10 02:42:42   5325s] ### init_flow_edge starts on Sat Dec 10 02:42:42 2022 with memory = 3373.01 (MB), peak = 3691.89 (MB)
[12/10 02:42:42   5325s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.72 [4]--
[12/10 02:42:42   5325s] ### cal_flow starts on Sat Dec 10 02:42:42 2022 with memory = 3373.01 (MB), peak = 3691.89 (MB)
[12/10 02:42:43   5326s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --0.99 [4]--
[12/10 02:42:43   5326s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.00 [4]--
[12/10 02:42:43   5326s] ### generate_cong_map_content starts on Sat Dec 10 02:42:43 2022 with memory = 3373.01 (MB), peak = 3691.89 (MB)
[12/10 02:42:43   5326s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.96 [4]--
[12/10 02:42:43   5326s] ### update starts on Sat Dec 10 02:42:43 2022 with memory = 3373.23 (MB), peak = 3691.89 (MB)
[12/10 02:42:43   5326s] #Complete Global Routing.
[12/10 02:42:43   5326s] #Total number of nets with non-default rule or having extra spacing = 356
[12/10 02:42:43   5326s] #Total wire length = 3637399 um.
[12/10 02:42:43   5326s] #Total half perimeter of net bounding box = 2848678 um.
[12/10 02:42:43   5326s] #Total wire length on LAYER M1 = 10881 um.
[12/10 02:42:43   5326s] #Total wire length on LAYER M2 = 807541 um.
[12/10 02:42:43   5326s] #Total wire length on LAYER M3 = 1158570 um.
[12/10 02:42:43   5326s] #Total wire length on LAYER M4 = 930968 um.
[12/10 02:42:43   5326s] #Total wire length on LAYER M5 = 611637 um.
[12/10 02:42:43   5326s] #Total wire length on LAYER M6 = 117801 um.
[12/10 02:42:43   5326s] #Total wire length on LAYER M7 = 0 um.
[12/10 02:42:43   5326s] #Total wire length on LAYER M8 = 0 um.
[12/10 02:42:43   5326s] #Total wire length on LAYER M9 = 0 um.
[12/10 02:42:43   5326s] #Total number of vias = 1341688
[12/10 02:42:43   5326s] #Up-Via Summary (total 1341688):
[12/10 02:42:43   5326s] #           
[12/10 02:42:43   5326s] #-----------------------
[12/10 02:42:43   5326s] # M1             577658
[12/10 02:42:43   5326s] # M2             524811
[12/10 02:42:43   5326s] # M3             175601
[12/10 02:42:43   5326s] # M4              57641
[12/10 02:42:43   5326s] # M5               5977
[12/10 02:42:43   5326s] #-----------------------
[12/10 02:42:43   5326s] #               1341688 
[12/10 02:42:43   5326s] #
[12/10 02:42:43   5326s] #Total number of involved priority nets 1
[12/10 02:42:43   5326s] #Maximum src to sink distance for priority net 142.5
[12/10 02:42:43   5326s] #Average of max src_to_sink distance for priority net 142.5
[12/10 02:42:43   5326s] #Average of ave src_to_sink distance for priority net 61.6
[12/10 02:42:43   5326s] ### update cpu:00:00:01, real:00:00:00, mem:3.3 GB, peak:3.6 GB --2.38 [4]--
[12/10 02:42:43   5326s] ### report_overcon starts on Sat Dec 10 02:42:43 2022 with memory = 3375.29 (MB), peak = 3691.89 (MB)
[12/10 02:42:43   5326s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.00 [4]--
[12/10 02:42:43   5326s] ### report_overcon starts on Sat Dec 10 02:42:43 2022 with memory = 3375.29 (MB), peak = 3691.89 (MB)
[12/10 02:42:43   5326s] #Max overcon = 0 track.
[12/10 02:42:43   5326s] #Total overcon = 0.00%.
[12/10 02:42:43   5326s] #Worst layer Gcell overcon rate = 0.00%.
[12/10 02:42:43   5326s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --0.99 [4]--
[12/10 02:42:44   5327s] ### route_end cpu:00:00:03, real:00:00:03, mem:3.3 GB, peak:3.6 GB --1.25 [4]--
[12/10 02:42:44   5329s] ### global_route design signature (99): route=2076031538 net_attr=1658599446
[12/10 02:42:44   5329s] #
[12/10 02:42:44   5329s] #Global routing statistics:
[12/10 02:42:44   5329s] #Cpu time = 00:00:24
[12/10 02:42:44   5329s] #Elapsed time = 00:00:13
[12/10 02:42:44   5329s] #Increased memory = 8.17 (MB)
[12/10 02:42:44   5329s] #Total memory = 3369.05 (MB)
[12/10 02:42:44   5329s] #Peak memory = 3691.89 (MB)
[12/10 02:42:44   5329s] #
[12/10 02:42:44   5329s] #Finished global routing on Sat Dec 10 02:42:44 2022
[12/10 02:42:44   5329s] #
[12/10 02:42:44   5329s] #
[12/10 02:42:44   5329s] ### Time Record (Global Routing) is uninstalled.
[12/10 02:42:44   5329s] ### Time Record (Data Preparation) is installed.
[12/10 02:42:45   5330s] ### Time Record (Data Preparation) is uninstalled.
[12/10 02:42:47   5332s] ### track-assign external-init starts on Sat Dec 10 02:42:47 2022 with memory = 3362.88 (MB), peak = 3691.89 (MB)
[12/10 02:42:47   5332s] ### Time Record (Track Assignment) is installed.
[12/10 02:42:47   5332s] ### Time Record (Track Assignment) is uninstalled.
[12/10 02:42:47   5332s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --1.53 [4]--
[12/10 02:42:47   5332s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3362.88 (MB), peak = 3691.89 (MB)
[12/10 02:42:47   5332s] ### track-assign engine-init starts on Sat Dec 10 02:42:47 2022 with memory = 3362.88 (MB), peak = 3691.89 (MB)
[12/10 02:42:47   5332s] ### Time Record (Track Assignment) is installed.
[12/10 02:42:48   5333s] ### track-assign engine-init cpu:00:00:01, real:00:00:01, mem:3.3 GB, peak:3.6 GB --1.07 [4]--
[12/10 02:42:48   5333s] ### track-assign core-engine starts on Sat Dec 10 02:42:48 2022 with memory = 3362.88 (MB), peak = 3691.89 (MB)
[12/10 02:42:48   5333s] #Start Track Assignment.
[12/10 02:42:50   5337s] #Done with 0 horizontal wires in 9 hboxes and 0 vertical wires in 9 hboxes.
[12/10 02:42:51   5338s] #Done with 0 horizontal wires in 9 hboxes and 0 vertical wires in 9 hboxes.
[12/10 02:42:53   5340s] #Complete Track Assignment.
[12/10 02:42:53   5340s] #Total number of nets with non-default rule or having extra spacing = 356
[12/10 02:42:53   5340s] #Total wire length = 3637399 um.
[12/10 02:42:53   5340s] #Total half perimeter of net bounding box = 2848678 um.
[12/10 02:42:53   5340s] #Total wire length on LAYER M1 = 10881 um.
[12/10 02:42:53   5340s] #Total wire length on LAYER M2 = 807541 um.
[12/10 02:42:53   5340s] #Total wire length on LAYER M3 = 1158570 um.
[12/10 02:42:53   5340s] #Total wire length on LAYER M4 = 930968 um.
[12/10 02:42:53   5340s] #Total wire length on LAYER M5 = 611637 um.
[12/10 02:42:53   5340s] #Total wire length on LAYER M6 = 117801 um.
[12/10 02:42:53   5340s] #Total wire length on LAYER M7 = 0 um.
[12/10 02:42:53   5340s] #Total wire length on LAYER M8 = 0 um.
[12/10 02:42:53   5340s] #Total wire length on LAYER M9 = 0 um.
[12/10 02:42:53   5340s] #Total number of vias = 1341688
[12/10 02:42:53   5340s] #Up-Via Summary (total 1341688):
[12/10 02:42:53   5340s] #           
[12/10 02:42:53   5340s] #-----------------------
[12/10 02:42:53   5340s] # M1             577658
[12/10 02:42:53   5340s] # M2             524811
[12/10 02:42:53   5340s] # M3             175601
[12/10 02:42:53   5340s] # M4              57641
[12/10 02:42:53   5340s] # M5               5977
[12/10 02:42:53   5340s] #-----------------------
[12/10 02:42:53   5340s] #               1341688 
[12/10 02:42:53   5340s] #
[12/10 02:42:53   5341s] ### track_assign design signature (102): route=2076031538
[12/10 02:42:53   5341s] ### track-assign core-engine cpu:00:00:08, real:00:00:06, mem:3.3 GB, peak:3.6 GB --1.47 [4]--
[12/10 02:42:54   5342s] ### Time Record (Track Assignment) is uninstalled.
[12/10 02:42:54   5342s] #cpu time = 00:00:11, elapsed time = 00:00:07, memory = 3362.22 (MB), peak = 3691.89 (MB)
[12/10 02:42:54   5342s] #
[12/10 02:42:56   5344s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/10 02:42:56   5344s] #Cpu time = 00:00:50
[12/10 02:42:56   5344s] #Elapsed time = 00:00:33
[12/10 02:42:56   5344s] #Increased memory = 9.02 (MB)
[12/10 02:42:56   5344s] #Total memory = 3362.22 (MB)
[12/10 02:42:56   5344s] #Peak memory = 3691.89 (MB)
[12/10 02:42:56   5344s] #Using multithreading with 4 threads.
[12/10 02:42:56   5345s] ### Time Record (Detail Routing) is installed.
[12/10 02:42:57   5347s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/10 02:42:58   5348s] #
[12/10 02:42:58   5348s] #Start Detail Routing..
[12/10 02:42:58   5348s] #start initial detail routing ...
[12/10 02:42:59   5349s] ### Design has 0 dirty nets, 11 dirty-areas)
[12/10 02:42:59   5350s] #    completing 10% with 4 violations
[12/10 02:42:59   5350s] #    elapsed time = 00:00:01, memory = 3362.77 (MB)
[12/10 02:42:59   5350s] #    completing 20% with 4 violations
[12/10 02:42:59   5350s] #    elapsed time = 00:00:01, memory = 3362.77 (MB)
[12/10 02:42:59   5350s] #    completing 30% with 4 violations
[12/10 02:42:59   5350s] #    elapsed time = 00:00:01, memory = 3362.77 (MB)
[12/10 02:42:59   5351s] #    completing 40% with 4 violations
[12/10 02:42:59   5351s] #    elapsed time = 00:00:01, memory = 3362.77 (MB)
[12/10 02:42:59   5351s] #    completing 50% with 4 violations
[12/10 02:42:59   5351s] #    elapsed time = 00:00:02, memory = 3396.40 (MB)
[12/10 02:42:59   5352s] #    completing 60% with 4 violations
[12/10 02:42:59   5352s] #    elapsed time = 00:00:02, memory = 3404.13 (MB)
[12/10 02:43:00   5352s] #    completing 70% with 4 violations
[12/10 02:43:00   5352s] #    elapsed time = 00:00:02, memory = 3405.14 (MB)
[12/10 02:43:00   5352s] #    completing 80% with 4 violations
[12/10 02:43:00   5352s] #    elapsed time = 00:00:02, memory = 3406.95 (MB)
[12/10 02:43:00   5353s] #    completing 90% with 4 violations
[12/10 02:43:00   5353s] #    elapsed time = 00:00:02, memory = 3406.95 (MB)
[12/10 02:43:00   5354s] #    completing 100% with 5 violations
[12/10 02:43:00   5354s] #    elapsed time = 00:00:02, memory = 3423.44 (MB)
[12/10 02:43:00   5354s] # ECO: 0.0% of the total area was rechecked for DRC, and 0.2% required routing.
[12/10 02:43:01   5355s] #   number of violations = 5
[12/10 02:43:01   5355s] #
[12/10 02:43:01   5355s] #    By Layer and Type :
[12/10 02:43:01   5355s] #	         MetSpc    Short   Totals
[12/10 02:43:01   5355s] #	M1            0        0        0
[12/10 02:43:01   5355s] #	M2            0        1        1
[12/10 02:43:01   5355s] #	M3            2        0        2
[12/10 02:43:01   5355s] #	M4            2        0        2
[12/10 02:43:01   5355s] #	Totals        4        1        5
[12/10 02:43:01   5355s] #6 out of 209861 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[12/10 02:43:01   5355s] #0.0% of the total area is being checked for drcs
[12/10 02:43:01   5356s] #0.0% of the total area was checked
[12/10 02:43:01   5356s] #   number of violations = 5
[12/10 02:43:01   5356s] #
[12/10 02:43:01   5356s] #    By Layer and Type :
[12/10 02:43:01   5356s] #	         MetSpc    Short   Totals
[12/10 02:43:01   5356s] #	M1            0        0        0
[12/10 02:43:01   5356s] #	M2            0        1        1
[12/10 02:43:01   5356s] #	M3            2        0        2
[12/10 02:43:01   5356s] #	M4            2        0        2
[12/10 02:43:01   5356s] #	Totals        4        1        5
[12/10 02:43:01   5356s] #cpu time = 00:00:08, elapsed time = 00:00:03, memory = 3361.06 (MB), peak = 3691.89 (MB)
[12/10 02:43:05   5371s] #start 1st optimization iteration ...
[12/10 02:43:05   5372s] #   number of violations = 4
[12/10 02:43:05   5372s] #
[12/10 02:43:05   5372s] #    By Layer and Type :
[12/10 02:43:05   5372s] #	         MetSpc   Totals
[12/10 02:43:05   5372s] #	M1            0        0
[12/10 02:43:05   5372s] #	M2            0        0
[12/10 02:43:05   5372s] #	M3            2        2
[12/10 02:43:05   5372s] #	M4            2        2
[12/10 02:43:05   5372s] #	Totals        4        4
[12/10 02:43:05   5372s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3360.47 (MB), peak = 3691.89 (MB)
[12/10 02:43:05   5372s] #start 2nd optimization iteration ...
[12/10 02:43:06   5373s] #   number of violations = 4
[12/10 02:43:06   5373s] #
[12/10 02:43:06   5373s] #    By Layer and Type :
[12/10 02:43:06   5373s] #	         MetSpc   Totals
[12/10 02:43:06   5373s] #	M1            0        0
[12/10 02:43:06   5373s] #	M2            0        0
[12/10 02:43:06   5373s] #	M3            2        2
[12/10 02:43:06   5373s] #	M4            2        2
[12/10 02:43:06   5373s] #	Totals        4        4
[12/10 02:43:06   5373s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3360.90 (MB), peak = 3691.89 (MB)
[12/10 02:43:06   5373s] #start 3rd optimization iteration ...
[12/10 02:43:06   5375s] #   number of violations = 4
[12/10 02:43:06   5375s] #
[12/10 02:43:06   5375s] #    By Layer and Type :
[12/10 02:43:06   5375s] #	         MetSpc   Totals
[12/10 02:43:06   5375s] #	M1            0        0
[12/10 02:43:06   5375s] #	M2            0        0
[12/10 02:43:06   5375s] #	M3            2        2
[12/10 02:43:06   5375s] #	M4            2        2
[12/10 02:43:06   5375s] #	Totals        4        4
[12/10 02:43:06   5375s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3360.86 (MB), peak = 3691.89 (MB)
[12/10 02:43:06   5375s] #start 4th optimization iteration ...
[12/10 02:43:07   5376s] #   number of violations = 4
[12/10 02:43:07   5376s] #
[12/10 02:43:07   5376s] #    By Layer and Type :
[12/10 02:43:07   5376s] #	         MetSpc   Totals
[12/10 02:43:07   5376s] #	M1            0        0
[12/10 02:43:07   5376s] #	M2            0        0
[12/10 02:43:07   5376s] #	M3            2        2
[12/10 02:43:07   5376s] #	M4            2        2
[12/10 02:43:07   5376s] #	Totals        4        4
[12/10 02:43:07   5376s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3359.56 (MB), peak = 3691.89 (MB)
[12/10 02:43:07   5376s] #start 5th optimization iteration ...
[12/10 02:43:07   5377s] #   number of violations = 4
[12/10 02:43:07   5377s] #
[12/10 02:43:07   5377s] #    By Layer and Type :
[12/10 02:43:07   5377s] #	         MetSpc   Totals
[12/10 02:43:07   5377s] #	M1            0        0
[12/10 02:43:07   5377s] #	M2            0        0
[12/10 02:43:07   5377s] #	M3            2        2
[12/10 02:43:07   5377s] #	M4            2        2
[12/10 02:43:07   5377s] #	Totals        4        4
[12/10 02:43:07   5377s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3360.37 (MB), peak = 3691.89 (MB)
[12/10 02:43:07   5378s] #start 6th optimization iteration ...
[12/10 02:43:08   5379s] #   number of violations = 4
[12/10 02:43:08   5379s] #
[12/10 02:43:08   5379s] #    By Layer and Type :
[12/10 02:43:08   5379s] #	         MetSpc   Totals
[12/10 02:43:08   5379s] #	M1            0        0
[12/10 02:43:08   5379s] #	M2            0        0
[12/10 02:43:08   5379s] #	M3            2        2
[12/10 02:43:08   5379s] #	M4            2        2
[12/10 02:43:08   5379s] #	Totals        4        4
[12/10 02:43:08   5379s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3360.42 (MB), peak = 3691.89 (MB)
[12/10 02:43:08   5379s] #start 7th optimization iteration ...
[12/10 02:43:08   5380s] #   number of violations = 3
[12/10 02:43:08   5380s] #
[12/10 02:43:08   5380s] #    By Layer and Type :
[12/10 02:43:08   5380s] #	         MetSpc   EOLSpc   Totals
[12/10 02:43:08   5380s] #	M1            0        0        0
[12/10 02:43:08   5380s] #	M2            0        0        0
[12/10 02:43:08   5380s] #	M3            1        1        2
[12/10 02:43:08   5380s] #	M4            1        0        1
[12/10 02:43:08   5380s] #	Totals        2        1        3
[12/10 02:43:08   5380s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3360.02 (MB), peak = 3691.89 (MB)
[12/10 02:43:08   5380s] #start 8th optimization iteration ...
[12/10 02:43:09   5382s] #   number of violations = 4
[12/10 02:43:09   5382s] #
[12/10 02:43:09   5382s] #    By Layer and Type :
[12/10 02:43:09   5382s] #	         MetSpc   Totals
[12/10 02:43:09   5382s] #	M1            0        0
[12/10 02:43:09   5382s] #	M2            0        0
[12/10 02:43:09   5382s] #	M3            2        2
[12/10 02:43:09   5382s] #	M4            2        2
[12/10 02:43:09   5382s] #	Totals        4        4
[12/10 02:43:09   5382s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3360.15 (MB), peak = 3691.89 (MB)
[12/10 02:43:09   5382s] #start 9th optimization iteration ...
[12/10 02:43:09   5383s] #   number of violations = 4
[12/10 02:43:09   5383s] #
[12/10 02:43:09   5383s] #    By Layer and Type :
[12/10 02:43:09   5383s] #	         MetSpc   Totals
[12/10 02:43:09   5383s] #	M1            0        0
[12/10 02:43:09   5383s] #	M2            0        0
[12/10 02:43:09   5383s] #	M3            2        2
[12/10 02:43:09   5383s] #	M4            2        2
[12/10 02:43:09   5383s] #	Totals        4        4
[12/10 02:43:09   5383s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3360.35 (MB), peak = 3691.89 (MB)
[12/10 02:43:09   5383s] #start 10th optimization iteration ...
[12/10 02:43:10   5384s] #   number of violations = 2
[12/10 02:43:10   5384s] #
[12/10 02:43:10   5384s] #    By Layer and Type :
[12/10 02:43:10   5384s] #	         MetSpc    Short   Totals
[12/10 02:43:10   5384s] #	M1            0        0        0
[12/10 02:43:10   5384s] #	M2            0        0        0
[12/10 02:43:10   5384s] #	M3            0        1        1
[12/10 02:43:10   5384s] #	M4            1        0        1
[12/10 02:43:10   5384s] #	Totals        1        1        2
[12/10 02:43:10   5384s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3360.29 (MB), peak = 3691.89 (MB)
[12/10 02:43:10   5384s] #start 11th optimization iteration ...
[12/10 02:43:10   5386s] #   number of violations = 2
[12/10 02:43:10   5386s] #
[12/10 02:43:10   5386s] #    By Layer and Type :
[12/10 02:43:10   5386s] #	         EOLSpc    Short   Totals
[12/10 02:43:10   5386s] #	M1            0        0        0
[12/10 02:43:10   5386s] #	M2            0        0        0
[12/10 02:43:10   5386s] #	M3            1        1        2
[12/10 02:43:10   5386s] #	Totals        1        1        2
[12/10 02:43:10   5386s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3360.63 (MB), peak = 3691.89 (MB)
[12/10 02:43:10   5386s] #start 12th optimization iteration ...
[12/10 02:43:11   5387s] #   number of violations = 3
[12/10 02:43:11   5387s] #
[12/10 02:43:11   5387s] #    By Layer and Type :
[12/10 02:43:11   5387s] #	         MetSpc   EOLSpc    Short   Totals
[12/10 02:43:11   5387s] #	M1            0        0        0        0
[12/10 02:43:11   5387s] #	M2            0        0        0        0
[12/10 02:43:11   5387s] #	M3            0        1        1        2
[12/10 02:43:11   5387s] #	M4            1        0        0        1
[12/10 02:43:11   5387s] #	Totals        1        1        1        3
[12/10 02:43:11   5387s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3360.59 (MB), peak = 3691.89 (MB)
[12/10 02:43:11   5387s] #start 13th optimization iteration ...
[12/10 02:43:12   5389s] #   number of violations = 4
[12/10 02:43:12   5389s] #
[12/10 02:43:12   5389s] #    By Layer and Type :
[12/10 02:43:12   5389s] #	         MetSpc   Totals
[12/10 02:43:12   5389s] #	M1            0        0
[12/10 02:43:12   5389s] #	M2            0        0
[12/10 02:43:12   5389s] #	M3            2        2
[12/10 02:43:12   5389s] #	M4            2        2
[12/10 02:43:12   5389s] #	Totals        4        4
[12/10 02:43:12   5389s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3360.84 (MB), peak = 3691.89 (MB)
[12/10 02:43:12   5389s] #start 14th optimization iteration ...
[12/10 02:43:12   5390s] #   number of violations = 4
[12/10 02:43:12   5390s] #
[12/10 02:43:12   5390s] #    By Layer and Type :
[12/10 02:43:12   5390s] #	         MetSpc   Totals
[12/10 02:43:12   5390s] #	M1            0        0
[12/10 02:43:12   5390s] #	M2            0        0
[12/10 02:43:12   5390s] #	M3            2        2
[12/10 02:43:12   5390s] #	M4            2        2
[12/10 02:43:12   5390s] #	Totals        4        4
[12/10 02:43:12   5390s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3360.58 (MB), peak = 3691.89 (MB)
[12/10 02:43:12   5390s] #start 15th optimization iteration ...
[12/10 02:43:13   5392s] #   number of violations = 4
[12/10 02:43:13   5392s] #
[12/10 02:43:13   5392s] #    By Layer and Type :
[12/10 02:43:13   5392s] #	         MetSpc   Totals
[12/10 02:43:13   5392s] #	M1            0        0
[12/10 02:43:13   5392s] #	M2            0        0
[12/10 02:43:13   5392s] #	M3            2        2
[12/10 02:43:13   5392s] #	M4            2        2
[12/10 02:43:13   5392s] #	Totals        4        4
[12/10 02:43:13   5392s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3360.30 (MB), peak = 3691.89 (MB)
[12/10 02:43:13   5392s] #start 16th optimization iteration ...
[12/10 02:43:13   5393s] #   number of violations = 4
[12/10 02:43:13   5393s] #
[12/10 02:43:13   5393s] #    By Layer and Type :
[12/10 02:43:13   5393s] #	         MetSpc   Totals
[12/10 02:43:13   5393s] #	M1            0        0
[12/10 02:43:13   5393s] #	M2            0        0
[12/10 02:43:13   5393s] #	M3            2        2
[12/10 02:43:13   5393s] #	M4            2        2
[12/10 02:43:13   5393s] #	Totals        4        4
[12/10 02:43:13   5393s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3360.63 (MB), peak = 3691.89 (MB)
[12/10 02:43:13   5393s] #start 17th optimization iteration ...
[12/10 02:43:14   5395s] #   number of violations = 4
[12/10 02:43:14   5395s] #
[12/10 02:43:14   5395s] #    By Layer and Type :
[12/10 02:43:14   5395s] #	         MetSpc   Totals
[12/10 02:43:14   5395s] #	M1            0        0
[12/10 02:43:14   5395s] #	M2            0        0
[12/10 02:43:14   5395s] #	M3            2        2
[12/10 02:43:14   5395s] #	M4            2        2
[12/10 02:43:14   5395s] #	Totals        4        4
[12/10 02:43:14   5395s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3360.61 (MB), peak = 3691.89 (MB)
[12/10 02:43:14   5395s] #start 18th optimization iteration ...
[12/10 02:43:15   5396s] #   number of violations = 4
[12/10 02:43:15   5396s] #
[12/10 02:43:15   5396s] #    By Layer and Type :
[12/10 02:43:15   5396s] #	         MetSpc   Totals
[12/10 02:43:15   5396s] #	M1            0        0
[12/10 02:43:15   5396s] #	M2            0        0
[12/10 02:43:15   5396s] #	M3            2        2
[12/10 02:43:15   5396s] #	M4            2        2
[12/10 02:43:15   5396s] #	Totals        4        4
[12/10 02:43:15   5396s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3360.82 (MB), peak = 3691.89 (MB)
[12/10 02:43:15   5396s] #start 19th optimization iteration ...
[12/10 02:43:15   5397s] #   number of violations = 4
[12/10 02:43:15   5397s] #
[12/10 02:43:15   5397s] #    By Layer and Type :
[12/10 02:43:15   5397s] #	         MetSpc   Totals
[12/10 02:43:15   5397s] #	M1            0        0
[12/10 02:43:15   5397s] #	M2            0        0
[12/10 02:43:15   5397s] #	M3            2        2
[12/10 02:43:15   5397s] #	M4            2        2
[12/10 02:43:15   5397s] #	Totals        4        4
[12/10 02:43:15   5397s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3360.71 (MB), peak = 3691.89 (MB)
[12/10 02:43:15   5398s] #start 20th optimization iteration ...
[12/10 02:43:16   5399s] #   number of violations = 4
[12/10 02:43:16   5399s] #
[12/10 02:43:16   5399s] #    By Layer and Type :
[12/10 02:43:16   5399s] #	         MetSpc   Totals
[12/10 02:43:16   5399s] #	M1            0        0
[12/10 02:43:16   5399s] #	M2            0        0
[12/10 02:43:16   5399s] #	M3            2        2
[12/10 02:43:16   5399s] #	M4            2        2
[12/10 02:43:16   5399s] #	Totals        4        4
[12/10 02:43:16   5399s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3360.93 (MB), peak = 3691.89 (MB)
[12/10 02:43:16   5401s] #Complete Detail Routing.
[12/10 02:43:16   5401s] #Total number of nets with non-default rule or having extra spacing = 356
[12/10 02:43:16   5401s] #Total wire length = 3637389 um.
[12/10 02:43:16   5401s] #Total half perimeter of net bounding box = 2848678 um.
[12/10 02:43:16   5401s] #Total wire length on LAYER M1 = 10879 um.
[12/10 02:43:16   5401s] #Total wire length on LAYER M2 = 807539 um.
[12/10 02:43:16   5401s] #Total wire length on LAYER M3 = 1158577 um.
[12/10 02:43:16   5401s] #Total wire length on LAYER M4 = 930959 um.
[12/10 02:43:16   5401s] #Total wire length on LAYER M5 = 611632 um.
[12/10 02:43:16   5401s] #Total wire length on LAYER M6 = 117804 um.
[12/10 02:43:16   5401s] #Total wire length on LAYER M7 = 0 um.
[12/10 02:43:16   5401s] #Total wire length on LAYER M8 = 0 um.
[12/10 02:43:16   5401s] #Total wire length on LAYER M9 = 0 um.
[12/10 02:43:16   5401s] #Total number of vias = 1341691
[12/10 02:43:16   5401s] #Up-Via Summary (total 1341691):
[12/10 02:43:16   5401s] #           
[12/10 02:43:16   5401s] #-----------------------
[12/10 02:43:16   5401s] # M1             577658
[12/10 02:43:16   5401s] # M2             524814
[12/10 02:43:16   5401s] # M3             175601
[12/10 02:43:16   5401s] # M4              57641
[12/10 02:43:16   5401s] # M5               5977
[12/10 02:43:16   5401s] #-----------------------
[12/10 02:43:16   5401s] #               1341691 
[12/10 02:43:16   5401s] #
[12/10 02:43:17   5401s] #Total number of DRC violations = 4
[12/10 02:43:17   5401s] #Total number of violations on LAYER M1 = 0
[12/10 02:43:17   5401s] #Total number of violations on LAYER M2 = 0
[12/10 02:43:17   5401s] #Total number of violations on LAYER M3 = 2
[12/10 02:43:17   5401s] #Total number of violations on LAYER M4 = 2
[12/10 02:43:17   5401s] #Total number of violations on LAYER M5 = 0
[12/10 02:43:17   5401s] #Total number of violations on LAYER M6 = 0
[12/10 02:43:17   5401s] #Total number of violations on LAYER M7 = 0
[12/10 02:43:17   5401s] #Total number of violations on LAYER M8 = 0
[12/10 02:43:17   5401s] #Total number of violations on LAYER M9 = 0
[12/10 02:43:17   5402s] ### Time Record (Detail Routing) is uninstalled.
[12/10 02:43:17   5402s] #Cpu time = 00:00:58
[12/10 02:43:17   5402s] #Elapsed time = 00:00:21
[12/10 02:43:17   5402s] #Increased memory = -2.16 (MB)
[12/10 02:43:17   5402s] #Total memory = 3360.06 (MB)
[12/10 02:43:17   5402s] #Peak memory = 3691.89 (MB)
[12/10 02:43:17   5402s] ### Time Record (Antenna Fixing) is installed.
[12/10 02:43:17   5403s] #
[12/10 02:43:17   5403s] #start routing for process antenna violation fix ...
[12/10 02:43:18   5404s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/10 02:43:18   5405s] #
[12/10 02:43:18   5405s] #    By Layer and Type :
[12/10 02:43:18   5405s] #	         MetSpc   Totals
[12/10 02:43:18   5405s] #	M1            0        0
[12/10 02:43:18   5405s] #	M2            0        0
[12/10 02:43:18   5405s] #	M3            2        2
[12/10 02:43:18   5405s] #	M4            2        2
[12/10 02:43:18   5405s] #	Totals        4        4
[12/10 02:43:18   5405s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3359.92 (MB), peak = 3691.89 (MB)
[12/10 02:43:18   5405s] #
[12/10 02:43:18   5406s] #Total number of nets with non-default rule or having extra spacing = 356
[12/10 02:43:18   5406s] #Total wire length = 3637389 um.
[12/10 02:43:18   5406s] #Total half perimeter of net bounding box = 2848678 um.
[12/10 02:43:18   5406s] #Total wire length on LAYER M1 = 10879 um.
[12/10 02:43:18   5406s] #Total wire length on LAYER M2 = 807539 um.
[12/10 02:43:18   5406s] #Total wire length on LAYER M3 = 1158577 um.
[12/10 02:43:18   5406s] #Total wire length on LAYER M4 = 930959 um.
[12/10 02:43:18   5406s] #Total wire length on LAYER M5 = 611632 um.
[12/10 02:43:18   5406s] #Total wire length on LAYER M6 = 117804 um.
[12/10 02:43:18   5406s] #Total wire length on LAYER M7 = 0 um.
[12/10 02:43:18   5406s] #Total wire length on LAYER M8 = 0 um.
[12/10 02:43:18   5406s] #Total wire length on LAYER M9 = 0 um.
[12/10 02:43:18   5406s] #Total number of vias = 1341691
[12/10 02:43:18   5406s] #Up-Via Summary (total 1341691):
[12/10 02:43:18   5406s] #           
[12/10 02:43:18   5406s] #-----------------------
[12/10 02:43:18   5406s] # M1             577658
[12/10 02:43:18   5406s] # M2             524814
[12/10 02:43:18   5406s] # M3             175601
[12/10 02:43:18   5406s] # M4              57641
[12/10 02:43:18   5406s] # M5               5977
[12/10 02:43:18   5406s] #-----------------------
[12/10 02:43:18   5406s] #               1341691 
[12/10 02:43:18   5406s] #
[12/10 02:43:18   5406s] #Total number of DRC violations = 4
[12/10 02:43:18   5406s] #Total number of process antenna violations = 0
[12/10 02:43:18   5406s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/10 02:43:18   5406s] #Total number of violations on LAYER M1 = 0
[12/10 02:43:18   5406s] #Total number of violations on LAYER M2 = 0
[12/10 02:43:18   5406s] #Total number of violations on LAYER M3 = 2
[12/10 02:43:18   5406s] #Total number of violations on LAYER M4 = 2
[12/10 02:43:18   5406s] #Total number of violations on LAYER M5 = 0
[12/10 02:43:18   5406s] #Total number of violations on LAYER M6 = 0
[12/10 02:43:18   5406s] #Total number of violations on LAYER M7 = 0
[12/10 02:43:18   5406s] #Total number of violations on LAYER M8 = 0
[12/10 02:43:18   5406s] #Total number of violations on LAYER M9 = 0
[12/10 02:43:18   5406s] #
[12/10 02:43:22   5421s] #
[12/10 02:43:22   5421s] #Total number of nets with non-default rule or having extra spacing = 356
[12/10 02:43:22   5421s] #Total wire length = 3637389 um.
[12/10 02:43:22   5421s] #Total half perimeter of net bounding box = 2848678 um.
[12/10 02:43:22   5421s] #Total wire length on LAYER M1 = 10879 um.
[12/10 02:43:22   5421s] #Total wire length on LAYER M2 = 807539 um.
[12/10 02:43:22   5421s] #Total wire length on LAYER M3 = 1158577 um.
[12/10 02:43:22   5421s] #Total wire length on LAYER M4 = 930959 um.
[12/10 02:43:22   5421s] #Total wire length on LAYER M5 = 611632 um.
[12/10 02:43:22   5421s] #Total wire length on LAYER M6 = 117804 um.
[12/10 02:43:22   5421s] #Total wire length on LAYER M7 = 0 um.
[12/10 02:43:22   5421s] #Total wire length on LAYER M8 = 0 um.
[12/10 02:43:22   5421s] #Total wire length on LAYER M9 = 0 um.
[12/10 02:43:22   5421s] #Total number of vias = 1341691
[12/10 02:43:22   5421s] #Up-Via Summary (total 1341691):
[12/10 02:43:22   5421s] #           
[12/10 02:43:22   5421s] #-----------------------
[12/10 02:43:22   5421s] # M1             577658
[12/10 02:43:22   5421s] # M2             524814
[12/10 02:43:22   5421s] # M3             175601
[12/10 02:43:22   5421s] # M4              57641
[12/10 02:43:22   5421s] # M5               5977
[12/10 02:43:22   5421s] #-----------------------
[12/10 02:43:22   5421s] #               1341691 
[12/10 02:43:22   5421s] #
[12/10 02:43:22   5422s] #Total number of DRC violations = 4
[12/10 02:43:22   5422s] #Total number of process antenna violations = 0
[12/10 02:43:22   5422s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/10 02:43:22   5422s] #Total number of violations on LAYER M1 = 0
[12/10 02:43:22   5422s] #Total number of violations on LAYER M2 = 0
[12/10 02:43:22   5422s] #Total number of violations on LAYER M3 = 2
[12/10 02:43:22   5422s] #Total number of violations on LAYER M4 = 2
[12/10 02:43:22   5422s] #Total number of violations on LAYER M5 = 0
[12/10 02:43:22   5422s] #Total number of violations on LAYER M6 = 0
[12/10 02:43:22   5422s] #Total number of violations on LAYER M7 = 0
[12/10 02:43:22   5422s] #Total number of violations on LAYER M8 = 0
[12/10 02:43:22   5422s] #Total number of violations on LAYER M9 = 0
[12/10 02:43:22   5422s] #
[12/10 02:43:22   5422s] ### Time Record (Antenna Fixing) is uninstalled.
[12/10 02:43:22   5422s] #detailRoute Statistics:
[12/10 02:43:22   5422s] #Cpu time = 00:01:17
[12/10 02:43:22   5422s] #Elapsed time = 00:00:27
[12/10 02:43:22   5422s] #Increased memory = -2.52 (MB)
[12/10 02:43:22   5422s] #Total memory = 3359.71 (MB)
[12/10 02:43:22   5422s] #Peak memory = 3691.89 (MB)
[12/10 02:43:22   5422s] #Skip updating routing design signature in db-snapshot flow
[12/10 02:43:23   5422s] ### global_detail_route design signature (151): route=348994502 flt_obj=0 vio=1709969737 shield_wire=1
[12/10 02:43:23   5422s] ### Time Record (DB Export) is installed.
[12/10 02:43:23   5424s] ### export design design signature (152): route=348994502 fixed_route=916485281 flt_obj=0 vio=1709969737 swire=282492057 shield_wire=1 net_attr=881888821 dirty_area=0 del_dirty_area=0 cell=813309043 placement=1321260257 pin_access=1012421657 inst_pattern=1
[12/10 02:43:26   5429s] ### Time Record (DB Export) is uninstalled.
[12/10 02:43:26   5429s] ### Time Record (Post Callback) is installed.
[12/10 02:43:27   5429s] ### Time Record (Post Callback) is uninstalled.
[12/10 02:43:27   5429s] #
[12/10 02:43:27   5429s] #globalDetailRoute statistics:
[12/10 02:43:27   5429s] #Cpu time = 00:02:23
[12/10 02:43:27   5429s] #Elapsed time = 00:01:08
[12/10 02:43:27   5429s] #Increased memory = -320.34 (MB)
[12/10 02:43:27   5429s] #Total memory = 3095.55 (MB)
[12/10 02:43:27   5429s] #Peak memory = 3691.89 (MB)
[12/10 02:43:27   5429s] #Number of warnings = 2
[12/10 02:43:27   5429s] #Total number of warnings = 14
[12/10 02:43:27   5429s] #Number of fails = 0
[12/10 02:43:27   5429s] #Total number of fails = 0
[12/10 02:43:27   5429s] #Complete globalDetailRoute on Sat Dec 10 02:43:27 2022
[12/10 02:43:27   5429s] #
[12/10 02:43:27   5430s] ### import design signature (153): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1012421657 inst_pattern=1
[12/10 02:43:27   5430s] ### Time Record (globalDetailRoute) is uninstalled.
[12/10 02:43:27   5430s] ### 
[12/10 02:43:27   5430s] ###   Scalability Statistics
[12/10 02:43:27   5430s] ### 
[12/10 02:43:27   5430s] ### --------------------------------+----------------+----------------+----------------+
[12/10 02:43:27   5430s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/10 02:43:27   5430s] ### --------------------------------+----------------+----------------+----------------+
[12/10 02:43:27   5430s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/10 02:43:27   5430s] ###   Post Callback                 |        00:00:01|        00:00:01|             1.0|
[12/10 02:43:27   5430s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/10 02:43:27   5430s] ###   DB Import                     |        00:00:08|        00:00:03|             2.3|
[12/10 02:43:27   5430s] ###   DB Export                     |        00:00:06|        00:00:03|             2.0|
[12/10 02:43:27   5430s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/10 02:43:27   5430s] ###   Data Preparation              |        00:00:10|        00:00:08|             1.3|
[12/10 02:43:27   5430s] ###   Global Routing                |        00:00:24|        00:00:13|             1.8|
[12/10 02:43:27   5430s] ###   Track Assignment              |        00:00:10|        00:00:07|             1.4|
[12/10 02:43:27   5430s] ###   Detail Routing                |        00:00:57|        00:00:20|             2.8|
[12/10 02:43:27   5430s] ###   Antenna Fixing                |        00:00:20|        00:00:06|             3.4|
[12/10 02:43:27   5430s] ###   Entire Command                |        00:02:24|        00:01:08|             2.1|
[12/10 02:43:27   5430s] ### --------------------------------+----------------+----------------+----------------+
[12/10 02:43:27   5430s] ### 
[12/10 02:43:27   5430s] *** EcoRoute #1 [finish] : cpu/real = 0:02:23.9/0:01:08.2 (2.1), totSession cpu/real = 1:30:30.5/0:37:29.7 (2.4), mem = 3722.0M
[12/10 02:43:27   5430s] 
[12/10 02:43:27   5430s] =============================================================================================
[12/10 02:43:27   5430s]  Step TAT Report for EcoRoute #1                                                21.10-p004_1
[12/10 02:43:27   5430s] =============================================================================================
[12/10 02:43:27   5430s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:43:27   5430s] ---------------------------------------------------------------------------------------------
[12/10 02:43:27   5430s] [ GlobalRoute            ]      1   0:00:13.4  (  19.7 % )     0:00:13.4 /  0:00:24.4    1.8
[12/10 02:43:27   5430s] [ DetailRoute            ]      1   0:00:20.2  (  29.7 % )     0:00:20.2 /  0:00:57.0    2.8
[12/10 02:43:27   5430s] [ MISC                   ]          0:00:34.5  (  50.6 % )     0:00:34.5 /  0:01:02.5    1.8
[12/10 02:43:27   5430s] ---------------------------------------------------------------------------------------------
[12/10 02:43:27   5430s]  EcoRoute #1 TOTAL                  0:01:08.2  ( 100.0 % )     0:01:08.2 /  0:02:23.9    2.1
[12/10 02:43:27   5430s] ---------------------------------------------------------------------------------------------
[12/10 02:43:27   5430s] 
[12/10 02:43:27   5430s] **optDesign ... cpu = 0:07:30, real = 0:04:07, mem = 3091.8M, totSessionCpu=1:30:30 **
[12/10 02:43:27   5430s] -routeWithEco false                       # bool, default=false
[12/10 02:43:27   5430s] -routeSelectedNetOnly false               # bool, default=false
[12/10 02:43:27   5430s] -routeWithTimingDriven false              # bool, default=false
[12/10 02:43:27   5430s] -routeWithSiDriven false                  # bool, default=false
[12/10 02:43:27   5430s] New Signature Flow (restoreNanoRouteOptions) ....
[12/10 02:43:27   5430s] Extraction called for design 'toplevel_498' of instances=209861 and nets=158052 using extraction engine 'postRoute' at effort level 'low' .
[12/10 02:43:27   5430s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/10 02:43:27   5430s] Type 'man IMPEXT-3530' for more detail.
[12/10 02:43:27   5430s] PostRoute (effortLevel low) RC Extraction called for design toplevel_498.
[12/10 02:43:27   5430s] RC Extraction called in multi-corner(1) mode.
[12/10 02:43:27   5430s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/10 02:43:27   5430s] Type 'man IMPEXT-6197' for more detail.
[12/10 02:43:28   5430s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/10 02:43:28   5430s] * Layer Id             : 1 - M1
[12/10 02:43:28   5430s]       Thickness        : 0.18
[12/10 02:43:28   5430s]       Min Width        : 0.09
[12/10 02:43:28   5430s]       Layer Dielectric : 4.1
[12/10 02:43:28   5430s] * Layer Id             : 2 - M2
[12/10 02:43:28   5430s]       Thickness        : 0.22
[12/10 02:43:28   5430s]       Min Width        : 0.1
[12/10 02:43:28   5430s]       Layer Dielectric : 4.1
[12/10 02:43:28   5430s] * Layer Id             : 3 - M3
[12/10 02:43:28   5430s]       Thickness        : 0.22
[12/10 02:43:28   5430s]       Min Width        : 0.1
[12/10 02:43:28   5430s]       Layer Dielectric : 4.1
[12/10 02:43:28   5430s] * Layer Id             : 4 - M4
[12/10 02:43:28   5430s]       Thickness        : 0.22
[12/10 02:43:28   5430s]       Min Width        : 0.1
[12/10 02:43:28   5430s]       Layer Dielectric : 4.1
[12/10 02:43:28   5430s] * Layer Id             : 5 - M5
[12/10 02:43:28   5430s]       Thickness        : 0.22
[12/10 02:43:28   5430s]       Min Width        : 0.1
[12/10 02:43:28   5430s]       Layer Dielectric : 4.1
[12/10 02:43:28   5430s] * Layer Id             : 6 - M6
[12/10 02:43:28   5430s]       Thickness        : 0.22
[12/10 02:43:28   5430s]       Min Width        : 0.1
[12/10 02:43:28   5430s]       Layer Dielectric : 4.1
[12/10 02:43:28   5430s] * Layer Id             : 7 - M7
[12/10 02:43:28   5430s]       Thickness        : 0.22
[12/10 02:43:28   5430s]       Min Width        : 0.1
[12/10 02:43:28   5430s]       Layer Dielectric : 4.1
[12/10 02:43:28   5430s] * Layer Id             : 8 - M8
[12/10 02:43:28   5430s]       Thickness        : 0.9
[12/10 02:43:28   5430s]       Min Width        : 0.4
[12/10 02:43:28   5430s]       Layer Dielectric : 4.1
[12/10 02:43:28   5430s] * Layer Id             : 9 - M9
[12/10 02:43:28   5430s]       Thickness        : 0.9
[12/10 02:43:28   5430s]       Min Width        : 0.4
[12/10 02:43:28   5430s]       Layer Dielectric : 4.1
[12/10 02:43:28   5430s] extractDetailRC Option : -outfile /tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d -maxResLength 200  -basic
[12/10 02:43:28   5430s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/10 02:43:28   5430s]       RC Corner Indexes            0   
[12/10 02:43:28   5430s] Capacitance Scaling Factor   : 1.00000 
[12/10 02:43:28   5430s] Coupling Cap. Scaling Factor : 1.00000 
[12/10 02:43:28   5430s] Resistance Scaling Factor    : 1.00000 
[12/10 02:43:28   5430s] Clock Cap. Scaling Factor    : 1.00000 
[12/10 02:43:28   5430s] Clock Res. Scaling Factor    : 1.00000 
[12/10 02:43:28   5430s] Shrink Factor                : 1.00000
[12/10 02:43:32   5435s] LayerId::1 widthSet size::1
[12/10 02:43:32   5435s] LayerId::2 widthSet size::1
[12/10 02:43:32   5435s] LayerId::3 widthSet size::1
[12/10 02:43:32   5435s] LayerId::4 widthSet size::1
[12/10 02:43:32   5435s] LayerId::5 widthSet size::1
[12/10 02:43:32   5435s] LayerId::6 widthSet size::1
[12/10 02:43:32   5435s] LayerId::7 widthSet size::1
[12/10 02:43:32   5435s] LayerId::8 widthSet size::1
[12/10 02:43:32   5435s] LayerId::9 widthSet size::1
[12/10 02:43:32   5435s] eee: pegSigSF::1.070000
[12/10 02:43:32   5435s] Initializing multi-corner resistance tables ...
[12/10 02:43:32   5435s] eee: l::1 avDens::0.112954 usedTrk::19925.171983 availTrk::176400.000000 sigTrk::19925.171983
[12/10 02:43:32   5435s] eee: l::2 avDens::0.232640 usedTrk::41037.701242 availTrk::176400.000000 sigTrk::41037.701242
[12/10 02:43:32   5435s] eee: l::3 avDens::0.333043 usedTrk::58748.818278 availTrk::176400.000000 sigTrk::58748.818278
[12/10 02:43:32   5435s] eee: l::4 avDens::0.265620 usedTrk::46775.600017 availTrk::176100.000000 sigTrk::46775.600017
[12/10 02:43:32   5435s] eee: l::5 avDens::0.175943 usedTrk::30754.810027 availTrk::174800.000000 sigTrk::30754.810027
[12/10 02:43:32   5435s] eee: l::6 avDens::0.071052 usedTrk::5890.210010 availTrk::82900.000000 sigTrk::5890.210010
[12/10 02:43:32   5435s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:43:32   5435s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:43:32   5435s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:43:32   5435s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.309005 ; uaWl: 1.000000 ; uaWlH: 0.453086 ; aWlH: 0.000000 ; Pmax: 0.883500 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 79 ; 
[12/10 02:43:34   5437s] Checking LVS Completed (CPU Time= 0:00:00.9  MEM= 3724.3M)
[12/10 02:43:35   5438s] Creating parasitic data file '/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d' for storing RC.
[12/10 02:43:38   5441s] Extracted 10.0001% (CPU Time= 0:00:06.7  MEM= 3780.7M)
[12/10 02:43:40   5443s] Extracted 20.0001% (CPU Time= 0:00:09.1  MEM= 3780.7M)
[12/10 02:43:42   5445s] Extracted 30.0001% (CPU Time= 0:00:11.5  MEM= 3784.7M)
[12/10 02:43:45   5448s] Extracted 40.0001% (CPU Time= 0:00:14.3  MEM= 3784.7M)
[12/10 02:43:51   5454s] Extracted 50.0001% (CPU Time= 0:00:19.9  MEM= 3784.7M)
[12/10 02:43:55   5458s] Extracted 60.0001% (CPU Time= 0:00:23.9  MEM= 3784.7M)
[12/10 02:43:59   5462s] Extracted 70.0001% (CPU Time= 0:00:28.5  MEM= 3784.7M)
[12/10 02:44:03   5466s] Extracted 80.0001% (CPU Time= 0:00:31.7  MEM= 3784.7M)
[12/10 02:44:06   5469s] Extracted 90.0001% (CPU Time= 0:00:34.6  MEM= 3784.7M)
[12/10 02:44:15   5478s] Extracted 100% (CPU Time= 0:00:44.4  MEM= 3784.7M)
[12/10 02:44:17   5480s] Number of Extracted Resistors     : 3107273
[12/10 02:44:17   5480s] Number of Extracted Ground Cap.   : 3007140
[12/10 02:44:17   5480s] Number of Extracted Coupling Cap. : 6464932
[12/10 02:44:17   5480s] Opening parasitic data file '/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d' for reading (mem: 3764.699M)
[12/10 02:44:17   5480s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/10 02:44:18   5481s] Checking LVS Completed (CPU Time= 0:00:00.9  MEM= 3764.7M)
[12/10 02:44:18   5481s] Creating parasitic data file '/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb_Filter.rcdb.d' for storing RC.
[12/10 02:44:20   5483s] Closing parasitic data file '/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d': 155570 access done (mem: 3776.699M)
[12/10 02:44:20   5483s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3776.699M)
[12/10 02:44:20   5483s] Opening parasitic data file '/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d' for reading (mem: 3776.699M)
[12/10 02:44:20   5483s] processing rcdb (/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d) for hinst (top) of cell (toplevel_498);
[12/10 02:44:21   5486s] Closing parasitic data file '/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d': 0 access done (mem: 3776.699M)
[12/10 02:44:21   5486s] Lumped Parasitic Loading Completed (total cpu=0:00:02.7, real=0:00:01.0, current mem=3776.699M)
[12/10 02:44:21   5486s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:56.0  Real Time: 0:00:54.0  MEM: 3776.699M)
[12/10 02:44:21   5486s] **optDesign ... cpu = 0:08:26, real = 0:05:01, mem = 3108.8M, totSessionCpu=1:31:26 **
[12/10 02:44:21   5486s] Starting delay calculation for Setup views
[12/10 02:44:21   5486s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/10 02:44:21   5487s] Starting SI iteration 1 using Infinite Timing Windows
[12/10 02:44:22   5487s] #################################################################################
[12/10 02:44:22   5487s] # Design Stage: PostRoute
[12/10 02:44:22   5487s] # Design Name: toplevel_498
[12/10 02:44:22   5487s] # Design Mode: 90nm
[12/10 02:44:22   5487s] # Analysis Mode: MMMC OCV 
[12/10 02:44:22   5487s] # Parasitics Mode: SPEF/RCDB 
[12/10 02:44:22   5487s] # Signoff Settings: SI On 
[12/10 02:44:22   5487s] #################################################################################
[12/10 02:44:24   5493s] Topological Sorting (REAL = 0:00:01.0, MEM = 3763.9M, InitMEM = 3749.3M)
[12/10 02:44:24   5494s] Setting infinite Tws ...
[12/10 02:44:24   5494s] First Iteration Infinite Tw... 
[12/10 02:44:24   5494s] Calculate early delays in OCV mode...
[12/10 02:44:24   5494s] Calculate late delays in OCV mode...
[12/10 02:44:24   5495s] Start delay calculation (fullDC) (4 T). (MEM=3763.92)
[12/10 02:44:25   5495s] LayerId::1 widthSet size::1
[12/10 02:44:25   5495s] LayerId::2 widthSet size::1
[12/10 02:44:25   5495s] LayerId::3 widthSet size::1
[12/10 02:44:25   5495s] LayerId::4 widthSet size::1
[12/10 02:44:25   5495s] LayerId::5 widthSet size::1
[12/10 02:44:25   5495s] LayerId::6 widthSet size::1
[12/10 02:44:25   5495s] LayerId::7 widthSet size::1
[12/10 02:44:25   5495s] LayerId::8 widthSet size::1
[12/10 02:44:25   5495s] LayerId::9 widthSet size::1
[12/10 02:44:25   5495s] eee: pegSigSF::1.070000
[12/10 02:44:25   5495s] Initializing multi-corner resistance tables ...
[12/10 02:44:25   5495s] eee: l::1 avDens::0.112954 usedTrk::19925.171983 availTrk::176400.000000 sigTrk::19925.171983
[12/10 02:44:25   5495s] eee: l::2 avDens::0.232640 usedTrk::41037.701242 availTrk::176400.000000 sigTrk::41037.701242
[12/10 02:44:25   5495s] eee: l::3 avDens::0.333043 usedTrk::58748.818278 availTrk::176400.000000 sigTrk::58748.818278
[12/10 02:44:25   5495s] eee: l::4 avDens::0.265620 usedTrk::46775.600017 availTrk::176100.000000 sigTrk::46775.600017
[12/10 02:44:25   5495s] eee: l::5 avDens::0.175943 usedTrk::30754.810027 availTrk::174800.000000 sigTrk::30754.810027
[12/10 02:44:25   5495s] eee: l::6 avDens::0.071052 usedTrk::5890.210010 availTrk::82900.000000 sigTrk::5890.210010
[12/10 02:44:25   5495s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:44:25   5495s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:44:25   5495s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:44:25   5496s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.309005 ; uaWl: 1.000000 ; uaWlH: 0.453086 ; aWlH: 0.000000 ; Pmax: 0.883500 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 79 ; 
[12/10 02:44:27   5498s] End AAE Lib Interpolated Model. (MEM=3785.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:44:27   5498s] Opening parasitic data file '/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d' for reading (mem: 3785.539M)
[12/10 02:44:27   5498s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3785.5M)
[12/10 02:44:28   5498s] AAE_INFO: 4 threads acquired from CTE.
[12/10 02:44:40   5545s] Total number of fetched objects 155589
[12/10 02:44:40   5545s] AAE_INFO-618: Total number of nets in the design is 158052,  98.5 percent of the nets selected for SI analysis
[12/10 02:44:40   5546s] End Timing Check Calculation. (CPU Time=0:00:01.3, Real Time=0:00:00.0)
[12/10 02:44:40   5546s] End delay calculation. (MEM=3946.96 CPU=0:00:45.6 REAL=0:00:12.0)
[12/10 02:44:40   5546s] End delay calculation (fullDC). (MEM=3946.96 CPU=0:00:51.4 REAL=0:00:16.0)
[12/10 02:44:40   5546s] *** CDM Built up (cpu=0:00:59.2  real=0:00:18.0  mem= 3947.0M) ***
[12/10 02:44:45   5558s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3978.0M)
[12/10 02:44:45   5558s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/10 02:44:45   5559s] Loading CTE timing window is completed (CPU = 0:00:00.9, REAL = 0:00:00.0, MEM = 3947.0M)
[12/10 02:44:45   5559s] Starting SI iteration 2
[12/10 02:44:46   5560s] Calculate early delays in OCV mode...
[12/10 02:44:46   5560s] Calculate late delays in OCV mode...
[12/10 02:44:46   5560s] Start delay calculation (fullDC) (4 T). (MEM=3815.1)
[12/10 02:44:46   5561s] End AAE Lib Interpolated Model. (MEM=3815.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:44:47   5563s] Glitch Analysis: View slowView -- Total Number of Nets Skipped = 2. 
[12/10 02:44:47   5563s] Glitch Analysis: View slowView -- Total Number of Nets Analyzed = 155589. 
[12/10 02:44:47   5563s] Total number of fetched objects 155589
[12/10 02:44:47   5563s] AAE_INFO-618: Total number of nets in the design is 158052,  0.4 percent of the nets selected for SI analysis
[12/10 02:44:47   5563s] End delay calculation. (MEM=3996.3 CPU=0:00:02.3 REAL=0:00:00.0)
[12/10 02:44:47   5563s] End delay calculation (fullDC). (MEM=3996.3 CPU=0:00:02.9 REAL=0:00:01.0)
[12/10 02:44:47   5563s] *** CDM Built up (cpu=0:00:03.1  real=0:00:01.0  mem= 3996.3M) ***
[12/10 02:44:51   5575s] *** Done Building Timing Graph (cpu=0:01:29 real=0:00:30.0 totSessionCpu=1:32:55 mem=4025.3M)
[12/10 02:44:51   5575s] End AAE Lib Interpolated Model. (MEM=4025.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:44:52   5575s] All LLGs are deleted
[12/10 02:44:52   5575s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4025.3M, EPOCH TIME: 1670661892.360096
[12/10 02:44:52   5575s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:4025.3M, EPOCH TIME: 1670661892.360972
[12/10 02:44:52   5576s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4025.3M, EPOCH TIME: 1670661892.441407
[12/10 02:44:52   5576s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4025.3M, EPOCH TIME: 1670661892.449295
[12/10 02:44:52   5576s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4025.3M, EPOCH TIME: 1670661892.462054
[12/10 02:44:52   5576s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.009, REAL:0.008, MEM:4026.3M, EPOCH TIME: 1670661892.469755
[12/10 02:44:52   5576s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.085, REAL:0.072, MEM:4026.3M, EPOCH TIME: 1670661892.521020
[12/10 02:44:52   5576s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.165, REAL:0.152, MEM:4026.3M, EPOCH TIME: 1670661892.593683
[12/10 02:44:55   5580s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 29.043  | 33.171  | 33.171  | 29.043  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.316%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:10:00, real = 0:05:35, mem = 3371.5M, totSessionCpu=1:33:01 **
[12/10 02:44:55   5580s] Executing marking Critical Nets1
[12/10 02:44:55   5580s] **INFO: flowCheckPoint #5 OptimizationRecovery
[12/10 02:44:55   5580s] *** Timing Is met
[12/10 02:44:55   5580s] *** Check timing (0:00:00.2)
[12/10 02:44:55   5581s] Running postRoute recovery in postEcoRoute mode
[12/10 02:44:55   5581s] **optDesign ... cpu = 0:10:00, real = 0:05:35, mem = 3371.5M, totSessionCpu=1:33:01 **
[12/10 02:44:58   5585s]   Timing/DRV Snapshot: (TGT)
[12/10 02:44:58   5585s]      Weighted WNS: 0.000
[12/10 02:44:58   5585s]       All  PG WNS: 0.000
[12/10 02:44:58   5585s]       High PG WNS: 0.000
[12/10 02:44:58   5585s]       All  PG TNS: 0.000
[12/10 02:44:58   5585s]       High PG TNS: 0.000
[12/10 02:44:58   5585s]       Low  PG TNS: 0.000
[12/10 02:44:58   5585s]          Tran DRV: 0 (0)
[12/10 02:44:58   5585s]           Cap DRV: 0 (0)
[12/10 02:44:58   5585s]        Fanout DRV: 0 (0)
[12/10 02:44:58   5585s]            Glitch: 0 (0)
[12/10 02:44:58   5585s]    Category Slack: { [L, 29.043] [H, 33.171] [H, 33.171] }
[12/10 02:44:58   5585s] 
[12/10 02:44:58   5585s] Checking setup slack degradation ...
[12/10 02:44:58   5585s] 
[12/10 02:44:58   5585s] Recovery Manager:
[12/10 02:44:58   5585s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[12/10 02:44:58   5585s]   High Effort WNS Jump: 0.000 (REF: { 0.000, 0.000 }, TGT: { 0.000, 0.000 }, Threshold: 0.075) - Skip
[12/10 02:44:58   5585s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[12/10 02:44:58   5585s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[12/10 02:44:58   5585s] 
[12/10 02:44:58   5585s] Checking DRV degradation...
[12/10 02:44:58   5585s] 
[12/10 02:44:58   5585s] Recovery Manager:
[12/10 02:44:58   5585s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/10 02:44:58   5585s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/10 02:44:58   5585s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/10 02:44:58   5585s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[12/10 02:44:58   5585s] 
[12/10 02:44:58   5585s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/10 02:44:58   5585s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:04, real=0:00:03, mem=3846.18M, totSessionCpu=1:33:05).
[12/10 02:44:58   5585s] **optDesign ... cpu = 0:10:04, real = 0:05:38, mem = 3371.5M, totSessionCpu=1:33:05 **
[12/10 02:44:58   5585s] 
[12/10 02:44:58   5585s] Latch borrow mode reset to max_borrow
[12/10 02:45:01   5595s] **INFO: flowCheckPoint #6 FinalSummary
[12/10 02:45:01   5595s] Reported timing to dir ./timingReports
[12/10 02:45:01   5595s] **optDesign ... cpu = 0:10:14, real = 0:05:41, mem = 3380.2M, totSessionCpu=1:33:15 **
[12/10 02:45:01   5595s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3846.7M, EPOCH TIME: 1670661901.892997
[12/10 02:45:02   5595s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.114, REAL:0.114, MEM:3846.7M, EPOCH TIME: 1670661902.007094
[12/10 02:45:11   5606s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 29.043  | 33.300  | 33.209  | 29.043  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.316%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:10:25, real = 0:05:51, mem = 3370.4M, totSessionCpu=1:33:26 **
[12/10 02:45:11   5606s]  ReSet Options after AAE Based Opt flow 
[12/10 02:45:11   5606s] 
[12/10 02:45:11   5606s] TimeStamp Deleting Cell Server Begin ...
[12/10 02:45:11   5606s] Deleting Lib Analyzer.
[12/10 02:45:11   5606s] 
[12/10 02:45:11   5606s] TimeStamp Deleting Cell Server End ...
[12/10 02:45:11   5606s] Opt: RC extraction mode changed to 'detail'
[12/10 02:45:11   5606s] *** Finished optDesign ***
[12/10 02:45:11   5606s] 
[12/10 02:45:11   5606s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:10:29 real=  0:05:50)
[12/10 02:45:11   5606s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/10 02:45:11   5606s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=  0:01:52 real=  0:01:47)
[12/10 02:45:11   5606s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=  0:02:40 real=0:00:58.5)
[12/10 02:45:11   5606s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/10 02:45:11   5606s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:18.1 real=0:00:13.8)
[12/10 02:45:11   5606s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:32.5 real=0:00:24.2)
[12/10 02:45:11   5606s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:08.2 real=0:00:05.8)
[12/10 02:45:11   5606s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:08.4 real=0:00:06.4)
[12/10 02:45:11   5606s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:02:29 real=  0:01:12)
[12/10 02:45:11   5606s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=  0:01:34 real=0:00:33.9)
[12/10 02:45:11   5606s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[12/10 02:45:11   5606s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:14.4 real=0:00:06.2)
[12/10 02:45:11   5606s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[12/10 02:45:11   5606s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/10 02:45:11   5606s] Info: pop threads available for lower-level modules during optimization.
[12/10 02:45:11   5606s] Info: Destroy the CCOpt slew target map.
[12/10 02:45:11   5606s] clean pInstBBox. size 0
[12/10 02:45:11   5606s] All LLGs are deleted
[12/10 02:45:11   5606s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3847.0M, EPOCH TIME: 1670661911.800914
[12/10 02:45:11   5606s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:3847.0M, EPOCH TIME: 1670661911.804037
[12/10 02:45:11   5606s] *** optDesign #5 [finish] : cpu/real = 0:10:20.3/0:05:46.4 (1.8), totSession cpu/real = 1:33:26.5/0:39:13.7 (2.4), mem = 3847.0M
[12/10 02:45:11   5606s] 
[12/10 02:45:11   5606s] =============================================================================================
[12/10 02:45:11   5606s]  Final TAT Report for optDesign #5                                              21.10-p004_1
[12/10 02:45:11   5606s] =============================================================================================
[12/10 02:45:11   5606s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:45:11   5606s] ---------------------------------------------------------------------------------------------
[12/10 02:45:11   5606s] [ InitOpt                ]      1   0:00:06.2  (   1.8 % )     0:00:08.0 /  0:00:12.4    1.6
[12/10 02:45:11   5606s] [ DrvOpt                 ]      1   0:00:15.4  (   4.5 % )     0:00:15.4 /  0:00:19.2    1.2
[12/10 02:45:11   5606s] [ ViewPruning            ]     10   0:00:00.7  (   0.2 % )     0:00:00.7 /  0:00:01.5    2.0
[12/10 02:45:11   5606s] [ LayerAssignment        ]      2   0:00:03.6  (   1.0 % )     0:00:03.6 /  0:00:03.6    1.0
[12/10 02:45:11   5606s] [ BuildHoldData          ]      1   0:00:11.4  (   3.3 % )     0:00:54.1 /  0:02:26.6    2.7
[12/10 02:45:11   5606s] [ OptSummaryReport       ]      5   0:00:02.0  (   0.6 % )     0:00:21.2 /  0:00:30.1    1.4
[12/10 02:45:11   5606s] [ DrvReport              ]      9   0:00:22.7  (   6.5 % )     0:00:22.7 /  0:00:33.0    1.5
[12/10 02:45:11   5606s] [ SlackTraversorInit     ]      2   0:00:02.1  (   0.6 % )     0:00:02.1 /  0:00:02.1    1.0
[12/10 02:45:11   5606s] [ CheckPlace             ]      1   0:00:01.8  (   0.5 % )     0:00:01.8 /  0:00:03.9    2.2
[12/10 02:45:11   5606s] [ RefinePlace            ]      1   0:00:03.6  (   1.0 % )     0:00:03.6 /  0:00:05.1    1.4
[12/10 02:45:11   5606s] [ AddFiller              ]      1   0:00:03.5  (   1.0 % )     0:00:03.5 /  0:00:04.4    1.2
[12/10 02:45:11   5606s] [ ClockDrv               ]      1   0:00:11.7  (   3.4 % )     0:00:11.7 /  0:00:13.8    1.2
[12/10 02:45:11   5606s] [ EcoRoute               ]      1   0:01:08.2  (  19.7 % )     0:01:08.2 /  0:02:23.9    2.1
[12/10 02:45:11   5606s] [ ExtractRC              ]      2   0:01:45.2  (  30.4 % )     0:01:45.2 /  0:01:49.7    1.0
[12/10 02:45:11   5606s] [ TimingUpdate           ]     13   0:00:16.7  (   4.8 % )     0:01:16.3 /  0:03:49.3    3.0
[12/10 02:45:11   5606s] [ FullDelayCalc          ]      3   0:00:59.4  (  17.1 % )     0:00:59.6 /  0:02:58.0    3.0
[12/10 02:45:11   5606s] [ TimingReport           ]      5   0:00:02.9  (   0.8 % )     0:00:02.9 /  0:00:06.2    2.2
[12/10 02:45:11   5606s] [ GenerateReports        ]      1   0:00:01.7  (   0.5 % )     0:00:01.7 /  0:00:01.7    1.0
[12/10 02:45:11   5606s] [ MISC                   ]          0:00:07.8  (   2.2 % )     0:00:07.8 /  0:00:09.9    1.3
[12/10 02:45:11   5606s] ---------------------------------------------------------------------------------------------
[12/10 02:45:11   5606s]  optDesign #5 TOTAL                 0:05:46.4  ( 100.0 % )     0:05:46.4 /  0:10:20.3    1.8
[12/10 02:45:11   5606s] ---------------------------------------------------------------------------------------------
[12/10 02:45:11   5606s] 
[12/10 02:45:11   5606s] <CMD> optDesign -postRoute -drv
[12/10 02:45:11   5606s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3338.3M, totSessionCpu=1:33:26 **
[12/10 02:45:11   5606s] **INFO: User settings:
[12/10 02:45:11   5606s] setNanoRouteMode -drouteStartIteration                          0
[12/10 02:45:11   5606s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[12/10 02:45:11   5606s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/10 02:45:11   5606s] setNanoRouteMode -grouteExpTdStdDelay                           15.6
[12/10 02:45:11   5606s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[12/10 02:45:11   5606s] setNanoRouteMode -routeFillerInstPrefix                         FILL
[12/10 02:45:11   5606s] setNanoRouteMode -routeInsertAntennaDiode                       false
[12/10 02:45:11   5606s] setNanoRouteMode -routeReInsertFillerCellList                   {FILL128A10TR FILL64A10TR FILL32A10TR FILL16A10TR FILLCAP8A10TR FILL4A10TR FILL2A10TR FILL1A10TR}
[12/10 02:45:11   5606s] setNanoRouteMode -routeReInsertFillerCellListFromFile           false
[12/10 02:45:11   5606s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[12/10 02:45:11   5606s] setNanoRouteMode -routeTopRoutingLayer                          6
[12/10 02:45:11   5606s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[12/10 02:45:11   5606s] setDesignMode -topRoutingLayer                                  M6
[12/10 02:45:11   5606s] setExtractRCMode -basic                                         true
[12/10 02:45:11   5606s] setExtractRCMode -coupled                                       true
[12/10 02:45:11   5606s] setExtractRCMode -engine                                        postRoute
[12/10 02:45:11   5606s] setExtractRCMode -extended                                      false
[12/10 02:45:11   5606s] setExtractRCMode -noCleanRCDB                                   true
[12/10 02:45:11   5606s] setExtractRCMode -nrNetInMemory                                 100000
[12/10 02:45:11   5606s] setUsefulSkewMode -ecoRoute                                     false
[12/10 02:45:11   5606s] setDelayCalMode -enable_high_fanout                             true
[12/10 02:45:11   5606s] setDelayCalMode -engine                                         aae
[12/10 02:45:11   5606s] setDelayCalMode -ignoreNetLoad                                  false
[12/10 02:45:11   5606s] setDelayCalMode -SIAware                                        true
[12/10 02:45:11   5606s] setDelayCalMode -socv_accuracy_mode                             low
[12/10 02:45:11   5606s] setOptMode -activeSetupViews                                    { slowView }
[12/10 02:45:11   5606s] setOptMode -allEndPoints                                        true
[12/10 02:45:11   5606s] setOptMode -autoSetupViews                                      { slowView}
[12/10 02:45:11   5606s] setOptMode -autoTDGRSetupViews                                  { slowView}
[12/10 02:45:11   5606s] setOptMode -deleteInst                                          true
[12/10 02:45:11   5606s] setOptMode -drcMargin                                           0
[12/10 02:45:11   5606s] setOptMode -effort                                              high
[12/10 02:45:11   5606s] setOptMode -fixDrc                                              true
[12/10 02:45:11   5606s] setOptMode -fixFanoutLoad                                       true
[12/10 02:45:11   5606s] setOptMode -fixHoldAllowSetupTnsDegrade                         false
[12/10 02:45:11   5606s] setOptMode -leakagePowerEffort                                  none
[12/10 02:45:11   5606s] setOptMode -preserveAllSequential                               false
[12/10 02:45:11   5606s] setOptMode -preserveAssertions                                  false
[12/10 02:45:11   5606s] setOptMode -setupTargetSlack                                    0
[12/10 02:45:11   5606s] setSIMode -separate_delta_delay_on_data                         true
[12/10 02:45:11   5606s] setSIMode -si_reselection                                       slack
[12/10 02:45:11   5606s] setPlaceMode -place_design_floorplan_mode                       true
[12/10 02:45:11   5606s] setPlaceMode -place_global_clock_gate_aware                     false
[12/10 02:45:11   5606s] setPlaceMode -place_global_cong_effort                          high
[12/10 02:45:11   5606s] setPlaceMode -place_global_place_io_pins                        false
[12/10 02:45:11   5606s] setPlaceMode -timingDriven                                      true
[12/10 02:45:11   5606s] setAnalysisMode -analysisType                                   onChipVariation
[12/10 02:45:11   5606s] setAnalysisMode -checkType                                      setup
[12/10 02:45:11   5606s] setAnalysisMode -clkSrcPath                                     true
[12/10 02:45:11   5606s] setAnalysisMode -clockPropagation                               sdcControl
[12/10 02:45:11   5606s] setAnalysisMode -cppr                                           both
[12/10 02:45:11   5606s] 
[12/10 02:45:11   5606s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/10 02:45:14   5609s] 
[12/10 02:45:14   5609s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/10 02:45:14   5609s] Summary for sequential cells identification: 
[12/10 02:45:14   5609s]   Identified SBFF number: 148
[12/10 02:45:14   5609s]   Identified MBFF number: 0
[12/10 02:45:14   5609s]   Identified SB Latch number: 0
[12/10 02:45:14   5609s]   Identified MB Latch number: 0
[12/10 02:45:14   5609s]   Not identified SBFF number: 0
[12/10 02:45:14   5609s]   Not identified MBFF number: 0
[12/10 02:45:14   5609s]   Not identified SB Latch number: 0
[12/10 02:45:14   5609s]   Not identified MB Latch number: 0
[12/10 02:45:14   5609s]   Number of sequential cells which are not FFs: 106
[12/10 02:45:14   5609s]  Visiting view : slowView
[12/10 02:45:14   5609s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/10 02:45:14   5609s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/10 02:45:14   5609s]  Visiting view : fastView
[12/10 02:45:14   5609s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/10 02:45:14   5609s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/10 02:45:14   5609s] TLC MultiMap info (StdDelay):
[12/10 02:45:14   5609s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/10 02:45:14   5609s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/10 02:45:14   5609s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/10 02:45:14   5609s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/10 02:45:14   5609s]  Setting StdDelay to: 15.6ps
[12/10 02:45:14   5609s] 
[12/10 02:45:14   5609s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/10 02:45:14   5609s] info: unfix 1 clock instance placement location
[12/10 02:45:14   5609s] info: this clock instance will be remarked as fixed at the end of optimiztion
[12/10 02:45:14   5609s] Need call spDPlaceInit before registerPrioInstLoc.
[12/10 02:45:14   5609s] [EEQ-INFO] #EEQ #Cell
[12/10 02:45:14   5609s] [EEQ-INFO] 1    868
[12/10 02:45:14   5609s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/10 02:45:14   5609s] *** optDesign #6 [begin] : totSession cpu/real = 1:33:29.1/0:39:16.4 (2.4), mem = 3844.0M
[12/10 02:45:14   5609s] *** InitOpt #7 [begin] : totSession cpu/real = 1:33:29.1/0:39:16.4 (2.4), mem = 3844.0M
[12/10 02:45:14   5609s] GigaOpt running with 4 threads.
[12/10 02:45:14   5609s] Info: 4 threads available for lower-level modules during optimization.
[12/10 02:45:14   5609s] OPERPROF: Starting DPlace-Init at level 1, MEM:3844.0M, EPOCH TIME: 1670661914.595281
[12/10 02:45:14   5609s] z: 2, totalTracks: 1
[12/10 02:45:14   5609s] z: 4, totalTracks: 1
[12/10 02:45:14   5609s] z: 6, totalTracks: 1
[12/10 02:45:14   5609s] z: 8, totalTracks: 1
[12/10 02:45:14   5609s] #spOpts: VtWidth mergeVia=F 
[12/10 02:45:14   5609s] All LLGs are deleted
[12/10 02:45:14   5609s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3844.0M, EPOCH TIME: 1670661914.693398
[12/10 02:45:14   5609s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3844.0M, EPOCH TIME: 1670661914.694240
[12/10 02:45:14   5609s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3844.0M, EPOCH TIME: 1670661914.774068
[12/10 02:45:14   5609s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3844.0M, EPOCH TIME: 1670661914.781855
[12/10 02:45:14   5609s] Core basic site is TSMC65ADV10TSITE
[12/10 02:45:14   5609s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3844.0M, EPOCH TIME: 1670661914.794522
[12/10 02:45:14   5609s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.007, MEM:3852.7M, EPOCH TIME: 1670661914.801512
[12/10 02:45:14   5609s] Fast DP-INIT is on for default
[12/10 02:45:14   5609s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.079, REAL:0.064, MEM:3845.5M, EPOCH TIME: 1670661914.845641
[12/10 02:45:14   5609s] 
[12/10 02:45:14   5609s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:45:14   5609s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.145, MEM:3845.5M, EPOCH TIME: 1670661914.918849
[12/10 02:45:15   5609s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=3845.5MB).
[12/10 02:45:15   5609s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.446, REAL:0.433, MEM:3845.5M, EPOCH TIME: 1670661915.028025
[12/10 02:45:15   5609s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3845.5M, EPOCH TIME: 1670661915.028512
[12/10 02:45:15   5609s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.026, REAL:0.027, MEM:3841.5M, EPOCH TIME: 1670661915.055085
[12/10 02:45:15   5609s] 
[12/10 02:45:15   5609s] Creating Lib Analyzer ...
[12/10 02:45:15   5609s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/10 02:45:15   5609s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/10 02:45:15   5609s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/10 02:45:15   5609s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/10 02:45:15   5609s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/10 02:45:15   5609s] 
[12/10 02:45:15   5609s] {RT default_rc_corner 0 6 6 0}
[12/10 02:45:17   5612s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:33:32 mem=3847.5M
[12/10 02:45:17   5612s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:33:32 mem=3847.5M
[12/10 02:45:17   5612s] Creating Lib Analyzer, finished. 
[12/10 02:45:17   5612s] Effort level <high> specified for reg2reg path_group
[12/10 02:45:19   5616s] Effort level <high> specified for reg2cgate path_group
[12/10 02:45:21   5625s] **optDesign ... cpu = 0:00:19, real = 0:00:10, mem = 3385.1M, totSessionCpu=1:33:45 **
[12/10 02:45:22   5625s] Existing Dirty Nets : 0
[12/10 02:45:22   5625s] New Signature Flow (optDesignCheckOptions) ....
[12/10 02:45:22   5625s] #Taking db snapshot
[12/10 02:45:22   5625s] #Taking db snapshot ... done
[12/10 02:45:22   5625s] OPERPROF: Starting checkPlace at level 1, MEM:3858.5M, EPOCH TIME: 1670661922.405903
[12/10 02:45:22   5625s] z: 2, totalTracks: 1
[12/10 02:45:22   5625s] z: 4, totalTracks: 1
[12/10 02:45:22   5625s] z: 6, totalTracks: 1
[12/10 02:45:22   5625s] z: 8, totalTracks: 1
[12/10 02:45:22   5625s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3858.5M, EPOCH TIME: 1670661922.497735
[12/10 02:45:22   5625s] 
[12/10 02:45:22   5625s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:45:22   5625s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.108, REAL:0.108, MEM:3858.5M, EPOCH TIME: 1670661922.605939
[12/10 02:45:22   5625s] Begin checking placement ... (start mem=3858.5M, init mem=3858.5M)
[12/10 02:45:23   5626s] 
[12/10 02:45:23   5626s] Running CheckPlace using 4 threads!...
[12/10 02:45:23   5629s] 
[12/10 02:45:23   5629s] ...checkPlace MT is done!
[12/10 02:45:24   5629s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3852.5M, EPOCH TIME: 1670661924.004798
[12/10 02:45:24   5629s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.092, REAL:0.092, MEM:3852.5M, EPOCH TIME: 1670661924.097288
[12/10 02:45:24   5629s] *info: Placed = 209861         (Fixed = 12715)
[12/10 02:45:24   5629s] *info: Unplaced = 0           
[12/10 02:45:24   5629s] Placement Density:100.00%(665298/665298)
[12/10 02:45:24   5629s] Placement Density (including fixed std cells):100.00%(679800/679800)
[12/10 02:45:24   5629s] All LLGs are deleted
[12/10 02:45:24   5629s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3852.5M, EPOCH TIME: 1670661924.151416
[12/10 02:45:24   5629s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.069, REAL:0.069, MEM:3852.5M, EPOCH TIME: 1670661924.220454
[12/10 02:45:24   5629s] Finished checkPlace (total: cpu=0:00:04.0, real=0:00:02.0; vio checks: cpu=0:00:03.7, real=0:00:02.0; mem=3852.5M)
[12/10 02:45:24   5629s] OPERPROF: Finished checkPlace at level 1, CPU:4.013, REAL:1.819, MEM:3852.5M, EPOCH TIME: 1670661924.224515
[12/10 02:45:24   5629s]  Initial DC engine is -> aae
[12/10 02:45:24   5629s]  
[12/10 02:45:24   5629s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[12/10 02:45:24   5629s]  
[12/10 02:45:24   5629s]  
[12/10 02:45:24   5629s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[12/10 02:45:24   5629s]  
[12/10 02:45:24   5629s] Reset EOS DB
[12/10 02:45:24   5629s] Ignoring AAE DB Resetting ...
[12/10 02:45:24   5629s]  Set Options for AAE Based Opt flow 
[12/10 02:45:24   5629s] *** optDesign -postRoute ***
[12/10 02:45:24   5629s] DRC Margin: user margin 0.0; extra margin 0
[12/10 02:45:24   5629s] Setup Target Slack: user slack 0
[12/10 02:45:24   5629s] Hold Target Slack: user slack 0
[12/10 02:45:24   5630s] All LLGs are deleted
[12/10 02:45:24   5630s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3852.5M, EPOCH TIME: 1670661924.530308
[12/10 02:45:24   5630s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3852.5M, EPOCH TIME: 1670661924.531151
[12/10 02:45:24   5630s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3852.5M, EPOCH TIME: 1670661924.606379
[12/10 02:45:24   5630s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3852.5M, EPOCH TIME: 1670661924.614372
[12/10 02:45:24   5630s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3852.5M, EPOCH TIME: 1670661924.628331
[12/10 02:45:24   5630s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.011, MEM:3853.5M, EPOCH TIME: 1670661924.639431
[12/10 02:45:24   5630s] Fast DP-INIT is on for default
[12/10 02:45:24   5630s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.078, REAL:0.068, MEM:3853.5M, EPOCH TIME: 1670661924.682201
[12/10 02:45:24   5630s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.159, REAL:0.149, MEM:3853.5M, EPOCH TIME: 1670661924.755258
[12/10 02:45:24   5630s] 
[12/10 02:45:24   5630s] TimeStamp Deleting Cell Server Begin ...
[12/10 02:45:24   5630s] Deleting Lib Analyzer.
[12/10 02:45:24   5630s] 
[12/10 02:45:24   5630s] TimeStamp Deleting Cell Server End ...
[12/10 02:45:24   5630s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/10 02:45:24   5630s] 
[12/10 02:45:24   5630s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/10 02:45:24   5630s] Summary for sequential cells identification: 
[12/10 02:45:24   5630s]   Identified SBFF number: 148
[12/10 02:45:24   5630s]   Identified MBFF number: 0
[12/10 02:45:24   5630s]   Identified SB Latch number: 0
[12/10 02:45:24   5630s]   Identified MB Latch number: 0
[12/10 02:45:24   5630s]   Not identified SBFF number: 0
[12/10 02:45:24   5630s]   Not identified MBFF number: 0
[12/10 02:45:24   5630s]   Not identified SB Latch number: 0
[12/10 02:45:24   5630s]   Not identified MB Latch number: 0
[12/10 02:45:24   5630s]   Number of sequential cells which are not FFs: 106
[12/10 02:45:24   5630s]  Visiting view : slowView
[12/10 02:45:24   5630s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/10 02:45:24   5630s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/10 02:45:24   5630s]  Visiting view : fastView
[12/10 02:45:24   5630s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/10 02:45:24   5630s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/10 02:45:24   5630s] TLC MultiMap info (StdDelay):
[12/10 02:45:24   5630s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/10 02:45:24   5630s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/10 02:45:24   5630s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/10 02:45:24   5630s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/10 02:45:24   5630s]  Setting StdDelay to: 15.6ps
[12/10 02:45:24   5630s] 
[12/10 02:45:24   5630s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/10 02:45:25   5630s] 
[12/10 02:45:25   5630s] TimeStamp Deleting Cell Server Begin ...
[12/10 02:45:25   5630s] 
[12/10 02:45:25   5630s] TimeStamp Deleting Cell Server End ...
[12/10 02:45:25   5630s] *** InitOpt #7 [finish] : cpu/real = 0:00:21.5/0:00:10.6 (2.0), totSession cpu/real = 1:33:50.6/0:39:27.0 (2.4), mem = 3853.5M
[12/10 02:45:25   5630s] 
[12/10 02:45:25   5630s] =============================================================================================
[12/10 02:45:25   5630s]  Step TAT Report for InitOpt #7                                                 21.10-p004_1
[12/10 02:45:25   5630s] =============================================================================================
[12/10 02:45:25   5630s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:45:25   5630s] ---------------------------------------------------------------------------------------------
[12/10 02:45:25   5630s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[12/10 02:45:25   5630s] [ LibAnalyzerInit        ]      1   0:00:02.3  (  21.8 % )     0:00:02.3 /  0:00:02.3    1.0
[12/10 02:45:25   5630s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:45:25   5630s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:45:25   5630s] [ CheckPlace             ]      1   0:00:01.8  (  17.2 % )     0:00:01.8 /  0:00:04.0    2.2
[12/10 02:45:25   5630s] [ MISC                   ]          0:00:06.4  (  60.8 % )     0:00:06.4 /  0:00:15.1    2.3
[12/10 02:45:25   5630s] ---------------------------------------------------------------------------------------------
[12/10 02:45:25   5630s]  InitOpt #7 TOTAL                   0:00:10.6  ( 100.0 % )     0:00:10.6 /  0:00:21.5    2.0
[12/10 02:45:25   5630s] ---------------------------------------------------------------------------------------------
[12/10 02:45:25   5630s] 
[12/10 02:45:25   5630s] ** INFO : this run is activating 'postRoute' automaton
[12/10 02:45:25   5630s] **INFO: flowCheckPoint #7 InitialSummary
[12/10 02:45:25   5630s] Closing parasitic data file '/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d': 155740 access done (mem: 3853.496M)
[12/10 02:45:25   5630s] Extraction called for design 'toplevel_498' of instances=209861 and nets=158052 using extraction engine 'postRoute' at effort level 'low' .
[12/10 02:45:25   5630s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/10 02:45:25   5630s] Type 'man IMPEXT-3530' for more detail.
[12/10 02:45:25   5630s] PostRoute (effortLevel low) RC Extraction called for design toplevel_498.
[12/10 02:45:25   5630s] RC Extraction called in multi-corner(1) mode.
[12/10 02:45:25   5630s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/10 02:45:25   5630s] Type 'man IMPEXT-6197' for more detail.
[12/10 02:45:25   5631s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/10 02:45:25   5631s] * Layer Id             : 1 - M1
[12/10 02:45:25   5631s]       Thickness        : 0.18
[12/10 02:45:25   5631s]       Min Width        : 0.09
[12/10 02:45:25   5631s]       Layer Dielectric : 4.1
[12/10 02:45:25   5631s] * Layer Id             : 2 - M2
[12/10 02:45:25   5631s]       Thickness        : 0.22
[12/10 02:45:25   5631s]       Min Width        : 0.1
[12/10 02:45:25   5631s]       Layer Dielectric : 4.1
[12/10 02:45:25   5631s] * Layer Id             : 3 - M3
[12/10 02:45:25   5631s]       Thickness        : 0.22
[12/10 02:45:25   5631s]       Min Width        : 0.1
[12/10 02:45:25   5631s]       Layer Dielectric : 4.1
[12/10 02:45:25   5631s] * Layer Id             : 4 - M4
[12/10 02:45:25   5631s]       Thickness        : 0.22
[12/10 02:45:25   5631s]       Min Width        : 0.1
[12/10 02:45:25   5631s]       Layer Dielectric : 4.1
[12/10 02:45:25   5631s] * Layer Id             : 5 - M5
[12/10 02:45:25   5631s]       Thickness        : 0.22
[12/10 02:45:25   5631s]       Min Width        : 0.1
[12/10 02:45:25   5631s]       Layer Dielectric : 4.1
[12/10 02:45:25   5631s] * Layer Id             : 6 - M6
[12/10 02:45:25   5631s]       Thickness        : 0.22
[12/10 02:45:25   5631s]       Min Width        : 0.1
[12/10 02:45:25   5631s]       Layer Dielectric : 4.1
[12/10 02:45:25   5631s] * Layer Id             : 7 - M7
[12/10 02:45:25   5631s]       Thickness        : 0.22
[12/10 02:45:25   5631s]       Min Width        : 0.1
[12/10 02:45:25   5631s]       Layer Dielectric : 4.1
[12/10 02:45:25   5631s] * Layer Id             : 8 - M8
[12/10 02:45:25   5631s]       Thickness        : 0.9
[12/10 02:45:25   5631s]       Min Width        : 0.4
[12/10 02:45:25   5631s]       Layer Dielectric : 4.1
[12/10 02:45:25   5631s] * Layer Id             : 9 - M9
[12/10 02:45:25   5631s]       Thickness        : 0.9
[12/10 02:45:25   5631s]       Min Width        : 0.4
[12/10 02:45:25   5631s]       Layer Dielectric : 4.1
[12/10 02:45:25   5631s] extractDetailRC Option : -outfile /tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d -maxResLength 200  -basic
[12/10 02:45:25   5631s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/10 02:45:25   5631s]       RC Corner Indexes            0   
[12/10 02:45:25   5631s] Capacitance Scaling Factor   : 1.00000 
[12/10 02:45:25   5631s] Coupling Cap. Scaling Factor : 1.00000 
[12/10 02:45:25   5631s] Resistance Scaling Factor    : 1.00000 
[12/10 02:45:25   5631s] Clock Cap. Scaling Factor    : 1.00000 
[12/10 02:45:25   5631s] Clock Res. Scaling Factor    : 1.00000 
[12/10 02:45:25   5631s] Shrink Factor                : 1.00000
[12/10 02:45:29   5635s] LayerId::1 widthSet size::1
[12/10 02:45:29   5635s] LayerId::2 widthSet size::1
[12/10 02:45:29   5635s] LayerId::3 widthSet size::1
[12/10 02:45:29   5635s] LayerId::4 widthSet size::1
[12/10 02:45:29   5635s] LayerId::5 widthSet size::1
[12/10 02:45:29   5635s] LayerId::6 widthSet size::1
[12/10 02:45:29   5635s] LayerId::7 widthSet size::1
[12/10 02:45:29   5635s] LayerId::8 widthSet size::1
[12/10 02:45:29   5635s] LayerId::9 widthSet size::1
[12/10 02:45:29   5635s] eee: pegSigSF::1.070000
[12/10 02:45:29   5635s] Initializing multi-corner resistance tables ...
[12/10 02:45:29   5635s] eee: l::1 avDens::0.112954 usedTrk::19925.171983 availTrk::176400.000000 sigTrk::19925.171983
[12/10 02:45:29   5635s] eee: l::2 avDens::0.232640 usedTrk::41037.701242 availTrk::176400.000000 sigTrk::41037.701242
[12/10 02:45:29   5635s] eee: l::3 avDens::0.333043 usedTrk::58748.818278 availTrk::176400.000000 sigTrk::58748.818278
[12/10 02:45:29   5635s] eee: l::4 avDens::0.265620 usedTrk::46775.600017 availTrk::176100.000000 sigTrk::46775.600017
[12/10 02:45:29   5635s] eee: l::5 avDens::0.175943 usedTrk::30754.810027 availTrk::174800.000000 sigTrk::30754.810027
[12/10 02:45:29   5635s] eee: l::6 avDens::0.071052 usedTrk::5890.210010 availTrk::82900.000000 sigTrk::5890.210010
[12/10 02:45:29   5635s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:45:29   5635s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:45:29   5635s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:45:30   5635s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.309005 ; uaWl: 1.000000 ; uaWlH: 0.453086 ; aWlH: 0.000000 ; Pmax: 0.883500 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 79 ; 
[12/10 02:45:32   5637s] Checking LVS Completed (CPU Time= 0:00:00.9  MEM= 3853.5M)
[12/10 02:45:32   5638s] Creating parasitic data file '/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d' for storing RC.
[12/10 02:45:35   5641s] Extracted 10.0001% (CPU Time= 0:00:06.6  MEM= 3905.9M)
[12/10 02:45:37   5643s] Extracted 20.0001% (CPU Time= 0:00:09.0  MEM= 3905.9M)
[12/10 02:45:40   5646s] Extracted 30.0001% (CPU Time= 0:00:11.4  MEM= 3909.9M)
[12/10 02:45:42   5648s] Extracted 40.0001% (CPU Time= 0:00:14.2  MEM= 3909.9M)
[12/10 02:45:48   5654s] Extracted 50.0001% (CPU Time= 0:00:19.7  MEM= 3909.9M)
[12/10 02:45:52   5658s] Extracted 60.0001% (CPU Time= 0:00:23.8  MEM= 3909.9M)
[12/10 02:45:57   5663s] Extracted 70.0001% (CPU Time= 0:00:28.3  MEM= 3909.9M)
[12/10 02:46:00   5665s] Extracted 80.0001% (CPU Time= 0:00:31.3  MEM= 3909.9M)
[12/10 02:46:03   5668s] Extracted 90.0001% (CPU Time= 0:00:34.2  MEM= 3909.9M)
[12/10 02:46:12   5678s] Extracted 100% (CPU Time= 0:00:43.6  MEM= 3909.9M)
[12/10 02:46:13   5679s] Number of Extracted Resistors     : 3107273
[12/10 02:46:13   5679s] Number of Extracted Ground Cap.   : 3007140
[12/10 02:46:13   5679s] Number of Extracted Coupling Cap. : 6464932
[12/10 02:46:14   5679s] Opening parasitic data file '/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d' for reading (mem: 3881.934M)
[12/10 02:46:14   5679s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/10 02:46:14   5680s] Checking LVS Completed (CPU Time= 0:00:00.9  MEM= 3881.9M)
[12/10 02:46:14   5680s] Creating parasitic data file '/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb_Filter.rcdb.d' for storing RC.
[12/10 02:46:16   5682s] Closing parasitic data file '/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d': 155570 access done (mem: 3889.934M)
[12/10 02:46:16   5683s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3889.934M)
[12/10 02:46:16   5683s] Opening parasitic data file '/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d' for reading (mem: 3889.934M)
[12/10 02:46:16   5683s] processing rcdb (/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d) for hinst (top) of cell (toplevel_498);
[12/10 02:46:17   5685s] Closing parasitic data file '/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d': 0 access done (mem: 3889.934M)
[12/10 02:46:17   5685s] Lumped Parasitic Loading Completed (total cpu=0:00:02.6, real=0:00:01.0, current mem=3889.934M)
[12/10 02:46:17   5685s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:55.0  Real Time: 0:00:52.0  MEM: 3889.934M)
[12/10 02:46:18   5686s] Opening parasitic data file '/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d' for reading (mem: 3822.176M)
[12/10 02:46:18   5686s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3822.2M)
[12/10 02:46:19   5687s] LayerId::1 widthSet size::1
[12/10 02:46:19   5687s] LayerId::2 widthSet size::1
[12/10 02:46:19   5687s] LayerId::3 widthSet size::1
[12/10 02:46:19   5687s] LayerId::4 widthSet size::1
[12/10 02:46:19   5687s] LayerId::5 widthSet size::1
[12/10 02:46:19   5687s] LayerId::6 widthSet size::1
[12/10 02:46:19   5687s] LayerId::7 widthSet size::1
[12/10 02:46:19   5687s] LayerId::8 widthSet size::1
[12/10 02:46:19   5687s] LayerId::9 widthSet size::1
[12/10 02:46:19   5687s] eee: pegSigSF::1.070000
[12/10 02:46:19   5687s] Initializing multi-corner resistance tables ...
[12/10 02:46:19   5687s] eee: l::1 avDens::0.112954 usedTrk::19925.171983 availTrk::176400.000000 sigTrk::19925.171983
[12/10 02:46:19   5687s] eee: l::2 avDens::0.232640 usedTrk::41037.701242 availTrk::176400.000000 sigTrk::41037.701242
[12/10 02:46:19   5687s] eee: l::3 avDens::0.333043 usedTrk::58748.818278 availTrk::176400.000000 sigTrk::58748.818278
[12/10 02:46:19   5687s] eee: l::4 avDens::0.265620 usedTrk::46775.600017 availTrk::176100.000000 sigTrk::46775.600017
[12/10 02:46:19   5687s] eee: l::5 avDens::0.175943 usedTrk::30754.810027 availTrk::174800.000000 sigTrk::30754.810027
[12/10 02:46:19   5687s] eee: l::6 avDens::0.071052 usedTrk::5890.210010 availTrk::82900.000000 sigTrk::5890.210010
[12/10 02:46:19   5687s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:46:19   5687s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:46:19   5687s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:46:19   5687s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.309005 ; uaWl: 1.000000 ; uaWlH: 0.453086 ; aWlH: 0.000000 ; Pmax: 0.883500 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 79 ; 
[12/10 02:46:20   5688s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:3822.2M, EPOCH TIME: 1670661980.682153
[12/10 02:46:20   5688s] Deleted 0 physical inst  (cell FILL128A10TR / prefix FILL).
[12/10 02:46:20   5688s] Deleted 12 physical insts (cell FILL64A10TR / prefix FILL).
[12/10 02:46:20   5688s] Deleted 363 physical insts (cell FILL32A10TR / prefix FILL).
[12/10 02:46:20   5688s] Deleted 2672 physical insts (cell FILL16A10TR / prefix FILL).
[12/10 02:46:20   5688s] Deleted 6237 physical insts (cell FILLCAP8A10TR / prefix FILL).
[12/10 02:46:20   5688s] Deleted 9127 physical insts (cell FILL4A10TR / prefix FILL).
[12/10 02:46:20   5688s] Deleted 11614 physical insts (cell FILL2A10TR / prefix FILL).
[12/10 02:46:20   5688s] Deleted 12929 physical insts (cell FILL1A10TR / prefix FILL).
[12/10 02:46:20   5688s] Total physical insts deleted = 42954.
[12/10 02:46:20   5688s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.198, REAL:0.199, MEM:3822.2M, EPOCH TIME: 1670661980.881056
[12/10 02:46:20   5688s] Starting delay calculation for Setup views
[12/10 02:46:21   5689s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/10 02:46:21   5689s] Starting SI iteration 1 using Infinite Timing Windows
[12/10 02:46:21   5689s] #################################################################################
[12/10 02:46:21   5689s] # Design Stage: PostRoute
[12/10 02:46:21   5689s] # Design Name: toplevel_498
[12/10 02:46:21   5689s] # Design Mode: 90nm
[12/10 02:46:21   5689s] # Analysis Mode: MMMC OCV 
[12/10 02:46:21   5689s] # Parasitics Mode: SPEF/RCDB 
[12/10 02:46:21   5689s] # Signoff Settings: SI On 
[12/10 02:46:21   5689s] #################################################################################
[12/10 02:46:23   5695s] Topological Sorting (REAL = 0:00:01.0, MEM = 3828.8M, InitMEM = 3814.2M)
[12/10 02:46:23   5696s] Setting infinite Tws ...
[12/10 02:46:24   5696s] First Iteration Infinite Tw... 
[12/10 02:46:24   5696s] Calculate early delays in OCV mode...
[12/10 02:46:24   5697s] Calculate late delays in OCV mode...
[12/10 02:46:24   5697s] Start delay calculation (fullDC) (4 T). (MEM=3828.75)
[12/10 02:46:25   5698s] End AAE Lib Interpolated Model. (MEM=3850.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:46:26   5701s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/10 02:46:26   5701s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/10 02:46:26   5701s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
[12/10 02:46:26   5701s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/10 02:46:26   5701s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/10 02:46:26   5701s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/10 02:46:26   5701s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
[12/10 02:46:26   5701s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/10 02:46:26   5701s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/10 02:46:26   5701s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/10 02:46:26   5701s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
[12/10 02:46:26   5701s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/10 02:46:26   5701s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
[12/10 02:46:26   5701s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/10 02:46:31   5721s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/10 02:46:31   5721s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/10 02:46:31   5721s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/10 02:46:31   5721s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/10 02:46:31   5721s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/10 02:46:31   5721s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/10 02:46:37   5745s] Total number of fetched objects 155589
[12/10 02:46:37   5745s] AAE_INFO-618: Total number of nets in the design is 158052,  98.5 percent of the nets selected for SI analysis
[12/10 02:46:38   5746s] End Timing Check Calculation. (CPU Time=0:00:01.3, Real Time=0:00:01.0)
[12/10 02:46:38   5746s] End delay calculation. (MEM=3999.62 CPU=0:00:45.6 REAL=0:00:12.0)
[12/10 02:46:38   5746s] End delay calculation (fullDC). (MEM=3999.62 CPU=0:00:49.6 REAL=0:00:14.0)
[12/10 02:46:38   5746s] *** CDM Built up (cpu=0:00:57.1  real=0:00:17.0  mem= 3999.6M) ***
[12/10 02:46:42   5757s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4030.6M)
[12/10 02:46:42   5757s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/10 02:46:42   5758s] Loading CTE timing window is completed (CPU = 0:00:01.0, REAL = 0:00:00.0, MEM = 3999.6M)
[12/10 02:46:42   5758s] Starting SI iteration 2
[12/10 02:46:43   5760s] Calculate early delays in OCV mode...
[12/10 02:46:43   5760s] Calculate late delays in OCV mode...
[12/10 02:46:43   5760s] Start delay calculation (fullDC) (4 T). (MEM=3818.75)
[12/10 02:46:44   5760s] End AAE Lib Interpolated Model. (MEM=3818.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:46:44   5763s] Glitch Analysis: View slowView -- Total Number of Nets Skipped = 2. 
[12/10 02:46:44   5763s] Glitch Analysis: View slowView -- Total Number of Nets Analyzed = 155589. 
[12/10 02:46:44   5763s] Total number of fetched objects 155589
[12/10 02:46:44   5763s] AAE_INFO-618: Total number of nets in the design is 158052,  0.4 percent of the nets selected for SI analysis
[12/10 02:46:44   5763s] End delay calculation. (MEM=3999.96 CPU=0:00:02.3 REAL=0:00:00.0)
[12/10 02:46:44   5763s] End delay calculation (fullDC). (MEM=3999.96 CPU=0:00:02.9 REAL=0:00:01.0)
[12/10 02:46:44   5763s] *** CDM Built up (cpu=0:00:03.0  real=0:00:01.0  mem= 4000.0M) ***
[12/10 02:46:47   5771s] *** Done Building Timing Graph (cpu=0:01:22 real=0:00:27.0 totSessionCpu=1:36:11 mem=4029.0M)
[12/10 02:46:47   5771s] End AAE Lib Interpolated Model. (MEM=4028.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:46:48   5772s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4029.0M, EPOCH TIME: 1670662008.549854
[12/10 02:46:48   5772s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.104, REAL:0.105, MEM:4029.0M, EPOCH TIME: 1670662008.654789
[12/10 02:46:51   5776s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 29.043  | 33.300  | 33.209  | 29.043  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.316%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:02:50, real = 0:01:40, mem = 3368.3M, totSessionCpu=1:36:17 **
[12/10 02:46:51   5777s] Setting latch borrow mode to budget during optimization.
[12/10 02:46:55   5790s] Info: Done creating the CCOpt slew target map.
[12/10 02:46:55   5790s] **INFO: flowCheckPoint #8 OptimizationPass1
[12/10 02:46:55   5790s] Glitch fixing enabled
[12/10 02:46:55   5790s] *** ClockDrv #2 [begin] : totSession cpu/real = 1:36:30.9/0:40:57.9 (2.4), mem = 3877.6M
[12/10 02:46:55   5790s] Running CCOpt-PRO on entire clock network
[12/10 02:46:56   5791s] Net route status summary:
[12/10 02:46:56   5791s]   Clock:       356 (unrouted=0, trialRouted=0, noStatus=0, routed=356, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/10 02:46:56   5791s]   Non-clock: 157696 (unrouted=2482, trialRouted=0, noStatus=0, routed=155214, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2482, (crossesIlmBoundary AND tooFewTerms=0)])
[12/10 02:46:56   5791s] Clock tree cells fixed by user: 0 out of 352 (0%)
[12/10 02:46:56   5791s] PRO...
[12/10 02:46:56   5791s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[12/10 02:46:56   5791s] Initializing clock structures...
[12/10 02:46:56   5791s]   Creating own balancer
[12/10 02:46:56   5791s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[12/10 02:46:56   5791s]   Removing CTS place status from clock tree and sinks.
[12/10 02:46:56   5791s]   Removed CTS place status from 352 clock cells (out of 362 ) and 0 clock sinks (out of 1 ).
[12/10 02:46:56   5791s]   Initializing legalizer
[12/10 02:46:56   5791s]   Using cell based legalization.
[12/10 02:46:56   5791s]   Leaving CCOpt scope - Initializing placement interface...
[12/10 02:46:56   5791s] OPERPROF: Starting DPlace-Init at level 1, MEM:3877.6M, EPOCH TIME: 1670662016.820017
[12/10 02:46:56   5791s] z: 2, totalTracks: 1
[12/10 02:46:56   5791s] z: 4, totalTracks: 1
[12/10 02:46:56   5791s] z: 6, totalTracks: 1
[12/10 02:46:56   5791s] z: 8, totalTracks: 1
[12/10 02:46:56   5791s] #spOpts: VtWidth mergeVia=F 
[12/10 02:46:56   5791s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3877.6M, EPOCH TIME: 1670662016.971468
[12/10 02:46:57   5792s] 
[12/10 02:46:57   5792s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:46:57   5792s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.179, REAL:0.180, MEM:3877.6M, EPOCH TIME: 1670662017.151813
[12/10 02:46:57   5792s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=3877.6MB).
[12/10 02:46:57   5792s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.366, REAL:0.368, MEM:3877.6M, EPOCH TIME: 1670662017.188416
[12/10 02:46:57   5792s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/10 02:46:57   5792s] Default power domain name = toplevel_498
[12/10 02:46:57   5792s] .Load db... (mem=3877.6M)
[12/10 02:46:57   5792s] (I)      Read data from FE... (mem=3877.6M)
[12/10 02:46:57   5792s] (I)      Number of ignored instance 0
[12/10 02:46:57   5792s] (I)      Number of inbound cells 0
[12/10 02:46:57   5792s] (I)      Number of opened ILM blockages 0
[12/10 02:46:57   5792s] (I)      Number of instances temporarily fixed by detailed placement 43064
[12/10 02:46:57   5792s] (I)      numMoveCells=123843, numMacros=0  numPads=21  numMultiRowHeightInsts=0
[12/10 02:46:57   5792s] (I)      cell height: 4000, count: 154544
[12/10 02:46:57   5792s] (I)      Read rows... (mem=3943.4M)
[12/10 02:46:57   5792s] (I)      rowRegion is not equal to core box, resetting core box
[12/10 02:46:57   5792s] (I)      rowRegion : (0, 0) - (1650000, 1648000)
[12/10 02:46:57   5792s] (I)      coreBox   : (0, 0) - (1650000, 1650000)
[12/10 02:46:57   5792s] (I)      Done Read rows (cpu=0.000s, mem=3943.4M)
[12/10 02:46:57   5792s] (I)      Done Read data from FE (cpu=0.268s, mem=3943.4M)
[12/10 02:46:57   5792s] (I)      Done Load db (cpu=0.268s, mem=3943.4M)
[12/10 02:46:57   5792s] (I)      Constructing placeable region... (mem=3943.4M)
[12/10 02:46:57   5792s] (I)      Constructing bin map
[12/10 02:46:57   5792s] (I)      Initialize bin information with width=40000 height=40000
[12/10 02:46:57   5792s] (I)      Done constructing bin map
[12/10 02:46:57   5792s] (I)      Removing 0 blocked bin with high fixed inst density
[12/10 02:46:57   5792s] (I)      Compute region effective width... (mem=3943.4M)
[12/10 02:46:57   5792s] (I)      Done Compute region effective width (cpu=0.002s, mem=3943.4M)
[12/10 02:46:57   5792s] (I)      Done Constructing placeable region (cpu=0.067s, mem=3943.4M)
[12/10 02:46:57   5792s]   Legalizer reserving space for clock trees
[12/10 02:46:57   5792s]   Accumulated time to calculate placeable region: 0.0358
[12/10 02:46:57   5792s]   Accumulated time to calculate placeable region: 0.0358
[12/10 02:46:57   5792s]   Accumulated time to calculate placeable region: 0.0358
[12/10 02:46:57   5792s]   Accumulated time to calculate placeable region: 0.0359
[12/10 02:46:57   5792s]   Accumulated time to calculate placeable region: 0.0359
[12/10 02:46:57   5792s]   Accumulated time to calculate placeable region: 0.0359
[12/10 02:46:57   5792s]   Accumulated time to calculate placeable region: 0.0359
[12/10 02:46:57   5792s]   Accumulated time to calculate placeable region: 0.036
[12/10 02:46:57   5792s]   Accumulated time to calculate placeable region: 0.036
[12/10 02:46:57   5792s]   Accumulated time to calculate placeable region: 0.036
[12/10 02:46:57   5792s]   Accumulated time to calculate placeable region: 0.036
[12/10 02:46:57   5792s]   Reconstructing clock tree datastructures, skew aware...
[12/10 02:46:57   5792s]     Validating CTS configuration...
[12/10 02:46:57   5792s]     Checking module port directions...
[12/10 02:46:57   5792s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/10 02:46:57   5792s]     Non-default CCOpt properties:
[12/10 02:46:57   5792s]       Public non-default CCOpt properties:
[12/10 02:46:57   5792s]         adjacent_rows_legal: true (default: false)
[12/10 02:46:57   5792s]         buffer_cells is set for at least one object
[12/10 02:46:57   5792s]         cannot_merge_reason is set for at least one object
[12/10 02:46:57   5792s]         cell_density is set for at least one object
[12/10 02:46:57   5792s]         cell_halo_rows: 0 (default: 1)
[12/10 02:46:57   5792s]         cell_halo_sites: 0 (default: 4)
[12/10 02:46:57   5792s]         exclusive_sinks_rank is set for at least one object
[12/10 02:46:57   5792s]         route_type is set for at least one object
[12/10 02:46:57   5792s]         source_driver is set for at least one object
[12/10 02:46:57   5792s]         target_insertion_delay is set for at least one object
[12/10 02:46:57   5792s]         target_skew is set for at least one object
[12/10 02:46:57   5792s]         target_skew_wire is set for at least one object
[12/10 02:46:57   5792s]       Private non-default CCOpt properties:
[12/10 02:46:57   5792s]         allow_non_fterm_identical_swaps: 0 (default: true)
[12/10 02:46:57   5792s]         clock_nets_detailed_routed: 1 (default: false)
[12/10 02:46:57   5792s]         exp_use_early_global_min_max_route_layers: 0 (default: true)
[12/10 02:46:57   5792s]         force_design_routing_status: 1 (default: auto)
[12/10 02:46:57   5792s]         pro_enable_post_commit_delay_update: 1 (default: false)
[12/10 02:46:57   5792s]     Route type trimming info:
[12/10 02:46:57   5792s]       No route type modifications were made.
[12/10 02:46:57   5792s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
[12/10 02:46:57   5792s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
[12/10 02:46:57   5792s] End AAE Lib Interpolated Model. (MEM=3943.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:46:57   5792s]     Accumulated time to calculate placeable region: 0.0362
[12/10 02:46:57   5792s] (I)      Initializing Steiner engine. 
[12/10 02:46:57   5792s] (I)      ==================== Layers =====================
[12/10 02:46:57   5792s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:46:57   5792s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/10 02:46:57   5792s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:46:57   5792s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/10 02:46:57   5792s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/10 02:46:57   5792s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/10 02:46:57   5792s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/10 02:46:57   5792s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/10 02:46:57   5792s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/10 02:46:57   5792s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/10 02:46:57   5792s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/10 02:46:57   5792s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/10 02:46:57   5792s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/10 02:46:57   5792s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/10 02:46:57   5792s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/10 02:46:57   5792s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/10 02:46:57   5792s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/10 02:46:57   5792s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/10 02:46:57   5792s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/10 02:46:57   5792s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/10 02:46:57   5792s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:46:57   5792s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/10 02:46:57   5792s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/10 02:46:57   5792s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/10 02:46:57   5792s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/10 02:46:57   5792s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/10 02:46:57   5792s] (I)      +-----+----+---------+---------+--------+-------+
[12/10 02:46:58   5793s]     Library trimming buffers in power domain auto-default and half-corner slowDC:setup.late removed 1 of 5 cells
[12/10 02:46:58   5793s]     Original list had 5 cells:
[12/10 02:46:58   5793s]     BUFX16MA10TR BUFX16BA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR 
[12/10 02:46:58   5793s]     New trimmed list has 4 cells:
[12/10 02:46:58   5793s]     BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR 
[12/10 02:46:58   5793s]     Accumulated time to calculate placeable region: 0.0365
[12/10 02:46:58   5793s]     Accumulated time to calculate placeable region: 0.0366
[12/10 02:46:58   5793s]     Accumulated time to calculate placeable region: 0.0367
[12/10 02:46:58   5793s]     Accumulated time to calculate placeable region: 0.0367
[12/10 02:46:58   5793s]     Accumulated time to calculate placeable region: 0.0368
[12/10 02:46:58   5793s]     Accumulated time to calculate placeable region: 0.0368
[12/10 02:46:58   5793s]     Accumulated time to calculate placeable region: 0.0369
[12/10 02:46:58   5793s]     Accumulated time to calculate placeable region: 0.037
[12/10 02:46:58   5793s]     Accumulated time to calculate placeable region: 0.037
[12/10 02:46:58   5793s]     Accumulated time to calculate placeable region: 0.0371
[12/10 02:46:58   5793s]     Accumulated time to calculate placeable region: 0.0372
[12/10 02:46:58   5793s]     Accumulated time to calculate placeable region: 0.0372
[12/10 02:46:58   5793s]     Accumulated time to calculate placeable region: 0.0373
[12/10 02:46:58   5793s]     Accumulated time to calculate placeable region: 0.0374
[12/10 02:46:58   5793s]     Accumulated time to calculate placeable region: 0.0374
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0431
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0474
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0528
[12/10 02:46:58   5793s]     Library trimming inverters in power domain auto-default and half-corner slowDC:setup.late removed 9 of 20 cells
[12/10 02:46:58   5793s]     Original list had 20 cells:
[12/10 02:46:58   5793s]     INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3P5BA10TR INVX3BA10TR INVX2P5BA10TR INVX2BA10TR INVX1P7BA10TR INVX1P4BA10TR INVX1P2BA10TR INVX1BA10TR INVX0P8BA10TR INVX0P7BA10TR INVX0P6BA10TR INVX0P5BA10TR 
[12/10 02:46:58   5793s]     New trimmed list has 11 cells:
[12/10 02:46:58   5793s]     INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR 
[12/10 02:46:58   5793s]     Accumulated time to calculate placeable region: 0.053
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0534
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0537
[12/10 02:46:58   5793s]     Accumulated time to calculate placeable region: 0.0538
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0534
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0539
[12/10 02:46:58   5793s]     Accumulated time to calculate placeable region: 0.054
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.054
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0543
[12/10 02:46:58   5793s]     Accumulated time to calculate placeable region: 0.0544
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0543
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0545
[12/10 02:46:58   5793s]     Accumulated time to calculate placeable region: 0.0546
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0547
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0549
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.055
[12/10 02:46:58   5793s]     Accumulated time to calculate placeable region: 0.0551
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0552
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0553
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0554
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0556
[12/10 02:46:58   5793s]     Accumulated time to calculate placeable region: 0.0556
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0557
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0559
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0559
[12/10 02:46:58   5793s]     Accumulated time to calculate placeable region: 0.056
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0562
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0562
[12/10 02:46:58   5793s]     Accumulated time to calculate placeable region: 0.0563
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0564
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0565
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0565
[12/10 02:46:58   5793s]     Accumulated time to calculate placeable region: 0.0566
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0566
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0567
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0568
[12/10 02:46:58   5793s]     Accumulated time to calculate placeable region: 0.0569
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0571
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0571
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0569
[12/10 02:46:58   5793s]     Accumulated time to calculate placeable region: 0.0572
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0573
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0574
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0575
[12/10 02:46:58   5793s]     Accumulated time to calculate placeable region: 0.0576
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0576
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0577
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0578
[12/10 02:46:58   5793s]     Accumulated time to calculate placeable region: 0.0579
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.058
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0582
[12/10 02:46:58   5793s]     Accumulated time to calculate placeable region: 0.0583
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0582
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0584
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0585
[12/10 02:46:58   5793s]     Accumulated time to calculate placeable region: 0.0584
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0587
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0586
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.0588
[12/10 02:46:58   5793s]     Accumulated time to calculate placeable region: 0.0589
[12/10 02:46:58   5793s] Accumulated time to calculate placeable region: 0.059
[12/10 02:47:01   5796s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
[12/10 02:47:01   5796s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
[12/10 02:47:01   5796s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
[12/10 02:47:01   5796s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
[12/10 02:47:01   5796s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
[12/10 02:47:01   5796s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
[12/10 02:47:01   5796s]     Clock tree balancer configuration for clock_trees my_clk_generator_for_external_qspi_ck_o<3> my_clk_generator_for_external_qspi_ck_o<2> my_clk_generator_for_external_qspi_ck_o<1>:
[12/10 02:47:01   5796s]     Non-default CCOpt properties:
[12/10 02:47:01   5796s]       Public non-default CCOpt properties:
[12/10 02:47:01   5796s]         cell_density: 1 (default: 0.75)
[12/10 02:47:01   5796s]         route_type (leaf): default_route_type_leaf (default: default)
[12/10 02:47:01   5796s]         route_type (top): default_route_type_nonleaf (default: default)
[12/10 02:47:01   5796s]         route_type (trunk): default_route_type_nonleaf (default: default)
[12/10 02:47:01   5796s]       No private non-default CCOpt properties
[12/10 02:47:01   5796s]     For power domain auto-default:
[12/10 02:47:01   5796s]       Buffers:     {BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR}
[12/10 02:47:01   5796s]       Inverters:   {INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR}
[12/10 02:47:01   5796s]       Clock gates: PREICGX16BA10TR PREICGX13BA10TR PREICGX11BA10TR PREICGX9BA10TR PREICGX7P5BA10TR PREICGX6BA10TR PREICGX5BA10TR PREICGX4BA10TR PREICGX3P5BA10TR PREICGX3BA10TR PREICGX2P5BA10TR PREICGX2BA10TR PREICGX1P7BA10TR PREICGX1P4BA10TR PREICGX1P2BA10TR PREICGX1BA10TR PREICGX0P8BA10TR PREICGX0P7BA10TR PREICGX0P6BA10TR PREICGX0P5BA10TR 
[12/10 02:47:01   5796s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 674196.800um^2
[12/10 02:47:01   5796s]     Top Routing info:
[12/10 02:47:01   5796s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/10 02:47:01   5796s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/10 02:47:01   5796s]     Trunk Routing info:
[12/10 02:47:01   5796s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/10 02:47:01   5796s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/10 02:47:01   5796s]     Leaf Routing info:
[12/10 02:47:01   5796s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/10 02:47:01   5796s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/10 02:47:01   5796s]     For timing_corner slowDC:setup, late and power domain auto-default:
[12/10 02:47:01   5796s]       Slew time target (leaf):    0.118ns
[12/10 02:47:01   5796s]       Slew time target (trunk):   0.118ns
[12/10 02:47:01   5796s]       Slew time target (top):     0.118ns (Note: no nets are considered top nets in this clock tree)
[12/10 02:47:01   5796s]       Buffer unit delay: 0.058ns
[12/10 02:47:01   5796s]       Buffer max distance: 650.909um
[12/10 02:47:01   5796s]     Fastest wire driving cells and distances:
[12/10 02:47:01   5796s]       Buffer    : {lib_cell:BUFX16MA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=650.909um, saturatedSlew=0.100ns, speed=5572.851um per ns, cellArea=17.821um^2 per 1000um}
[12/10 02:47:01   5796s]       Inverter  : {lib_cell:INVX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=475.762um, saturatedSlew=0.090ns, speed=6468.545um per ns, cellArea=19.337um^2 per 1000um}
[12/10 02:47:01   5796s]       Clock gate: {lib_cell:PREICGX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=626.796um, saturatedSlew=0.101ns, speed=5133.465um per ns, cellArea=29.356um^2 per 1000um}
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     Clock tree balancer configuration for clock_tree my_clk:
[12/10 02:47:01   5796s]     Non-default CCOpt properties:
[12/10 02:47:01   5796s]       Public non-default CCOpt properties:
[12/10 02:47:01   5796s]         cell_density: 1 (default: 0.75)
[12/10 02:47:01   5796s]         route_type (leaf): default_route_type_leaf (default: default)
[12/10 02:47:01   5796s]         route_type (top): default_route_type_nonleaf (default: default)
[12/10 02:47:01   5796s]         route_type (trunk): default_route_type_nonleaf (default: default)
[12/10 02:47:01   5796s]         source_driver: INVX1BA10TR/A INVX1BA10TR/Y (default: )
[12/10 02:47:01   5796s]       No private non-default CCOpt properties
[12/10 02:47:01   5796s]     For power domain auto-default:
[12/10 02:47:01   5796s]       Buffers:     {BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR}
[12/10 02:47:01   5796s]       Inverters:   {INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR}
[12/10 02:47:01   5796s]       Clock gates: PREICGX16BA10TR PREICGX13BA10TR PREICGX11BA10TR PREICGX9BA10TR PREICGX7P5BA10TR PREICGX6BA10TR PREICGX5BA10TR PREICGX4BA10TR PREICGX3P5BA10TR PREICGX3BA10TR PREICGX2P5BA10TR PREICGX2BA10TR PREICGX1P7BA10TR PREICGX1P4BA10TR PREICGX1P2BA10TR PREICGX1BA10TR PREICGX0P8BA10TR PREICGX0P7BA10TR PREICGX0P6BA10TR PREICGX0P5BA10TR 
[12/10 02:47:01   5796s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 674196.800um^2
[12/10 02:47:01   5796s]     Top Routing info:
[12/10 02:47:01   5796s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/10 02:47:01   5796s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/10 02:47:01   5796s]     Trunk Routing info:
[12/10 02:47:01   5796s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/10 02:47:01   5796s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/10 02:47:01   5796s]     Leaf Routing info:
[12/10 02:47:01   5796s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/10 02:47:01   5796s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/10 02:47:01   5796s]     For timing_corner slowDC:setup, late and power domain auto-default:
[12/10 02:47:01   5796s]       Slew time target (leaf):    0.118ns
[12/10 02:47:01   5796s]       Slew time target (trunk):   0.118ns
[12/10 02:47:01   5796s]       Slew time target (top):     0.118ns (Note: no nets are considered top nets in this clock tree)
[12/10 02:47:01   5796s]       Buffer unit delay: 0.058ns
[12/10 02:47:01   5796s]       Buffer max distance: 650.909um
[12/10 02:47:01   5796s]     Fastest wire driving cells and distances:
[12/10 02:47:01   5796s]       Buffer    : {lib_cell:BUFX16MA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=650.909um, saturatedSlew=0.100ns, speed=5572.851um per ns, cellArea=17.821um^2 per 1000um}
[12/10 02:47:01   5796s]       Inverter  : {lib_cell:INVX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=475.762um, saturatedSlew=0.090ns, speed=6468.545um per ns, cellArea=19.337um^2 per 1000um}
[12/10 02:47:01   5796s]       Clock gate: {lib_cell:PREICGX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=626.796um, saturatedSlew=0.101ns, speed=5133.465um per ns, cellArea=29.356um^2 per 1000um}
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     Logic Sizing Table:
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/10 02:47:01   5796s]     Cell             Instance count    Source         Eligible library cells
[12/10 02:47:01   5796s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/10 02:47:01   5796s]     BUFZX16MA10TR          1           library set    {BUFZX16MA10TR BUFZX11MA10TR BUFZX8MA10TR BUFZX6MA10TR BUFZX4MA10TR BUFZX3MA10TR BUFZX2MA10TR BUFZX1P4MA10TR BUFZX1MA10TR}
[12/10 02:47:01   5796s]     NAND2X1BA10TR          1           library set    {NAND2X8BA10TR NAND2X8AA10TR NAND2X6BA10TR NAND2X6AA10TR NAND2X4BA10TR NAND2X4AA10TR NAND2X3BA10TR NAND2X3AA10TR NAND2X2BA10TR NAND2X2AA10TR NAND2X1P4BA10TR NAND2X1P4AA10TR NAND2X1BA10TR NAND2X1AA10TR NAND2X0P7BA10TR NAND2X0P7AA10TR NAND2X0P5BA10TR NAND2X0P5AA10TR}
[12/10 02:47:01   5796s]     NOR2X1AA10TR           1           library set    {NOR2X8AA10TR NOR2X8MA10TR NOR2X6AA10TR NOR2X6MA10TR NOR2X4AA10TR NOR2X4MA10TR NOR2X3AA10TR NOR2X3MA10TR NOR2X2AA10TR NOR2X2MA10TR NOR2X1P4AA10TR NOR2X1P4MA10TR NOR2X1AA10TR NOR2X1MA10TR NOR2X0P7AA10TR NOR2X0P7MA10TR NOR2X0P5AA10TR NOR2X0P5MA10TR}
[12/10 02:47:01   5796s]     NOR2X6MA10TR           1           library set    {NOR2X8AA10TR NOR2X8MA10TR NOR2X6AA10TR NOR2X6MA10TR NOR2X4AA10TR NOR2X4MA10TR NOR2X3AA10TR NOR2X3MA10TR NOR2X2AA10TR NOR2X2MA10TR NOR2X1P4AA10TR NOR2X1P4MA10TR NOR2X1AA10TR NOR2X1MA10TR NOR2X0P7AA10TR NOR2X0P7MA10TR NOR2X0P5AA10TR NOR2X0P5MA10TR}
[12/10 02:47:01   5796s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_0_/mode:
[12/10 02:47:01   5796s]       Sources:                     pin clk
[12/10 02:47:01   5796s]       Total number of sinks:       9
[12/10 02:47:01   5796s]       Delay constrained sinks:     9
[12/10 02:47:01   5796s]       Constrains:                  default
[12/10 02:47:01   5796s]       Non-leaf sinks:              3
[12/10 02:47:01   5796s]       Ignore pins:                 0
[12/10 02:47:01   5796s]      Timing corner slowDC:setup.late:
[12/10 02:47:01   5796s]       Skew target:                 0.058ns
[12/10 02:47:01   5796s]     Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_1_/mode:
[12/10 02:47:01   5796s]       Sources:                     pin clk
[12/10 02:47:01   5796s]       Total number of sinks:       6
[12/10 02:47:01   5796s]       Delay constrained sinks:     6
[12/10 02:47:01   5796s]       Constrains:                  default
[12/10 02:47:01   5796s]       Non-leaf sinks:              3
[12/10 02:47:01   5796s]       Ignore pins:                 0
[12/10 02:47:01   5796s]      Timing corner slowDC:setup.late:
[12/10 02:47:01   5796s]       Skew target:                 0.058ns
[12/10 02:47:01   5796s]     Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_2_/mode:
[12/10 02:47:01   5796s]       Sources:                     pin clk
[12/10 02:47:01   5796s]       Total number of sinks:       6
[12/10 02:47:01   5796s]       Delay constrained sinks:     6
[12/10 02:47:01   5796s]       Constrains:                  default
[12/10 02:47:01   5796s]       Non-leaf sinks:              3
[12/10 02:47:01   5796s]       Ignore pins:                 0
[12/10 02:47:01   5796s]      Timing corner slowDC:setup.late:
[12/10 02:47:01   5796s]       Skew target:                 0.058ns
[12/10 02:47:01   5796s]     Clock tree balancer configuration for skew_group my_clk/mode:
[12/10 02:47:01   5796s]       Sources:                     pin clk
[12/10 02:47:01   5796s]       Total number of sinks:       30705
[12/10 02:47:01   5796s]       Delay constrained sinks:     30682
[12/10 02:47:01   5796s]       Constrains:                  default
[12/10 02:47:01   5796s]       Non-leaf sinks:              0
[12/10 02:47:01   5796s]       Ignore pins:                 0
[12/10 02:47:01   5796s]      Timing corner slowDC:setup.late:
[12/10 02:47:01   5796s]       Skew target:                 0.058ns
[12/10 02:47:01   5796s]     Primary reporting skew groups are:
[12/10 02:47:01   5796s]     skew_group my_clk/mode with 30705 clock sinks
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     Clock DAG stats initial state:
[12/10 02:47:01   5796s]       cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:47:01   5796s]       misc counts      : r=4, pp=2
[12/10 02:47:01   5796s]       cell areas       : b=3573.600um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=34.000um^2, total=3618.400um^2
[12/10 02:47:01   5796s]       hp wire lengths  : top=0.000um, trunk=8923.200um, leaf=29166.200um, total=38089.400um
[12/10 02:47:01   5796s]     Clock DAG library cell distribution initial state {count}:
[12/10 02:47:01   5796s]        Bufs: BUFX16MA10TR: 20 FRICGX13BA10TR: 12 FRICGX11BA10TR: 305 BUFX5BA10TR: 8 
[12/10 02:47:01   5796s]        Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/10 02:47:01   5796s]       NICGs: AND2X6MA10TR: 1 
[12/10 02:47:01   5796s]      Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/10 02:47:01   5796s]     Clock DAG hash initial state: 14468642920914925558 5914191952429337996
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     Distribution of half-perimeter wire length by ICG depth:
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     -----------------------------------------------------------------------------
[12/10 02:47:01   5796s]     Min ICG    Max ICG    Count    HPWL
[12/10 02:47:01   5796s]     Depth      Depth               (um)
[12/10 02:47:01   5796s]     -----------------------------------------------------------------------------
[12/10 02:47:01   5796s]        0          0        352     [min=4, max=513, avg=104, sd=65, total=36537]
[12/10 02:47:01   5796s]        0          1          4     [min=11, max=671, avg=395, sd=277, total=1580]
[12/10 02:47:01   5796s]     -----------------------------------------------------------------------------
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/10 02:47:01   5796s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     Layer information for route type default_route_type_leaf:
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     --------------------------------------------------------------------
[12/10 02:47:01   5796s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/10 02:47:01   5796s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/10 02:47:01   5796s]     --------------------------------------------------------------------
[12/10 02:47:01   5796s]     M1       N            H          1.778         0.160         0.284
[12/10 02:47:01   5796s]     M2       N            V          1.400         0.174         0.244
[12/10 02:47:01   5796s]     M3       Y            H          1.400         0.174         0.244
[12/10 02:47:01   5796s]     M4       Y            V          1.400         0.174         0.244
[12/10 02:47:01   5796s]     M5       N            H          1.400         0.174         0.244
[12/10 02:47:01   5796s]     M6       N            V          1.400         0.174         0.244
[12/10 02:47:01   5796s]     M7       N            H          1.400         0.174         0.244
[12/10 02:47:01   5796s]     M8       N            V          0.055         0.208         0.011
[12/10 02:47:01   5796s]     M9       N            H          0.055         0.194         0.011
[12/10 02:47:01   5796s]     --------------------------------------------------------------------
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/10 02:47:01   5796s]     Unshielded; Mask Constraint: 0; Source: route_type.
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     Layer information for route type default_route_type_nonleaf:
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     --------------------------------------------------------------------
[12/10 02:47:01   5796s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/10 02:47:01   5796s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/10 02:47:01   5796s]     --------------------------------------------------------------------
[12/10 02:47:01   5796s]     M1       N            H          1.778         0.243         0.431
[12/10 02:47:01   5796s]     M2       N            V          1.400         0.267         0.374
[12/10 02:47:01   5796s]     M3       Y            H          1.400         0.267         0.374
[12/10 02:47:01   5796s]     M4       Y            V          1.400         0.267         0.374
[12/10 02:47:01   5796s]     M5       N            H          1.400         0.267         0.374
[12/10 02:47:01   5796s]     M6       N            V          1.400         0.267         0.374
[12/10 02:47:01   5796s]     M7       N            H          1.400         0.267         0.374
[12/10 02:47:01   5796s]     M8       N            V          0.055         0.293         0.016
[12/10 02:47:01   5796s]     M9       N            H          0.055         0.308         0.017
[12/10 02:47:01   5796s]     --------------------------------------------------------------------
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/10 02:47:01   5796s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     Layer information for route type default_route_type_nonleaf:
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     --------------------------------------------------------------------
[12/10 02:47:01   5796s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/10 02:47:01   5796s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/10 02:47:01   5796s]     --------------------------------------------------------------------
[12/10 02:47:01   5796s]     M1       N            H          1.778         0.160         0.284
[12/10 02:47:01   5796s]     M2       N            V          1.400         0.174         0.244
[12/10 02:47:01   5796s]     M3       Y            H          1.400         0.174         0.244
[12/10 02:47:01   5796s]     M4       Y            V          1.400         0.174         0.244
[12/10 02:47:01   5796s]     M5       N            H          1.400         0.174         0.244
[12/10 02:47:01   5796s]     M6       N            V          1.400         0.174         0.244
[12/10 02:47:01   5796s]     M7       N            H          1.400         0.174         0.244
[12/10 02:47:01   5796s]     M8       N            V          0.055         0.208         0.011
[12/10 02:47:01   5796s]     M9       N            H          0.055         0.194         0.011
[12/10 02:47:01   5796s]     --------------------------------------------------------------------
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     Via selection for estimated routes (rule default):
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     ------------------------------------------------------------
[12/10 02:47:01   5796s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[12/10 02:47:01   5796s]     Range                (Ohm)    (fF)     (fs)     Only
[12/10 02:47:01   5796s]     ------------------------------------------------------------
[12/10 02:47:01   5796s]     M1-M2    VIA1_V      1.500    0.000    0.000    false
[12/10 02:47:01   5796s]     M2-M3    VIA2_X      1.500    0.000    0.000    false
[12/10 02:47:01   5796s]     M3-M4    VIA3_X      1.500    0.000    0.000    false
[12/10 02:47:01   5796s]     M4-M5    VIA4_X      1.500    0.000    0.000    false
[12/10 02:47:01   5796s]     M5-M6    VIA5_X      1.500    0.000    0.000    false
[12/10 02:47:01   5796s]     M6-M7    VIA6_X      1.500    0.000    0.000    false
[12/10 02:47:01   5796s]     M7-M8    VIA7_X      0.220    0.000    0.000    false
[12/10 02:47:01   5796s]     M8-M9    VIA8_X      0.220    0.000    0.000    false
[12/10 02:47:01   5796s]     ------------------------------------------------------------
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     Have 4 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/10 02:47:01   5796s]     No ideal or dont_touch nets found in the clock tree
[12/10 02:47:01   5796s]     No dont_touch hnets found in the clock tree
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     Total number of dont_touch hpins in the clock network: 2
[12/10 02:47:01   5796s]       Large numbers of dont_touch hpins may damage runtime and QoR.
[12/10 02:47:01   5796s]       Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     Summary of reasons for dont_touch hpins in the clock network:
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     -----------------------
[12/10 02:47:01   5796s]     Reason            Count
[12/10 02:47:01   5796s]     -----------------------
[12/10 02:47:01   5796s]     sdc_constraint      2
[12/10 02:47:01   5796s]     -----------------------
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     Summary of dont_touch hpins in the clock network representing physical hierarchy:
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     ---------------------
[12/10 02:47:01   5796s]     Type            Count
[12/10 02:47:01   5796s]     ---------------------
[12/10 02:47:01   5796s]     ilm               0
[12/10 02:47:01   5796s]     partition         0
[12/10 02:47:01   5796s]     power_domain      0
[12/10 02:47:01   5796s]     fence             0
[12/10 02:47:01   5796s]     none              2
[12/10 02:47:01   5796s]     ---------------------
[12/10 02:47:01   5796s]     Total             2
[12/10 02:47:01   5796s]     ---------------------
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     Checking for illegal sizes of clock logic instances...
[12/10 02:47:01   5796s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     Filtering reasons for cell type: buffer
[12/10 02:47:01   5796s]     =======================================
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     -------------------------------------------------------------------
[12/10 02:47:01   5796s]     Clock trees    Power domain    Reason              Library cells
[12/10 02:47:01   5796s]     -------------------------------------------------------------------
[12/10 02:47:01   5796s]     all            auto-default    Library trimming    { BUFX16BA10TR }
[12/10 02:47:01   5796s]     -------------------------------------------------------------------
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     Filtering reasons for cell type: inverter
[12/10 02:47:01   5796s]     =========================================
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     -------------------------------------------------------------------------------------------------------------------------------------
[12/10 02:47:01   5796s]     Clock trees    Power domain    Reason                         Library cells
[12/10 02:47:01   5796s]     -------------------------------------------------------------------------------------------------------------------------------------
[12/10 02:47:01   5796s]     all            auto-default    Library trimming               { INVX0P5BA10TR INVX0P6BA10TR INVX0P7BA10TR INVX0P8BA10TR INVX1P2BA10TR
[12/10 02:47:01   5796s]                                                                     INVX1P4BA10TR INVX1P7BA10TR INVX2P5BA10TR INVX3P5BA10TR }
[12/10 02:47:01   5796s]     all            auto-default    Unbalanced rise/fall delays    { INVX0P5MA10TR INVX0P6MA10TR INVX0P7MA10TR INVX0P8MA10TR INVX11MA10TR
[12/10 02:47:01   5796s]                                                                     INVX13MA10TR INVX16MA10TR INVX1MA10TR INVX1P2MA10TR INVX1P4MA10TR
[12/10 02:47:01   5796s]                                                                     INVX1P7MA10TR INVX2MA10TR INVX2P5MA10TR INVX3MA10TR INVX3P5MA10TR
[12/10 02:47:01   5796s]                                                                     INVX4MA10TR INVX5MA10TR INVX6MA10TR INVX7P5MA10TR INVX9MA10TR }
[12/10 02:47:01   5796s]     -------------------------------------------------------------------------------------------------------------------------------------
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     
[12/10 02:47:01   5796s]     Validating CTS configuration done. (took cpu=0:00:03.9 real=0:00:03.8)
[12/10 02:47:01   5796s]     CCOpt configuration status: all checks passed.
[12/10 02:47:01   5796s]   Reconstructing clock tree datastructures, skew aware done.
[12/10 02:47:01   5796s] Initializing clock structures done.
[12/10 02:47:01   5796s] PRO...
[12/10 02:47:01   5796s]   PRO active optimizations:
[12/10 02:47:01   5796s]    - DRV fixing with sizing
[12/10 02:47:01   5796s]   
[12/10 02:47:01   5796s]   Detected clock skew data from CTS
[12/10 02:47:01   5796s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/10 02:47:01   5797s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:01.0 real=0:00:00.2)
[12/10 02:47:02   5797s]   Clock DAG stats PRO initial state:
[12/10 02:47:02   5797s]     cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:47:02   5797s]     misc counts      : r=4, pp=2
[12/10 02:47:02   5797s]     cell areas       : b=3573.600um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=34.000um^2, total=3618.400um^2
[12/10 02:47:02   5797s]     cell capacitance : b=2.224pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.040pF, total=2.276pF
[12/10 02:47:02   5797s]     sink capacitance : count=30705, total=26.737pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:47:02   5797s]     wire capacitance : top=0.000pF, trunk=1.447pF, leaf=16.094pF, total=17.542pF
[12/10 02:47:02   5797s]     wire lengths     : top=0.000um, trunk=11725.400um, leaf=122923.315um, total=134648.715um
[12/10 02:47:02   5797s]     hp wire lengths  : top=0.000um, trunk=8923.200um, leaf=29166.200um, total=38089.400um
[12/10 02:47:02   5797s]   Clock DAG net violations PRO initial state: none
[12/10 02:47:02   5797s]   Clock DAG primary half-corner transition distribution PRO initial state:
[12/10 02:47:02   5797s]     Trunk : target=0.118ns count=39 avg=0.072ns sd=0.027ns min=0.000ns max=0.107ns {14 <= 0.071ns, 17 <= 0.094ns, 7 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:47:02   5797s]     Leaf  : target=0.118ns count=320 avg=0.093ns sd=0.009ns min=0.020ns max=0.113ns {8 <= 0.071ns, 162 <= 0.094ns, 147 <= 0.106ns, 2 <= 0.112ns, 1 <= 0.118ns}
[12/10 02:47:02   5797s]   Clock DAG library cell distribution PRO initial state {count}:
[12/10 02:47:02   5797s]      Bufs: BUFX16MA10TR: 20 FRICGX13BA10TR: 12 FRICGX11BA10TR: 305 BUFX5BA10TR: 8 
[12/10 02:47:02   5797s]      Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/10 02:47:02   5797s]     NICGs: AND2X6MA10TR: 1 
[12/10 02:47:02   5797s]    Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/10 02:47:02   5797s]   Clock DAG hash PRO initial state: 14468642920914925558 5914191952429337996
[12/10 02:47:02   5798s]   Clock DAG hash PRO initial state: 14468642920914925558 5914191952429337996
[12/10 02:47:02   5798s]   Primary reporting skew groups PRO initial state:
[12/10 02:47:02   5798s]     skew_group default.my_clk/mode: unconstrained
[12/10 02:47:02   5798s]         min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_6_/CK
[12/10 02:47:02   5798s]         max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_26__24_/CK
[12/10 02:47:02   5798s]   Skew group summary PRO initial state:
[12/10 02:47:02   5798s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.152, max=0.197, avg=0.175, sd=0.019], skew [0.044 vs 0.058], 100% {0.152, 0.197} (wid=0.038 ws=0.006) (gid=0.159 gs=0.044)
[12/10 02:47:02   5798s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.152, max=0.197, avg=0.174, sd=0.024], skew [0.044 vs 0.058], 100% {0.152, 0.197} (wid=0.038 ws=0.000) (gid=0.159 gs=0.044)
[12/10 02:47:02   5798s]     skew_group my_clk/mode: insertion delay [min=0.453, max=0.507, avg=0.486, sd=0.011], skew [0.054 vs 0.058], 100% {0.453, 0.507} (wid=0.121 ws=0.065) (gid=0.423 gs=0.056)
[12/10 02:47:02   5798s]   Recomputing CTS skew targets...
[12/10 02:47:02   5798s]   Resolving skew group constraints...
[12/10 02:47:04   5799s]     Solving LP: 3 skew groups; 23 fragments, 36 fraglets and 37 vertices; 113 variables and 339 constraints; tolerance 1
[12/10 02:47:04   5799s]   Resolving skew group constraints done.
[12/10 02:47:04   5799s]   Recomputing CTS skew targets done. (took cpu=0:00:01.2 real=0:00:01.2)
[12/10 02:47:04   5799s]   PRO Fixing DRVs...
[12/10 02:47:04   5799s]     Clock DAG hash before 'PRO Fixing DRVs': 14468642920914925558 5914191952429337996
[12/10 02:47:04   5799s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/10 02:47:04   5800s]     CCOpt-PRO: considered: 356, tested: 356, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/10 02:47:04   5800s]     
[12/10 02:47:04   5800s]     PRO Statistics: Fix DRVs (cell sizing):
[12/10 02:47:04   5800s]     =======================================
[12/10 02:47:04   5800s]     
[12/10 02:47:04   5800s]     Cell changes by Net Type:
[12/10 02:47:04   5800s]     
[12/10 02:47:04   5800s]     -------------------------------------------------------------------------------------------------
[12/10 02:47:04   5800s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/10 02:47:04   5800s]     -------------------------------------------------------------------------------------------------
[12/10 02:47:04   5800s]     top                0            0           0            0                    0                0
[12/10 02:47:04   5800s]     trunk              0            0           0            0                    0                0
[12/10 02:47:04   5800s]     leaf               0            0           0            0                    0                0
[12/10 02:47:04   5800s]     -------------------------------------------------------------------------------------------------
[12/10 02:47:04   5800s]     Total              0            0           0            0                    0                0
[12/10 02:47:04   5800s]     -------------------------------------------------------------------------------------------------
[12/10 02:47:04   5800s]     
[12/10 02:47:04   5800s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/10 02:47:04   5800s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/10 02:47:04   5800s]     
[12/10 02:47:04   5800s]     Clock DAG stats after 'PRO Fixing DRVs':
[12/10 02:47:04   5800s]       cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:47:04   5800s]       misc counts      : r=4, pp=2
[12/10 02:47:04   5800s]       cell areas       : b=3573.600um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=34.000um^2, total=3618.400um^2
[12/10 02:47:04   5800s]       cell capacitance : b=2.224pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.040pF, total=2.276pF
[12/10 02:47:04   5800s]       sink capacitance : count=30705, total=26.737pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:47:04   5800s]       wire capacitance : top=0.000pF, trunk=1.447pF, leaf=16.094pF, total=17.542pF
[12/10 02:47:04   5800s]       wire lengths     : top=0.000um, trunk=11725.400um, leaf=122923.315um, total=134648.715um
[12/10 02:47:04   5800s]       hp wire lengths  : top=0.000um, trunk=8923.200um, leaf=29166.200um, total=38089.400um
[12/10 02:47:04   5800s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[12/10 02:47:04   5800s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[12/10 02:47:04   5800s]       Trunk : target=0.118ns count=39 avg=0.072ns sd=0.027ns min=0.000ns max=0.107ns {14 <= 0.071ns, 17 <= 0.094ns, 7 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:47:04   5800s]       Leaf  : target=0.118ns count=320 avg=0.093ns sd=0.009ns min=0.020ns max=0.113ns {8 <= 0.071ns, 162 <= 0.094ns, 147 <= 0.106ns, 2 <= 0.112ns, 1 <= 0.118ns}
[12/10 02:47:04   5800s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[12/10 02:47:04   5800s]        Bufs: BUFX16MA10TR: 20 FRICGX13BA10TR: 12 FRICGX11BA10TR: 305 BUFX5BA10TR: 8 
[12/10 02:47:04   5800s]        Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/10 02:47:04   5800s]       NICGs: AND2X6MA10TR: 1 
[12/10 02:47:04   5800s]      Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/10 02:47:04   5800s]     Clock DAG hash after 'PRO Fixing DRVs': 14468642920914925558 5914191952429337996
[12/10 02:47:04   5800s]     Clock DAG hash after 'PRO Fixing DRVs': 14468642920914925558 5914191952429337996
[12/10 02:47:04   5800s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[12/10 02:47:04   5800s]       skew_group default.my_clk/mode: unconstrained
[12/10 02:47:04   5800s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_6_/CK
[12/10 02:47:04   5800s]           max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_26__24_/CK
[12/10 02:47:04   5800s]     Skew group summary after 'PRO Fixing DRVs':
[12/10 02:47:04   5800s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.152, max=0.197], skew [0.044 vs 0.058]
[12/10 02:47:04   5800s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.152, max=0.197], skew [0.044 vs 0.058]
[12/10 02:47:04   5800s]       skew_group my_clk/mode: insertion delay [min=0.453, max=0.507], skew [0.054 vs 0.058]
[12/10 02:47:04   5800s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/10 02:47:04   5800s]   PRO Fixing DRVs done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/10 02:47:04   5800s]   
[12/10 02:47:04   5800s]   Slew Diagnostics: After DRV fixing
[12/10 02:47:04   5800s]   ==================================
[12/10 02:47:04   5800s]   
[12/10 02:47:04   5800s]   Global Causes:
[12/10 02:47:04   5800s]   
[12/10 02:47:04   5800s]   -------------------------------------
[12/10 02:47:04   5800s]   Cause
[12/10 02:47:04   5800s]   -------------------------------------
[12/10 02:47:04   5800s]   DRV fixing with buffering is disabled
[12/10 02:47:04   5800s]   -------------------------------------
[12/10 02:47:04   5800s]   
[12/10 02:47:04   5800s]   Top 5 overslews:
[12/10 02:47:04   5800s]   
[12/10 02:47:04   5800s]   ---------------------------------
[12/10 02:47:04   5800s]   Overslew    Causes    Driving Pin
[12/10 02:47:04   5800s]   ---------------------------------
[12/10 02:47:04   5800s]     (empty table)
[12/10 02:47:04   5800s]   ---------------------------------
[12/10 02:47:04   5800s]   
[12/10 02:47:04   5800s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/10 02:47:04   5800s]   
[12/10 02:47:04   5800s]   -------------------
[12/10 02:47:04   5800s]   Cause    Occurences
[12/10 02:47:04   5800s]   -------------------
[12/10 02:47:04   5800s]     (empty table)
[12/10 02:47:04   5800s]   -------------------
[12/10 02:47:04   5800s]   
[12/10 02:47:04   5800s]   Violation diagnostics counts from the 0 nodes that have violations:
[12/10 02:47:04   5800s]   
[12/10 02:47:04   5800s]   -------------------
[12/10 02:47:04   5800s]   Cause    Occurences
[12/10 02:47:04   5800s]   -------------------
[12/10 02:47:04   5800s]     (empty table)
[12/10 02:47:04   5800s]   -------------------
[12/10 02:47:04   5800s]   
[12/10 02:47:04   5800s]   Reconnecting optimized routes...
[12/10 02:47:04   5800s]   Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/10 02:47:04   5800s]   Set dirty flag on 0 instances, 0 nets
[12/10 02:47:04   5800s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/10 02:47:05   5800s] End AAE Lib Interpolated Model. (MEM=4128 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:47:05   5801s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:01.0 real=0:00:00.3)
[12/10 02:47:05   5802s]   Clock DAG stats PRO final:
[12/10 02:47:05   5802s]     cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/10 02:47:05   5802s]     misc counts      : r=4, pp=2
[12/10 02:47:05   5802s]     cell areas       : b=3573.600um^2, i=4.000um^2, icg=0.000um^2, nicg=6.800um^2, l=34.000um^2, total=3618.400um^2
[12/10 02:47:05   5802s]     cell capacitance : b=2.224pF, i=0.008pF, icg=0.000pF, nicg=0.005pF, l=0.040pF, total=2.276pF
[12/10 02:47:05   5802s]     sink capacitance : count=30705, total=26.737pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/10 02:47:05   5802s]     wire capacitance : top=0.000pF, trunk=1.447pF, leaf=16.094pF, total=17.542pF
[12/10 02:47:05   5802s]     wire lengths     : top=0.000um, trunk=11725.400um, leaf=122923.315um, total=134648.715um
[12/10 02:47:05   5802s]     hp wire lengths  : top=0.000um, trunk=8923.200um, leaf=29166.200um, total=38089.400um
[12/10 02:47:05   5802s]   Clock DAG net violations PRO final: none
[12/10 02:47:05   5802s]   Clock DAG primary half-corner transition distribution PRO final:
[12/10 02:47:05   5802s]     Trunk : target=0.118ns count=39 avg=0.072ns sd=0.027ns min=0.000ns max=0.107ns {14 <= 0.071ns, 17 <= 0.094ns, 7 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
[12/10 02:47:05   5802s]     Leaf  : target=0.118ns count=320 avg=0.093ns sd=0.009ns min=0.020ns max=0.113ns {8 <= 0.071ns, 162 <= 0.094ns, 147 <= 0.106ns, 2 <= 0.112ns, 1 <= 0.118ns}
[12/10 02:47:05   5802s]   Clock DAG library cell distribution PRO final {count}:
[12/10 02:47:05   5802s]      Bufs: BUFX16MA10TR: 20 FRICGX13BA10TR: 12 FRICGX11BA10TR: 305 BUFX5BA10TR: 8 
[12/10 02:47:05   5802s]      Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/10 02:47:05   5802s]     NICGs: AND2X6MA10TR: 1 
[12/10 02:47:05   5802s]    Logics: BUFZX16MA10TR: 1 NOR2X6MA10TR: 1 NAND2X1BA10TR: 1 NOR2X1AA10TR: 1 
[12/10 02:47:05   5802s]   Clock DAG hash PRO final: 14468642920914925558 5914191952429337996
[12/10 02:47:05   5802s]   Clock DAG hash PRO final: 14468642920914925558 5914191952429337996
[12/10 02:47:05   5802s]   Primary reporting skew groups PRO final:
[12/10 02:47:05   5802s]     skew_group default.my_clk/mode: unconstrained
[12/10 02:47:06   5802s]         min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_6_/CK
[12/10 02:47:06   5802s]         max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_26__24_/CK
[12/10 02:47:06   5802s]   Skew group summary PRO final:
[12/10 02:47:06   5802s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.152, max=0.197, avg=0.175, sd=0.019], skew [0.044 vs 0.058], 100% {0.152, 0.197} (wid=0.038 ws=0.006) (gid=0.159 gs=0.044)
[12/10 02:47:06   5802s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.152, max=0.197, avg=0.174, sd=0.024], skew [0.044 vs 0.058], 100% {0.152, 0.197} (wid=0.038 ws=0.000) (gid=0.159 gs=0.044)
[12/10 02:47:06   5802s]     skew_group my_clk/mode: insertion delay [min=0.453, max=0.507, avg=0.486, sd=0.011], skew [0.054 vs 0.058], 100% {0.453, 0.507} (wid=0.121 ws=0.065) (gid=0.423 gs=0.056)
[12/10 02:47:06   5802s] PRO done.
[12/10 02:47:06   5802s] Restoring CTS place status for unmodified clock tree cells and sinks.
[12/10 02:47:06   5802s] numClockCells = 362, numClockCellsFixed = 0, numClockCellsRestored = 352, numClockLatches = 1, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/10 02:47:07   5803s] Net route status summary:
[12/10 02:47:07   5803s]   Clock:       356 (unrouted=0, trialRouted=0, noStatus=0, routed=356, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/10 02:47:07   5803s]   Non-clock: 157696 (unrouted=2482, trialRouted=0, noStatus=0, routed=155214, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2482, (crossesIlmBoundary AND tooFewTerms=0)])
[12/10 02:47:07   5803s] Updating delays...
[12/10 02:47:07   5804s] Updating delays done.
[12/10 02:47:07   5804s] PRO done. (took cpu=0:00:13.3 real=0:00:11.1)
[12/10 02:47:07   5804s] Leaving CCOpt scope - Cleaning up placement interface...
[12/10 02:47:07   5804s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4392.2M, EPOCH TIME: 1670662027.580990
[12/10 02:47:07   5804s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.038, REAL:0.038, MEM:4023.2M, EPOCH TIME: 1670662027.619133
[12/10 02:47:07   5804s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/10 02:47:07   5804s] *** ClockDrv #2 [finish] : cpu/real = 0:00:13.9/0:00:11.7 (1.2), totSession cpu/real = 1:36:44.8/0:41:09.6 (2.4), mem = 4023.2M
[12/10 02:47:07   5804s] 
[12/10 02:47:07   5804s] =============================================================================================
[12/10 02:47:07   5804s]  Step TAT Report for ClockDrv #2                                                21.10-p004_1
[12/10 02:47:07   5804s] =============================================================================================
[12/10 02:47:07   5804s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:47:07   5804s] ---------------------------------------------------------------------------------------------
[12/10 02:47:07   5804s] [ PostCommitDelayUpdate  ]      1   0:00:00.2  (   2.0 % )     0:00:00.5 /  0:00:01.2    2.5
[12/10 02:47:07   5804s] [ IncrDelayCalc          ]      8   0:00:00.3  (   2.3 % )     0:00:00.3 /  0:00:01.0    3.8
[12/10 02:47:07   5804s] [ MISC                   ]          0:00:11.2  (  95.7 % )     0:00:11.2 /  0:00:12.7    1.1
[12/10 02:47:07   5804s] ---------------------------------------------------------------------------------------------
[12/10 02:47:07   5804s]  ClockDrv #2 TOTAL                  0:00:11.7  ( 100.0 % )     0:00:11.7 /  0:00:13.9    1.2
[12/10 02:47:07   5804s] ---------------------------------------------------------------------------------------------
[12/10 02:47:07   5804s] 
[12/10 02:47:09   5808s] **INFO: Start fixing DRV (Mem = 3883.70M) ...
[12/10 02:47:09   5808s] Begin: GigaOpt DRV Optimization
[12/10 02:47:09   5808s] Glitch fixing enabled
[12/10 02:47:09   5808s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 4  -glitch
[12/10 02:47:09   5808s] *** DrvOpt #9 [begin] : totSession cpu/real = 1:36:48.8/0:41:11.5 (2.4), mem = 3883.7M
[12/10 02:47:09   5809s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/10 02:47:10   5809s] Info: 356 clock nets excluded from IPO operation.
[12/10 02:47:10   5809s] End AAE Lib Interpolated Model. (MEM=3883.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:47:10   5809s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1561211.18
[12/10 02:47:10   5809s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/10 02:47:10   5809s] ### Creating PhyDesignMc. totSessionCpu=1:36:50 mem=3883.7M
[12/10 02:47:10   5809s] OPERPROF: Starting DPlace-Init at level 1, MEM:3883.7M, EPOCH TIME: 1670662030.450342
[12/10 02:47:10   5809s] z: 2, totalTracks: 1
[12/10 02:47:10   5809s] z: 4, totalTracks: 1
[12/10 02:47:10   5809s] z: 6, totalTracks: 1
[12/10 02:47:10   5809s] z: 8, totalTracks: 1
[12/10 02:47:10   5809s] #spOpts: VtWidth mergeVia=F 
[12/10 02:47:10   5809s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3883.7M, EPOCH TIME: 1670662030.593452
[12/10 02:47:10   5809s] 
[12/10 02:47:10   5809s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:47:10   5809s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.109, REAL:0.109, MEM:3883.7M, EPOCH TIME: 1670662030.702898
[12/10 02:47:10   5809s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3883.7MB).
[12/10 02:47:10   5809s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.291, REAL:0.292, MEM:3883.7M, EPOCH TIME: 1670662030.742669
[12/10 02:47:11   5811s] TotalInstCnt at PhyDesignMc Initialization: 154,547
[12/10 02:47:11   5811s] ### Creating PhyDesignMc, finished. totSessionCpu=1:36:52 mem=3884.7M
[12/10 02:47:11   5811s] #optDebug: Start CG creation (mem=3884.7M)
[12/10 02:47:11   5811s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 14.000000 
[12/10 02:47:11   5811s] (cpu=0:00:00.2, mem=3976.9M)
[12/10 02:47:11   5811s]  ...processing cgPrt (cpu=0:00:00.2, mem=3976.9M)
[12/10 02:47:11   5811s]  ...processing cgEgp (cpu=0:00:00.2, mem=3976.9M)
[12/10 02:47:11   5811s]  ...processing cgPbk (cpu=0:00:00.2, mem=3976.9M)
[12/10 02:47:11   5811s]  ...processing cgNrb(cpu=0:00:00.2, mem=3976.9M)
[12/10 02:47:11   5811s]  ...processing cgObs (cpu=0:00:00.2, mem=3976.9M)
[12/10 02:47:11   5811s]  ...processing cgCon (cpu=0:00:00.2, mem=3976.9M)
[12/10 02:47:11   5811s]  ...processing cgPdm (cpu=0:00:00.2, mem=3976.9M)
[12/10 02:47:11   5811s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3976.9M)
[12/10 02:47:11   5811s] ### Creating RouteCongInterface, started
[12/10 02:47:11   5811s] ### Creating LA Mngr. totSessionCpu=1:36:52 mem=3976.9M
[12/10 02:47:11   5811s] ### Creating LA Mngr, finished. totSessionCpu=1:36:52 mem=3976.9M
[12/10 02:47:12   5812s] ### Creating RouteCongInterface, finished
[12/10 02:47:12   5812s] 
[12/10 02:47:12   5812s] Creating Lib Analyzer ...
[12/10 02:47:12   5812s] 
[12/10 02:47:12   5812s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/10 02:47:12   5812s] Summary for sequential cells identification: 
[12/10 02:47:12   5812s]   Identified SBFF number: 148
[12/10 02:47:12   5812s]   Identified MBFF number: 0
[12/10 02:47:12   5812s]   Identified SB Latch number: 0
[12/10 02:47:12   5812s]   Identified MB Latch number: 0
[12/10 02:47:12   5812s]   Not identified SBFF number: 0
[12/10 02:47:12   5812s]   Not identified MBFF number: 0
[12/10 02:47:12   5812s]   Not identified SB Latch number: 0
[12/10 02:47:12   5812s]   Not identified MB Latch number: 0
[12/10 02:47:12   5812s]   Number of sequential cells which are not FFs: 106
[12/10 02:47:12   5812s]  Visiting view : slowView
[12/10 02:47:12   5812s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/10 02:47:12   5812s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/10 02:47:12   5812s]  Visiting view : fastView
[12/10 02:47:12   5812s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/10 02:47:12   5812s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/10 02:47:12   5812s] TLC MultiMap info (StdDelay):
[12/10 02:47:12   5812s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/10 02:47:12   5812s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/10 02:47:12   5812s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/10 02:47:12   5812s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/10 02:47:12   5812s]  Setting StdDelay to: 15.6ps
[12/10 02:47:12   5812s] 
[12/10 02:47:12   5812s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/10 02:47:12   5812s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/10 02:47:12   5812s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/10 02:47:12   5812s] Total number of usable buffers from Lib Analyzer: 40 ( BUFX1MA10TR BUFX1BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFHX2MA10TR BUFHX3MA10TR BUFHX2P5MA10TR BUFX4MA10TR BUFX4BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR BUFHX16MA10TR)
[12/10 02:47:12   5812s] Total number of usable inverters from Lib Analyzer: 28 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX1P4BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/10 02:47:12   5812s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/10 02:47:12   5812s] 
[12/10 02:47:12   5812s] {RT default_rc_corner 0 6 6 0}
[12/10 02:47:14   5814s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:36:54 mem=3976.9M
[12/10 02:47:14   5814s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:36:54 mem=3976.9M
[12/10 02:47:14   5814s] Creating Lib Analyzer, finished. 
[12/10 02:47:16   5816s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[12/10 02:47:16   5816s] **INFO: Disabling fanout fix in postRoute stage.
[12/10 02:47:16   5816s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4127.6M, EPOCH TIME: 1670662036.930203
[12/10 02:47:16   5816s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:4127.6M, EPOCH TIME: 1670662036.934260
[12/10 02:47:19   5819s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 02:47:19   5819s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[12/10 02:47:19   5819s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 02:47:19   5819s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/10 02:47:19   5819s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 02:47:19   5819s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/10 02:47:19   5821s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/10 02:47:19   5821s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 02:47:22   5823s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    29.04|     0.00|       0|       0|       0| 89.32%|          |         |
[12/10 02:47:22   5823s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/10 02:47:22   5823s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/10 02:47:22   5823s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/10 02:47:22   5824s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    29.04|     0.00|       0|       0|       0| 89.32%| 0:00:00.0|  4272.4M|
[12/10 02:47:22   5824s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/10 02:47:22   5824s] 
[12/10 02:47:22   5824s] *** Finish DRV Fixing (cpu=0:00:07.3 real=0:00:06.0 mem=4272.4M) ***
[12/10 02:47:22   5824s] 
[12/10 02:47:22   5824s] Begin: glitch net info
[12/10 02:47:23   5824s] glitch slack range: number of glitch nets
[12/10 02:47:23   5824s] glitch slack < -0.32 : 0
[12/10 02:47:23   5824s] -0.32 < glitch slack < -0.28 : 0
[12/10 02:47:23   5824s] -0.28 < glitch slack < -0.24 : 0
[12/10 02:47:23   5824s] -0.24 < glitch slack < -0.2 : 0
[12/10 02:47:23   5824s] -0.2 < glitch slack < -0.16 : 0
[12/10 02:47:23   5824s] -0.16 < glitch slack < -0.12 : 0
[12/10 02:47:23   5824s] -0.12 < glitch slack < -0.08 : 0
[12/10 02:47:23   5824s] -0.08 < glitch slack < -0.04 : 0
[12/10 02:47:23   5824s] -0.04 < glitch slack : 0
[12/10 02:47:23   5824s] End: glitch net info
[12/10 02:47:23   5824s] Total-nets :: 155570, Stn-nets :: 0, ratio :: 0 %
[12/10 02:47:23   5824s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4180.5M, EPOCH TIME: 1670662043.183017
[12/10 02:47:23   5824s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.028, REAL:0.028, MEM:4053.5M, EPOCH TIME: 1670662043.211156
[12/10 02:47:23   5824s] TotalInstCnt at PhyDesignMc Destruction: 154,547
[12/10 02:47:23   5824s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1561211.18
[12/10 02:47:23   5824s] *** DrvOpt #9 [finish] : cpu/real = 0:00:16.0/0:00:13.7 (1.2), totSession cpu/real = 1:37:04.8/0:41:25.2 (2.3), mem = 4053.5M
[12/10 02:47:23   5824s] 
[12/10 02:47:23   5824s] =============================================================================================
[12/10 02:47:23   5824s]  Step TAT Report for DrvOpt #9                                                  21.10-p004_1
[12/10 02:47:23   5824s] =============================================================================================
[12/10 02:47:23   5824s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:47:23   5824s] ---------------------------------------------------------------------------------------------
[12/10 02:47:23   5824s] [ SlackTraversorInit     ]      1   0:00:01.6  (  11.7 % )     0:00:01.6 /  0:00:01.8    1.1
[12/10 02:47:23   5824s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[12/10 02:47:23   5824s] [ LibAnalyzerInit        ]      1   0:00:01.7  (  12.8 % )     0:00:01.7 /  0:00:01.8    1.0
[12/10 02:47:23   5824s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:47:23   5824s] [ PlacerInterfaceInit    ]      1   0:00:01.2  (   8.5 % )     0:00:01.2 /  0:00:01.9    1.6
[12/10 02:47:23   5824s] [ RouteCongInterfaceInit ]      1   0:00:00.8  (   5.9 % )     0:00:00.8 /  0:00:00.8    1.0
[12/10 02:47:23   5824s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/10 02:47:23   5824s] [ DrvFindVioNets         ]      2   0:00:00.5  (   3.6 % )     0:00:00.5 /  0:00:01.8    3.7
[12/10 02:47:23   5824s] [ DrvComputeSummary      ]      2   0:00:03.1  (  22.9 % )     0:00:03.1 /  0:00:03.1    1.0
[12/10 02:47:23   5824s] [ ReportGlitchViolation  ]      1   0:00:00.5  (   3.3 % )     0:00:00.5 /  0:00:00.5    1.0
[12/10 02:47:23   5824s] [ MISC                   ]          0:00:04.0  (  29.5 % )     0:00:04.0 /  0:00:04.0    1.0
[12/10 02:47:23   5824s] ---------------------------------------------------------------------------------------------
[12/10 02:47:23   5824s]  DrvOpt #9 TOTAL                    0:00:13.7  ( 100.0 % )     0:00:13.7 /  0:00:16.0    1.2
[12/10 02:47:23   5824s] ---------------------------------------------------------------------------------------------
[12/10 02:47:23   5824s] 
[12/10 02:47:23   5824s] drv optimizer changes nothing and skips refinePlace
[12/10 02:47:23   5824s] End: GigaOpt DRV Optimization
[12/10 02:47:23   5824s] **optDesign ... cpu = 0:03:38, real = 0:02:12, mem = 3598.1M, totSessionCpu=1:37:05 **
[12/10 02:47:23   5824s] *info:
[12/10 02:47:23   5824s] **INFO: Completed fixing DRV (CPU Time = 0:00:16, Mem = 4053.53M).
[12/10 02:47:23   5825s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4053.5M, EPOCH TIME: 1670662043.419838
[12/10 02:47:23   5825s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.149, REAL:0.150, MEM:4053.5M, EPOCH TIME: 1670662043.569950
[12/10 02:47:25   5829s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.27min real=0.23min mem=4053.5M)
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 29.043  | 33.171  | 33.171  | 29.043  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.316%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:03:43, real = 0:02:14, mem = 3595.4M, totSessionCpu=1:37:09 **
[12/10 02:47:28   5832s]   DRV Snapshot: (REF)
[12/10 02:47:28   5832s]          Tran DRV: 0 (0)
[12/10 02:47:28   5832s]           Cap DRV: 0 (0)
[12/10 02:47:28   5832s]        Fanout DRV: 0 (0)
[12/10 02:47:28   5832s]            Glitch: 0 (0)
[12/10 02:47:29   5834s]   Timing Snapshot: (REF)
[12/10 02:47:29   5834s]      Weighted WNS: 0.000
[12/10 02:47:29   5834s]       All  PG WNS: 0.000
[12/10 02:47:29   5834s]       High PG WNS: 0.000
[12/10 02:47:29   5834s]       All  PG TNS: 0.000
[12/10 02:47:29   5834s]       High PG TNS: 0.000
[12/10 02:47:29   5834s]       Low  PG TNS: 0.000
[12/10 02:47:29   5834s]    Category Slack: { [L, 29.043] [H, 33.171] [H, 33.171] }
[12/10 02:47:29   5834s] 
[12/10 02:47:29   5834s] **INFO: flowCheckPoint #9 OptimizationPreEco
[12/10 02:47:29   5834s] Running postRoute recovery in preEcoRoute mode
[12/10 02:47:29   5834s] **optDesign ... cpu = 0:03:48, real = 0:02:18, mem = 3530.5M, totSessionCpu=1:37:15 **
[12/10 02:47:32   5837s]   DRV Snapshot: (TGT)
[12/10 02:47:32   5837s]          Tran DRV: 0 (0)
[12/10 02:47:32   5837s]           Cap DRV: 0 (0)
[12/10 02:47:32   5837s]        Fanout DRV: 0 (0)
[12/10 02:47:32   5837s]            Glitch: 0 (0)
[12/10 02:47:32   5837s] Checking DRV degradation...
[12/10 02:47:32   5837s] 
[12/10 02:47:32   5837s] Recovery Manager:
[12/10 02:47:32   5837s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/10 02:47:32   5837s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/10 02:47:32   5837s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/10 02:47:32   5837s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/10 02:47:32   5837s] 
[12/10 02:47:32   5837s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/10 02:47:32   5837s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:03, real=0:00:03, mem=4008.12M, totSessionCpu=1:37:18).
[12/10 02:47:32   5837s] **optDesign ... cpu = 0:03:52, real = 0:02:21, mem = 3530.8M, totSessionCpu=1:37:18 **
[12/10 02:47:32   5837s] 
[12/10 02:47:34   5841s]   DRV Snapshot: (REF)
[12/10 02:47:34   5841s]          Tran DRV: 0 (0)
[12/10 02:47:34   5841s]           Cap DRV: 0 (0)
[12/10 02:47:34   5841s]        Fanout DRV: 0 (0)
[12/10 02:47:34   5841s]            Glitch: 0 (0)
[12/10 02:47:34   5841s] Skipping post route harden opt
[12/10 02:47:34   5841s] ### Creating LA Mngr. totSessionCpu=1:37:21 mem=4105.5M
[12/10 02:47:34   5841s] ### Creating LA Mngr, finished. totSessionCpu=1:37:21 mem=4105.5M
[12/10 02:47:34   5841s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4105.5M, EPOCH TIME: 1670662054.433132
[12/10 02:47:34   5841s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.101, REAL:0.101, MEM:4105.5M, EPOCH TIME: 1670662054.534241
[12/10 02:47:36   5845s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 29.043  | 33.171  | 33.171  | 29.043  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.316%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:03:59, real = 0:02:25, mem = 3524.8M, totSessionCpu=1:37:26 **
[12/10 02:47:36   5845s] **INFO: flowCheckPoint #10 GlobalDetailRoute
[12/10 02:47:36   5845s] Running refinePlace -preserveRouting true -hardFence false
[12/10 02:47:36   5845s] Enhanced MH flow has been turned off for floorplan mode.
[12/10 02:47:36   5845s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3997.0M, EPOCH TIME: 1670662056.812638
[12/10 02:47:36   5845s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3997.0M, EPOCH TIME: 1670662056.812703
[12/10 02:47:36   5845s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3997.0M, EPOCH TIME: 1670662056.812774
[12/10 02:47:36   5845s] z: 2, totalTracks: 1
[12/10 02:47:36   5845s] z: 4, totalTracks: 1
[12/10 02:47:36   5845s] z: 6, totalTracks: 1
[12/10 02:47:36   5845s] z: 8, totalTracks: 1
[12/10 02:47:36   5845s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3997.0M, EPOCH TIME: 1670662056.961522
[12/10 02:47:37   5845s] 
[12/10 02:47:37   5845s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:47:37   5846s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.106, REAL:0.107, MEM:3997.0M, EPOCH TIME: 1670662057.068291
[12/10 02:47:37   5846s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3997.0MB).
[12/10 02:47:37   5846s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.294, REAL:0.295, MEM:3997.0M, EPOCH TIME: 1670662057.108152
[12/10 02:47:37   5846s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.294, REAL:0.295, MEM:3997.0M, EPOCH TIME: 1670662057.108186
[12/10 02:47:37   5846s] TDRefine: refinePlace mode is spiral
[12/10 02:47:37   5846s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1561211.15
[12/10 02:47:37   5846s] OPERPROF:   Starting RefinePlace at level 2, MEM:3997.0M, EPOCH TIME: 1670662057.108269
[12/10 02:47:37   5846s] *** Starting refinePlace (1:37:26 mem=3997.0M) ***
[12/10 02:47:37   5846s] Total net bbox length = 2.694e+06 (1.425e+06 1.269e+06) (ext = 1.197e+03)
[12/10 02:47:37   5846s] 
[12/10 02:47:37   5846s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:47:37   5846s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/10 02:47:37   5846s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/10 02:47:37   5846s] Type 'man IMPSP-5140' for more detail.
[12/10 02:47:37   5846s] **WARN: (IMPSP-315):	Found 166907 instances insts with no PG Term connections.
[12/10 02:47:37   5846s] Type 'man IMPSP-315' for more detail.
[12/10 02:47:37   5846s] (I)      Default power domain name = toplevel_498
[12/10 02:47:37   5846s] .Default power domain name = toplevel_498
[12/10 02:47:37   5846s] .OPERPROF:     Starting RefinePlace2 at level 3, MEM:3997.0M, EPOCH TIME: 1670662057.434566
[12/10 02:47:37   5846s] Starting refinePlace ...
[12/10 02:47:37   5846s] Default power domain name = toplevel_498
[12/10 02:47:37   5846s] .One DDP V2 for no tweak run.
[12/10 02:47:37   5846s] Default power domain name = toplevel_498
[12/10 02:47:37   5846s] .  Spread Effort: high, post-route mode, useDDP on.
[12/10 02:47:37   5846s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=4043.4MB) @(1:37:26 - 1:37:27).
[12/10 02:47:37   5846s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/10 02:47:38   5847s] wireLenOptFixPriorityInst 30701 inst fixed
[12/10 02:47:38   5847s] 
[12/10 02:47:38   5847s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/10 02:47:39   5850s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/10 02:47:39   5850s] [CPU] RefinePlace/Spiral (cpu=0:00:00.9, real=0:00:00.0)
[12/10 02:47:39   5850s] [CPU] RefinePlace/Commit (cpu=0:00:01.7, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.7, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/10 02:47:39   5850s] [CPU] RefinePlace/Legalization (cpu=0:00:03.3, real=0:00:01.0, mem=4044.9MB) @(1:37:27 - 1:37:30).
[12/10 02:47:40   5850s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/10 02:47:40   5850s] 	Runtime: CPU: 0:00:04.0 REAL: 0:00:03.0 MEM: 4044.9MB
[12/10 02:47:40   5850s] Statistics of distance of Instance movement in refine placement:
[12/10 02:47:40   5850s]   maximum (X+Y) =         0.00 um
[12/10 02:47:40   5850s]   mean    (X+Y) =         0.00 um
[12/10 02:47:40   5850s] Summary Report:
[12/10 02:47:40   5850s] Instances move: 0 (out of 154192 movable)
[12/10 02:47:40   5850s] Instances flipped: 0
[12/10 02:47:40   5850s] Mean displacement: 0.00 um
[12/10 02:47:40   5850s] Max displacement: 0.00 um 
[12/10 02:47:40   5850s] Total instances moved : 0
[12/10 02:47:40   5850s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:4.018, REAL:2.637, MEM:4044.9M, EPOCH TIME: 1670662060.071988
[12/10 02:47:40   5850s] Total net bbox length = 2.694e+06 (1.425e+06 1.269e+06) (ext = 1.197e+03)
[12/10 02:47:40   5850s] Runtime: CPU: 0:00:04.3 REAL: 0:00:03.0 MEM: 4044.9MB
[12/10 02:47:40   5850s] [CPU] RefinePlace/total (cpu=0:00:04.3, real=0:00:03.0, mem=4044.9MB) @(1:37:26 - 1:37:30).
[12/10 02:47:40   5850s] *** Finished refinePlace (1:37:31 mem=4044.9M) ***
[12/10 02:47:40   5850s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1561211.15
[12/10 02:47:40   5850s] OPERPROF:   Finished RefinePlace at level 2, CPU:4.442, REAL:3.064, MEM:4044.9M, EPOCH TIME: 1670662060.172660
[12/10 02:47:40   5850s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4044.9M, EPOCH TIME: 1670662060.172696
[12/10 02:47:40   5850s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.029, REAL:0.029, MEM:3992.9M, EPOCH TIME: 1670662060.201729
[12/10 02:47:40   5850s] OPERPROF: Finished RefinePlace2 at level 1, CPU:4.765, REAL:3.389, MEM:3992.9M, EPOCH TIME: 1670662060.201855
[12/10 02:47:40   5850s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3992.9M, EPOCH TIME: 1670662060.206599
[12/10 02:47:40   5850s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3992.9M, EPOCH TIME: 1670662060.210920
[12/10 02:47:40   5850s] z: 2, totalTracks: 1
[12/10 02:47:40   5850s] z: 4, totalTracks: 1
[12/10 02:47:40   5850s] z: 6, totalTracks: 1
[12/10 02:47:40   5850s] z: 8, totalTracks: 1
[12/10 02:47:40   5850s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3992.9M, EPOCH TIME: 1670662060.289706
[12/10 02:47:40   5850s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.087, REAL:0.088, MEM:3992.9M, EPOCH TIME: 1670662060.377322
[12/10 02:47:40   5850s] All LLGs are deleted
[12/10 02:47:40   5850s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3992.9M, EPOCH TIME: 1670662060.377447
[12/10 02:47:40   5850s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:3992.9M, EPOCH TIME: 1670662060.378048
[12/10 02:47:40   5850s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3992.9M, EPOCH TIME: 1670662060.440268
[12/10 02:47:40   5850s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3992.9M, EPOCH TIME: 1670662060.440566
[12/10 02:47:40   5850s] Core basic site is TSMC65ADV10TSITE
[12/10 02:47:40   5850s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:3992.9M, EPOCH TIME: 1670662060.451676
[12/10 02:47:40   5852s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:1.246, REAL:0.329, MEM:3992.9M, EPOCH TIME: 1670662060.780735
[12/10 02:47:40   5852s] SiteArray: non-trimmed site array dimensions = 412 x 4125
[12/10 02:47:40   5852s] SiteArray: use 7,172,096 bytes
[12/10 02:47:40   5852s] SiteArray: current memory after site array memory allocation 3992.9M
[12/10 02:47:40   5852s] SiteArray: FP blocked sites are writable
[12/10 02:47:40   5852s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:1.314, REAL:0.385, MEM:3992.9M, EPOCH TIME: 1670662060.825764
[12/10 02:47:40   5852s] 
[12/10 02:47:40   5852s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/10 02:47:40   5852s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:1.378, REAL:0.450, MEM:3992.9M, EPOCH TIME: 1670662060.889837
[12/10 02:47:40   5852s] [CPU] DPlace-Init (cpu=0:00:01.6, real=0:00:00.0, mem=3992.9MB).
[12/10 02:47:40   5852s] OPERPROF:   Finished DPlace-Init at level 2, CPU:1.635, REAL:0.708, MEM:3992.9M, EPOCH TIME: 1670662060.918700
[12/10 02:47:40   5852s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3992.9M, EPOCH TIME: 1670662060.918737
[12/10 02:47:42   5853s]   Signal wire search tree: 3075220 elements. (cpu=0:00:01.5, mem=0.0M)
[12/10 02:47:42   5853s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:1.526, REAL:1.534, MEM:3992.9M, EPOCH TIME: 1670662062.452268
[12/10 02:47:43   5854s] Restore filler instances time, CPU:0.536s,REAL:0.538s.
[12/10 02:47:43   5854s] *INFO: Total 42954 filler insts restored.
[12/10 02:47:43   5854s] For 42954 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[12/10 02:47:43   5854s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3992.9M, EPOCH TIME: 1670662063.405866
[12/10 02:47:43   5854s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:3992.9M, EPOCH TIME: 1670662063.405987
[12/10 02:47:43   5854s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3992.9M, EPOCH TIME: 1670662063.649360
[12/10 02:47:43   5854s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3992.9M, EPOCH TIME: 1670662063.649497
[12/10 02:47:43   5854s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3992.9M, EPOCH TIME: 1670662063.700186
[12/10 02:47:43   5854s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3992.9M, EPOCH TIME: 1670662063.703711
[12/10 02:47:43   5854s] AddFiller init all instances time CPU:0.012, REAL:0.012
[12/10 02:47:43   5855s] AddFiller main function time CPU:0.061, REAL:0.028
[12/10 02:47:43   5855s] Filler instance commit time CPU:0.000, REAL:0.000
[12/10 02:47:43   5855s] *INFO: Adding fillers to top-module.
[12/10 02:47:43   5855s] *INFO:   Added 0 filler inst  (cell FILL128A10TR / prefix FILL).
[12/10 02:47:43   5855s] *INFO:   Added 12 filler insts (cell FILL64A10TR / prefix FILL).
[12/10 02:47:43   5855s] *INFO:   Added 363 filler insts (cell FILL32A10TR / prefix FILL).
[12/10 02:47:43   5855s] *INFO:   Added 2672 filler insts (cell FILL16A10TR / prefix FILL).
[12/10 02:47:43   5855s] *INFO:   Added 6237 filler insts (cell FILLCAP8A10TR / prefix FILL).
[12/10 02:47:43   5855s] *INFO:   Added 9127 filler insts (cell FILL4A10TR / prefix FILL).
[12/10 02:47:43   5855s] *INFO:   Added 11614 filler insts (cell FILL2A10TR / prefix FILL).
[12/10 02:47:43   5855s] *INFO:   Added 12929 filler insts (cell FILL1A10TR / prefix FILL).
[12/10 02:47:43   5855s] *INFO: Swapped 0 special filler inst. 
[12/10 02:47:43   5855s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.087, REAL:0.052, MEM:3992.9M, EPOCH TIME: 1670662063.755339
[12/10 02:47:43   5855s] *INFO: Total 42954 filler insts added - prefix FILL (CPU: 0:00:04.5).
[12/10 02:47:43   5855s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.091, REAL:0.055, MEM:3992.9M, EPOCH TIME: 1670662063.755440
[12/10 02:47:43   5855s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3992.9M, EPOCH TIME: 1670662063.755471
[12/10 02:47:43   5855s] For 0 new insts, *** Applied 0 GNC rules.
[12/10 02:47:43   5855s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.005, REAL:0.005, MEM:3992.9M, EPOCH TIME: 1670662063.760322
[12/10 02:47:43   5855s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.146, REAL:0.111, MEM:3992.9M, EPOCH TIME: 1670662063.760400
[12/10 02:47:43   5855s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.146, REAL:0.111, MEM:3992.9M, EPOCH TIME: 1670662063.760426
[12/10 02:47:43   5855s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3992.9M, EPOCH TIME: 1670662063.760454
[12/10 02:47:43   5855s] OPERPROF:     Starting spSiteCleanup(false) at level 3, MEM:3992.9M, EPOCH TIME: 1670662063.782615
[12/10 02:47:43   5855s] OPERPROF:     Finished spSiteCleanup(false) at level 3, CPU:0.071, REAL:0.071, MEM:3992.9M, EPOCH TIME: 1670662063.854110
[12/10 02:47:43   5855s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.104, REAL:0.105, MEM:3992.9M, EPOCH TIME: 1670662063.865241
[12/10 02:47:43   5855s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:4.608, REAL:3.659, MEM:3992.9M, EPOCH TIME: 1670662063.865405
[12/10 02:47:43   5855s] -routeWithEco false                       # bool, default=false
[12/10 02:47:43   5855s] -routeWithEco true                        # bool, default=false, user setting
[12/10 02:47:43   5855s] -routeSelectedNetOnly false               # bool, default=false
[12/10 02:47:43   5855s] -routeWithTimingDriven false              # bool, default=false
[12/10 02:47:43   5855s] -routeWithSiDriven false                  # bool, default=false
[12/10 02:47:44   5855s] Existing Dirty Nets : 0
[12/10 02:47:44   5855s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[12/10 02:47:44   5855s] Reset Dirty Nets : 0
[12/10 02:47:44   5855s] *** EcoRoute #2 [begin] : totSession cpu/real = 1:37:35.5/0:41:46.1 (2.3), mem = 3992.9M
[12/10 02:47:44   5855s] 
[12/10 02:47:44   5855s] globalDetailRoute
[12/10 02:47:44   5855s] 
[12/10 02:47:44   5855s] #Start globalDetailRoute on Sat Dec 10 02:47:44 2022
[12/10 02:47:44   5855s] #
[12/10 02:47:44   5855s] ### Time Record (globalDetailRoute) is installed.
[12/10 02:47:44   5855s] ### Time Record (Pre Callback) is installed.
[12/10 02:47:44   5855s] Closing parasitic data file '/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d': 155773 access done (mem: 4008.887M)
[12/10 02:47:44   5855s] ### Time Record (Pre Callback) is uninstalled.
[12/10 02:47:44   5855s] ### Time Record (DB Import) is installed.
[12/10 02:47:44   5855s] ### Time Record (Timing Data Generation) is installed.
[12/10 02:47:44   5855s] ### Time Record (Timing Data Generation) is uninstalled.
[12/10 02:47:45   5857s] ### Net info: total nets: 158052
[12/10 02:47:45   5857s] ### Net info: dirty nets: 0
[12/10 02:47:45   5857s] ### Net info: marked as disconnected nets: 0
[12/10 02:47:46   5861s] #num needed restored net=0
[12/10 02:47:46   5861s] #need_extraction net=0 (total=158052)
[12/10 02:47:46   5861s] ### Net info: fully routed nets: 155572
[12/10 02:47:46   5861s] ### Net info: trivial (< 2 pins) nets: 2480
[12/10 02:47:46   5861s] ### Net info: unrouted nets: 0
[12/10 02:47:46   5861s] ### Net info: re-extraction nets: 0
[12/10 02:47:46   5861s] ### Net info: ignored nets: 0
[12/10 02:47:46   5861s] ### Net info: skip routing nets: 0
[12/10 02:47:46   5861s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/10 02:47:46   5861s] #WARNING (NRDB-2005) SPECIAL_NET vss has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/10 02:47:47   5863s] ### import design signature (154): route=240411291 fixed_route=916485281 flt_obj=0 vio=1976649536 swire=282492057 shield_wire=1 net_attr=1261279394 dirty_area=0 del_dirty_area=0 cell=813309043 placement=1321260257 pin_access=1012421657 inst_pattern=1
[12/10 02:47:47   5863s] ### Time Record (DB Import) is uninstalled.
[12/10 02:47:47   5863s] #NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
[12/10 02:47:47   5863s] #RTESIG:78da8d923d4fc330108699f91527b74390dae2731cc7190b0209a9822a2aac95214e1529
[12/10 02:47:47   5863s] #       7590e30cfdf7b861484124c6d36bdd73ef7de866f3b7871c08c315d2e527a57c8ff09c33
[12/10 02:47:47   5863s] #       a409154b4c38bf65b8f7a1d73b723d9bbf6c772ccda05475ab217a6f9a7a01c5c9a863f5
[12/10 02:47:47   5863s] #       01852e55573b68b5739539dc7ce322954054e71a0291d3d6287b5a40d76afb8bcb62f1d3
[12/10 02:47:47   5863s] #       f60f06b96080c94ad0f383a8ac1be5464829c376098dff01090c43692280b44e9942d9c2
[12/10 02:47:47   5863s] #       4faa4d771c235320a6317a9a12149ced266bca5404992c66401e9f361b5fad75d6474638
[12/10 02:47:47   5863s] #       cec343667e13bd1932b946bacbe1fc117cd0311b348a41dfafb717191709977c2f437dfa
[12/10 02:47:47   5863s] #       0308f72939909e9a7663942108882ae3f441db11c66f30b06546793cc15c7d0177ca016d
[12/10 02:47:47   5863s] #
[12/10 02:47:47   5863s] #Skip comparing routing design signature in db-snapshot flow
[12/10 02:47:47   5863s] ### Time Record (Data Preparation) is installed.
[12/10 02:47:47   5864s] #RTESIG:78da8d92314fc330108599f91527b74390dae2731c27190b0209a9822a2aac95214e1529
[12/10 02:47:47   5864s] #       7590e30cfdf7b86148404d5c4fcfbaefde9d9f3c9b7f3c654018ae902ebf29e57b84d78c
[12/10 02:47:47   5864s] #       218da85862c4f93dc3bd2bbd3f90dbd9fc6dbb63710a85ac1a05c1675d570bc84f5a1ecb
[12/10 02:47:47   5864s] #       2fc85521dbca42a3ac2df5e1ee1717710244b6b626105865b434a705b48d32ffb834147f
[12/10 02:47:47   5864s] #       6d2f30c805038c56829e0f0445554b3b422689df2ea2e11590403f1447024863a5cea5c9
[12/10 02:47:47   5864s] #       dd4b956e8f63640c44d75a4d53828235edf4cc3402d26de6ac1a6b5ce93298c4c26b9686
[12/10 02:47:47   5864s] #       0cc8f3cb66e3f14a39f7a791bac83a3364c91ae92e83f345f05e87acd7287afdb8de0e3a
[12/10 02:47:47   5864s] #       060d43be93be3ddd4ff1ef99f0ab1264942108084a6dd5419911c625e84999511e4e3037
[12/10 02:47:47   5864s] #       3fd1470e27
[12/10 02:47:47   5864s] #
[12/10 02:47:47   5864s] ### Time Record (Data Preparation) is uninstalled.
[12/10 02:47:47   5864s] ### Time Record (Global Routing) is installed.
[12/10 02:47:47   5864s] ### Time Record (Global Routing) is uninstalled.
[12/10 02:47:48   5864s] #Total number of trivial nets (e.g. < 2 pins) = 2480 (skipped).
[12/10 02:47:48   5864s] #Total number of routable nets = 155572.
[12/10 02:47:48   5864s] #Total number of nets in the design = 158052.
[12/10 02:47:48   5864s] #155572 routable nets have routed wires.
[12/10 02:47:48   5864s] #356 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/10 02:47:48   5864s] #No nets have been global routed.
[12/10 02:47:48   5864s] #Using multithreading with 4 threads.
[12/10 02:47:48   5864s] ### Time Record (Data Preparation) is installed.
[12/10 02:47:48   5865s] #Start routing data preparation on Sat Dec 10 02:47:48 2022
[12/10 02:47:48   5865s] #
[12/10 02:47:49   5865s] #Minimum voltage of a net in the design = 0.000.
[12/10 02:47:49   5865s] #Maximum voltage of a net in the design = 1.100.
[12/10 02:47:49   5865s] #Voltage range [0.000 - 1.100] has 158050 nets.
[12/10 02:47:49   5865s] #Voltage range [0.000 - 0.000] has 1 net.
[12/10 02:47:49   5865s] #Voltage range [0.900 - 1.100] has 1 net.
[12/10 02:47:49   5866s] ### Time Record (Cell Pin Access) is installed.
[12/10 02:47:49   5866s] #Initial pin access analysis.
[12/10 02:47:49   5866s] #Detail pin access analysis.
[12/10 02:47:49   5866s] ### Time Record (Cell Pin Access) is uninstalled.
[12/10 02:47:51   5868s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/10 02:47:51   5868s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/10 02:47:51   5868s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/10 02:47:51   5868s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/10 02:47:51   5868s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/10 02:47:51   5868s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/10 02:47:51   5868s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/10 02:47:51   5868s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/10 02:47:51   5868s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/10 02:47:51   5868s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3449.12 (MB), peak = 3691.89 (MB)
[12/10 02:47:52   5869s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[12/10 02:47:53   5871s] #Regenerating Ggrids automatically.
[12/10 02:47:53   5871s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/10 02:47:53   5871s] #Using automatically generated G-grids.
[12/10 02:47:55   5872s] #Done routing data preparation.
[12/10 02:47:55   5872s] #cpu time = 00:00:08, elapsed time = 00:00:07, memory = 3451.77 (MB), peak = 3691.89 (MB)
[12/10 02:47:55   5873s] #Found 0 nets for post-route si or timing fixing.
[12/10 02:47:56   5874s] #
[12/10 02:47:56   5874s] #Finished routing data preparation on Sat Dec 10 02:47:56 2022
[12/10 02:47:56   5874s] #
[12/10 02:47:56   5874s] #Cpu time = 00:00:09
[12/10 02:47:56   5874s] #Elapsed time = 00:00:08
[12/10 02:47:56   5874s] #Increased memory = 7.40 (MB)
[12/10 02:47:56   5874s] #Total memory = 3451.77 (MB)
[12/10 02:47:56   5874s] #Peak memory = 3691.89 (MB)
[12/10 02:47:56   5874s] #
[12/10 02:47:56   5874s] ### Time Record (Data Preparation) is uninstalled.
[12/10 02:47:56   5874s] ### Time Record (Global Routing) is installed.
[12/10 02:47:56   5874s] #
[12/10 02:47:56   5874s] #Start global routing on Sat Dec 10 02:47:56 2022
[12/10 02:47:56   5874s] #
[12/10 02:47:56   5874s] #
[12/10 02:47:56   5874s] #Start global routing initialization on Sat Dec 10 02:47:56 2022
[12/10 02:47:56   5874s] #
[12/10 02:47:56   5874s] #WARNING (NRGR-22) Design is already detail routed.
[12/10 02:47:56   5874s] ### Time Record (Global Routing) is uninstalled.
[12/10 02:47:56   5874s] ### Time Record (Data Preparation) is installed.
[12/10 02:47:56   5874s] ### Time Record (Data Preparation) is uninstalled.
[12/10 02:47:58   5876s] ### track-assign external-init starts on Sat Dec 10 02:47:58 2022 with memory = 3451.77 (MB), peak = 3691.89 (MB)
[12/10 02:47:58   5876s] ### Time Record (Track Assignment) is installed.
[12/10 02:47:58   5877s] ### Time Record (Track Assignment) is uninstalled.
[12/10 02:47:58   5877s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB --1.42 [4]--
[12/10 02:48:00   5880s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/10 02:48:00   5880s] #Cpu time = 00:00:16
[12/10 02:48:00   5880s] #Elapsed time = 00:00:13
[12/10 02:48:00   5880s] #Increased memory = 7.40 (MB)
[12/10 02:48:00   5880s] #Total memory = 3451.77 (MB)
[12/10 02:48:00   5880s] #Peak memory = 3691.89 (MB)
[12/10 02:48:00   5880s] #Using multithreading with 4 threads.
[12/10 02:48:01   5880s] ### Time Record (Detail Routing) is installed.
[12/10 02:48:02   5882s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/10 02:48:02   5884s] #
[12/10 02:48:02   5884s] #Start Detail Routing..
[12/10 02:48:02   5884s] #start initial detail routing ...
[12/10 02:48:03   5884s] ### Design has 0 dirty nets, has valid drcs
[12/10 02:48:03   5885s] #    completing 10% with 4 violations
[12/10 02:48:03   5885s] #    elapsed time = 00:00:01, memory = 3452.23 (MB)
[12/10 02:48:03   5885s] #    completing 20% with 4 violations
[12/10 02:48:03   5885s] #    elapsed time = 00:00:01, memory = 3452.23 (MB)
[12/10 02:48:04   5886s] #    completing 30% with 4 violations
[12/10 02:48:04   5886s] #    elapsed time = 00:00:01, memory = 3452.23 (MB)
[12/10 02:48:04   5886s] #    completing 40% with 4 violations
[12/10 02:48:04   5886s] #    elapsed time = 00:00:01, memory = 3452.23 (MB)
[12/10 02:48:04   5886s] #    completing 50% with 4 violations
[12/10 02:48:04   5886s] #    elapsed time = 00:00:01, memory = 3452.23 (MB)
[12/10 02:48:04   5887s] #    completing 60% with 4 violations
[12/10 02:48:04   5887s] #    elapsed time = 00:00:01, memory = 3452.23 (MB)
[12/10 02:48:04   5887s] #    completing 70% with 4 violations
[12/10 02:48:04   5887s] #    elapsed time = 00:00:01, memory = 3452.23 (MB)
[12/10 02:48:04   5887s] #    completing 80% with 4 violations
[12/10 02:48:04   5887s] #    elapsed time = 00:00:02, memory = 3452.23 (MB)
[12/10 02:48:04   5888s] #    completing 90% with 4 violations
[12/10 02:48:04   5888s] #    elapsed time = 00:00:02, memory = 3452.23 (MB)
[12/10 02:48:04   5888s] #    completing 100% with 4 violations
[12/10 02:48:04   5888s] #    elapsed time = 00:00:02, memory = 3452.23 (MB)
[12/10 02:48:05   5890s] #   number of violations = 4
[12/10 02:48:05   5890s] #
[12/10 02:48:05   5890s] #    By Layer and Type :
[12/10 02:48:05   5890s] #	         MetSpc   Totals
[12/10 02:48:05   5890s] #	M1            0        0
[12/10 02:48:05   5890s] #	M2            0        0
[12/10 02:48:05   5890s] #	M3            2        2
[12/10 02:48:05   5890s] #	M4            2        2
[12/10 02:48:05   5890s] #	Totals        4        4
[12/10 02:48:05   5890s] #cpu time = 00:00:06, elapsed time = 00:00:02, memory = 3452.13 (MB), peak = 3691.89 (MB)
[12/10 02:48:09   5905s] #start 1st optimization iteration ...
[12/10 02:48:09   5906s] #   number of violations = 4
[12/10 02:48:09   5906s] #
[12/10 02:48:09   5906s] #    By Layer and Type :
[12/10 02:48:09   5906s] #	         MetSpc   Totals
[12/10 02:48:09   5906s] #	M1            0        0
[12/10 02:48:09   5906s] #	M2            0        0
[12/10 02:48:09   5906s] #	M3            2        2
[12/10 02:48:09   5906s] #	M4            2        2
[12/10 02:48:09   5906s] #	Totals        4        4
[12/10 02:48:09   5906s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3450.69 (MB), peak = 3691.89 (MB)
[12/10 02:48:09   5906s] #start 2nd optimization iteration ...
[12/10 02:48:10   5907s] #   number of violations = 3
[12/10 02:48:10   5907s] #
[12/10 02:48:10   5907s] #    By Layer and Type :
[12/10 02:48:10   5907s] #	         MetSpc   EOLSpc   Totals
[12/10 02:48:10   5907s] #	M1            0        0        0
[12/10 02:48:10   5907s] #	M2            0        0        0
[12/10 02:48:10   5907s] #	M3            1        1        2
[12/10 02:48:10   5907s] #	M4            1        0        1
[12/10 02:48:10   5907s] #	Totals        2        1        3
[12/10 02:48:10   5907s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3450.58 (MB), peak = 3691.89 (MB)
[12/10 02:48:10   5907s] #start 3rd optimization iteration ...
[12/10 02:48:10   5909s] #   number of violations = 3
[12/10 02:48:10   5909s] #
[12/10 02:48:10   5909s] #    By Layer and Type :
[12/10 02:48:10   5909s] #	         MetSpc   EOLSpc   Totals
[12/10 02:48:10   5909s] #	M1            0        0        0
[12/10 02:48:10   5909s] #	M2            0        0        0
[12/10 02:48:10   5909s] #	M3            1        1        2
[12/10 02:48:10   5909s] #	M4            1        0        1
[12/10 02:48:10   5909s] #	Totals        2        1        3
[12/10 02:48:10   5909s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3450.78 (MB), peak = 3691.89 (MB)
[12/10 02:48:10   5909s] #start 4th optimization iteration ...
[12/10 02:48:11   5910s] #   number of violations = 4
[12/10 02:48:11   5910s] #
[12/10 02:48:11   5910s] #    By Layer and Type :
[12/10 02:48:11   5910s] #	         MetSpc   Totals
[12/10 02:48:11   5910s] #	M1            0        0
[12/10 02:48:11   5910s] #	M2            0        0
[12/10 02:48:11   5910s] #	M3            2        2
[12/10 02:48:11   5910s] #	M4            2        2
[12/10 02:48:11   5910s] #	Totals        4        4
[12/10 02:48:11   5910s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3449.72 (MB), peak = 3691.89 (MB)
[12/10 02:48:11   5910s] #start 5th optimization iteration ...
[12/10 02:48:11   5911s] #   number of violations = 4
[12/10 02:48:11   5911s] #
[12/10 02:48:11   5911s] #    By Layer and Type :
[12/10 02:48:11   5911s] #	         MetSpc   Totals
[12/10 02:48:11   5911s] #	M1            0        0
[12/10 02:48:11   5911s] #	M2            0        0
[12/10 02:48:11   5911s] #	M3            2        2
[12/10 02:48:11   5911s] #	M4            2        2
[12/10 02:48:11   5911s] #	Totals        4        4
[12/10 02:48:11   5911s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3450.18 (MB), peak = 3691.89 (MB)
[12/10 02:48:11   5911s] #start 6th optimization iteration ...
[12/10 02:48:12   5913s] #   number of violations = 4
[12/10 02:48:12   5913s] #
[12/10 02:48:12   5913s] #    By Layer and Type :
[12/10 02:48:12   5913s] #	         MetSpc   Totals
[12/10 02:48:12   5913s] #	M1            0        0
[12/10 02:48:12   5913s] #	M2            0        0
[12/10 02:48:12   5913s] #	M3            2        2
[12/10 02:48:12   5913s] #	M4            2        2
[12/10 02:48:12   5913s] #	Totals        4        4
[12/10 02:48:12   5913s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3450.03 (MB), peak = 3691.89 (MB)
[12/10 02:48:12   5913s] #start 7th optimization iteration ...
[12/10 02:48:12   5914s] #   number of violations = 4
[12/10 02:48:12   5914s] #
[12/10 02:48:12   5914s] #    By Layer and Type :
[12/10 02:48:12   5914s] #	         MetSpc   Totals
[12/10 02:48:12   5914s] #	M1            0        0
[12/10 02:48:12   5914s] #	M2            0        0
[12/10 02:48:12   5914s] #	M3            2        2
[12/10 02:48:12   5914s] #	M4            2        2
[12/10 02:48:12   5914s] #	Totals        4        4
[12/10 02:48:12   5914s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3450.02 (MB), peak = 3691.89 (MB)
[12/10 02:48:12   5914s] #start 8th optimization iteration ...
[12/10 02:48:13   5916s] #   number of violations = 4
[12/10 02:48:13   5916s] #
[12/10 02:48:13   5916s] #    By Layer and Type :
[12/10 02:48:13   5916s] #	         MetSpc   Totals
[12/10 02:48:13   5916s] #	M1            0        0
[12/10 02:48:13   5916s] #	M2            0        0
[12/10 02:48:13   5916s] #	M3            2        2
[12/10 02:48:13   5916s] #	M4            2        2
[12/10 02:48:13   5916s] #	Totals        4        4
[12/10 02:48:13   5916s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3449.95 (MB), peak = 3691.89 (MB)
[12/10 02:48:13   5916s] #start 9th optimization iteration ...
[12/10 02:48:13   5917s] #   number of violations = 4
[12/10 02:48:13   5917s] #
[12/10 02:48:13   5917s] #    By Layer and Type :
[12/10 02:48:13   5917s] #	         MetSpc   Totals
[12/10 02:48:13   5917s] #	M1            0        0
[12/10 02:48:13   5917s] #	M2            0        0
[12/10 02:48:13   5917s] #	M3            2        2
[12/10 02:48:13   5917s] #	M4            2        2
[12/10 02:48:13   5917s] #	Totals        4        4
[12/10 02:48:13   5917s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3450.09 (MB), peak = 3691.89 (MB)
[12/10 02:48:13   5917s] #start 10th optimization iteration ...
[12/10 02:48:14   5918s] #   number of violations = 4
[12/10 02:48:14   5918s] #
[12/10 02:48:14   5918s] #    By Layer and Type :
[12/10 02:48:14   5918s] #	         MetSpc   Totals
[12/10 02:48:14   5918s] #	M1            0        0
[12/10 02:48:14   5918s] #	M2            0        0
[12/10 02:48:14   5918s] #	M3            2        2
[12/10 02:48:14   5918s] #	M4            2        2
[12/10 02:48:14   5918s] #	Totals        4        4
[12/10 02:48:14   5918s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3449.73 (MB), peak = 3691.89 (MB)
[12/10 02:48:14   5918s] #start 11th optimization iteration ...
[12/10 02:48:15   5920s] #   number of violations = 4
[12/10 02:48:15   5920s] #
[12/10 02:48:15   5920s] #    By Layer and Type :
[12/10 02:48:15   5920s] #	         MetSpc   Totals
[12/10 02:48:15   5920s] #	M1            0        0
[12/10 02:48:15   5920s] #	M2            0        0
[12/10 02:48:15   5920s] #	M3            2        2
[12/10 02:48:15   5920s] #	M4            2        2
[12/10 02:48:15   5920s] #	Totals        4        4
[12/10 02:48:15   5920s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3450.11 (MB), peak = 3691.89 (MB)
[12/10 02:48:15   5920s] #start 12th optimization iteration ...
[12/10 02:48:15   5921s] #   number of violations = 4
[12/10 02:48:15   5921s] #
[12/10 02:48:15   5921s] #    By Layer and Type :
[12/10 02:48:15   5921s] #	         MetSpc   Totals
[12/10 02:48:15   5921s] #	M1            0        0
[12/10 02:48:15   5921s] #	M2            0        0
[12/10 02:48:15   5921s] #	M3            2        2
[12/10 02:48:15   5921s] #	M4            2        2
[12/10 02:48:15   5921s] #	Totals        4        4
[12/10 02:48:15   5921s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3449.93 (MB), peak = 3691.89 (MB)
[12/10 02:48:15   5921s] #start 13th optimization iteration ...
[12/10 02:48:16   5923s] #   number of violations = 4
[12/10 02:48:16   5923s] #
[12/10 02:48:16   5923s] #    By Layer and Type :
[12/10 02:48:16   5923s] #	         MetSpc   Totals
[12/10 02:48:16   5923s] #	M1            0        0
[12/10 02:48:16   5923s] #	M2            0        0
[12/10 02:48:16   5923s] #	M3            2        2
[12/10 02:48:16   5923s] #	M4            2        2
[12/10 02:48:16   5923s] #	Totals        4        4
[12/10 02:48:16   5923s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3449.82 (MB), peak = 3691.89 (MB)
[12/10 02:48:16   5923s] #start 14th optimization iteration ...
[12/10 02:48:16   5924s] #   number of violations = 4
[12/10 02:48:16   5924s] #
[12/10 02:48:16   5924s] #    By Layer and Type :
[12/10 02:48:16   5924s] #	         MetSpc   Totals
[12/10 02:48:16   5924s] #	M1            0        0
[12/10 02:48:16   5924s] #	M2            0        0
[12/10 02:48:16   5924s] #	M3            2        2
[12/10 02:48:16   5924s] #	M4            2        2
[12/10 02:48:16   5924s] #	Totals        4        4
[12/10 02:48:16   5924s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3449.67 (MB), peak = 3691.89 (MB)
[12/10 02:48:16   5924s] #start 15th optimization iteration ...
[12/10 02:48:17   5926s] #   number of violations = 4
[12/10 02:48:17   5926s] #
[12/10 02:48:17   5926s] #    By Layer and Type :
[12/10 02:48:17   5926s] #	         MetSpc   Totals
[12/10 02:48:17   5926s] #	M1            0        0
[12/10 02:48:17   5926s] #	M2            0        0
[12/10 02:48:17   5926s] #	M3            2        2
[12/10 02:48:17   5926s] #	M4            2        2
[12/10 02:48:17   5926s] #	Totals        4        4
[12/10 02:48:17   5926s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3449.71 (MB), peak = 3691.89 (MB)
[12/10 02:48:17   5926s] #start 16th optimization iteration ...
[12/10 02:48:18   5927s] #   number of violations = 4
[12/10 02:48:18   5927s] #
[12/10 02:48:18   5927s] #    By Layer and Type :
[12/10 02:48:18   5927s] #	         MetSpc   Totals
[12/10 02:48:18   5927s] #	M1            0        0
[12/10 02:48:18   5927s] #	M2            0        0
[12/10 02:48:18   5927s] #	M3            2        2
[12/10 02:48:18   5927s] #	M4            2        2
[12/10 02:48:18   5927s] #	Totals        4        4
[12/10 02:48:18   5927s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3450.01 (MB), peak = 3691.89 (MB)
[12/10 02:48:18   5927s] #start 17th optimization iteration ...
[12/10 02:48:18   5929s] #   number of violations = 4
[12/10 02:48:18   5929s] #
[12/10 02:48:18   5929s] #    By Layer and Type :
[12/10 02:48:18   5929s] #	         MetSpc   Totals
[12/10 02:48:18   5929s] #	M1            0        0
[12/10 02:48:18   5929s] #	M2            0        0
[12/10 02:48:18   5929s] #	M3            2        2
[12/10 02:48:18   5929s] #	M4            2        2
[12/10 02:48:18   5929s] #	Totals        4        4
[12/10 02:48:18   5929s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3449.95 (MB), peak = 3691.89 (MB)
[12/10 02:48:18   5929s] #start 18th optimization iteration ...
[12/10 02:48:19   5930s] #   number of violations = 4
[12/10 02:48:19   5930s] #
[12/10 02:48:19   5930s] #    By Layer and Type :
[12/10 02:48:19   5930s] #	         MetSpc   Totals
[12/10 02:48:19   5930s] #	M1            0        0
[12/10 02:48:19   5930s] #	M2            0        0
[12/10 02:48:19   5930s] #	M3            2        2
[12/10 02:48:19   5930s] #	M4            2        2
[12/10 02:48:19   5930s] #	Totals        4        4
[12/10 02:48:19   5930s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3450.17 (MB), peak = 3691.89 (MB)
[12/10 02:48:19   5930s] #start 19th optimization iteration ...
[12/10 02:48:19   5932s] #   number of violations = 4
[12/10 02:48:19   5932s] #
[12/10 02:48:19   5932s] #    By Layer and Type :
[12/10 02:48:19   5932s] #	         MetSpc   Totals
[12/10 02:48:19   5932s] #	M1            0        0
[12/10 02:48:19   5932s] #	M2            0        0
[12/10 02:48:19   5932s] #	M3            2        2
[12/10 02:48:19   5932s] #	M4            2        2
[12/10 02:48:19   5932s] #	Totals        4        4
[12/10 02:48:19   5932s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3450.09 (MB), peak = 3691.89 (MB)
[12/10 02:48:19   5932s] #start 20th optimization iteration ...
[12/10 02:48:20   5933s] #   number of violations = 4
[12/10 02:48:20   5933s] #
[12/10 02:48:20   5933s] #    By Layer and Type :
[12/10 02:48:20   5933s] #	         MetSpc   Totals
[12/10 02:48:20   5933s] #	M1            0        0
[12/10 02:48:20   5933s] #	M2            0        0
[12/10 02:48:20   5933s] #	M3            2        2
[12/10 02:48:20   5933s] #	M4            2        2
[12/10 02:48:20   5933s] #	Totals        4        4
[12/10 02:48:20   5933s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3450.61 (MB), peak = 3691.89 (MB)
[12/10 02:48:20   5935s] #Complete Detail Routing.
[12/10 02:48:21   5935s] #Total number of nets with non-default rule or having extra spacing = 356
[12/10 02:48:21   5935s] #Total wire length = 3637390 um.
[12/10 02:48:21   5935s] #Total half perimeter of net bounding box = 2848678 um.
[12/10 02:48:21   5935s] #Total wire length on LAYER M1 = 10879 um.
[12/10 02:48:21   5935s] #Total wire length on LAYER M2 = 807538 um.
[12/10 02:48:21   5935s] #Total wire length on LAYER M3 = 1158577 um.
[12/10 02:48:21   5935s] #Total wire length on LAYER M4 = 930960 um.
[12/10 02:48:21   5935s] #Total wire length on LAYER M5 = 611632 um.
[12/10 02:48:21   5935s] #Total wire length on LAYER M6 = 117804 um.
[12/10 02:48:21   5935s] #Total wire length on LAYER M7 = 0 um.
[12/10 02:48:21   5935s] #Total wire length on LAYER M8 = 0 um.
[12/10 02:48:21   5935s] #Total wire length on LAYER M9 = 0 um.
[12/10 02:48:21   5935s] #Total number of vias = 1341691
[12/10 02:48:21   5935s] #Up-Via Summary (total 1341691):
[12/10 02:48:21   5935s] #           
[12/10 02:48:21   5935s] #-----------------------
[12/10 02:48:21   5935s] # M1             577658
[12/10 02:48:21   5935s] # M2             524812
[12/10 02:48:21   5935s] # M3             175603
[12/10 02:48:21   5935s] # M4              57641
[12/10 02:48:21   5935s] # M5               5977
[12/10 02:48:21   5935s] #-----------------------
[12/10 02:48:21   5935s] #               1341691 
[12/10 02:48:21   5935s] #
[12/10 02:48:21   5935s] #Total number of DRC violations = 4
[12/10 02:48:21   5935s] #Total number of violations on LAYER M1 = 0
[12/10 02:48:21   5935s] #Total number of violations on LAYER M2 = 0
[12/10 02:48:21   5935s] #Total number of violations on LAYER M3 = 2
[12/10 02:48:21   5935s] #Total number of violations on LAYER M4 = 2
[12/10 02:48:21   5935s] #Total number of violations on LAYER M5 = 0
[12/10 02:48:21   5935s] #Total number of violations on LAYER M6 = 0
[12/10 02:48:21   5935s] #Total number of violations on LAYER M7 = 0
[12/10 02:48:21   5935s] #Total number of violations on LAYER M8 = 0
[12/10 02:48:21   5935s] #Total number of violations on LAYER M9 = 0
[12/10 02:48:21   5936s] ### Time Record (Detail Routing) is uninstalled.
[12/10 02:48:21   5936s] #Cpu time = 00:00:56
[12/10 02:48:21   5936s] #Elapsed time = 00:00:20
[12/10 02:48:21   5936s] #Increased memory = -1.16 (MB)
[12/10 02:48:21   5936s] #Total memory = 3450.61 (MB)
[12/10 02:48:21   5936s] #Peak memory = 3691.89 (MB)
[12/10 02:48:21   5936s] ### Time Record (Antenna Fixing) is installed.
[12/10 02:48:21   5937s] #
[12/10 02:48:21   5937s] #start routing for process antenna violation fix ...
[12/10 02:48:22   5938s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/10 02:48:22   5939s] #
[12/10 02:48:22   5939s] #    By Layer and Type :
[12/10 02:48:22   5939s] #	         MetSpc   Totals
[12/10 02:48:22   5939s] #	M1            0        0
[12/10 02:48:22   5939s] #	M2            0        0
[12/10 02:48:22   5939s] #	M3            2        2
[12/10 02:48:22   5939s] #	M4            2        2
[12/10 02:48:22   5939s] #	Totals        4        4
[12/10 02:48:22   5939s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3450.61 (MB), peak = 3691.89 (MB)
[12/10 02:48:22   5939s] #
[12/10 02:48:22   5940s] #Total number of nets with non-default rule or having extra spacing = 356
[12/10 02:48:22   5940s] #Total wire length = 3637390 um.
[12/10 02:48:22   5940s] #Total half perimeter of net bounding box = 2848678 um.
[12/10 02:48:22   5940s] #Total wire length on LAYER M1 = 10879 um.
[12/10 02:48:22   5940s] #Total wire length on LAYER M2 = 807538 um.
[12/10 02:48:22   5940s] #Total wire length on LAYER M3 = 1158577 um.
[12/10 02:48:22   5940s] #Total wire length on LAYER M4 = 930960 um.
[12/10 02:48:22   5940s] #Total wire length on LAYER M5 = 611632 um.
[12/10 02:48:22   5940s] #Total wire length on LAYER M6 = 117804 um.
[12/10 02:48:22   5940s] #Total wire length on LAYER M7 = 0 um.
[12/10 02:48:22   5940s] #Total wire length on LAYER M8 = 0 um.
[12/10 02:48:22   5940s] #Total wire length on LAYER M9 = 0 um.
[12/10 02:48:22   5940s] #Total number of vias = 1341691
[12/10 02:48:22   5940s] #Up-Via Summary (total 1341691):
[12/10 02:48:22   5940s] #           
[12/10 02:48:22   5940s] #-----------------------
[12/10 02:48:22   5940s] # M1             577658
[12/10 02:48:22   5940s] # M2             524812
[12/10 02:48:22   5940s] # M3             175603
[12/10 02:48:22   5940s] # M4              57641
[12/10 02:48:22   5940s] # M5               5977
[12/10 02:48:22   5940s] #-----------------------
[12/10 02:48:22   5940s] #               1341691 
[12/10 02:48:22   5940s] #
[12/10 02:48:22   5940s] #Total number of DRC violations = 4
[12/10 02:48:22   5940s] #Total number of process antenna violations = 0
[12/10 02:48:22   5940s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/10 02:48:22   5940s] #Total number of violations on LAYER M1 = 0
[12/10 02:48:22   5940s] #Total number of violations on LAYER M2 = 0
[12/10 02:48:22   5940s] #Total number of violations on LAYER M3 = 2
[12/10 02:48:22   5940s] #Total number of violations on LAYER M4 = 2
[12/10 02:48:22   5940s] #Total number of violations on LAYER M5 = 0
[12/10 02:48:22   5940s] #Total number of violations on LAYER M6 = 0
[12/10 02:48:22   5940s] #Total number of violations on LAYER M7 = 0
[12/10 02:48:22   5940s] #Total number of violations on LAYER M8 = 0
[12/10 02:48:22   5940s] #Total number of violations on LAYER M9 = 0
[12/10 02:48:22   5940s] #
[12/10 02:48:26   5955s] #
[12/10 02:48:26   5955s] #Total number of nets with non-default rule or having extra spacing = 356
[12/10 02:48:26   5955s] #Total wire length = 3637390 um.
[12/10 02:48:26   5955s] #Total half perimeter of net bounding box = 2848678 um.
[12/10 02:48:26   5955s] #Total wire length on LAYER M1 = 10879 um.
[12/10 02:48:26   5955s] #Total wire length on LAYER M2 = 807538 um.
[12/10 02:48:26   5955s] #Total wire length on LAYER M3 = 1158577 um.
[12/10 02:48:26   5955s] #Total wire length on LAYER M4 = 930960 um.
[12/10 02:48:26   5955s] #Total wire length on LAYER M5 = 611632 um.
[12/10 02:48:26   5955s] #Total wire length on LAYER M6 = 117804 um.
[12/10 02:48:26   5955s] #Total wire length on LAYER M7 = 0 um.
[12/10 02:48:26   5955s] #Total wire length on LAYER M8 = 0 um.
[12/10 02:48:26   5955s] #Total wire length on LAYER M9 = 0 um.
[12/10 02:48:26   5955s] #Total number of vias = 1341691
[12/10 02:48:26   5955s] #Up-Via Summary (total 1341691):
[12/10 02:48:26   5955s] #           
[12/10 02:48:26   5955s] #-----------------------
[12/10 02:48:26   5955s] # M1             577658
[12/10 02:48:26   5955s] # M2             524812
[12/10 02:48:26   5955s] # M3             175603
[12/10 02:48:26   5955s] # M4              57641
[12/10 02:48:26   5955s] # M5               5977
[12/10 02:48:26   5955s] #-----------------------
[12/10 02:48:26   5955s] #               1341691 
[12/10 02:48:26   5955s] #
[12/10 02:48:27   5955s] #Total number of DRC violations = 4
[12/10 02:48:27   5955s] #Total number of process antenna violations = 0
[12/10 02:48:27   5955s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/10 02:48:27   5955s] #Total number of violations on LAYER M1 = 0
[12/10 02:48:27   5955s] #Total number of violations on LAYER M2 = 0
[12/10 02:48:27   5955s] #Total number of violations on LAYER M3 = 2
[12/10 02:48:27   5955s] #Total number of violations on LAYER M4 = 2
[12/10 02:48:27   5955s] #Total number of violations on LAYER M5 = 0
[12/10 02:48:27   5955s] #Total number of violations on LAYER M6 = 0
[12/10 02:48:27   5955s] #Total number of violations on LAYER M7 = 0
[12/10 02:48:27   5955s] #Total number of violations on LAYER M8 = 0
[12/10 02:48:27   5955s] #Total number of violations on LAYER M9 = 0
[12/10 02:48:27   5955s] #
[12/10 02:48:27   5955s] ### Time Record (Antenna Fixing) is uninstalled.
[12/10 02:48:27   5956s] #detailRoute Statistics:
[12/10 02:48:27   5956s] #Cpu time = 00:01:16
[12/10 02:48:27   5956s] #Elapsed time = 00:00:26
[12/10 02:48:27   5956s] #Increased memory = -1.51 (MB)
[12/10 02:48:27   5956s] #Total memory = 3450.26 (MB)
[12/10 02:48:27   5956s] #Peak memory = 3691.89 (MB)
[12/10 02:48:27   5956s] #Skip updating routing design signature in db-snapshot flow
[12/10 02:48:27   5956s] ### global_detail_route design signature (206): route=1273257479 flt_obj=0 vio=856465264 shield_wire=1
[12/10 02:48:27   5956s] ### Time Record (DB Export) is installed.
[12/10 02:48:27   5958s] ### export design design signature (207): route=1273257479 fixed_route=916485281 flt_obj=0 vio=856465264 swire=282492057 shield_wire=1 net_attr=825859373 dirty_area=0 del_dirty_area=0 cell=813309043 placement=1321260257 pin_access=1012421657 inst_pattern=1
[12/10 02:48:30   5962s] ### Time Record (DB Export) is uninstalled.
[12/10 02:48:30   5962s] ### Time Record (Post Callback) is installed.
[12/10 02:48:31   5963s] ### Time Record (Post Callback) is uninstalled.
[12/10 02:48:31   5963s] #
[12/10 02:48:31   5963s] #globalDetailRoute statistics:
[12/10 02:48:31   5963s] #Cpu time = 00:01:48
[12/10 02:48:31   5963s] #Elapsed time = 00:00:47
[12/10 02:48:31   5963s] #Increased memory = -296.59 (MB)
[12/10 02:48:31   5963s] #Total memory = 3212.67 (MB)
[12/10 02:48:31   5963s] #Peak memory = 3691.89 (MB)
[12/10 02:48:31   5963s] #Number of warnings = 3
[12/10 02:48:31   5963s] #Total number of warnings = 17
[12/10 02:48:31   5963s] #Number of fails = 0
[12/10 02:48:31   5963s] #Total number of fails = 0
[12/10 02:48:31   5963s] #Complete globalDetailRoute on Sat Dec 10 02:48:31 2022
[12/10 02:48:31   5963s] #
[12/10 02:48:31   5964s] ### import design signature (208): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1012421657 inst_pattern=1
[12/10 02:48:31   5964s] ### Time Record (globalDetailRoute) is uninstalled.
[12/10 02:48:31   5964s] ### 
[12/10 02:48:31   5964s] ###   Scalability Statistics
[12/10 02:48:31   5964s] ### 
[12/10 02:48:31   5964s] ### --------------------------------+----------------+----------------+----------------+
[12/10 02:48:31   5964s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/10 02:48:31   5964s] ### --------------------------------+----------------+----------------+----------------+
[12/10 02:48:31   5964s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/10 02:48:31   5964s] ###   Post Callback                 |        00:00:01|        00:00:01|             1.0|
[12/10 02:48:31   5964s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/10 02:48:31   5964s] ###   DB Import                     |        00:00:08|        00:00:03|             2.4|
[12/10 02:48:31   5964s] ###   DB Export                     |        00:00:06|        00:00:03|             2.0|
[12/10 02:48:31   5964s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/10 02:48:31   5964s] ###   Data Preparation              |        00:00:10|        00:00:08|             1.3|
[12/10 02:48:31   5964s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/10 02:48:31   5964s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/10 02:48:31   5964s] ###   Detail Routing                |        00:00:56|        00:00:20|             2.8|
[12/10 02:48:31   5964s] ###   Antenna Fixing                |        00:00:20|        00:00:06|             3.4|
[12/10 02:48:31   5964s] ###   Entire Command                |        00:01:49|        00:00:48|             2.3|
[12/10 02:48:31   5964s] ### --------------------------------+----------------+----------------+----------------+
[12/10 02:48:31   5964s] ### 
[12/10 02:48:31   5964s] *** EcoRoute #2 [finish] : cpu/real = 0:01:49.0/0:00:47.6 (2.3), totSession cpu/real = 1:39:24.5/0:42:33.7 (2.3), mem = 3841.5M
[12/10 02:48:31   5964s] 
[12/10 02:48:31   5964s] =============================================================================================
[12/10 02:48:31   5964s]  Step TAT Report for EcoRoute #2                                                21.10-p004_1
[12/10 02:48:31   5964s] =============================================================================================
[12/10 02:48:31   5964s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:48:31   5964s] ---------------------------------------------------------------------------------------------
[12/10 02:48:31   5964s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:48:31   5964s] [ DetailRoute            ]      1   0:00:19.6  (  41.1 % )     0:00:19.6 /  0:00:55.6    2.8
[12/10 02:48:31   5964s] [ MISC                   ]          0:00:28.0  (  58.9 % )     0:00:28.0 /  0:00:53.5    1.9
[12/10 02:48:31   5964s] ---------------------------------------------------------------------------------------------
[12/10 02:48:31   5964s]  EcoRoute #2 TOTAL                  0:00:47.6  ( 100.0 % )     0:00:47.6 /  0:01:49.0    2.3
[12/10 02:48:31   5964s] ---------------------------------------------------------------------------------------------
[12/10 02:48:31   5964s] 
[12/10 02:48:31   5964s] **optDesign ... cpu = 0:05:58, real = 0:03:20, mem = 3209.2M, totSessionCpu=1:39:24 **
[12/10 02:48:31   5964s] -routeWithEco false                       # bool, default=false
[12/10 02:48:31   5964s] -routeSelectedNetOnly false               # bool, default=false
[12/10 02:48:31   5964s] -routeWithTimingDriven false              # bool, default=false
[12/10 02:48:31   5964s] -routeWithSiDriven false                  # bool, default=false
[12/10 02:48:31   5964s] New Signature Flow (restoreNanoRouteOptions) ....
[12/10 02:48:31   5964s] Extraction called for design 'toplevel_498' of instances=209861 and nets=158052 using extraction engine 'postRoute' at effort level 'low' .
[12/10 02:48:31   5964s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/10 02:48:31   5964s] Type 'man IMPEXT-3530' for more detail.
[12/10 02:48:31   5964s] PostRoute (effortLevel low) RC Extraction called for design toplevel_498.
[12/10 02:48:31   5964s] RC Extraction called in multi-corner(1) mode.
[12/10 02:48:31   5964s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/10 02:48:31   5964s] Type 'man IMPEXT-6197' for more detail.
[12/10 02:48:32   5964s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/10 02:48:32   5964s] * Layer Id             : 1 - M1
[12/10 02:48:32   5964s]       Thickness        : 0.18
[12/10 02:48:32   5964s]       Min Width        : 0.09
[12/10 02:48:32   5964s]       Layer Dielectric : 4.1
[12/10 02:48:32   5964s] * Layer Id             : 2 - M2
[12/10 02:48:32   5964s]       Thickness        : 0.22
[12/10 02:48:32   5964s]       Min Width        : 0.1
[12/10 02:48:32   5964s]       Layer Dielectric : 4.1
[12/10 02:48:32   5964s] * Layer Id             : 3 - M3
[12/10 02:48:32   5964s]       Thickness        : 0.22
[12/10 02:48:32   5964s]       Min Width        : 0.1
[12/10 02:48:32   5964s]       Layer Dielectric : 4.1
[12/10 02:48:32   5964s] * Layer Id             : 4 - M4
[12/10 02:48:32   5964s]       Thickness        : 0.22
[12/10 02:48:32   5964s]       Min Width        : 0.1
[12/10 02:48:32   5964s]       Layer Dielectric : 4.1
[12/10 02:48:32   5964s] * Layer Id             : 5 - M5
[12/10 02:48:32   5964s]       Thickness        : 0.22
[12/10 02:48:32   5964s]       Min Width        : 0.1
[12/10 02:48:32   5964s]       Layer Dielectric : 4.1
[12/10 02:48:32   5964s] * Layer Id             : 6 - M6
[12/10 02:48:32   5964s]       Thickness        : 0.22
[12/10 02:48:32   5964s]       Min Width        : 0.1
[12/10 02:48:32   5964s]       Layer Dielectric : 4.1
[12/10 02:48:32   5964s] * Layer Id             : 7 - M7
[12/10 02:48:32   5964s]       Thickness        : 0.22
[12/10 02:48:32   5964s]       Min Width        : 0.1
[12/10 02:48:32   5964s]       Layer Dielectric : 4.1
[12/10 02:48:32   5964s] * Layer Id             : 8 - M8
[12/10 02:48:32   5964s]       Thickness        : 0.9
[12/10 02:48:32   5964s]       Min Width        : 0.4
[12/10 02:48:32   5964s]       Layer Dielectric : 4.1
[12/10 02:48:32   5964s] * Layer Id             : 9 - M9
[12/10 02:48:32   5964s]       Thickness        : 0.9
[12/10 02:48:32   5964s]       Min Width        : 0.4
[12/10 02:48:32   5964s]       Layer Dielectric : 4.1
[12/10 02:48:32   5964s] extractDetailRC Option : -outfile /tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d -maxResLength 200  -basic
[12/10 02:48:32   5964s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/10 02:48:32   5964s]       RC Corner Indexes            0   
[12/10 02:48:32   5964s] Capacitance Scaling Factor   : 1.00000 
[12/10 02:48:32   5964s] Coupling Cap. Scaling Factor : 1.00000 
[12/10 02:48:32   5964s] Resistance Scaling Factor    : 1.00000 
[12/10 02:48:32   5964s] Clock Cap. Scaling Factor    : 1.00000 
[12/10 02:48:32   5964s] Clock Res. Scaling Factor    : 1.00000 
[12/10 02:48:32   5964s] Shrink Factor                : 1.00000
[12/10 02:48:36   5969s] LayerId::1 widthSet size::1
[12/10 02:48:36   5969s] LayerId::2 widthSet size::1
[12/10 02:48:36   5969s] LayerId::3 widthSet size::1
[12/10 02:48:36   5969s] LayerId::4 widthSet size::1
[12/10 02:48:36   5969s] LayerId::5 widthSet size::1
[12/10 02:48:36   5969s] LayerId::6 widthSet size::1
[12/10 02:48:36   5969s] LayerId::7 widthSet size::1
[12/10 02:48:36   5969s] LayerId::8 widthSet size::1
[12/10 02:48:36   5969s] LayerId::9 widthSet size::1
[12/10 02:48:36   5969s] eee: pegSigSF::1.070000
[12/10 02:48:36   5969s] Initializing multi-corner resistance tables ...
[12/10 02:48:36   5969s] eee: l::1 avDens::0.112954 usedTrk::19925.171983 availTrk::176400.000000 sigTrk::19925.171983
[12/10 02:48:36   5969s] eee: l::2 avDens::0.232640 usedTrk::41037.671242 availTrk::176400.000000 sigTrk::41037.671242
[12/10 02:48:36   5969s] eee: l::3 avDens::0.333043 usedTrk::58748.828278 availTrk::176400.000000 sigTrk::58748.828278
[12/10 02:48:36   5969s] eee: l::4 avDens::0.265620 usedTrk::46775.650017 availTrk::176100.000000 sigTrk::46775.650017
[12/10 02:48:36   5969s] eee: l::5 avDens::0.175943 usedTrk::30754.810027 availTrk::174800.000000 sigTrk::30754.810027
[12/10 02:48:36   5969s] eee: l::6 avDens::0.071052 usedTrk::5890.210010 availTrk::82900.000000 sigTrk::5890.210010
[12/10 02:48:36   5969s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:48:36   5969s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:48:36   5969s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:48:36   5969s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.309005 ; uaWl: 1.000000 ; uaWlH: 0.453087 ; aWlH: 0.000000 ; Pmax: 0.883500 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 79 ; 
[12/10 02:48:39   5971s] Checking LVS Completed (CPU Time= 0:00:00.9  MEM= 3843.7M)
[12/10 02:48:39   5972s] Creating parasitic data file '/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d' for storing RC.
[12/10 02:48:42   5975s] Extracted 10.0001% (CPU Time= 0:00:06.6  MEM= 3892.1M)
[12/10 02:48:44   5977s] Extracted 20.0001% (CPU Time= 0:00:09.1  MEM= 3892.1M)
[12/10 02:48:47   5980s] Extracted 30.0001% (CPU Time= 0:00:11.6  MEM= 3896.1M)
[12/10 02:48:49   5982s] Extracted 40.0001% (CPU Time= 0:00:14.5  MEM= 3896.1M)
[12/10 02:48:55   5988s] Extracted 50.0001% (CPU Time= 0:00:20.1  MEM= 3896.1M)
[12/10 02:48:59   5992s] Extracted 60.0001% (CPU Time= 0:00:24.1  MEM= 3896.1M)
[12/10 02:49:04   5997s] Extracted 70.0001% (CPU Time= 0:00:28.8  MEM= 3896.1M)
[12/10 02:49:07   6000s] Extracted 80.0001% (CPU Time= 0:00:31.8  MEM= 3896.1M)
[12/10 02:49:10   6003s] Extracted 90.0001% (CPU Time= 0:00:34.8  MEM= 3896.1M)
[12/10 02:49:19   6012s] Extracted 100% (CPU Time= 0:00:44.3  MEM= 3896.1M)
[12/10 02:49:21   6014s] Number of Extracted Resistors     : 3107276
[12/10 02:49:21   6014s] Number of Extracted Ground Cap.   : 3007143
[12/10 02:49:21   6014s] Number of Extracted Coupling Cap. : 6464932
[12/10 02:49:21   6014s] Opening parasitic data file '/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d' for reading (mem: 3876.121M)
[12/10 02:49:21   6014s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/10 02:49:22   6015s] Checking LVS Completed (CPU Time= 0:00:00.9  MEM= 3876.1M)
[12/10 02:49:22   6015s] Creating parasitic data file '/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb_Filter.rcdb.d' for storing RC.
[12/10 02:49:24   6017s] Closing parasitic data file '/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d': 155570 access done (mem: 3888.121M)
[12/10 02:49:24   6017s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3888.121M)
[12/10 02:49:24   6017s] Opening parasitic data file '/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d' for reading (mem: 3888.121M)
[12/10 02:49:24   6017s] processing rcdb (/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d) for hinst (top) of cell (toplevel_498);
[12/10 02:49:25   6020s] Closing parasitic data file '/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d': 0 access done (mem: 3888.121M)
[12/10 02:49:25   6020s] Lumped Parasitic Loading Completed (total cpu=0:00:02.6, real=0:00:01.0, current mem=3888.121M)
[12/10 02:49:25   6020s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:55.7  Real Time: 0:00:54.0  MEM: 3888.121M)
[12/10 02:49:25   6020s] **optDesign ... cpu = 0:06:54, real = 0:04:14, mem = 3223.2M, totSessionCpu=1:40:20 **
[12/10 02:49:25   6020s] Starting delay calculation for Setup views
[12/10 02:49:25   6020s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/10 02:49:25   6020s] Starting SI iteration 1 using Infinite Timing Windows
[12/10 02:49:26   6021s] #################################################################################
[12/10 02:49:26   6021s] # Design Stage: PostRoute
[12/10 02:49:26   6021s] # Design Name: toplevel_498
[12/10 02:49:26   6021s] # Design Mode: 90nm
[12/10 02:49:26   6021s] # Analysis Mode: MMMC OCV 
[12/10 02:49:26   6021s] # Parasitics Mode: SPEF/RCDB 
[12/10 02:49:26   6021s] # Signoff Settings: SI On 
[12/10 02:49:26   6021s] #################################################################################
[12/10 02:49:28   6026s] Topological Sorting (REAL = 0:00:01.0, MEM = 3894.9M, InitMEM = 3880.3M)
[12/10 02:49:28   6028s] Setting infinite Tws ...
[12/10 02:49:28   6028s] First Iteration Infinite Tw... 
[12/10 02:49:28   6028s] Calculate early delays in OCV mode...
[12/10 02:49:28   6028s] Calculate late delays in OCV mode...
[12/10 02:49:28   6028s] Start delay calculation (fullDC) (4 T). (MEM=3894.86)
[12/10 02:49:29   6029s] LayerId::1 widthSet size::1
[12/10 02:49:29   6029s] LayerId::2 widthSet size::1
[12/10 02:49:29   6029s] LayerId::3 widthSet size::1
[12/10 02:49:29   6029s] LayerId::4 widthSet size::1
[12/10 02:49:29   6029s] LayerId::5 widthSet size::1
[12/10 02:49:29   6029s] LayerId::6 widthSet size::1
[12/10 02:49:29   6029s] LayerId::7 widthSet size::1
[12/10 02:49:29   6029s] LayerId::8 widthSet size::1
[12/10 02:49:29   6029s] LayerId::9 widthSet size::1
[12/10 02:49:29   6029s] eee: pegSigSF::1.070000
[12/10 02:49:29   6029s] Initializing multi-corner resistance tables ...
[12/10 02:49:29   6029s] eee: l::1 avDens::0.112954 usedTrk::19925.171983 availTrk::176400.000000 sigTrk::19925.171983
[12/10 02:49:29   6029s] eee: l::2 avDens::0.232640 usedTrk::41037.671242 availTrk::176400.000000 sigTrk::41037.671242
[12/10 02:49:29   6029s] eee: l::3 avDens::0.333043 usedTrk::58748.828278 availTrk::176400.000000 sigTrk::58748.828278
[12/10 02:49:29   6029s] eee: l::4 avDens::0.265620 usedTrk::46775.650017 availTrk::176100.000000 sigTrk::46775.650017
[12/10 02:49:29   6029s] eee: l::5 avDens::0.175943 usedTrk::30754.810027 availTrk::174800.000000 sigTrk::30754.810027
[12/10 02:49:29   6029s] eee: l::6 avDens::0.071052 usedTrk::5890.210010 availTrk::82900.000000 sigTrk::5890.210010
[12/10 02:49:29   6029s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:49:29   6029s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:49:29   6029s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/10 02:49:29   6029s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.309005 ; uaWl: 1.000000 ; uaWlH: 0.453087 ; aWlH: 0.000000 ; Pmax: 0.883500 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 79 ; 
[12/10 02:49:31   6031s] End AAE Lib Interpolated Model. (MEM=3916.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:49:31   6031s] Opening parasitic data file '/tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/toplevel_498_1561211_4tAyhu.rcdb.d' for reading (mem: 3916.484M)
[12/10 02:49:31   6031s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3916.5M)
[12/10 02:49:31   6031s] AAE_INFO: 4 threads acquired from CTE.
[12/10 02:49:44   6078s] Total number of fetched objects 155589
[12/10 02:49:44   6078s] AAE_INFO-618: Total number of nets in the design is 158052,  98.5 percent of the nets selected for SI analysis
[12/10 02:49:44   6079s] End Timing Check Calculation. (CPU Time=0:00:01.3, Real Time=0:00:00.0)
[12/10 02:49:44   6079s] End delay calculation. (MEM=4077.91 CPU=0:00:45.1 REAL=0:00:12.0)
[12/10 02:49:44   6079s] End delay calculation (fullDC). (MEM=4077.91 CPU=0:00:51.1 REAL=0:00:16.0)
[12/10 02:49:44   6079s] *** CDM Built up (cpu=0:00:58.6  real=0:00:18.0  mem= 4077.9M) ***
[12/10 02:49:49   6090s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4108.9M)
[12/10 02:49:49   6090s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/10 02:49:49   6091s] Loading CTE timing window is completed (CPU = 0:00:01.0, REAL = 0:00:00.0, MEM = 4077.9M)
[12/10 02:49:49   6091s] Starting SI iteration 2
[12/10 02:49:49   6093s] Calculate early delays in OCV mode...
[12/10 02:49:49   6093s] Calculate late delays in OCV mode...
[12/10 02:49:50   6093s] Start delay calculation (fullDC) (4 T). (MEM=3941.04)
[12/10 02:49:50   6093s] End AAE Lib Interpolated Model. (MEM=3941.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:49:51   6096s] Glitch Analysis: View slowView -- Total Number of Nets Skipped = 2. 
[12/10 02:49:51   6096s] Glitch Analysis: View slowView -- Total Number of Nets Analyzed = 155589. 
[12/10 02:49:51   6096s] Total number of fetched objects 155589
[12/10 02:49:51   6096s] AAE_INFO-618: Total number of nets in the design is 158052,  0.4 percent of the nets selected for SI analysis
[12/10 02:49:51   6096s] End delay calculation. (MEM=4122.25 CPU=0:00:02.2 REAL=0:00:01.0)
[12/10 02:49:51   6096s] End delay calculation (fullDC). (MEM=4122.25 CPU=0:00:02.9 REAL=0:00:01.0)
[12/10 02:49:51   6096s] *** CDM Built up (cpu=0:00:03.0  real=0:00:02.0  mem= 4122.2M) ***
[12/10 02:49:54   6107s] *** Done Building Timing Graph (cpu=0:01:27 real=0:00:29.0 totSessionCpu=1:41:47 mem=4151.2M)
[12/10 02:49:55   6107s] End AAE Lib Interpolated Model. (MEM=4151.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:49:55   6108s] All LLGs are deleted
[12/10 02:49:55   6108s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4151.2M, EPOCH TIME: 1670662195.847838
[12/10 02:49:55   6108s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:4151.2M, EPOCH TIME: 1670662195.848703
[12/10 02:49:55   6108s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4151.2M, EPOCH TIME: 1670662195.928933
[12/10 02:49:55   6108s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4151.2M, EPOCH TIME: 1670662195.936683
[12/10 02:49:55   6108s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4151.2M, EPOCH TIME: 1670662195.950805
[12/10 02:49:55   6108s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.009, REAL:0.007, MEM:4152.2M, EPOCH TIME: 1670662195.957950
[12/10 02:49:56   6108s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.085, REAL:0.071, MEM:4152.2M, EPOCH TIME: 1670662196.007282
[12/10 02:49:56   6108s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.164, REAL:0.151, MEM:4152.2M, EPOCH TIME: 1670662196.079493
[12/10 02:49:58   6113s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 29.043  | 33.171  | 33.171  | 29.043  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.316%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:08:27, real = 0:04:47, mem = 3495.3M, totSessionCpu=1:41:53 **
[12/10 02:49:58   6113s] Executing marking Critical Nets1
[12/10 02:49:58   6113s] **INFO: flowCheckPoint #11 OptimizationRecovery
[12/10 02:49:58   6113s] Latch borrow mode reset to max_borrow
[12/10 02:50:01   6123s] **INFO: flowCheckPoint #12 FinalSummary
[12/10 02:50:01   6123s] Reported timing to dir ./timingReports
[12/10 02:50:01   6123s] **optDesign ... cpu = 0:08:37, real = 0:04:50, mem = 3505.8M, totSessionCpu=1:42:03 **
[12/10 02:50:02   6123s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3971.8M, EPOCH TIME: 1670662202.083583
[12/10 02:50:02   6123s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.113, REAL:0.114, MEM:3971.8M, EPOCH TIME: 1670662202.197322
[12/10 02:50:11   6134s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 29.043  | 33.300  | 33.209  | 29.043  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.316%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:08:48, real = 0:05:00, mem = 3493.8M, totSessionCpu=1:42:14 **
[12/10 02:50:11   6134s]  ReSet Options after AAE Based Opt flow 
[12/10 02:50:11   6134s] 
[12/10 02:50:11   6134s] TimeStamp Deleting Cell Server Begin ...
[12/10 02:50:11   6134s] Deleting Lib Analyzer.
[12/10 02:50:11   6134s] 
[12/10 02:50:11   6134s] TimeStamp Deleting Cell Server End ...
[12/10 02:50:11   6134s] *** Finished optDesign ***
[12/10 02:50:11   6134s] 
[12/10 02:50:11   6134s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:09:03 real=  0:05:04)
[12/10 02:50:11   6134s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/10 02:50:11   6134s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=  0:01:54 real=  0:01:49)
[12/10 02:50:11   6134s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=  0:01:42 real=0:00:35.0)
[12/10 02:50:11   6134s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/10 02:50:11   6134s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:17.9 real=0:00:13.6)
[12/10 02:50:11   6134s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:32.6 real=0:00:24.6)
[12/10 02:50:11   6134s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:09.2 real=0:00:06.0)
[12/10 02:50:11   6134s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:01:54 real=0:00:51.6)
[12/10 02:50:11   6134s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=  0:01:33 real=0:00:33.3)
[12/10 02:50:11   6134s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/10 02:50:11   6134s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:10.2 real=0:00:03.1)
[12/10 02:50:11   6134s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[12/10 02:50:11   6134s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/10 02:50:11   6134s] Info: pop threads available for lower-level modules during optimization.
[12/10 02:50:11   6134s] Info: Destroy the CCOpt slew target map.
[12/10 02:50:11   6134s] clean pInstBBox. size 0
[12/10 02:50:12   6134s] All LLGs are deleted
[12/10 02:50:12   6134s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3970.1M, EPOCH TIME: 1670662212.279299
[12/10 02:50:12   6134s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:3970.1M, EPOCH TIME: 1670662212.282606
[12/10 02:50:12   6134s] *** optDesign #6 [finish] : cpu/real = 0:08:45.5/0:04:57.8 (1.8), totSession cpu/real = 1:42:14.6/0:44:14.2 (2.3), mem = 3970.1M
[12/10 02:50:12   6134s] 
[12/10 02:50:12   6134s] =============================================================================================
[12/10 02:50:12   6134s]  Final TAT Report for optDesign #6                                              21.10-p004_1
[12/10 02:50:12   6134s] =============================================================================================
[12/10 02:50:12   6134s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/10 02:50:12   6134s] ---------------------------------------------------------------------------------------------
[12/10 02:50:12   6134s] [ InitOpt                ]      1   0:00:08.8  (   2.9 % )     0:00:10.6 /  0:00:21.5    2.0
[12/10 02:50:12   6134s] [ DrvOpt                 ]      1   0:00:13.7  (   4.6 % )     0:00:13.7 /  0:00:16.0    1.2
[12/10 02:50:12   6134s] [ ViewPruning            ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/10 02:50:12   6134s] [ OptSummaryReport       ]      5   0:00:01.9  (   0.6 % )     0:00:21.0 /  0:00:29.2    1.4
[12/10 02:50:12   6134s] [ DrvReport              ]      8   0:00:20.7  (   7.0 % )     0:00:20.7 /  0:00:29.4    1.4
[12/10 02:50:12   6134s] [ SlackTraversorInit     ]      1   0:00:01.2  (   0.4 % )     0:00:01.2 /  0:00:01.2    1.0
[12/10 02:50:12   6134s] [ CheckPlace             ]      1   0:00:01.8  (   0.6 % )     0:00:01.8 /  0:00:04.0    2.2
[12/10 02:50:12   6134s] [ RefinePlace            ]      1   0:00:03.4  (   1.1 % )     0:00:03.4 /  0:00:04.8    1.4
[12/10 02:50:12   6134s] [ AddFiller              ]      1   0:00:03.7  (   1.2 % )     0:00:03.7 /  0:00:04.6    1.3
[12/10 02:50:12   6134s] [ ClockDrv               ]      1   0:00:11.7  (   3.9 % )     0:00:11.7 /  0:00:13.9    1.2
[12/10 02:50:12   6134s] [ EcoRoute               ]      1   0:00:47.6  (  16.0 % )     0:00:47.6 /  0:01:49.0    2.3
[12/10 02:50:12   6134s] [ ExtractRC              ]      2   0:01:47.4  (  36.1 % )     0:01:47.4 /  0:01:51.8    1.0
[12/10 02:50:12   6134s] [ TimingUpdate           ]     12   0:00:13.3  (   4.5 % )     0:01:03.3 /  0:03:13.4    3.1
[12/10 02:50:12   6134s] [ FullDelayCalc          ]      2   0:00:50.0  (  16.8 % )     0:00:50.0 /  0:02:30.5    3.0
[12/10 02:50:12   6134s] [ TimingReport           ]      5   0:00:02.8  (   1.0 % )     0:00:02.8 /  0:00:06.1    2.2
[12/10 02:50:12   6134s] [ GenerateReports        ]      1   0:00:01.7  (   0.6 % )     0:00:01.7 /  0:00:01.7    1.0
[12/10 02:50:12   6134s] [ MISC                   ]          0:00:08.1  (   2.7 % )     0:00:08.1 /  0:00:10.2    1.3
[12/10 02:50:12   6134s] ---------------------------------------------------------------------------------------------
[12/10 02:50:12   6134s]  optDesign #6 TOTAL                 0:04:57.8  ( 100.0 % )     0:04:57.8 /  0:08:45.5    1.8
[12/10 02:50:12   6134s] ---------------------------------------------------------------------------------------------
[12/10 02:50:12   6134s] 
[12/10 02:50:12   6134s] <CMD> defOut -routing -floorplan final.def
[12/10 02:50:12   6134s] Writing DEF file 'final.def', current time is Sat Dec 10 02:50:12 2022 ...
[12/10 02:50:12   6134s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[12/10 02:50:17   6139s] DEF file 'final.def' is written, current time is Sat Dec 10 02:50:17 2022 ...
[12/10 02:50:17   6139s] <CMD> streamOut final.gds2 -mapFile tsmc065.map -libName DesignLib -merge /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 -stripes 1 -mode ALL
[12/10 02:50:17   6139s] **WARN: (IMPTCM-125):	Option "-stripes" for command streamOut is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[12/10 02:50:17   6139s] Merge file: /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 has version number: 5
[12/10 02:50:17   6139s] Parse flat map file...
[12/10 02:50:17   6139s] Writing GDSII file ...
[12/10 02:50:17   6139s] 	****** db unit per micron = 2000 ******
[12/10 02:50:17   6139s] 	****** output gds2 file unit per micron = 2000 ******
[12/10 02:50:17   6139s] 	****** unit scaling factor = 1 ******
[12/10 02:50:17   6139s] Output for instance
[12/10 02:50:17   6139s] Output for bump
[12/10 02:50:17   6139s] Output for physical terminals
[12/10 02:50:17   6139s] Output for logical terminals
[12/10 02:50:17   6139s] Output for regular nets
[12/10 02:50:19   6141s] Output for special nets and metal fills
[12/10 02:50:19   6141s] Output for via structure generation total number 20
[12/10 02:50:19   6141s] Statistics for GDS generated (version 5)
[12/10 02:50:19   6141s] ----------------------------------------
[12/10 02:50:19   6141s] Stream Out Layer Mapping Information:
[12/10 02:50:19   6141s] GDS Layer Number          GDS Layer Name
[12/10 02:50:19   6141s] ----------------------------------------
[12/10 02:50:19   6141s]     39                                M9
[12/10 02:50:19   6141s]     35                                M5
[12/10 02:50:19   6141s]     32                                M2
[12/10 02:50:19   6141s]     34                                M4
[12/10 02:50:19   6141s]     38                                M8
[12/10 02:50:19   6141s]     33                                M3
[12/10 02:50:19   6141s]     31                                M1
[12/10 02:50:19   6141s]     36                                M6
[12/10 02:50:19   6141s]     58                              VIA8
[12/10 02:50:19   6141s]     37                                M7
[12/10 02:50:19   6141s]     57                              VIA7
[12/10 02:50:19   6141s]     51                              VIA1
[12/10 02:50:19   6141s]     52                              VIA2
[12/10 02:50:19   6141s]     53                              VIA3
[12/10 02:50:19   6141s]     54                              VIA4
[12/10 02:50:19   6141s]     55                              VIA5
[12/10 02:50:19   6141s]     56                              VIA6
[12/10 02:50:19   6141s]     134                               M4
[12/10 02:50:19   6141s]     135                               M5
[12/10 02:50:19   6141s]     132                               M2
[12/10 02:50:19   6141s]     133                               M3
[12/10 02:50:19   6141s]     136                               M6
[12/10 02:50:19   6141s]     137                               M7
[12/10 02:50:19   6141s]     138                               M8
[12/10 02:50:19   6141s] 
[12/10 02:50:19   6141s] 
[12/10 02:50:19   6141s] Stream Out Information Processed for GDS version 5:
[12/10 02:50:19   6141s] Units: 2000 DBU
[12/10 02:50:19   6141s] 
[12/10 02:50:19   6141s] Object                             Count
[12/10 02:50:19   6141s] ----------------------------------------
[12/10 02:50:19   6141s] Instances                         209861
[12/10 02:50:19   6141s] 
[12/10 02:50:19   6141s] Ports/Pins                            43
[12/10 02:50:19   6141s]     metal layer M3                    19
[12/10 02:50:19   6141s]     metal layer M5                    24
[12/10 02:50:19   6141s] 
[12/10 02:50:19   6141s] Nets                             1733532
[12/10 02:50:19   6141s]     metal layer M1                 15620
[12/10 02:50:19   6141s]     metal layer M2                966114
[12/10 02:50:19   6141s]     metal layer M3                538549
[12/10 02:50:19   6141s]     metal layer M4                167027
[12/10 02:50:19   6141s]     metal layer M5                 42332
[12/10 02:50:19   6141s]     metal layer M6                  3890
[12/10 02:50:19   6141s] 
[12/10 02:50:19   6141s]     Via Instances                1341691
[12/10 02:50:19   6141s] 
[12/10 02:50:19   6141s] Special Nets                         425
[12/10 02:50:19   6141s]     metal layer M1                   413
[12/10 02:50:19   6141s]     metal layer M5                    12
[12/10 02:50:19   6141s] 
[12/10 02:50:19   6141s]     Via Instances                   9912
[12/10 02:50:19   6141s] 
[12/10 02:50:19   6141s] Metal Fills                            0
[12/10 02:50:19   6141s] 
[12/10 02:50:19   6141s]     Via Instances                      0
[12/10 02:50:19   6141s] 
[12/10 02:50:19   6141s] Metal FillOPCs                         0
[12/10 02:50:19   6141s] 
[12/10 02:50:19   6141s]     Via Instances                      0
[12/10 02:50:19   6141s] 
[12/10 02:50:19   6141s] Metal FillDRCs                         0
[12/10 02:50:19   6141s] 
[12/10 02:50:19   6141s]     Via Instances                      0
[12/10 02:50:19   6141s] 
[12/10 02:50:19   6141s] Text                              155615
[12/10 02:50:19   6141s]     metal layer M1                  4489
[12/10 02:50:19   6141s]     metal layer M2                113925
[12/10 02:50:19   6141s]     metal layer M3                 33020
[12/10 02:50:19   6141s]     metal layer M4                  3327
[12/10 02:50:19   6141s]     metal layer M5                   776
[12/10 02:50:19   6141s]     metal layer M6                    78
[12/10 02:50:19   6141s] 
[12/10 02:50:19   6141s] 
[12/10 02:50:19   6141s] Blockages                              0
[12/10 02:50:19   6141s] 
[12/10 02:50:19   6141s] 
[12/10 02:50:19   6141s] Custom Text                            0
[12/10 02:50:19   6141s] 
[12/10 02:50:19   6141s] 
[12/10 02:50:19   6141s] Custom Box                             0
[12/10 02:50:19   6141s] 
[12/10 02:50:19   6141s] Trim Metal                             0
[12/10 02:50:19   6141s] 
[12/10 02:50:19   6141s] Scanning GDS file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 to register cell name ......
[12/10 02:50:20   6142s] Merging GDS file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 ......
[12/10 02:50:20   6142s] 	****** Merge file: /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 has version number: 5.
[12/10 02:50:20   6142s] 	****** Merge file: /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 has units: 1000 per micron.
[12/10 02:50:20   6142s] 	****** unit scaling factor = 2 ******
[12/10 02:50:20   6142s] ######Streamout is finished!
[12/10 02:50:20   6142s] <CMD> saveNetlist .././vlogout/toplevel_498.pnr.v -flat -includePhysicalCell {FILLCAP16A10TR FILLCAP8A10TR} -excludeLeafCell -excludeCellInst {FILL128A10TR FILLTIE128A10TR FILL64A10TR FILLTIE64A10TR FILL32A10TR FILLTIE32A10TR FILL16A10TR FILLTIE16A10TR FILL8A10TR FILLTIE8A10TR FILL4A10TR FILLTIE4A10TR FILL2A10TR FILLTIE2A10TR FILL1A10TR}
[12/10 02:50:20   6142s] Writing Netlist ".././vlogout/toplevel_498.pnr.v" ...
[12/10 02:50:21   6142s] # of physical inst of cell toplevel_498 = 55314 but actual = 209861
[12/10 02:50:21   6142s] <CMD> write_sdf -view slowView -min_period_edges posedge $env(SDF_OUT_DIR)/$env(TOP_LEVEL).pnr.sdf
[12/10 02:50:22   6143s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[12/10 02:50:22   6143s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/10 02:50:22   6144s] Starting SI iteration 1 using Infinite Timing Windows
[12/10 02:50:23   6144s] #################################################################################
[12/10 02:50:23   6144s] # Design Stage: PostRoute
[12/10 02:50:23   6144s] # Design Name: toplevel_498
[12/10 02:50:23   6144s] # Design Mode: 90nm
[12/10 02:50:23   6144s] # Analysis Mode: MMMC OCV 
[12/10 02:50:23   6144s] # Parasitics Mode: SPEF/RCDB 
[12/10 02:50:23   6144s] # Signoff Settings: SI On 
[12/10 02:50:23   6144s] #################################################################################
[12/10 02:50:24   6150s] Topological Sorting (REAL = 0:00:00.0, MEM = 3909.7M, InitMEM = 3895.1M)
[12/10 02:50:25   6152s] Setting infinite Tws ...
[12/10 02:50:25   6152s] First Iteration Infinite Tw... 
[12/10 02:50:25   6152s] Calculate early delays in OCV mode...
[12/10 02:50:25   6152s] Calculate late delays in OCV mode...
[12/10 02:50:25   6152s] Calculate late delays in OCV mode...
[12/10 02:50:25   6152s] Calculate early delays in OCV mode...
[12/10 02:50:25   6152s] Start delay calculation (fullDC) (4 T). (MEM=3909.67)
[12/10 02:50:27   6153s] End AAE Lib Interpolated Model. (MEM=3939.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:50:29   6159s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
[12/10 02:50:29   6159s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/10 02:50:29   6159s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/10 02:50:29   6159s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/10 02:50:29   6159s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
[12/10 02:50:29   6159s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/10 02:50:29   6159s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
[12/10 02:50:29   6159s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/10 02:50:29   6159s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/10 02:50:29   6159s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/10 02:50:29   6159s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/10 02:50:29   6159s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/10 02:50:29   6159s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
[12/10 02:50:29   6159s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/10 02:50:34   6178s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/10 02:50:34   6178s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/10 02:50:34   6178s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/10 02:50:34   6178s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/10 02:50:34   6178s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/10 02:50:34   6178s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/10 02:50:34   6178s] **WARN: (EMS-27):	Message (IMPESI-3095) has exceeded the current message display limit of 20.
[12/10 02:50:34   6178s] To increase the message display limit, refer to the product command reference manual.
[12/10 02:50:42   6202s] Total number of fetched objects 155589
[12/10 02:50:42   6202s] AAE_INFO-618: Total number of nets in the design is 158052,  98.5 percent of the nets selected for SI analysis
[12/10 02:50:54   6245s] Total number of fetched objects 155589
[12/10 02:50:54   6245s] AAE_INFO-618: Total number of nets in the design is 158052,  98.5 percent of the nets selected for SI analysis
[12/10 02:50:54   6247s] End Timing Check Calculation. (CPU Time=0:00:01.6, Real Time=0:00:00.0)
[12/10 02:50:55   6249s] End Timing Check Calculation. (CPU Time=0:00:01.6, Real Time=0:00:01.0)
[12/10 02:50:55   6249s] End delay calculation. (MEM=4074.91 CPU=0:01:30 REAL=0:00:26.0)
[12/10 02:50:55   6249s] End delay calculation (fullDC). (MEM=4074.91 CPU=0:01:37 REAL=0:00:30.0)
[12/10 02:50:55   6249s] *** CDM Built up (cpu=0:01:45  real=0:00:33.0  mem= 4074.9M) ***
[12/10 02:51:00   6262s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4105.9M)
[12/10 02:51:00   6262s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/10 02:51:00   6263s] Loading CTE timing window is completed (CPU = 0:00:01.3, REAL = 0:00:00.0, MEM = 4074.9M)
[12/10 02:51:00   6263s] Starting SI iteration 2
[12/10 02:51:01   6265s] Calculate early delays in OCV mode...
[12/10 02:51:01   6265s] Calculate late delays in OCV mode...
[12/10 02:51:01   6265s] Calculate late delays in OCV mode...
[12/10 02:51:01   6265s] Calculate early delays in OCV mode...
[12/10 02:51:01   6265s] Start delay calculation (fullDC) (4 T). (MEM=3941.14)
[12/10 02:51:02   6266s] End AAE Lib Interpolated Model. (MEM=3941.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/10 02:51:03   6268s] Glitch Analysis: View slowView -- Total Number of Nets Skipped = 0. 
[12/10 02:51:03   6268s] Glitch Analysis: View slowView -- Total Number of Nets Analyzed = 0. 
[12/10 02:51:03   6268s] Total number of fetched objects 155589
[12/10 02:51:03   6268s] AAE_INFO-618: Total number of nets in the design is 158052,  0.4 percent of the nets selected for SI analysis
[12/10 02:51:05   6277s] Glitch Analysis: View fastView -- Total Number of Nets Skipped = 2. 
[12/10 02:51:05   6277s] Glitch Analysis: View fastView -- Total Number of Nets Analyzed = 155589. 
[12/10 02:51:05   6277s] Total number of fetched objects 155589
[12/10 02:51:05   6277s] AAE_INFO-618: Total number of nets in the design is 158052,  19.9 percent of the nets selected for SI analysis
[12/10 02:51:05   6277s] End delay calculation. (MEM=4131.39 CPU=0:00:10.7 REAL=0:00:03.0)
[12/10 02:51:05   6277s] End delay calculation (fullDC). (MEM=4131.39 CPU=0:00:11.4 REAL=0:00:04.0)
[12/10 02:51:05   6277s] *** CDM Built up (cpu=0:00:11.6  real=0:00:04.0  mem= 4131.4M) ***
[12/10 02:51:13   6303s]  *** Starting Verify Geometry (MEM: 4083.3) ***
[12/10 02:51:13   6303s] 
[12/10 02:51:13   6303s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Starting Verification
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Initializing
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[12/10 02:51:13   6303s]                   ...... bin size: 2880
[12/10 02:51:13   6303s] Multi-CPU acceleration using 4 CPU(s).
[12/10 02:51:13   6303s] <CMD> saveDrc /tmp/innovus_temp_1561211_ece-498hk-01.ece.illinois.edu_hfaroo9_2pICGH/vergQTmpcgWdTt/qthread_src.drc
[12/10 02:51:13   6303s] Saving Drc markers ...
[12/10 02:51:13   6303s] ... 4 markers are saved ...
[12/10 02:51:13   6303s] ... 4 geometry drc markers are saved ...
[12/10 02:51:13   6303s] ... 0 antenna drc markers are saved ...
[12/10 02:51:13   6303s] <CMD> clearDrc
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SubArea : 1 of 25  Thread : 0
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SubArea : 2 of 25  Thread : 1
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SubArea : 3 of 25  Thread : 2
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SubArea : 4 of 25  Thread : 3
[12/10 02:51:13   6303s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[12/10 02:51:13   6303s] 
[12/10 02:51:13   6303s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[12/10 02:51:13   6303s] 
[12/10 02:51:13   6303s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[12/10 02:51:13   6303s] 
[12/10 02:51:13   6303s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[12/10 02:51:13   6303s] 
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SubArea : 5 of 25  Thread : 0
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SubArea : 6 of 25  Thread : 1
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SubArea : 7 of 25  Thread : 2
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SubArea : 8 of 25  Thread : 3
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Wiring         :  4 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SubArea : 9 of 25  Thread : 0
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SubArea : 10 of 25  Thread : 1
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SubArea : 11 of 25  Thread : 2
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SubArea : 12 of 25  Thread : 3
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SubArea : 13 of 25  Thread : 0
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SubArea : 15 of 25  Thread : 2
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SubArea : 14 of 25  Thread : 1
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SubArea : 16 of 25  Thread : 3
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SubArea : 17 of 25  Thread : 0
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SubArea : 19 of 25  Thread : 2
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SubArea : 18 of 25  Thread : 1
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SubArea : 20 of 25  Thread : 3
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SubArea : 21 of 25  Thread : 0
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SubArea : 23 of 25  Thread : 2
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SubArea : 22 of 25  Thread : 1
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SubArea : 24 of 25  Thread : 3
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SubArea : 25 of 25  Thread : 0
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/10 02:51:13   6303s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/10 02:51:39   6395s] VG: elapsed time: 26.00
[12/10 02:51:39   6395s] Begin Summary ...
[12/10 02:51:39   6395s]   Cells       : 0
[12/10 02:51:39   6395s]   SameNet     : 0
[12/10 02:51:39   6395s]   Wiring      : 4
[12/10 02:51:39   6395s]   Antenna     : 0
[12/10 02:51:39   6395s]   Short       : 0
[12/10 02:51:39   6395s]   Overlap     : 0
[12/10 02:51:39   6395s] End Summary
[12/10 02:51:39   6395s] 
[12/10 02:51:39   6395s]   Verification Complete : 4 Viols.  0 Wrngs.
[12/10 02:51:39   6395s] 
[12/10 02:51:39   6395s] **********End: VERIFY GEOMETRY**********
[12/10 02:51:39   6395s]  *** verify geometry (CPU: 0:01:32  MEM: 450.7M)
[12/10 02:51:39   6395s] 
[12/10 02:51:39   6395s] <CMD> verifyConnectivity -type all -noAntenna
[12/10 02:51:39   6395s] VERIFY_CONNECTIVITY use new engine.
[12/10 02:51:39   6395s] 
[12/10 02:51:39   6395s] ******** Start: VERIFY CONNECTIVITY ********
[12/10 02:51:39   6395s] Start Time: Sat Dec 10 02:51:39 2022
[12/10 02:51:39   6395s] 
[12/10 02:51:39   6395s] Design Name: toplevel_498
[12/10 02:51:39   6395s] Database Units: 2000
[12/10 02:51:39   6395s] Design Boundary: (0.0000, 0.0000) (825.0000, 825.0000)
[12/10 02:51:39   6395s] Error Limit = 1000; Warning Limit = 50
[12/10 02:51:39   6395s] Check all nets
[12/10 02:51:39   6395s] Use 4 pthreads
[12/10 02:51:41   6402s] Net clk: Found a geometry with bounding box (-0.26,1.05) (0.26,1.15) outside the design boundary.
[12/10 02:51:41   6402s] Violations for such geometries will be reported.
[12/10 02:51:41   6402s] Net gpio_pins[0]: Found a geometry with bounding box (824.74,7.05) (825.26,7.15) outside the design boundary.
[12/10 02:51:41   6402s] Violations for such geometries will be reported.
[12/10 02:51:41   6402s] Net set_programming_mode: Found a geometry with bounding box (-0.26,1.85) (0.26,1.95) outside the design boundary.
[12/10 02:51:41   6402s] Violations for such geometries will be reported.
[12/10 02:51:41   6403s] Net rst: Found a geometry with bounding box (-0.26,1.45) (0.26,1.55) outside the design boundary.
[12/10 02:51:41   6403s] Violations for such geometries will be reported.
[12/10 02:51:41   6403s] 
[12/10 02:51:41   6403s] Begin Summary 
[12/10 02:51:41   6403s]   Found no problems or warnings.
[12/10 02:51:41   6403s] End Summary
[12/10 02:51:41   6403s] 
[12/10 02:51:41   6403s] End Time: Sat Dec 10 02:51:41 2022
[12/10 02:51:41   6403s] Time Elapsed: 0:00:02.0
[12/10 02:51:41   6403s] 
[12/10 02:51:41   6403s] ******** End: VERIFY CONNECTIVITY ********
[12/10 02:51:41   6403s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/10 02:51:41   6403s]   (CPU Time: 0:00:07.8  MEM: 24.000M)
[12/10 02:51:41   6403s] 
[12/10 02:51:41   6403s] <CMD> saveDesign toplevel_498.finished.enc
[12/10 02:51:42   6403s] The in-memory database contained RC information but was not saved. To save 
[12/10 02:51:42   6403s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[12/10 02:51:42   6403s] so it should only be saved when it is really desired.
[12/10 02:51:42   6403s] #% Begin save design ... (date=12/10 02:51:42, mem=3396.4M)
[12/10 02:51:42   6403s] % Begin Save ccopt configuration ... (date=12/10 02:51:42, mem=3396.4M)
[12/10 02:51:43   6404s] % End Save ccopt configuration ... (date=12/10 02:51:43, total cpu=0:00:00.8, real=0:00:01.0, peak res=3397.3M, current mem=3397.3M)
[12/10 02:51:43   6404s] % Begin Save netlist data ... (date=12/10 02:51:43, mem=3397.4M)
[12/10 02:51:43   6404s] Writing Binary DB to toplevel_498.finished.enc.dat/vbin/toplevel_498.v.bin in multi-threaded mode...
[12/10 02:51:43   6405s] % End Save netlist data ... (date=12/10 02:51:43, total cpu=0:00:00.5, real=0:00:00.0, peak res=3397.4M, current mem=3397.4M)
[12/10 02:51:43   6405s] Saving symbol-table file in separate thread ...
[12/10 02:51:43   6405s] Saving congestion map file in separate thread ...
[12/10 02:51:43   6405s] Saving congestion map file toplevel_498.finished.enc.dat/toplevel_498.route.congmap.gz ...
[12/10 02:51:43   6405s] % Begin Save AAE data ... (date=12/10 02:51:43, mem=3399.0M)
[12/10 02:51:43   6405s] Saving AAE Data ...
[12/10 02:51:43   6405s] % End Save AAE data ... (date=12/10 02:51:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=3399.0M, current mem=3399.0M)
[12/10 02:51:44   6406s] Saving preference file toplevel_498.finished.enc.dat/gui.pref.tcl ...
[12/10 02:51:44   6406s] Saving mode setting ...
[12/10 02:51:44   6406s] Saving global file ...
[12/10 02:51:45   6406s] Saving Drc markers ...
[12/10 02:51:45   6406s] ... 8 markers are saved ...
[12/10 02:51:45   6406s] ... 8 geometry drc markers are saved ...
[12/10 02:51:45   6406s] ... 0 antenna drc markers are saved ...
[12/10 02:51:45   6406s] % Begin Save routing data ... (date=12/10 02:51:45, mem=3399.4M)
[12/10 02:51:45   6406s] Saving route file ...
[12/10 02:51:47   6408s] *** Completed saveRoute (cpu=0:00:02.1 real=0:00:02.0 mem=3988.9M) ***
[12/10 02:51:47   6408s] % End Save routing data ... (date=12/10 02:51:47, total cpu=0:00:02.1, real=0:00:02.0, peak res=3400.2M, current mem=3400.2M)
[12/10 02:51:47   6408s] Saving special route data file in separate thread ...
[12/10 02:51:47   6408s] Saving PG Conn data in separate thread ...
[12/10 02:51:47   6408s] Saving placement file in separate thread ...
[12/10 02:51:47   6408s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/10 02:51:48   6409s] Save Adaptive View Pruning View Names to Binary file
[12/10 02:51:48   6409s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:01.0 mem=4034.9M) ***
[12/10 02:51:48   6409s] TAT_INFO: ::saveSpecialRoute REAL = 1 : CPU = 0 : MEM = 0.
[12/10 02:51:48   6409s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[12/10 02:51:48   6409s] TAT_INFO: ::savePlace REAL = 1 : CPU = 0 : MEM = 0.
[12/10 02:51:48   6409s] Saving property file toplevel_498.finished.enc.dat/toplevel_498.prop
[12/10 02:51:48   6409s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=4010.9M) ***
[12/10 02:51:49   6410s] #Saving pin access data to file toplevel_498.finished.enc.dat/toplevel_498.apa ...
[12/10 02:51:50   6410s] #
[12/10 02:51:50   6410s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[12/10 02:51:50   6410s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[12/10 02:51:50   6410s] % Begin Save power constraints data ... (date=12/10 02:51:50, mem=3400.8M)
[12/10 02:51:50   6411s] % End Save power constraints data ... (date=12/10 02:51:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=3400.8M, current mem=3400.8M)
[12/10 02:51:50   6411s] Generated self-contained design toplevel_498.finished.enc.dat
[12/10 02:51:51   6411s] #% End save design ... (date=12/10 02:51:51, total cpu=0:00:07.6, real=0:00:09.0, peak res=3400.8M, current mem=3398.6M)
[12/10 02:51:51   6411s] *** Message Summary: 0 warning(s), 0 error(s)
[12/10 02:51:51   6411s] 
[12/10 10:53:38   7843s] <CMD> win
[12/10 10:53:49   7845s] <CMD> zoomBox 29.40850 -43.14250 1868.41000 961.99500
[12/10 10:53:50   7846s] <CMD> zoomBox 327.64450 -32.23500 1457.02200 585.04550
[12/10 10:53:51   7847s] <CMD> zoomBox 753.65050 -8.35200 914.29700 79.45200
[12/10 10:53:52   7847s] <CMD> zoomBox 825.16550 10.97150 826.60900 11.76050
[12/10 10:53:54   7847s] <CMD> pan -0.63300 -814.22600
[12/10 10:53:55   7847s] <CMD> zoomBox 824.37250 10.90200 826.07150 11.83050
[12/10 10:53:56   7847s] <CMD> zoomBox 821.53300 10.23450 827.77100 13.64400
[12/10 10:53:58   7848s] <CMD> zoomBox 820.84450 10.07250 828.18350 14.08400
[12/10 14:12:08   8447s] <CMD> zoomBox 820.00800 9.83200 829.77000 14.55150
[12/10 14:12:09   8448s] <CMD> gui_select -rect {825.66100 10.99400 825.87800 11.89250}
[12/10 14:12:11   8448s] <CMD> pan -0.67500 -812.21900
[12/10 14:12:11   8448s] <CMD> zoomBox 818.28250 7.49900 829.76750 13.05150
[12/10 14:12:12   8448s] <CMD> zoomBox 815.51300 6.82200 831.40950 14.50750
[12/10 14:12:12   8448s] <CMD> zoomBox 813.75200 6.39200 832.45350 15.43350
[12/10 14:12:12   8448s] <CMD> zoomBox 811.68000 5.88600 833.68200 16.52300
[12/10 14:12:12   8448s] <CMD> zoomBox 809.24200 5.29050 835.12700 17.80500
[12/10 14:12:13   8448s] <CMD> zoomBox 794.36200 1.65550 843.95000 25.62950
[12/10 14:12:13   8448s] <CMD> zoomBox 788.86800 0.31350 847.20750 28.51850
[12/10 14:12:14   8448s] <CMD> zoomBox 755.33100 -7.87850 867.09250 46.15400
[12/10 14:12:15   8449s] <CMD> zoomBox 728.38300 -14.46050 883.07000 60.32500
[12/10 14:12:15   8449s] <CMD> zoomBox 711.24600 -18.64650 893.23050 69.33650
[12/10 14:12:17   8449s] <CMD> zoomBox 691.08450 -23.57100 905.18450 79.93850
[12/10 14:12:17   8449s] <CMD> zoomBox 639.46050 -36.18050 935.79300 107.08550
[12/10 14:12:17   8449s] <CMD> zoomBox 606.63150 -44.19900 955.25800 124.34900
[12/10 14:12:18   8450s] <CMD> zoomBox 522.57050 -64.73150 1005.09900 168.55350
[12/10 14:12:18   8450s] <CMD> zoomBox 469.11300 -77.78850 1036.79400 196.66450
[12/10 14:12:19   8450s] <CMD> zoomBox 332.23350 -111.22200 1117.95150 268.64400
[12/10 14:12:19   8451s] <CMD> zoomBox 245.18800 -132.48300 1169.56200 314.41800
[12/10 14:12:20   8451s] <CMD> zoomBox 22.30300 -186.92300 1301.71300 431.62500
[12/10 14:12:21   8452s] <CMD> zoomBox -286.18850 -262.27300 1484.62150 593.84900
[12/10 14:12:22   8452s] <CMD> zoomBox -713.16650 -366.56400 1737.78200 818.38050
[12/10 14:12:26   8457s] <CMD> pan -44.21450 417.34550
[12/10 14:12:28   8458s] <CMD> zoomBox -644.85600 -253.81750 1438.45050 753.38550
[12/10 14:12:28   8458s] <CMD> zoomBox -467.91050 -187.76700 1037.27950 539.93750
[12/10 14:12:29   8459s] <CMD> zoomBox -340.56900 -135.27300 746.93100 390.49350
[12/10 14:12:29   8460s] <CMD> zoomBox -290.83700 -114.77200 633.53800 332.12950
[12/10 14:12:29   8460s] <CMD> zoomBox -246.48050 -97.68000 539.23850 282.18650
[12/10 14:12:30   8460s] <CMD> zoomBox -106.82250 -43.73900 241.80550 124.81000
[12/10 14:12:31   8461s] <CMD> zoomBox -19.27350 -9.86200 49.36350 23.32150
[12/10 14:12:32   8461s] <CMD> zoomBox -16.60550 -8.08500 41.73600 20.12100
[12/10 14:12:32   8461s] <CMD> zoomBox -10.71350 -4.16000 25.11600 13.16250
[12/10 14:12:32   8461s] <CMD> zoomBox -9.30550 -3.22300 21.15100 11.50150
[12/10 14:12:32   8461s] <CMD> zoomBox -8.10800 -2.42650 17.78050 10.08950
[12/10 14:12:33   8461s] <CMD> zoomBox -3.15300 -0.19650 6.61100 4.52400
[12/10 14:12:34   8461s] <CMD> zoomBox -1.99600 0.32450 4.00150 3.22400
[12/10 14:12:35   8461s] <CMD> zoomBox -1.48350 0.55350 2.84950 2.64850
[12/10 14:12:36   8461s] <CMD> zoomBox -0.42100 0.85250 1.21400 1.64300
[12/10 14:26:25   8501s] 
--------------------------------------------------------------------------------
Exiting Innovus on Sat Dec 10 14:26:25 2022
  Total CPU time:     2:22:14
  Total real time:    12:20:32
  Peak memory (main): 3620.62MB

[12/10 14:26:25   8501s] 
[12/10 14:26:25   8501s] *** Memory Usage v#1 (Current mem = 4107.840M, initial mem = 316.102M) ***
[12/10 14:26:25   8501s] 
[12/10 14:26:25   8501s] *** Summary of all messages that are not suppressed in this session:
[12/10 14:26:25   8501s] Severity  ID               Count  Summary                                  
[12/10 14:26:25   8501s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/10 14:26:25   8501s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[12/10 14:26:25   8501s] ERROR     IMPFP-10102          1  Design boundary shape cannot be adjusted...
[12/10 14:26:25   8501s] WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
[12/10 14:26:25   8501s] WARNING   IMPPTN-1520         13  Pin '%s' of %s '%s' cannot be placed at ...
[12/10 14:26:25   8501s] WARNING   IMPEXT-6197         15  The Cap table file is not specified. Thi...
[12/10 14:26:25   8501s] WARNING   IMPEXT-2766          9  The sheet resistance for layer %s is not...
[12/10 14:26:25   8501s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[12/10 14:26:25   8501s] WARNING   IMPEXT-2776          8  The via resistance between layers %s and...
[12/10 14:26:25   8501s] WARNING   IMPEXT-3530         15  The process node is not set. Use the com...
[12/10 14:26:25   8501s] WARNING   IMPEXT-3032          4  Because the cap table file was not provi...
[12/10 14:26:25   8501s] WARNING   IMPSYT-21024         1  Command "setMaxRouteLayer" has become ob...
[12/10 14:26:25   8501s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/10 14:26:25   8501s] WARNING   IMPVL-159         1780  Pin '%s' of cell '%s' is defined in LEF ...
[12/10 14:26:25   8501s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[12/10 14:26:25   8501s] WARNING   IMPESI-3095        252  Net: '%s' has no receivers. SI analysis ...
[12/10 14:26:25   8501s] WARNING   IMPVFG-257           1  setVerifyGeometryMode/verifyGeometry com...
[12/10 14:26:25   8501s] WARNING   IMPPP-5022           1  Option "%s" is obsolete and can be repla...
[12/10 14:26:25   8501s] WARNING   IMPPP-4018           1  Command "%s" is obsolete and has been re...
[12/10 14:26:25   8501s] WARNING   IMPPP-193            4  The currently specified %s spacing %f %s...
[12/10 14:26:25   8501s] WARNING   IMPPP-4051           1  Failed to add rings, because the IO cell...
[12/10 14:26:25   8501s] WARNING   IMPPP-4063           1  Multi-CPU is set to %d in addStripe auto...
[12/10 14:26:25   8501s] WARNING   IMPPP-220            1  The power planner does not create core r...
[12/10 14:26:25   8501s] WARNING   IMPSR-468            6  Cannot find any standard cell pin connec...
[12/10 14:26:25   8501s] WARNING   IMPSR-1253           2  Unable to find any standard cell pin con...
[12/10 14:26:25   8501s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[12/10 14:26:25   8501s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[12/10 14:26:25   8501s] WARNING   IMPSP-5140          11  Global net connect rules have not been c...
[12/10 14:26:25   8501s] WARNING   IMPSP-5224           3  Option '%s' for command addEndCap is obs...
[12/10 14:26:25   8501s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/10 14:26:25   8501s] WARNING   IMPSP-315           11  Found %d instances insts with no PG Term...
[12/10 14:26:25   8501s] ERROR     IMPSP-9537           1  'setPlaceMode -place_design_floorplan_mo...
[12/10 14:26:25   8501s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/10 14:26:25   8501s] WARNING   IMPSP-5534           3  '%s' and '%s' are using the same endcap ...
[12/10 14:26:25   8501s] WARNING   IMPSP-2035          15  Cell-to-preRoute spacing and short viola...
[12/10 14:26:25   8501s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[12/10 14:26:25   8501s] ERROR     IMPOPT-7109          1  The "-leakagePowerEffort" & "-dynamicPow...
[12/10 14:26:25   8501s] WARNING   IMPCCOPT-1285       24  The lib cell '%s' specified in %s %s. %s...
[12/10 14:26:25   8501s] WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
[12/10 14:26:25   8501s] WARNING   IMPCCOPT-2248        1  Clock %s has a source defined at module ...
[12/10 14:26:25   8501s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[12/10 14:26:25   8501s] WARNING   IMPTCM-125           3  Option "%s" for command %s is obsolete a...
[12/10 14:26:25   8501s] WARNING   IMPPSP-1003         18  Found use of '%s'. This will continue to...
[12/10 14:26:25   8501s] WARNING   SDF-808              1  The software is currently operating in a...
[12/10 14:26:25   8501s] ERROR     TCLCMD-290           1  Could not find technology library '%s'   
[12/10 14:26:25   8501s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/10 14:26:25   8501s] WARNING   TCLCMD-1531          2  '%s' has been applied on hierarchical pi...
[12/10 14:26:25   8501s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[12/10 14:26:25   8501s] WARNING   TECHLIB-302         46  No function defined for cell '%s'. The c...
[12/10 14:26:25   8501s] *** Message Summary: 2270 warning(s), 4 error(s)
[12/10 14:26:25   8501s] 
[12/10 14:26:25   8501s] --- Ending "Innovus" (totcpu=2:21:42, real=12:20:29, mem=4107.8M) ---
