// Seed: 4050684856
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output logic [7:0] id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5[-1 : 1] = 1;
  assign id_1 = id_1;
  task id_6;
    input integer id_7;
    begin : LABEL_0
      id_6 <= -1;
    end
  endtask
endmodule
module module_1 #(
    parameter id_1 = 32'd67
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_6,
      id_3
  );
  output wire id_5;
  inout wire id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  inout wire _id_1;
  always @(posedge 1 or posedge id_4) id_3["" : id_1] = 1 < !id_1;
endmodule
