Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Tue Jun  1 15:19:16 2021

All signals are completely routed.

WARNING:ParHelpers:361 - There are 11 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   LEDS<0>_IBUF
   LEDS<1>_IBUF
   LEDS<2>_IBUF
   LEDS<3>_IBUF
   LEDS<5>_IBUF
   LEDS<6>_IBUF
   LEDS<7>_IBUF
   SWITCHES<4>_IBUF
   SWITCHES<5>_IBUF
   SWITCHES<6>_IBUF
   SWITCHES<7>_IBUF


