;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-115
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMP @300, 90
	SUB #0, -40
	JMZ 107, 96
	ADD 33, 320
	SUB #0, -40
	SUB 300, 90
	SUB #0, -40
	SUB #0, -40
	SPL @0, -10
	JMZ 0, 905
	SUB -7, <-120
	SPL 0, <402
	SUB #100, 10
	SUB #100, 10
	SUB -7, <-120
	MOV #107, 96
	SUB #0, -40
	SUB 0, @12
	CMP #107, 96
	SUB #100, 10
	JMP 0, <12
	SLT 0, 905
	JMZ 0, 905
	SUB <-900, @2
	JMZ 107, 96
	MOV #107, 96
	MOV #107, 96
	ADD <33, 9
	ADD <33, 9
	MOV #107, 96
	SUB 300, 90
	JMZ -0, 4
	SPL 70, @962
	JMZ 7, -96
	JMZ -0, 900
	JMZ 0, 905
	JMZ 0, 905
	MOV -7, <-20
	JMP @100, 10
	ADD <33, 9
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <402
	CMP -207, <-115
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
