{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 2402, "design__instance__area": 71063, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.13449648022651672, "power__switching__total": 0.0915592834353447, "power__leakage__total": 7.615652748427237e-07, "power__total": 0.2260565310716629, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5383431630632342, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5358035278225783, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5985921927560388, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.347753169437025, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.598592, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.347753, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 6, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.763920948121608, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.7612841683635501, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.7589153964512164, "timing__setup__ws__corner:nom_ss_125C_4v50": -4.213176593522581, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -357.76413244561377, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -4.213176593522581, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.332151, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 146, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -4.213177, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 146, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.43777047115312984, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.43511870338381553, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2747538940796134, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.523655356121254, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.274754, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.210242, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 6, "design__max_fanout_violation__count": 0, "design__max_cap_violation__count": 2, "clock__skew__worst_hold": -0.4351784333842297, "clock__skew__worst_setup": 0.43289925647251715, "timing__hold__ws": 0.27190306331635394, "timing__setup__ws": -4.541274151931138, "timing__hold__tns": 0, "timing__setup__tns": -390.09129830483374, "timing__hold__wns": 0, "timing__setup__wns": -4.541274151931138, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.271903, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 437, "timing__setup_r2r__ws": -4.541274, "timing__setup_r2r_vio__count": 437, "design__die__bbox": "0.0 0.0 337.815 355.735", "design__core__bbox": "6.72 15.68 330.96 337.12", "design__io": 106, "design__die__area": 120173, "design__core__area": 104224, "design__instance__count__stdcell": 3238, "design__instance__area__stdcell": 74733.4, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.717048, "design__instance__utilization__stdcell": 0.717048, "design__rows": 82, "design__rows:GF018hv5v_mcu_sc7": 82, "design__sites": 47478, "design__sites:GF018hv5v_mcu_sc7": 47478, "design__instance__count__class:buffer": 198, "design__instance__area__class:buffer": 4443.08, "design__instance__count__class:inverter": 139, "design__instance__area__class:inverter": 1409.32, "design__instance__count__class:sequential_cell": 280, "design__instance__area__class:sequential_cell": 18174.1, "design__instance__count__class:multi_input_combinational_cell": 1412, "design__instance__area__class:multi_input_combinational_cell": 34245.1, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 19895634, "design__instance__count__class:timing_repair_buffer": 251, "design__instance__area__class:timing_repair_buffer": 7057.57, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 100593, "design__violations": 0, "design__instance__count__class:clock_buffer": 92, "design__instance__area__class:clock_buffer": 5053.35, "design__instance__count__class:clock_inverter": 30, "design__instance__area__class:clock_inverter": 680.512, "design__instance__count__setup_buffer": 110, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 2409, "route__net__special": 2, "route__drc_errors__iter:0": 740, "route__wirelength__iter:0": 109951, "route__drc_errors__iter:1": 206, "route__wirelength__iter:1": 108513, "route__drc_errors__iter:2": 169, "route__wirelength__iter:2": 108236, "route__drc_errors__iter:3": 51, "route__wirelength__iter:3": 108143, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 108103, "route__drc_errors": 0, "route__wirelength": 108103, "route__vias": 16344, "route__vias__singlecut": 16344, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 633.85, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 54, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 54, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 54, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5344191906940216, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5324695279853371, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5942094762200768, "timing__setup__ws__corner:min_tt_025C_5v00": 2.4953355643635717, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.594209, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.495336, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 54, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 4, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7571875563091256, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7554957984163556, "timing__hold__ws__corner:min_ss_125C_4v50": 0.7456881989617417, "timing__setup__ws__corner:min_ss_125C_4v50": -3.9406967693286226, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -331.576254948958, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -3.9406967693286226, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.324606, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 145, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -3.940697, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 145, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 54, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.4351784333842297, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.43289925647251715, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.27190306331635394, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.644236682236064, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.271903, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.340975, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 54, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5430869241370153, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5398650568284324, "timing__hold__ws__corner:max_tt_025C_5v00": 0.603770717178559, "timing__setup__ws__corner:max_tt_025C_5v00": 2.0731861258977404, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.603771, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.073186, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 54, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 6, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 2, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7720901914124468, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.7683579545650097, "timing__hold__ws__corner:max_ss_125C_4v50": 0.7749441308002633, "timing__setup__ws__corner:max_ss_125C_4v50": -4.541274151931138, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -390.09129830483374, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -4.541274151931138, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.341276, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 146, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -4.541274, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 146, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 54, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4411442724869296, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.4378636188675303, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2781237541215643, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.380897102417744, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.278124, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.054036, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 54, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 54, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99593, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.9985, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00406625, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00699197, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00239595, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00699197, "design_powergrid__voltage__worst": 0.00699197, "design_powergrid__voltage__worst__net:VDD": 4.99593, "design_powergrid__drop__worst": 0.00699197, "design_powergrid__drop__worst__net:VDD": 0.00406625, "design_powergrid__voltage__worst__net:VSS": 0.00699197, "design_powergrid__drop__worst__net:VSS": 0.00699197, "ir__voltage__worst": 5, "ir__drop__avg": 0.0015, "ir__drop__worst": 0.00407, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}