#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Oct 12 09:31:48 2021
# Process ID: 9212
# Current directory: C:/Users/jonja/Documents/zLabAll/zLabAll/lecture07
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4368 C:\Users\jonja\Documents\zLabAll\zLabAll\lecture07\lecture07.xpr
# Log file: C:/Users/jonja/Documents/zLabAll/zLabAll/lecture07/vivado.log
# Journal file: C:/Users/jonja/Documents/zLabAll/zLabAll/lecture07\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in C:/Users/jonja/AppData/Roaming/Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Users/jonja/AppData/Roaming/Xilinx/Vivado/init.tcl'
start_gui
open_project C:/Users/jonja/Documents/zLabAll/zLabAll/lecture07/lecture07.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/tyloo/Desktop/Digitale systemer/zLabAll/lecture07' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'lecture07.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1282.160 ; gain = 32.344
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'FSM_Example'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jonja/Documents/zLabAll/zLabAll/lecture07/lecture07.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM_Example' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jonja/Documents/zLabAll/zLabAll/lecture07/lecture07.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FSM_Example_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jonja/Documents/zLabAll/zLabAll/lecture07/lecture07.srcs/sources_1/new/FSM_Example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM_Example'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jonja/Documents/zLabAll/zLabAll/lecture07/lecture07.sim/sim_1/behav/xsim'
"xelab -wto ca3b11de24aa4346ae2347ae713eda13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FSM_Example_behav xil_defaultlib.FSM_Example -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ca3b11de24aa4346ae2347ae713eda13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FSM_Example_behav xil_defaultlib.FSM_Example -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.fsm_example
Built simulation snapshot FSM_Example_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/jonja/Documents/zLabAll/zLabAll/lecture07/lecture07.sim/sim_1/behav/xsim/xsim.dir/FSM_Example_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/jonja/Documents/zLabAll/zLabAll/lecture07/lecture07.sim/sim_1/behav/xsim/xsim.dir/FSM_Example_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 12 09:32:52 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 12 09:32:52 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1319.289 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jonja/Documents/zLabAll/zLabAll/lecture07/lecture07.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSM_Example_behav -key {Behavioral:sim_1:Functional:FSM_Example} -tclbatch {FSM_Example.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source FSM_Example.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSM_Example_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1349.492 ; gain = 30.203
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: FSM_Example
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1891.480 ; gain = 281.523
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FSM_Example' [C:/Users/jonja/Documents/zLabAll/zLabAll/lecture07/lecture07.srcs/sources_1/new/FSM_Example.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'FSM_Example' (1#1) [C:/Users/jonja/Documents/zLabAll/zLabAll/lecture07/lecture07.srcs/sources_1/new/FSM_Example.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1962.230 ; gain = 352.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1962.230 ; gain = 352.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1962.230 ; gain = 352.273
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1962.230 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1983.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2076.746 ; gain = 466.789
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2076.746 ; gain = 727.254
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2136.668 ; gain = 33.480
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FSM_Example' [C:/Users/jonja/Documents/zLabAll/zLabAll/lecture07/lecture07.srcs/sources_1/new/FSM_Example.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'FSM_Example' (1#1) [C:/Users/jonja/Documents/zLabAll/zLabAll/lecture07/lecture07.srcs/sources_1/new/FSM_Example.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2173.457 ; gain = 70.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2173.457 ; gain = 70.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2173.457 ; gain = 70.270
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2173.457 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2173.457 ; gain = 70.270
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2235.266 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 12 11:47:29 2021...
