Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec 14 23:14:17 2024
| Host         : DESKTOP-2TI4DL6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/myDCMotor_0/inst/clk_div/clk_out_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: design_1_i/myOLEDrgb_0/inst/spi/spi_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 90 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.935     -139.924                     16                 4541        0.046        0.000                      0                 4541        9.020        0.000                       0                  1816  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -8.935     -139.924                     16                 4466        0.046        0.000                      0                 4466        9.020        0.000                       0                  1816  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              11.663        0.000                      0                   75        1.783        0.000                      0                   75  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           16  Failing Endpoints,  Worst Slack       -8.935ns,  Total Violation     -139.924ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.935ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.680ns  (logic 12.526ns (43.676%)  route 16.154ns (56.324%))
  Logic Levels:           44  (CARRY4=25 LUT3=6 LUT4=5 LUT5=4 LUT6=4)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 22.830 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.649     2.943    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y90         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/Q
                         net (fo=27, routed)          0.870     4.269    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[3]
    SLICE_X47Y90         LUT3 (Prop_lut3_I0_O)        0.150     4.419 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327/O
                         net (fo=2, routed)           0.645     5.064    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327_n_0
    SLICE_X47Y91         LUT4 (Prop_lut4_I3_O)        0.332     5.396 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331/O
                         net (fo=1, routed)           0.000     5.396    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.928 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/CO[3]
                         net (fo=1, routed)           0.000     5.928    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.151 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267/O[0]
                         net (fo=2, routed)           0.555     6.706    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267_n_7
    SLICE_X43Y91         LUT3 (Prop_lut3_I1_O)        0.293     6.999 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_260/O
                         net (fo=2, routed)           0.859     7.858    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_260_n_0
    SLICE_X43Y91         LUT4 (Prop_lut4_I3_O)        0.326     8.184 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_264/O
                         net (fo=1, routed)           0.000     8.184    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_264_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.734 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.734    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.068 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184/O[1]
                         net (fo=2, routed)           0.945    10.013    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184_n_6
    SLICE_X44Y95         LUT3 (Prop_lut3_I0_O)        0.332    10.345 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_175/O
                         net (fo=2, routed)           0.690    11.035    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_175_n_0
    SLICE_X44Y95         LUT4 (Prop_lut4_I3_O)        0.327    11.362 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_179/O
                         net (fo=1, routed)           0.000    11.362    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_179_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.763 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_142/CO[3]
                         net (fo=1, routed)           0.000    11.763    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_142_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.877 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000    11.877    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_119_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.991 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.991    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_72_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.105    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.219 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.001    12.220    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.443 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22/O[0]
                         net (fo=20, routed)          0.767    13.210    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22_n_7
    SLICE_X47Y99         LUT3 (Prop_lut3_I0_O)        0.299    13.509 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379/O
                         net (fo=2, routed)           0.320    13.828    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I0_O)        0.124    13.952 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334/O
                         net (fo=2, routed)           0.832    14.784    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I0_O)        0.124    14.908 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338/O
                         net (fo=1, routed)           0.000    14.908    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.440 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264/CO[3]
                         net (fo=1, routed)           0.001    15.441    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.775 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199/O[1]
                         net (fo=3, routed)           0.881    16.656    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199_n_6
    SLICE_X41Y98         LUT4 (Prop_lut4_I2_O)        0.303    16.959 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_262/O
                         net (fo=1, routed)           0.000    16.959    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_262_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.509 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    17.509    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_190_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.623 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.001    17.623    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_119_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.737 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    17.737    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_61_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.851 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          0.784    18.635    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X43Y102        LUT3 (Prop_lut3_I0_O)        0.124    18.759 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36/O
                         net (fo=129, routed)         1.192    19.951    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I1_O)        0.124    20.075 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_58/O
                         net (fo=2, routed)           0.951    21.025    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    21.421 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.421    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.538 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.538    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_18_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.853 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_17/O[3]
                         net (fo=3, routed)           0.649    22.502    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_17_n_4
    SLICE_X36Y102        LUT5 (Prop_lut5_I3_O)        0.307    22.809 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18/O
                         net (fo=2, routed)           0.463    23.273    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18_n_0
    SLICE_X37Y102        LUT5 (Prop_lut5_I1_O)        0.124    23.397 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6/O
                         net (fo=2, routed)           0.967    24.364    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6_n_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I0_O)        0.124    24.488 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10/O
                         net (fo=1, routed)           0.000    24.488    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.020 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.020    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.134 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.134    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.468 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_2/O[1]
                         net (fo=8, routed)           1.027    26.494    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_2_n_6
    SLICE_X47Y106        LUT3 (Prop_lut3_I2_O)        0.331    26.825 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_81/O
                         net (fo=2, routed)           0.666    27.491    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_81_n_0
    SLICE_X47Y106        LUT4 (Prop_lut4_I3_O)        0.326    27.817 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_85/O
                         net (fo=1, routed)           0.000    27.817    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_85_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.367 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.367    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.701 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_5/O[1]
                         net (fo=3, routed)           0.305    29.006    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_5_n_6
    SLICE_X45Y107        LUT6 (Prop_lut6_I0_O)        0.303    29.309 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_17/O
                         net (fo=1, routed)           0.769    30.078    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_17_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    30.482 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          1.016    31.499    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X47Y108        LUT5 (Prop_lut5_I1_O)        0.124    31.623 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_1/O
                         net (fo=1, routed)           0.000    31.623    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[6]_i_1_n_0
    SLICE_X47Y108        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.651    22.830    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y108        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]/C
                         clock pessimism              0.129    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X47Y108        FDRE (Setup_fdre_C_D)        0.031    22.688    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]
  -------------------------------------------------------------------
                         required time                         22.688    
                         arrival time                         -31.623    
  -------------------------------------------------------------------
                         slack                                 -8.935    

Slack (VIOLATED) :        -8.922ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.667ns  (logic 12.526ns (43.695%)  route 16.141ns (56.305%))
  Logic Levels:           44  (CARRY4=25 LUT3=6 LUT4=5 LUT5=4 LUT6=4)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 22.830 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.649     2.943    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y90         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/Q
                         net (fo=27, routed)          0.870     4.269    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[3]
    SLICE_X47Y90         LUT3 (Prop_lut3_I0_O)        0.150     4.419 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327/O
                         net (fo=2, routed)           0.645     5.064    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327_n_0
    SLICE_X47Y91         LUT4 (Prop_lut4_I3_O)        0.332     5.396 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331/O
                         net (fo=1, routed)           0.000     5.396    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.928 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/CO[3]
                         net (fo=1, routed)           0.000     5.928    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.151 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267/O[0]
                         net (fo=2, routed)           0.555     6.706    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267_n_7
    SLICE_X43Y91         LUT3 (Prop_lut3_I1_O)        0.293     6.999 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_260/O
                         net (fo=2, routed)           0.859     7.858    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_260_n_0
    SLICE_X43Y91         LUT4 (Prop_lut4_I3_O)        0.326     8.184 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_264/O
                         net (fo=1, routed)           0.000     8.184    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_264_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.734 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.734    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.068 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184/O[1]
                         net (fo=2, routed)           0.945    10.013    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184_n_6
    SLICE_X44Y95         LUT3 (Prop_lut3_I0_O)        0.332    10.345 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_175/O
                         net (fo=2, routed)           0.690    11.035    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_175_n_0
    SLICE_X44Y95         LUT4 (Prop_lut4_I3_O)        0.327    11.362 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_179/O
                         net (fo=1, routed)           0.000    11.362    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_179_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.763 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_142/CO[3]
                         net (fo=1, routed)           0.000    11.763    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_142_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.877 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000    11.877    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_119_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.991 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.991    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_72_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.105    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.219 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.001    12.220    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.443 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22/O[0]
                         net (fo=20, routed)          0.767    13.210    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22_n_7
    SLICE_X47Y99         LUT3 (Prop_lut3_I0_O)        0.299    13.509 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379/O
                         net (fo=2, routed)           0.320    13.828    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I0_O)        0.124    13.952 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334/O
                         net (fo=2, routed)           0.832    14.784    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I0_O)        0.124    14.908 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338/O
                         net (fo=1, routed)           0.000    14.908    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.440 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264/CO[3]
                         net (fo=1, routed)           0.001    15.441    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.775 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199/O[1]
                         net (fo=3, routed)           0.881    16.656    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199_n_6
    SLICE_X41Y98         LUT4 (Prop_lut4_I2_O)        0.303    16.959 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_262/O
                         net (fo=1, routed)           0.000    16.959    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_262_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.509 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    17.509    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_190_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.623 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.001    17.623    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_119_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.737 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    17.737    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_61_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.851 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          0.784    18.635    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X43Y102        LUT3 (Prop_lut3_I0_O)        0.124    18.759 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36/O
                         net (fo=129, routed)         1.192    19.951    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I1_O)        0.124    20.075 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_58/O
                         net (fo=2, routed)           0.951    21.025    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    21.421 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.421    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.538 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.538    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_18_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.853 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_17/O[3]
                         net (fo=3, routed)           0.649    22.502    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_17_n_4
    SLICE_X36Y102        LUT5 (Prop_lut5_I3_O)        0.307    22.809 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18/O
                         net (fo=2, routed)           0.463    23.273    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18_n_0
    SLICE_X37Y102        LUT5 (Prop_lut5_I1_O)        0.124    23.397 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6/O
                         net (fo=2, routed)           0.967    24.364    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6_n_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I0_O)        0.124    24.488 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10/O
                         net (fo=1, routed)           0.000    24.488    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.020 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.020    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.134 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.134    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.468 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_2/O[1]
                         net (fo=8, routed)           1.027    26.494    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_2_n_6
    SLICE_X47Y106        LUT3 (Prop_lut3_I2_O)        0.331    26.825 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_81/O
                         net (fo=2, routed)           0.666    27.491    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_81_n_0
    SLICE_X47Y106        LUT4 (Prop_lut4_I3_O)        0.326    27.817 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_85/O
                         net (fo=1, routed)           0.000    27.817    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_85_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.367 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.367    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.701 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_5/O[1]
                         net (fo=3, routed)           0.305    29.006    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_5_n_6
    SLICE_X45Y107        LUT6 (Prop_lut6_I0_O)        0.303    29.309 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_17/O
                         net (fo=1, routed)           0.769    30.078    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_17_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    30.482 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          1.004    31.486    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X45Y108        LUT5 (Prop_lut5_I1_O)        0.124    31.610 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[8]_i_1/O
                         net (fo=1, routed)           0.000    31.610    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[8]_i_1_n_0
    SLICE_X45Y108        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.651    22.830    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y108        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[8]/C
                         clock pessimism              0.129    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X45Y108        FDRE (Setup_fdre_C_D)        0.031    22.688    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[8]
  -------------------------------------------------------------------
                         required time                         22.688    
                         arrival time                         -31.610    
  -------------------------------------------------------------------
                         slack                                 -8.922    

Slack (VIOLATED) :        -8.797ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.540ns  (logic 12.526ns (43.889%)  route 16.014ns (56.111%))
  Logic Levels:           44  (CARRY4=25 LUT3=6 LUT4=5 LUT5=4 LUT6=4)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 22.830 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.649     2.943    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y90         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/Q
                         net (fo=27, routed)          0.870     4.269    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[3]
    SLICE_X47Y90         LUT3 (Prop_lut3_I0_O)        0.150     4.419 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327/O
                         net (fo=2, routed)           0.645     5.064    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327_n_0
    SLICE_X47Y91         LUT4 (Prop_lut4_I3_O)        0.332     5.396 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331/O
                         net (fo=1, routed)           0.000     5.396    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.928 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/CO[3]
                         net (fo=1, routed)           0.000     5.928    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.151 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267/O[0]
                         net (fo=2, routed)           0.555     6.706    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267_n_7
    SLICE_X43Y91         LUT3 (Prop_lut3_I1_O)        0.293     6.999 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_260/O
                         net (fo=2, routed)           0.859     7.858    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_260_n_0
    SLICE_X43Y91         LUT4 (Prop_lut4_I3_O)        0.326     8.184 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_264/O
                         net (fo=1, routed)           0.000     8.184    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_264_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.734 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.734    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.068 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184/O[1]
                         net (fo=2, routed)           0.945    10.013    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184_n_6
    SLICE_X44Y95         LUT3 (Prop_lut3_I0_O)        0.332    10.345 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_175/O
                         net (fo=2, routed)           0.690    11.035    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_175_n_0
    SLICE_X44Y95         LUT4 (Prop_lut4_I3_O)        0.327    11.362 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_179/O
                         net (fo=1, routed)           0.000    11.362    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_179_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.763 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_142/CO[3]
                         net (fo=1, routed)           0.000    11.763    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_142_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.877 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000    11.877    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_119_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.991 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.991    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_72_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.105    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.219 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.001    12.220    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.443 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22/O[0]
                         net (fo=20, routed)          0.767    13.210    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22_n_7
    SLICE_X47Y99         LUT3 (Prop_lut3_I0_O)        0.299    13.509 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379/O
                         net (fo=2, routed)           0.320    13.828    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I0_O)        0.124    13.952 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334/O
                         net (fo=2, routed)           0.832    14.784    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I0_O)        0.124    14.908 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338/O
                         net (fo=1, routed)           0.000    14.908    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.440 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264/CO[3]
                         net (fo=1, routed)           0.001    15.441    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.775 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199/O[1]
                         net (fo=3, routed)           0.881    16.656    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199_n_6
    SLICE_X41Y98         LUT4 (Prop_lut4_I2_O)        0.303    16.959 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_262/O
                         net (fo=1, routed)           0.000    16.959    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_262_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.509 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    17.509    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_190_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.623 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.001    17.623    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_119_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.737 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    17.737    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_61_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.851 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          0.784    18.635    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X43Y102        LUT3 (Prop_lut3_I0_O)        0.124    18.759 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36/O
                         net (fo=129, routed)         1.192    19.951    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I1_O)        0.124    20.075 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_58/O
                         net (fo=2, routed)           0.951    21.025    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    21.421 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.421    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.538 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.538    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_18_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.853 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_17/O[3]
                         net (fo=3, routed)           0.649    22.502    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_17_n_4
    SLICE_X36Y102        LUT5 (Prop_lut5_I3_O)        0.307    22.809 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18/O
                         net (fo=2, routed)           0.463    23.273    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18_n_0
    SLICE_X37Y102        LUT5 (Prop_lut5_I1_O)        0.124    23.397 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6/O
                         net (fo=2, routed)           0.967    24.364    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6_n_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I0_O)        0.124    24.488 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10/O
                         net (fo=1, routed)           0.000    24.488    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.020 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.020    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.134 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.134    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.468 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_2/O[1]
                         net (fo=8, routed)           1.027    26.494    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_2_n_6
    SLICE_X47Y106        LUT3 (Prop_lut3_I2_O)        0.331    26.825 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_81/O
                         net (fo=2, routed)           0.666    27.491    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_81_n_0
    SLICE_X47Y106        LUT4 (Prop_lut4_I3_O)        0.326    27.817 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_85/O
                         net (fo=1, routed)           0.000    27.817    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_85_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.367 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.367    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.701 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_5/O[1]
                         net (fo=3, routed)           0.305    29.006    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_5_n_6
    SLICE_X45Y107        LUT6 (Prop_lut6_I0_O)        0.303    29.309 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_17/O
                         net (fo=1, routed)           0.769    30.078    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_17_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    30.482 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.877    31.359    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X45Y107        LUT5 (Prop_lut5_I1_O)        0.124    31.483 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[1]_i_1/O
                         net (fo=1, routed)           0.000    31.483    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[1]_i_1_n_0
    SLICE_X45Y107        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.651    22.830    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y107        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[1]/C
                         clock pessimism              0.129    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X45Y107        FDRE (Setup_fdre_C_D)        0.029    22.686    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[1]
  -------------------------------------------------------------------
                         required time                         22.686    
                         arrival time                         -31.483    
  -------------------------------------------------------------------
                         slack                                 -8.797    

Slack (VIOLATED) :        -8.774ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.518ns  (logic 12.526ns (43.922%)  route 15.992ns (56.078%))
  Logic Levels:           44  (CARRY4=25 LUT3=6 LUT4=5 LUT5=4 LUT6=4)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 22.829 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.649     2.943    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y90         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/Q
                         net (fo=27, routed)          0.870     4.269    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[3]
    SLICE_X47Y90         LUT3 (Prop_lut3_I0_O)        0.150     4.419 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327/O
                         net (fo=2, routed)           0.645     5.064    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327_n_0
    SLICE_X47Y91         LUT4 (Prop_lut4_I3_O)        0.332     5.396 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331/O
                         net (fo=1, routed)           0.000     5.396    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.928 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/CO[3]
                         net (fo=1, routed)           0.000     5.928    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.151 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267/O[0]
                         net (fo=2, routed)           0.555     6.706    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267_n_7
    SLICE_X43Y91         LUT3 (Prop_lut3_I1_O)        0.293     6.999 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_260/O
                         net (fo=2, routed)           0.859     7.858    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_260_n_0
    SLICE_X43Y91         LUT4 (Prop_lut4_I3_O)        0.326     8.184 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_264/O
                         net (fo=1, routed)           0.000     8.184    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_264_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.734 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.734    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.068 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184/O[1]
                         net (fo=2, routed)           0.945    10.013    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184_n_6
    SLICE_X44Y95         LUT3 (Prop_lut3_I0_O)        0.332    10.345 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_175/O
                         net (fo=2, routed)           0.690    11.035    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_175_n_0
    SLICE_X44Y95         LUT4 (Prop_lut4_I3_O)        0.327    11.362 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_179/O
                         net (fo=1, routed)           0.000    11.362    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_179_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.763 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_142/CO[3]
                         net (fo=1, routed)           0.000    11.763    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_142_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.877 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000    11.877    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_119_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.991 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.991    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_72_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.105    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.219 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.001    12.220    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.443 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22/O[0]
                         net (fo=20, routed)          0.767    13.210    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22_n_7
    SLICE_X47Y99         LUT3 (Prop_lut3_I0_O)        0.299    13.509 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379/O
                         net (fo=2, routed)           0.320    13.828    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I0_O)        0.124    13.952 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334/O
                         net (fo=2, routed)           0.832    14.784    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I0_O)        0.124    14.908 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338/O
                         net (fo=1, routed)           0.000    14.908    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.440 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264/CO[3]
                         net (fo=1, routed)           0.001    15.441    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.775 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199/O[1]
                         net (fo=3, routed)           0.881    16.656    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199_n_6
    SLICE_X41Y98         LUT4 (Prop_lut4_I2_O)        0.303    16.959 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_262/O
                         net (fo=1, routed)           0.000    16.959    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_262_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.509 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    17.509    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_190_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.623 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.001    17.623    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_119_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.737 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    17.737    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_61_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.851 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          0.784    18.635    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X43Y102        LUT3 (Prop_lut3_I0_O)        0.124    18.759 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36/O
                         net (fo=129, routed)         1.192    19.951    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I1_O)        0.124    20.075 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_58/O
                         net (fo=2, routed)           0.951    21.025    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    21.421 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.421    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.538 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.538    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_18_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.853 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_17/O[3]
                         net (fo=3, routed)           0.649    22.502    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_17_n_4
    SLICE_X36Y102        LUT5 (Prop_lut5_I3_O)        0.307    22.809 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18/O
                         net (fo=2, routed)           0.463    23.273    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18_n_0
    SLICE_X37Y102        LUT5 (Prop_lut5_I1_O)        0.124    23.397 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6/O
                         net (fo=2, routed)           0.967    24.364    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6_n_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I0_O)        0.124    24.488 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10/O
                         net (fo=1, routed)           0.000    24.488    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.020 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.020    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.134 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.134    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.468 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_2/O[1]
                         net (fo=8, routed)           1.027    26.494    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_2_n_6
    SLICE_X47Y106        LUT3 (Prop_lut3_I2_O)        0.331    26.825 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_81/O
                         net (fo=2, routed)           0.666    27.491    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_81_n_0
    SLICE_X47Y106        LUT4 (Prop_lut4_I3_O)        0.326    27.817 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_85/O
                         net (fo=1, routed)           0.000    27.817    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_85_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.367 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.367    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.701 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_5/O[1]
                         net (fo=3, routed)           0.305    29.006    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_5_n_6
    SLICE_X45Y107        LUT6 (Prop_lut6_I0_O)        0.303    29.309 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_17/O
                         net (fo=1, routed)           0.769    30.078    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_17_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    30.482 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.855    31.337    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X48Y108        LUT5 (Prop_lut5_I1_O)        0.124    31.461 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[9]_i_1/O
                         net (fo=1, routed)           0.000    31.461    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[9]_i_1_n_0
    SLICE_X48Y108        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.650    22.829    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y108        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[9]/C
                         clock pessimism              0.129    22.958    
                         clock uncertainty           -0.302    22.656    
    SLICE_X48Y108        FDRE (Setup_fdre_C_D)        0.031    22.687    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[9]
  -------------------------------------------------------------------
                         required time                         22.687    
                         arrival time                         -31.461    
  -------------------------------------------------------------------
                         slack                                 -8.774    

Slack (VIOLATED) :        -8.770ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.514ns  (logic 12.526ns (43.930%)  route 15.988ns (56.070%))
  Logic Levels:           44  (CARRY4=25 LUT3=6 LUT4=5 LUT5=4 LUT6=4)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 22.829 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.649     2.943    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y90         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/Q
                         net (fo=27, routed)          0.870     4.269    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[3]
    SLICE_X47Y90         LUT3 (Prop_lut3_I0_O)        0.150     4.419 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327/O
                         net (fo=2, routed)           0.645     5.064    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327_n_0
    SLICE_X47Y91         LUT4 (Prop_lut4_I3_O)        0.332     5.396 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331/O
                         net (fo=1, routed)           0.000     5.396    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.928 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/CO[3]
                         net (fo=1, routed)           0.000     5.928    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.151 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267/O[0]
                         net (fo=2, routed)           0.555     6.706    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267_n_7
    SLICE_X43Y91         LUT3 (Prop_lut3_I1_O)        0.293     6.999 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_260/O
                         net (fo=2, routed)           0.859     7.858    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_260_n_0
    SLICE_X43Y91         LUT4 (Prop_lut4_I3_O)        0.326     8.184 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_264/O
                         net (fo=1, routed)           0.000     8.184    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_264_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.734 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.734    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.068 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184/O[1]
                         net (fo=2, routed)           0.945    10.013    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184_n_6
    SLICE_X44Y95         LUT3 (Prop_lut3_I0_O)        0.332    10.345 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_175/O
                         net (fo=2, routed)           0.690    11.035    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_175_n_0
    SLICE_X44Y95         LUT4 (Prop_lut4_I3_O)        0.327    11.362 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_179/O
                         net (fo=1, routed)           0.000    11.362    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_179_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.763 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_142/CO[3]
                         net (fo=1, routed)           0.000    11.763    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_142_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.877 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000    11.877    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_119_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.991 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.991    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_72_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.105    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.219 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.001    12.220    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.443 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22/O[0]
                         net (fo=20, routed)          0.767    13.210    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22_n_7
    SLICE_X47Y99         LUT3 (Prop_lut3_I0_O)        0.299    13.509 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379/O
                         net (fo=2, routed)           0.320    13.828    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I0_O)        0.124    13.952 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334/O
                         net (fo=2, routed)           0.832    14.784    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I0_O)        0.124    14.908 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338/O
                         net (fo=1, routed)           0.000    14.908    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.440 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264/CO[3]
                         net (fo=1, routed)           0.001    15.441    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.775 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199/O[1]
                         net (fo=3, routed)           0.881    16.656    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199_n_6
    SLICE_X41Y98         LUT4 (Prop_lut4_I2_O)        0.303    16.959 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_262/O
                         net (fo=1, routed)           0.000    16.959    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_262_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.509 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    17.509    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_190_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.623 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.001    17.623    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_119_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.737 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    17.737    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_61_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.851 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          0.784    18.635    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X43Y102        LUT3 (Prop_lut3_I0_O)        0.124    18.759 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36/O
                         net (fo=129, routed)         1.192    19.951    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I1_O)        0.124    20.075 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_58/O
                         net (fo=2, routed)           0.951    21.025    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    21.421 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.421    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.538 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.538    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_18_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.853 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_17/O[3]
                         net (fo=3, routed)           0.649    22.502    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_17_n_4
    SLICE_X36Y102        LUT5 (Prop_lut5_I3_O)        0.307    22.809 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18/O
                         net (fo=2, routed)           0.463    23.273    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18_n_0
    SLICE_X37Y102        LUT5 (Prop_lut5_I1_O)        0.124    23.397 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6/O
                         net (fo=2, routed)           0.967    24.364    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6_n_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I0_O)        0.124    24.488 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10/O
                         net (fo=1, routed)           0.000    24.488    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.020 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.020    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.134 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.134    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.468 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_2/O[1]
                         net (fo=8, routed)           1.027    26.494    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_2_n_6
    SLICE_X47Y106        LUT3 (Prop_lut3_I2_O)        0.331    26.825 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_81/O
                         net (fo=2, routed)           0.666    27.491    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_81_n_0
    SLICE_X47Y106        LUT4 (Prop_lut4_I3_O)        0.326    27.817 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_85/O
                         net (fo=1, routed)           0.000    27.817    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_85_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.367 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.367    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.701 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_5/O[1]
                         net (fo=3, routed)           0.305    29.006    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_5_n_6
    SLICE_X45Y107        LUT6 (Prop_lut6_I0_O)        0.303    29.309 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_17/O
                         net (fo=1, routed)           0.769    30.078    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_17_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    30.482 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.850    31.333    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X48Y108        LUT5 (Prop_lut5_I1_O)        0.124    31.457 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[7]_i_1/O
                         net (fo=1, routed)           0.000    31.457    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[7]_i_1_n_0
    SLICE_X48Y108        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.650    22.829    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y108        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[7]/C
                         clock pessimism              0.129    22.958    
                         clock uncertainty           -0.302    22.656    
    SLICE_X48Y108        FDRE (Setup_fdre_C_D)        0.031    22.687    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[7]
  -------------------------------------------------------------------
                         required time                         22.687    
                         arrival time                         -31.457    
  -------------------------------------------------------------------
                         slack                                 -8.770    

Slack (VIOLATED) :        -8.768ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.510ns  (logic 12.526ns (43.936%)  route 15.984ns (56.064%))
  Logic Levels:           44  (CARRY4=25 LUT3=6 LUT4=5 LUT5=4 LUT6=4)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 22.829 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.649     2.943    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y90         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/Q
                         net (fo=27, routed)          0.870     4.269    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[3]
    SLICE_X47Y90         LUT3 (Prop_lut3_I0_O)        0.150     4.419 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327/O
                         net (fo=2, routed)           0.645     5.064    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327_n_0
    SLICE_X47Y91         LUT4 (Prop_lut4_I3_O)        0.332     5.396 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331/O
                         net (fo=1, routed)           0.000     5.396    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.928 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/CO[3]
                         net (fo=1, routed)           0.000     5.928    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.151 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267/O[0]
                         net (fo=2, routed)           0.555     6.706    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267_n_7
    SLICE_X43Y91         LUT3 (Prop_lut3_I1_O)        0.293     6.999 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_260/O
                         net (fo=2, routed)           0.859     7.858    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_260_n_0
    SLICE_X43Y91         LUT4 (Prop_lut4_I3_O)        0.326     8.184 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_264/O
                         net (fo=1, routed)           0.000     8.184    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_264_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.734 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.734    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.068 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184/O[1]
                         net (fo=2, routed)           0.945    10.013    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184_n_6
    SLICE_X44Y95         LUT3 (Prop_lut3_I0_O)        0.332    10.345 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_175/O
                         net (fo=2, routed)           0.690    11.035    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_175_n_0
    SLICE_X44Y95         LUT4 (Prop_lut4_I3_O)        0.327    11.362 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_179/O
                         net (fo=1, routed)           0.000    11.362    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_179_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.763 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_142/CO[3]
                         net (fo=1, routed)           0.000    11.763    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_142_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.877 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000    11.877    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_119_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.991 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.991    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_72_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.105    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.219 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.001    12.220    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.443 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22/O[0]
                         net (fo=20, routed)          0.767    13.210    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22_n_7
    SLICE_X47Y99         LUT3 (Prop_lut3_I0_O)        0.299    13.509 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379/O
                         net (fo=2, routed)           0.320    13.828    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I0_O)        0.124    13.952 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334/O
                         net (fo=2, routed)           0.832    14.784    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I0_O)        0.124    14.908 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338/O
                         net (fo=1, routed)           0.000    14.908    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.440 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264/CO[3]
                         net (fo=1, routed)           0.001    15.441    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.775 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199/O[1]
                         net (fo=3, routed)           0.881    16.656    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199_n_6
    SLICE_X41Y98         LUT4 (Prop_lut4_I2_O)        0.303    16.959 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_262/O
                         net (fo=1, routed)           0.000    16.959    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_262_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.509 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    17.509    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_190_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.623 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.001    17.623    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_119_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.737 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    17.737    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_61_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.851 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          0.784    18.635    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X43Y102        LUT3 (Prop_lut3_I0_O)        0.124    18.759 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36/O
                         net (fo=129, routed)         1.192    19.951    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I1_O)        0.124    20.075 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_58/O
                         net (fo=2, routed)           0.951    21.025    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    21.421 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.421    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.538 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.538    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_18_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.853 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_17/O[3]
                         net (fo=3, routed)           0.649    22.502    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_17_n_4
    SLICE_X36Y102        LUT5 (Prop_lut5_I3_O)        0.307    22.809 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18/O
                         net (fo=2, routed)           0.463    23.273    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18_n_0
    SLICE_X37Y102        LUT5 (Prop_lut5_I1_O)        0.124    23.397 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6/O
                         net (fo=2, routed)           0.967    24.364    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6_n_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I0_O)        0.124    24.488 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10/O
                         net (fo=1, routed)           0.000    24.488    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.020 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.020    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.134 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.134    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.468 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_2/O[1]
                         net (fo=8, routed)           1.027    26.494    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_2_n_6
    SLICE_X47Y106        LUT3 (Prop_lut3_I2_O)        0.331    26.825 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_81/O
                         net (fo=2, routed)           0.666    27.491    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_81_n_0
    SLICE_X47Y106        LUT4 (Prop_lut4_I3_O)        0.326    27.817 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_85/O
                         net (fo=1, routed)           0.000    27.817    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_85_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.367 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.367    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.701 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_5/O[1]
                         net (fo=3, routed)           0.305    29.006    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_5_n_6
    SLICE_X45Y107        LUT6 (Prop_lut6_I0_O)        0.303    29.309 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_17/O
                         net (fo=1, routed)           0.769    30.078    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_17_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    30.482 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.846    31.329    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X48Y108        LUT5 (Prop_lut5_I1_O)        0.124    31.453 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[5]_i_1/O
                         net (fo=1, routed)           0.000    31.453    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[5]_i_1_n_0
    SLICE_X48Y108        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.650    22.829    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y108        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[5]/C
                         clock pessimism              0.129    22.958    
                         clock uncertainty           -0.302    22.656    
    SLICE_X48Y108        FDRE (Setup_fdre_C_D)        0.029    22.685    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[5]
  -------------------------------------------------------------------
                         required time                         22.685    
                         arrival time                         -31.453    
  -------------------------------------------------------------------
                         slack                                 -8.768    

Slack (VIOLATED) :        -8.766ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.512ns  (logic 12.526ns (43.932%)  route 15.986ns (56.068%))
  Logic Levels:           44  (CARRY4=25 LUT3=6 LUT4=5 LUT5=4 LUT6=4)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 22.830 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.649     2.943    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y90         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/Q
                         net (fo=27, routed)          0.870     4.269    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[3]
    SLICE_X47Y90         LUT3 (Prop_lut3_I0_O)        0.150     4.419 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327/O
                         net (fo=2, routed)           0.645     5.064    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327_n_0
    SLICE_X47Y91         LUT4 (Prop_lut4_I3_O)        0.332     5.396 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331/O
                         net (fo=1, routed)           0.000     5.396    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.928 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/CO[3]
                         net (fo=1, routed)           0.000     5.928    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.151 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267/O[0]
                         net (fo=2, routed)           0.555     6.706    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267_n_7
    SLICE_X43Y91         LUT3 (Prop_lut3_I1_O)        0.293     6.999 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_260/O
                         net (fo=2, routed)           0.859     7.858    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_260_n_0
    SLICE_X43Y91         LUT4 (Prop_lut4_I3_O)        0.326     8.184 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_264/O
                         net (fo=1, routed)           0.000     8.184    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_264_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.734 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.734    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.068 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184/O[1]
                         net (fo=2, routed)           0.945    10.013    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184_n_6
    SLICE_X44Y95         LUT3 (Prop_lut3_I0_O)        0.332    10.345 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_175/O
                         net (fo=2, routed)           0.690    11.035    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_175_n_0
    SLICE_X44Y95         LUT4 (Prop_lut4_I3_O)        0.327    11.362 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_179/O
                         net (fo=1, routed)           0.000    11.362    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_179_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.763 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_142/CO[3]
                         net (fo=1, routed)           0.000    11.763    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_142_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.877 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000    11.877    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_119_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.991 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.991    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_72_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.105    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.219 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.001    12.220    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.443 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22/O[0]
                         net (fo=20, routed)          0.767    13.210    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22_n_7
    SLICE_X47Y99         LUT3 (Prop_lut3_I0_O)        0.299    13.509 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379/O
                         net (fo=2, routed)           0.320    13.828    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I0_O)        0.124    13.952 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334/O
                         net (fo=2, routed)           0.832    14.784    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I0_O)        0.124    14.908 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338/O
                         net (fo=1, routed)           0.000    14.908    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.440 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264/CO[3]
                         net (fo=1, routed)           0.001    15.441    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.775 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199/O[1]
                         net (fo=3, routed)           0.881    16.656    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199_n_6
    SLICE_X41Y98         LUT4 (Prop_lut4_I2_O)        0.303    16.959 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_262/O
                         net (fo=1, routed)           0.000    16.959    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_262_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.509 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    17.509    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_190_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.623 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.001    17.623    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_119_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.737 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    17.737    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_61_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.851 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          0.784    18.635    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X43Y102        LUT3 (Prop_lut3_I0_O)        0.124    18.759 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36/O
                         net (fo=129, routed)         1.192    19.951    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I1_O)        0.124    20.075 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_58/O
                         net (fo=2, routed)           0.951    21.025    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    21.421 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.421    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.538 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.538    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_18_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.853 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_17/O[3]
                         net (fo=3, routed)           0.649    22.502    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_17_n_4
    SLICE_X36Y102        LUT5 (Prop_lut5_I3_O)        0.307    22.809 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18/O
                         net (fo=2, routed)           0.463    23.273    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18_n_0
    SLICE_X37Y102        LUT5 (Prop_lut5_I1_O)        0.124    23.397 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6/O
                         net (fo=2, routed)           0.967    24.364    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6_n_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I0_O)        0.124    24.488 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10/O
                         net (fo=1, routed)           0.000    24.488    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.020 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.020    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.134 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.134    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.468 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_2/O[1]
                         net (fo=8, routed)           1.027    26.494    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_2_n_6
    SLICE_X47Y106        LUT3 (Prop_lut3_I2_O)        0.331    26.825 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_81/O
                         net (fo=2, routed)           0.666    27.491    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_81_n_0
    SLICE_X47Y106        LUT4 (Prop_lut4_I3_O)        0.326    27.817 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_85/O
                         net (fo=1, routed)           0.000    27.817    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_85_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.367 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.367    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.701 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_5/O[1]
                         net (fo=3, routed)           0.305    29.006    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_5_n_6
    SLICE_X45Y107        LUT6 (Prop_lut6_I0_O)        0.303    29.309 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_17/O
                         net (fo=1, routed)           0.769    30.078    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_17_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    30.482 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.849    31.331    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X45Y108        LUT5 (Prop_lut5_I1_O)        0.124    31.455 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[0]_i_1/O
                         net (fo=1, routed)           0.000    31.455    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[0]_i_1_n_0
    SLICE_X45Y108        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.651    22.830    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y108        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[0]/C
                         clock pessimism              0.129    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X45Y108        FDRE (Setup_fdre_C_D)        0.032    22.689    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[0]
  -------------------------------------------------------------------
                         required time                         22.689    
                         arrival time                         -31.455    
  -------------------------------------------------------------------
                         slack                                 -8.766    

Slack (VIOLATED) :        -8.754ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.498ns  (logic 12.526ns (43.955%)  route 15.972ns (56.045%))
  Logic Levels:           44  (CARRY4=25 LUT3=6 LUT4=5 LUT5=4 LUT6=4)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 22.829 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.649     2.943    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y90         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/Q
                         net (fo=27, routed)          0.870     4.269    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[3]
    SLICE_X47Y90         LUT3 (Prop_lut3_I0_O)        0.150     4.419 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327/O
                         net (fo=2, routed)           0.645     5.064    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327_n_0
    SLICE_X47Y91         LUT4 (Prop_lut4_I3_O)        0.332     5.396 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331/O
                         net (fo=1, routed)           0.000     5.396    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.928 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/CO[3]
                         net (fo=1, routed)           0.000     5.928    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.151 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267/O[0]
                         net (fo=2, routed)           0.555     6.706    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267_n_7
    SLICE_X43Y91         LUT3 (Prop_lut3_I1_O)        0.293     6.999 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_260/O
                         net (fo=2, routed)           0.859     7.858    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_260_n_0
    SLICE_X43Y91         LUT4 (Prop_lut4_I3_O)        0.326     8.184 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_264/O
                         net (fo=1, routed)           0.000     8.184    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_264_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.734 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.734    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.068 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184/O[1]
                         net (fo=2, routed)           0.945    10.013    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184_n_6
    SLICE_X44Y95         LUT3 (Prop_lut3_I0_O)        0.332    10.345 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_175/O
                         net (fo=2, routed)           0.690    11.035    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_175_n_0
    SLICE_X44Y95         LUT4 (Prop_lut4_I3_O)        0.327    11.362 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_179/O
                         net (fo=1, routed)           0.000    11.362    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_179_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.763 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_142/CO[3]
                         net (fo=1, routed)           0.000    11.763    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_142_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.877 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000    11.877    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_119_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.991 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.991    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_72_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.105    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.219 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.001    12.220    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.443 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22/O[0]
                         net (fo=20, routed)          0.767    13.210    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22_n_7
    SLICE_X47Y99         LUT3 (Prop_lut3_I0_O)        0.299    13.509 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379/O
                         net (fo=2, routed)           0.320    13.828    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I0_O)        0.124    13.952 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334/O
                         net (fo=2, routed)           0.832    14.784    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I0_O)        0.124    14.908 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338/O
                         net (fo=1, routed)           0.000    14.908    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.440 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264/CO[3]
                         net (fo=1, routed)           0.001    15.441    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.775 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199/O[1]
                         net (fo=3, routed)           0.881    16.656    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199_n_6
    SLICE_X41Y98         LUT4 (Prop_lut4_I2_O)        0.303    16.959 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_262/O
                         net (fo=1, routed)           0.000    16.959    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_262_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.509 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    17.509    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_190_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.623 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.001    17.623    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_119_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.737 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    17.737    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_61_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.851 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          0.784    18.635    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X43Y102        LUT3 (Prop_lut3_I0_O)        0.124    18.759 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36/O
                         net (fo=129, routed)         1.192    19.951    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I1_O)        0.124    20.075 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_58/O
                         net (fo=2, routed)           0.951    21.025    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    21.421 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.421    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.538 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.538    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_18_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.853 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_17/O[3]
                         net (fo=3, routed)           0.649    22.502    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_17_n_4
    SLICE_X36Y102        LUT5 (Prop_lut5_I3_O)        0.307    22.809 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18/O
                         net (fo=2, routed)           0.463    23.273    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18_n_0
    SLICE_X37Y102        LUT5 (Prop_lut5_I1_O)        0.124    23.397 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6/O
                         net (fo=2, routed)           0.967    24.364    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6_n_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I0_O)        0.124    24.488 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10/O
                         net (fo=1, routed)           0.000    24.488    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.020 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.020    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.134 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.134    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.468 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_2/O[1]
                         net (fo=8, routed)           1.027    26.494    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_2_n_6
    SLICE_X47Y106        LUT3 (Prop_lut3_I2_O)        0.331    26.825 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_81/O
                         net (fo=2, routed)           0.666    27.491    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_81_n_0
    SLICE_X47Y106        LUT4 (Prop_lut4_I3_O)        0.326    27.817 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_85/O
                         net (fo=1, routed)           0.000    27.817    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_85_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.367 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.367    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.701 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_5/O[1]
                         net (fo=3, routed)           0.305    29.006    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_5_n_6
    SLICE_X45Y107        LUT6 (Prop_lut6_I0_O)        0.303    29.309 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_17/O
                         net (fo=1, routed)           0.769    30.078    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_17_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    30.482 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.834    31.317    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.124    31.441 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[14]_i_1/O
                         net (fo=1, routed)           0.000    31.441    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[14]_i_1_n_0
    SLICE_X45Y109        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.650    22.829    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y109        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]/C
                         clock pessimism              0.129    22.958    
                         clock uncertainty           -0.302    22.656    
    SLICE_X45Y109        FDRE (Setup_fdre_C_D)        0.031    22.687    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]
  -------------------------------------------------------------------
                         required time                         22.687    
                         arrival time                         -31.441    
  -------------------------------------------------------------------
                         slack                                 -8.754    

Slack (VIOLATED) :        -8.752ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.494ns  (logic 12.526ns (43.961%)  route 15.968ns (56.039%))
  Logic Levels:           44  (CARRY4=25 LUT3=6 LUT4=5 LUT5=4 LUT6=4)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 22.829 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.649     2.943    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y90         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/Q
                         net (fo=27, routed)          0.870     4.269    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[3]
    SLICE_X47Y90         LUT3 (Prop_lut3_I0_O)        0.150     4.419 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327/O
                         net (fo=2, routed)           0.645     5.064    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327_n_0
    SLICE_X47Y91         LUT4 (Prop_lut4_I3_O)        0.332     5.396 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331/O
                         net (fo=1, routed)           0.000     5.396    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.928 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/CO[3]
                         net (fo=1, routed)           0.000     5.928    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.151 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267/O[0]
                         net (fo=2, routed)           0.555     6.706    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267_n_7
    SLICE_X43Y91         LUT3 (Prop_lut3_I1_O)        0.293     6.999 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_260/O
                         net (fo=2, routed)           0.859     7.858    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_260_n_0
    SLICE_X43Y91         LUT4 (Prop_lut4_I3_O)        0.326     8.184 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_264/O
                         net (fo=1, routed)           0.000     8.184    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_264_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.734 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.734    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.068 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184/O[1]
                         net (fo=2, routed)           0.945    10.013    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184_n_6
    SLICE_X44Y95         LUT3 (Prop_lut3_I0_O)        0.332    10.345 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_175/O
                         net (fo=2, routed)           0.690    11.035    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_175_n_0
    SLICE_X44Y95         LUT4 (Prop_lut4_I3_O)        0.327    11.362 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_179/O
                         net (fo=1, routed)           0.000    11.362    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_179_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.763 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_142/CO[3]
                         net (fo=1, routed)           0.000    11.763    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_142_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.877 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000    11.877    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_119_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.991 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.991    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_72_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.105    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.219 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.001    12.220    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.443 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22/O[0]
                         net (fo=20, routed)          0.767    13.210    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22_n_7
    SLICE_X47Y99         LUT3 (Prop_lut3_I0_O)        0.299    13.509 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379/O
                         net (fo=2, routed)           0.320    13.828    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I0_O)        0.124    13.952 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334/O
                         net (fo=2, routed)           0.832    14.784    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I0_O)        0.124    14.908 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338/O
                         net (fo=1, routed)           0.000    14.908    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.440 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264/CO[3]
                         net (fo=1, routed)           0.001    15.441    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.775 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199/O[1]
                         net (fo=3, routed)           0.881    16.656    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199_n_6
    SLICE_X41Y98         LUT4 (Prop_lut4_I2_O)        0.303    16.959 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_262/O
                         net (fo=1, routed)           0.000    16.959    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_262_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.509 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    17.509    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_190_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.623 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.001    17.623    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_119_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.737 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    17.737    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_61_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.851 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          0.784    18.635    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X43Y102        LUT3 (Prop_lut3_I0_O)        0.124    18.759 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36/O
                         net (fo=129, routed)         1.192    19.951    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I1_O)        0.124    20.075 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_58/O
                         net (fo=2, routed)           0.951    21.025    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    21.421 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.421    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.538 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.538    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_18_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.853 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_17/O[3]
                         net (fo=3, routed)           0.649    22.502    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_17_n_4
    SLICE_X36Y102        LUT5 (Prop_lut5_I3_O)        0.307    22.809 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18/O
                         net (fo=2, routed)           0.463    23.273    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18_n_0
    SLICE_X37Y102        LUT5 (Prop_lut5_I1_O)        0.124    23.397 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6/O
                         net (fo=2, routed)           0.967    24.364    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6_n_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I0_O)        0.124    24.488 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10/O
                         net (fo=1, routed)           0.000    24.488    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.020 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.020    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.134 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.134    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.468 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_2/O[1]
                         net (fo=8, routed)           1.027    26.494    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_2_n_6
    SLICE_X47Y106        LUT3 (Prop_lut3_I2_O)        0.331    26.825 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_81/O
                         net (fo=2, routed)           0.666    27.491    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_81_n_0
    SLICE_X47Y106        LUT4 (Prop_lut4_I3_O)        0.326    27.817 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_85/O
                         net (fo=1, routed)           0.000    27.817    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_85_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.367 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.367    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.701 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_5/O[1]
                         net (fo=3, routed)           0.305    29.006    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_5_n_6
    SLICE_X45Y107        LUT6 (Prop_lut6_I0_O)        0.303    29.309 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_17/O
                         net (fo=1, routed)           0.769    30.078    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_17_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    30.482 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.830    31.313    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.124    31.437 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_1/O
                         net (fo=1, routed)           0.000    31.437    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_1_n_0
    SLICE_X45Y109        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.650    22.829    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y109        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]/C
                         clock pessimism              0.129    22.958    
                         clock uncertainty           -0.302    22.656    
    SLICE_X45Y109        FDRE (Setup_fdre_C_D)        0.029    22.685    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]
  -------------------------------------------------------------------
                         required time                         22.685    
                         arrival time                         -31.437    
  -------------------------------------------------------------------
                         slack                                 -8.752    

Slack (VIOLATED) :        -8.717ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.511ns  (logic 12.526ns (43.934%)  route 15.985ns (56.066%))
  Logic Levels:           44  (CARRY4=25 LUT3=6 LUT4=5 LUT5=4 LUT6=4)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 22.829 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.649     2.943    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y90         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[3]/Q
                         net (fo=27, routed)          0.870     4.269    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[3]
    SLICE_X47Y90         LUT3 (Prop_lut3_I0_O)        0.150     4.419 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327/O
                         net (fo=2, routed)           0.645     5.064    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_327_n_0
    SLICE_X47Y91         LUT4 (Prop_lut4_I3_O)        0.332     5.396 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331/O
                         net (fo=1, routed)           0.000     5.396    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_331_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.928 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/CO[3]
                         net (fo=1, routed)           0.000     5.928    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.151 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267/O[0]
                         net (fo=2, routed)           0.555     6.706    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_267_n_7
    SLICE_X43Y91         LUT3 (Prop_lut3_I1_O)        0.293     6.999 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_260/O
                         net (fo=2, routed)           0.859     7.858    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_260_n_0
    SLICE_X43Y91         LUT4 (Prop_lut4_I3_O)        0.326     8.184 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_264/O
                         net (fo=1, routed)           0.000     8.184    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_264_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.734 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.734    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.068 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184/O[1]
                         net (fo=2, routed)           0.945    10.013    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184_n_6
    SLICE_X44Y95         LUT3 (Prop_lut3_I0_O)        0.332    10.345 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_175/O
                         net (fo=2, routed)           0.690    11.035    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_175_n_0
    SLICE_X44Y95         LUT4 (Prop_lut4_I3_O)        0.327    11.362 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_179/O
                         net (fo=1, routed)           0.000    11.362    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_179_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.763 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_142/CO[3]
                         net (fo=1, routed)           0.000    11.763    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_142_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.877 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_119/CO[3]
                         net (fo=1, routed)           0.000    11.877    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_119_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.991 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.991    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_72_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.105    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.219 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.001    12.220    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.443 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22/O[0]
                         net (fo=20, routed)          0.767    13.210    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_22_n_7
    SLICE_X47Y99         LUT3 (Prop_lut3_I0_O)        0.299    13.509 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379/O
                         net (fo=2, routed)           0.320    13.828    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I0_O)        0.124    13.952 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334/O
                         net (fo=2, routed)           0.832    14.784    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I0_O)        0.124    14.908 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338/O
                         net (fo=1, routed)           0.000    14.908    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.440 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264/CO[3]
                         net (fo=1, routed)           0.001    15.441    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.775 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199/O[1]
                         net (fo=3, routed)           0.881    16.656    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199_n_6
    SLICE_X41Y98         LUT4 (Prop_lut4_I2_O)        0.303    16.959 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_262/O
                         net (fo=1, routed)           0.000    16.959    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_262_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.509 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    17.509    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_190_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.623 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.001    17.623    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_119_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.737 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    17.737    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_61_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.851 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          0.784    18.635    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X43Y102        LUT3 (Prop_lut3_I0_O)        0.124    18.759 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36/O
                         net (fo=129, routed)         1.192    19.951    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I1_O)        0.124    20.075 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_58/O
                         net (fo=2, routed)           0.951    21.025    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    21.421 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.421    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_29_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.538 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.538    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_18_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.853 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_17/O[3]
                         net (fo=3, routed)           0.649    22.502    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_17_n_4
    SLICE_X36Y102        LUT5 (Prop_lut5_I3_O)        0.307    22.809 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18/O
                         net (fo=2, routed)           0.463    23.273    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_18_n_0
    SLICE_X37Y102        LUT5 (Prop_lut5_I1_O)        0.124    23.397 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6/O
                         net (fo=2, routed)           0.967    24.364    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_6_n_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I0_O)        0.124    24.488 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10/O
                         net (fo=1, routed)           0.000    24.488    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_10_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.020 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.020    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.134 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.134    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]_i_2_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.468 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_2/O[1]
                         net (fo=8, routed)           1.027    26.494    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_2_n_6
    SLICE_X47Y106        LUT3 (Prop_lut3_I2_O)        0.331    26.825 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_81/O
                         net (fo=2, routed)           0.666    27.491    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_81_n_0
    SLICE_X47Y106        LUT4 (Prop_lut4_I3_O)        0.326    27.817 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_85/O
                         net (fo=1, routed)           0.000    27.817    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_85_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.367 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.367    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_28_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.701 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_5/O[1]
                         net (fo=3, routed)           0.305    29.006    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_5_n_6
    SLICE_X45Y107        LUT6 (Prop_lut6_I0_O)        0.303    29.309 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_17/O
                         net (fo=1, routed)           0.769    30.078    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_17_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    30.482 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.848    31.330    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X46Y109        LUT5 (Prop_lut5_I1_O)        0.124    31.454 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_1/O
                         net (fo=1, routed)           0.000    31.454    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_1_n_0
    SLICE_X46Y109        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.650    22.829    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y109        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]/C
                         clock pessimism              0.129    22.958    
                         clock uncertainty           -0.302    22.656    
    SLICE_X46Y109        FDRE (Setup_fdre_C_D)        0.081    22.737    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]
  -------------------------------------------------------------------
                         required time                         22.737    
                         arrival time                         -31.454    
  -------------------------------------------------------------------
                         slack                                 -8.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/timer_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.292%)  route 0.215ns (56.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.551     0.887    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y90         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/timer_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/timer_counter_reg[1]/Q
                         net (fo=2, routed)           0.215     1.265    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/timer_counter_reg[1]
    SLICE_X44Y90         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.823     1.189    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y90         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[1]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X44Y90         FDRE (Hold_fdre_C_D)         0.066     1.220    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.112     1.165    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X30Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.556     0.892    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/Q
                         net (fo=1, routed)           0.056     1.088    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X36Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.285     0.905    
    SLICE_X36Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.022    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg7_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.283ns (64.326%)  route 0.157ns (35.674%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.635     0.971    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y100        FDRE                                         r  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg7_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg7_reg[26]/Q
                         net (fo=1, routed)           0.157     1.292    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg7[26]
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.337 r  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/axi_rdata[26]_i_3/O
                         net (fo=1, routed)           0.000     1.337    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/axi_rdata[26]_i_3_n_0
    SLICE_X48Y100        MUXF7 (Prop_muxf7_I1_O)      0.074     1.411 r  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/axi_rdata_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     1.411    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X48Y100        FDRE                                         r  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.911     1.277    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y100        FDRE                                         r  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     1.343    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.227ns (65.145%)  route 0.121ns (34.855%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.121     1.241    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X28Y99         LUT4 (Prop_lut4_I3_O)        0.099     1.340 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.340    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.091     1.267    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.259%)  route 0.171ns (54.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.555     0.891    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/Q
                         net (fo=1, routed)           0.171     1.202    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.019%)  route 0.159ns (52.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.658     0.994    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.159     1.294    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y103        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y103        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.286     1.010    
    SLICE_X30Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.193    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.782%)  route 0.399ns (68.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.399     1.453    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X30Y104        LUT3 (Prop_lut3_I1_O)        0.045     1.498 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[12]_i_1__1/O
                         net (fo=1, routed)           0.000     1.498    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[12]_i_1__1_n_0
    SLICE_X30Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X30Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X30Y104        FDRE (Hold_fdre_C_D)         0.131     1.392    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/slv_reg5_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.231ns (50.192%)  route 0.229ns (49.808%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.554     0.890    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y92         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/slv_reg5_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/slv_reg5_reg[23]/Q
                         net (fo=1, routed)           0.086     1.116    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/slv_reg5[23]
    SLICE_X49Y92         LUT5 (Prop_lut5_I0_O)        0.045     1.161 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/axi_rdata[23]_i_2/O
                         net (fo=1, routed)           0.144     1.305    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/axi_rdata[23]_i_2_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.350 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     1.350    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X51Y92         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.819     1.185    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y92         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.091     1.241    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/timer_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.966%)  route 0.280ns (63.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.551     0.887    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y92         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/timer_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/timer_counter_reg[8]/Q
                         net (fo=2, routed)           0.280     1.330    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/timer_counter_reg[8]
    SLICE_X46Y92         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.823     1.189    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y92         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[8]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y92         FDRE (Hold_fdre_C_D)         0.063     1.217    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X38Y82    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg3_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X38Y82    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg3_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X38Y82    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg3_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X38Y82    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg3_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X38Y82    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg3_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X38Y82    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X54Y90    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X54Y90    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X54Y90    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg3_reg[18]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X42Y113   design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X42Y113   design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X34Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X34Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.783ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.663ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myDCMotor_0/inst/clk_div/counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.534ns  (logic 0.580ns (7.698%)  route 6.954ns (92.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 22.890 - 20.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.839     3.133    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y112        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.456     3.589 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          2.932     6.521    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.645 f  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/rPWM_i_1/O
                         net (fo=307, routed)         4.022    10.667    design_1_i/myDCMotor_0/inst/clk_div/SR[0]
    SLICE_X57Y104        FDCE                                         f  design_1_i/myDCMotor_0/inst/clk_div/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.711    22.890    design_1_i/myDCMotor_0/inst/clk_div/s00_axi_aclk
    SLICE_X57Y104        FDCE                                         r  design_1_i/myDCMotor_0/inst/clk_div/counter_reg[10]/C
                         clock pessimism              0.147    23.037    
                         clock uncertainty           -0.302    22.735    
    SLICE_X57Y104        FDCE (Recov_fdce_C_CLR)     -0.405    22.330    design_1_i/myDCMotor_0/inst/clk_div/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         22.330    
                         arrival time                         -10.667    
  -------------------------------------------------------------------
                         slack                                 11.663    

Slack (MET) :             11.663ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myDCMotor_0/inst/clk_div/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.534ns  (logic 0.580ns (7.698%)  route 6.954ns (92.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 22.890 - 20.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.839     3.133    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y112        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.456     3.589 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          2.932     6.521    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.645 f  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/rPWM_i_1/O
                         net (fo=307, routed)         4.022    10.667    design_1_i/myDCMotor_0/inst/clk_div/SR[0]
    SLICE_X57Y104        FDCE                                         f  design_1_i/myDCMotor_0/inst/clk_div/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.711    22.890    design_1_i/myDCMotor_0/inst/clk_div/s00_axi_aclk
    SLICE_X57Y104        FDCE                                         r  design_1_i/myDCMotor_0/inst/clk_div/counter_reg[6]/C
                         clock pessimism              0.147    23.037    
                         clock uncertainty           -0.302    22.735    
    SLICE_X57Y104        FDCE (Recov_fdce_C_CLR)     -0.405    22.330    design_1_i/myDCMotor_0/inst/clk_div/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         22.330    
                         arrival time                         -10.667    
  -------------------------------------------------------------------
                         slack                                 11.663    

Slack (MET) :             11.663ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myDCMotor_0/inst/clk_div/counter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.534ns  (logic 0.580ns (7.698%)  route 6.954ns (92.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 22.890 - 20.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.839     3.133    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y112        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.456     3.589 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          2.932     6.521    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.645 f  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/rPWM_i_1/O
                         net (fo=307, routed)         4.022    10.667    design_1_i/myDCMotor_0/inst/clk_div/SR[0]
    SLICE_X57Y104        FDCE                                         f  design_1_i/myDCMotor_0/inst/clk_div/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.711    22.890    design_1_i/myDCMotor_0/inst/clk_div/s00_axi_aclk
    SLICE_X57Y104        FDCE                                         r  design_1_i/myDCMotor_0/inst/clk_div/counter_reg[9]/C
                         clock pessimism              0.147    23.037    
                         clock uncertainty           -0.302    22.735    
    SLICE_X57Y104        FDCE (Recov_fdce_C_CLR)     -0.405    22.330    design_1_i/myDCMotor_0/inst/clk_div/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         22.330    
                         arrival time                         -10.667    
  -------------------------------------------------------------------
                         slack                                 11.663    

Slack (MET) :             11.772ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/spi/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.157ns  (logic 0.580ns (8.104%)  route 6.577ns (91.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 22.641 - 20.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.839     3.133    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y112        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.456     3.589 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          3.147     6.736    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.860 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=533, routed)         3.431    10.290    design_1_i/myOLEDrgb_0/inst/spi/MOSI_reg_0
    SLICE_X41Y74         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/spi/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.462    22.641    design_1_i/myOLEDrgb_0/inst/spi/s00_axi_aclk
    SLICE_X41Y74         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/spi/counter_reg[0]/C
                         clock pessimism              0.129    22.770    
                         clock uncertainty           -0.302    22.468    
    SLICE_X41Y74         FDCE (Recov_fdce_C_CLR)     -0.405    22.063    design_1_i/myOLEDrgb_0/inst/spi/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         22.063    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                 11.772    

Slack (MET) :             11.772ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/spi/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.157ns  (logic 0.580ns (8.104%)  route 6.577ns (91.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 22.641 - 20.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.839     3.133    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y112        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.456     3.589 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          3.147     6.736    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.860 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=533, routed)         3.431    10.290    design_1_i/myOLEDrgb_0/inst/spi/MOSI_reg_0
    SLICE_X41Y74         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/spi/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.462    22.641    design_1_i/myOLEDrgb_0/inst/spi/s00_axi_aclk
    SLICE_X41Y74         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/spi/counter_reg[1]/C
                         clock pessimism              0.129    22.770    
                         clock uncertainty           -0.302    22.468    
    SLICE_X41Y74         FDCE (Recov_fdce_C_CLR)     -0.405    22.063    design_1_i/myOLEDrgb_0/inst/spi/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         22.063    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                 11.772    

Slack (MET) :             11.772ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/spi/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.157ns  (logic 0.580ns (8.104%)  route 6.577ns (91.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 22.641 - 20.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.839     3.133    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y112        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.456     3.589 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          3.147     6.736    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.860 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=533, routed)         3.431    10.290    design_1_i/myOLEDrgb_0/inst/spi/MOSI_reg_0
    SLICE_X41Y74         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/spi/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.462    22.641    design_1_i/myOLEDrgb_0/inst/spi/s00_axi_aclk
    SLICE_X41Y74         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/spi/counter_reg[2]/C
                         clock pessimism              0.129    22.770    
                         clock uncertainty           -0.302    22.468    
    SLICE_X41Y74         FDCE (Recov_fdce_C_CLR)     -0.405    22.063    design_1_i/myOLEDrgb_0/inst/spi/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         22.063    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                 11.772    

Slack (MET) :             11.772ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/spi/spi_clk_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.157ns  (logic 0.580ns (8.104%)  route 6.577ns (91.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 22.641 - 20.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.839     3.133    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y112        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.456     3.589 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          3.147     6.736    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.860 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=533, routed)         3.431    10.290    design_1_i/myOLEDrgb_0/inst/spi/MOSI_reg_0
    SLICE_X41Y74         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/spi/spi_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.462    22.641    design_1_i/myOLEDrgb_0/inst/spi/s00_axi_aclk
    SLICE_X41Y74         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/spi/spi_clk_reg/C
                         clock pessimism              0.129    22.770    
                         clock uncertainty           -0.302    22.468    
    SLICE_X41Y74         FDCE (Recov_fdce_C_CLR)     -0.405    22.063    design_1_i/myOLEDrgb_0/inst/spi/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         22.063    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                 11.772    

Slack (MET) :             11.782ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myDCMotor_0/inst/clk_div/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.500ns  (logic 0.580ns (7.733%)  route 6.920ns (92.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 22.890 - 20.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.839     3.133    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y112        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.456     3.589 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          2.932     6.521    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.645 f  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/rPWM_i_1/O
                         net (fo=307, routed)         3.988    10.633    design_1_i/myDCMotor_0/inst/clk_div/SR[0]
    SLICE_X58Y103        FDCE                                         f  design_1_i/myDCMotor_0/inst/clk_div/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.711    22.890    design_1_i/myDCMotor_0/inst/clk_div/s00_axi_aclk
    SLICE_X58Y103        FDCE                                         r  design_1_i/myDCMotor_0/inst/clk_div/counter_reg[0]/C
                         clock pessimism              0.147    23.037    
                         clock uncertainty           -0.302    22.735    
    SLICE_X58Y103        FDCE (Recov_fdce_C_CLR)     -0.319    22.416    design_1_i/myDCMotor_0/inst/clk_div/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         22.416    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                 11.782    

Slack (MET) :             11.834ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myDCMotor_0/inst/clk_div/counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.362ns  (logic 0.580ns (7.879%)  route 6.782ns (92.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 22.889 - 20.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.839     3.133    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y112        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.456     3.589 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          2.932     6.521    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.645 f  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/rPWM_i_1/O
                         net (fo=307, routed)         3.850    10.495    design_1_i/myDCMotor_0/inst/clk_div/SR[0]
    SLICE_X55Y104        FDCE                                         f  design_1_i/myDCMotor_0/inst/clk_div/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.710    22.889    design_1_i/myDCMotor_0/inst/clk_div/s00_axi_aclk
    SLICE_X55Y104        FDCE                                         r  design_1_i/myDCMotor_0/inst/clk_div/counter_reg[11]/C
                         clock pessimism              0.147    23.036    
                         clock uncertainty           -0.302    22.734    
    SLICE_X55Y104        FDCE (Recov_fdce_C_CLR)     -0.405    22.329    design_1_i/myDCMotor_0/inst/clk_div/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         22.329    
                         arrival time                         -10.495    
  -------------------------------------------------------------------
                         slack                                 11.834    

Slack (MET) :             11.834ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myDCMotor_0/inst/clk_div/counter_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.362ns  (logic 0.580ns (7.879%)  route 6.782ns (92.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 22.889 - 20.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.839     3.133    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y112        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.456     3.589 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          2.932     6.521    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.645 f  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/rPWM_i_1/O
                         net (fo=307, routed)         3.850    10.495    design_1_i/myDCMotor_0/inst/clk_div/SR[0]
    SLICE_X55Y104        FDCE                                         f  design_1_i/myDCMotor_0/inst/clk_div/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        1.710    22.889    design_1_i/myDCMotor_0/inst/clk_div/s00_axi_aclk
    SLICE_X55Y104        FDCE                                         r  design_1_i/myDCMotor_0/inst/clk_div/counter_reg[12]/C
                         clock pessimism              0.147    23.036    
                         clock uncertainty           -0.302    22.734    
    SLICE_X55Y104        FDCE (Recov_fdce_C_CLR)     -0.405    22.329    design_1_i/myDCMotor_0/inst/clk_div/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         22.329    
                         arrival time                         -10.495    
  -------------------------------------------------------------------
                         slack                                 11.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.783ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.186ns (9.952%)  route 1.683ns (90.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.635     0.971    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y112        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.234     2.346    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.391 f  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/rPWM_i_1/O
                         net (fo=307, routed)         0.449     2.840    design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[7]_0
    SLICE_X47Y84         FDCE                                         f  design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.818     1.184    design_1_i/myDCMotor_0/inst/DUTY/s00_axi_aclk
    SLICE_X47Y84         FDCE                                         r  design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[1]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X47Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.057    design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.783ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.186ns (9.952%)  route 1.683ns (90.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.635     0.971    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y112        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.234     2.346    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.391 f  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/rPWM_i_1/O
                         net (fo=307, routed)         0.449     2.840    design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[7]_0
    SLICE_X47Y84         FDCE                                         f  design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.818     1.184    design_1_i/myDCMotor_0/inst/DUTY/s00_axi_aclk
    SLICE_X47Y84         FDCE                                         r  design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[2]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X47Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.057    design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.783ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.186ns (9.952%)  route 1.683ns (90.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.635     0.971    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y112        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.234     2.346    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.391 f  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/rPWM_i_1/O
                         net (fo=307, routed)         0.449     2.840    design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[7]_0
    SLICE_X47Y84         FDCE                                         f  design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.818     1.184    design_1_i/myDCMotor_0/inst/DUTY/s00_axi_aclk
    SLICE_X47Y84         FDCE                                         r  design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[3]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X47Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.057    design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.852ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.186ns (9.595%)  route 1.752ns (90.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.635     0.971    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y112        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.234     2.346    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.391 f  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/rPWM_i_1/O
                         net (fo=307, routed)         0.518     2.909    design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[7]_0
    SLICE_X48Y85         FDCE                                         f  design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.819     1.185    design_1_i/myDCMotor_0/inst/DUTY/s00_axi_aclk
    SLICE_X48Y85         FDCE                                         r  design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[5]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.058    design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           2.909    
  -------------------------------------------------------------------
                         slack                                  1.852    

Slack (MET) :             1.857ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.186ns (9.570%)  route 1.758ns (90.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.635     0.971    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y112        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.234     2.346    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.391 f  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/rPWM_i_1/O
                         net (fo=307, routed)         0.524     2.915    design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[7]_0
    SLICE_X47Y85         FDCE                                         f  design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.819     1.185    design_1_i/myDCMotor_0/inst/DUTY/s00_axi_aclk
    SLICE_X47Y85         FDCE                                         r  design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[0]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X47Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.058    design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           2.915    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.857ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.186ns (9.570%)  route 1.758ns (90.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.635     0.971    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y112        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.234     2.346    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.391 f  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/rPWM_i_1/O
                         net (fo=307, routed)         0.524     2.915    design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[7]_0
    SLICE_X47Y85         FDCE                                         f  design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.819     1.185    design_1_i/myDCMotor_0/inst/DUTY/s00_axi_aclk
    SLICE_X47Y85         FDCE                                         r  design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[4]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X47Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.058    design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           2.915    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.857ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.186ns (9.570%)  route 1.758ns (90.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.635     0.971    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y112        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.234     2.346    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.391 f  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/rPWM_i_1/O
                         net (fo=307, routed)         0.524     2.915    design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[7]_0
    SLICE_X47Y85         FDCE                                         f  design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.819     1.185    design_1_i/myDCMotor_0/inst/DUTY/s00_axi_aclk
    SLICE_X47Y85         FDCE                                         r  design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[6]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X47Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.058    design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           2.915    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.857ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.186ns (9.570%)  route 1.758ns (90.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.635     0.971    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y112        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.234     2.346    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.391 f  design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/rPWM_i_1/O
                         net (fo=307, routed)         0.524     2.915    design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[7]_0
    SLICE_X47Y85         FDCE                                         f  design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.819     1.185    design_1_i/myDCMotor_0/inst/DUTY/s00_axi_aclk
    SLICE_X47Y85         FDCE                                         r  design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[7]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X47Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.058    design_1_i/myDCMotor_0/inst/DUTY/pwm_duty_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           2.915    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             2.101ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.186ns (8.550%)  route 1.989ns (91.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.635     0.971    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y112        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.311     2.423    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.468 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=533, routed)         0.679     3.146    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X53Y77         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.807     1.173    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X53Y77         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[21]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X53Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.046    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           3.146    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.101ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.186ns (8.550%)  route 1.989ns (91.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.635     0.971    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y112        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.311     2.423    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X44Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.468 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=533, routed)         0.679     3.146    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X53Y77         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1816, routed)        0.807     1.173    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X53Y77         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[24]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X53Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.046    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           3.146    
  -------------------------------------------------------------------
                         slack                                  2.101    





