Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Dec 26 16:16:15 2022
| Host         : DESKTOP-CTM6DMJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_dec_wrapper_timing_summary_routed.rpt -pb design_dec_wrapper_timing_summary_routed.pb -rpx design_dec_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_dec_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                  Violations  
------  --------  ---------------------------  ----------  
RTGT-1  Advisory  RAM retargeting possibility  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.206        0.000                      0                19361        0.043        0.000                      0                19361        3.750        0.000                       0                  9387  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.206        0.000                      0                19361        0.043        0.000                      0                19361        3.750        0.000                       0                  9387  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_171_reg_86511_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.457ns  (logic 2.578ns (27.261%)  route 6.879ns (72.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        1.944     3.238    design_dec_i/clefia_dec_0/inst/clefia_s1_U/ap_clk
    RAMB18_X3Y43         RAMB18E1                                     r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     5.692 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/DOADO[5]
                         net (fo=208, routed)         6.879    12.571    design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg_0[5]
    SLICE_X42Y145        LUT6 (Prop_lut6_I5_O)        0.124    12.695 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/xor_ln124_171_reg_86511[6]_i_1/O
                         net (fo=1, routed)           0.000    12.695    design_dec_i/clefia_dec_0/inst/xor_ln124_171_fu_24735_p2[6]
    SLICE_X42Y145        FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_171_reg_86511_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        1.653    12.832    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X42Y145        FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_171_reg_86511_reg[6]/C
                         clock pessimism              0.147    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X42Y145        FDRE (Setup_fdre_C_D)        0.077    12.902    design_dec_i/clefia_dec_0/inst/xor_ln124_171_reg_86511_reg[6]
  -------------------------------------------------------------------
                         required time                         12.902    
                         arrival time                         -12.695    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/tmp_559_reg_89954_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.273ns  (logic 2.454ns (26.464%)  route 6.819ns (73.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        1.944     3.238    design_dec_i/clefia_dec_0/inst/clefia_s1_U/ap_clk
    RAMB18_X3Y43         RAMB18E1                                     r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     5.692 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/DOADO[5]
                         net (fo=208, routed)         6.819    12.511    design_dec_i/clefia_dec_0/inst/clefia_s1_q0[5]
    SLICE_X39Y146        FDRE                                         r  design_dec_i/clefia_dec_0/inst/tmp_559_reg_89954_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        1.653    12.832    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X39Y146        FDRE                                         r  design_dec_i/clefia_dec_0/inst/tmp_559_reg_89954_reg[0]/C
                         clock pessimism              0.147    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X39Y146        FDRE (Setup_fdre_C_D)       -0.093    12.732    design_dec_i/clefia_dec_0/inst/tmp_559_reg_89954_reg[0]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -12.511    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/tmp_159_reg_85920_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.256ns  (logic 2.454ns (26.513%)  route 6.802ns (73.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        1.944     3.238    design_dec_i/clefia_dec_0/inst/clefia_s1_U/ap_clk
    RAMB18_X3Y43         RAMB18E1                                     r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     5.692 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/DOADO[5]
                         net (fo=208, routed)         6.802    12.494    design_dec_i/clefia_dec_0/inst/clefia_s1_q0[5]
    SLICE_X40Y147        FDRE                                         r  design_dec_i/clefia_dec_0/inst/tmp_159_reg_85920_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        1.654    12.833    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X40Y147        FDRE                                         r  design_dec_i/clefia_dec_0/inst/tmp_159_reg_85920_reg[0]/C
                         clock pessimism              0.147    12.980    
                         clock uncertainty           -0.154    12.826    
    SLICE_X40Y147        FDRE (Setup_fdre_C_D)       -0.081    12.745    design_dec_i/clefia_dec_0/inst/tmp_159_reg_85920_reg[0]
  -------------------------------------------------------------------
                         required time                         12.745    
                         arrival time                         -12.494    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_187_reg_89063_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.411ns  (logic 2.578ns (27.392%)  route 6.833ns (72.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        1.944     3.238    design_dec_i/clefia_dec_0/inst/clefia_s1_U/ap_clk
    RAMB18_X3Y43         RAMB18E1                                     r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     5.692 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/DOADO[5]
                         net (fo=208, routed)         6.833    12.526    design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg_0[5]
    SLICE_X34Y145        LUT6 (Prop_lut6_I5_O)        0.124    12.650 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/xor_ln124_187_reg_89063[6]_i_1/O
                         net (fo=1, routed)           0.000    12.650    design_dec_i/clefia_dec_0/inst/xor_ln124_187_fu_38967_p2[6]
    SLICE_X34Y145        FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_187_reg_89063_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        1.654    12.833    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X34Y145        FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_187_reg_89063_reg[6]/C
                         clock pessimism              0.147    12.980    
                         clock uncertainty           -0.154    12.826    
    SLICE_X34Y145        FDRE (Setup_fdre_C_D)        0.077    12.903    design_dec_i/clefia_dec_0/inst/xor_ln124_187_reg_89063_reg[6]
  -------------------------------------------------------------------
                         required time                         12.903    
                         arrival time                         -12.650    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_2465_reg_86305_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.373ns  (logic 2.578ns (27.506%)  route 6.795ns (72.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        1.944     3.238    design_dec_i/clefia_dec_0/inst/clefia_s1_U/ap_clk
    RAMB18_X3Y43         RAMB18E1                                     r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     5.692 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/DOADO[5]
                         net (fo=208, routed)         6.795    12.487    design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg_0[5]
    SLICE_X36Y144        LUT6 (Prop_lut6_I1_O)        0.124    12.611 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/xor_ln124_2465_reg_86305[6]_i_1/O
                         net (fo=1, routed)           0.000    12.611    design_dec_i/clefia_dec_0/inst/xor_ln124_2465_fu_23940_p2[6]
    SLICE_X36Y144        FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_2465_reg_86305_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        1.653    12.832    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X36Y144        FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_2465_reg_86305_reg[6]/C
                         clock pessimism              0.147    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X36Y144        FDRE (Setup_fdre_C_D)        0.079    12.904    design_dec_i/clefia_dec_0/inst/xor_ln124_2465_reg_86305_reg[6]
  -------------------------------------------------------------------
                         required time                         12.904    
                         arrival time                         -12.611    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/tmp_359_reg_85682_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.211ns  (logic 2.454ns (26.642%)  route 6.757ns (73.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        1.944     3.238    design_dec_i/clefia_dec_0/inst/clefia_s1_U/ap_clk
    RAMB18_X3Y43         RAMB18E1                                     r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     5.692 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/DOADO[5]
                         net (fo=208, routed)         6.757    12.449    design_dec_i/clefia_dec_0/inst/clefia_s1_q0[5]
    SLICE_X40Y146        FDRE                                         r  design_dec_i/clefia_dec_0/inst/tmp_359_reg_85682_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        1.653    12.832    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X40Y146        FDRE                                         r  design_dec_i/clefia_dec_0/inst/tmp_359_reg_85682_reg[0]/C
                         clock pessimism              0.147    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X40Y146        FDRE (Setup_fdre_C_D)       -0.081    12.744    design_dec_i/clefia_dec_0/inst/tmp_359_reg_85682_reg[0]
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                         -12.449    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_59_reg_85952_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.270ns  (logic 2.578ns (27.810%)  route 6.692ns (72.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        1.944     3.238    design_dec_i/clefia_dec_0/inst/clefia_s1_U/ap_clk
    RAMB18_X3Y43         RAMB18E1                                     r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     5.692 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/DOADO[5]
                         net (fo=208, routed)         6.692    12.385    design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg_0[5]
    SLICE_X43Y144        LUT6 (Prop_lut6_I5_O)        0.124    12.509 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/xor_ln124_59_reg_85952[6]_i_1/O
                         net (fo=1, routed)           0.000    12.509    design_dec_i/clefia_dec_0/inst/xor_ln124_59_fu_21201_p2[6]
    SLICE_X43Y144        FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_59_reg_85952_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        1.653    12.832    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X43Y144        FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_59_reg_85952_reg[6]/C
                         clock pessimism              0.147    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X43Y144        FDRE (Setup_fdre_C_D)        0.031    12.856    design_dec_i/clefia_dec_0/inst/xor_ln124_59_reg_85952_reg[6]
  -------------------------------------------------------------------
                         required time                         12.856    
                         arrival time                         -12.509    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_732_reg_93476_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.461ns  (logic 2.578ns (27.248%)  route 6.883ns (72.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        1.944     3.238    design_dec_i/clefia_dec_0/inst/clefia_s1_U/ap_clk
    RAMB18_X3Y43         RAMB18E1                                     r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     5.692 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/DOADO[6]
                         net (fo=212, routed)         6.883    12.576    design_dec_i/clefia_dec_0/inst/clefia_s0_U/xor_ln124_132_reg_86140_reg[1][6]
    SLICE_X66Y121        LUT6 (Prop_lut6_I1_O)        0.124    12.700 r  design_dec_i/clefia_dec_0/inst/clefia_s0_U/xor_ln124_732_reg_93476[0]_i_1/O
                         net (fo=1, routed)           0.000    12.700    design_dec_i/clefia_dec_0/inst/xor_ln124_732_fu_58615_p2[0]
    SLICE_X66Y121        FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_732_reg_93476_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        1.703    12.882    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X66Y121        FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_732_reg_93476_reg[0]/C
                         clock pessimism              0.247    13.129    
                         clock uncertainty           -0.154    12.975    
    SLICE_X66Y121        FDRE (Setup_fdre_C_D)        0.077    13.052    design_dec_i/clefia_dec_0/inst/xor_ln124_732_reg_93476_reg[0]
  -------------------------------------------------------------------
                         required time                         13.052    
                         arrival time                         -12.700    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_139_reg_85751_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.290ns  (logic 2.578ns (27.752%)  route 6.712ns (72.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        1.944     3.238    design_dec_i/clefia_dec_0/inst/clefia_s1_U/ap_clk
    RAMB18_X3Y43         RAMB18E1                                     r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     5.692 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/DOADO[5]
                         net (fo=208, routed)         6.712    12.404    design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg_0[5]
    SLICE_X36Y146        LUT6 (Prop_lut6_I3_O)        0.124    12.528 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/xor_ln124_139_reg_85751[6]_i_1/O
                         net (fo=1, routed)           0.000    12.528    design_dec_i/clefia_dec_0/inst/xor_ln124_139_fu_20428_p2[6]
    SLICE_X36Y146        FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_139_reg_85751_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        1.653    12.832    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X36Y146        FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_139_reg_85751_reg[6]/C
                         clock pessimism              0.147    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X36Y146        FDRE (Setup_fdre_C_D)        0.081    12.906    design_dec_i/clefia_dec_0/inst/xor_ln124_139_reg_85751_reg[6]
  -------------------------------------------------------------------
                         required time                         12.906    
                         arrival time                         -12.528    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/tmp_199_reg_84588_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.208ns  (logic 2.454ns (26.652%)  route 6.754ns (73.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        1.944     3.238    design_dec_i/clefia_dec_0/inst/clefia_s1_U/ap_clk
    RAMB18_X3Y43         RAMB18E1                                     r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     5.692 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/q0_reg/DOADO[5]
                         net (fo=208, routed)         6.754    12.446    design_dec_i/clefia_dec_0/inst/clefia_s1_q0[5]
    SLICE_X30Y145        FDRE                                         r  design_dec_i/clefia_dec_0/inst/tmp_199_reg_84588_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        1.699    12.878    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X30Y145        FDRE                                         r  design_dec_i/clefia_dec_0/inst/tmp_199_reg_84588_reg[0]/C
                         clock pessimism              0.147    13.025    
                         clock uncertainty           -0.154    12.871    
    SLICE_X30Y145        FDRE (Setup_fdre_C_D)       -0.030    12.841    design_dec_i/clefia_dec_0/inst/tmp_199_reg_84588_reg[0]
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                         -12.446    
  -------------------------------------------------------------------
                         slack                                  0.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        0.577     0.913    design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y98         FDRE                                         r  design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.118     1.171    design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y97         SRL16E                                       r  design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        0.844     1.210    design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.129    design_dec_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_dec_i/clefia_dec_0/inst/xor_ln124_99_reg_85609_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_187_reg_89063_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.266%)  route 0.216ns (53.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        0.637     0.973    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X48Y145        FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_99_reg_85609_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_dec_i/clefia_dec_0/inst/xor_ln124_99_reg_85609_reg[3]/Q
                         net (fo=2, routed)           0.216     1.330    design_dec_i/clefia_dec_0/inst/clefia_s1_U/xor_ln124_187_reg_89063_reg[7][3]
    SLICE_X52Y146        LUT5 (Prop_lut5_I1_O)        0.045     1.375 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/xor_ln124_187_reg_89063[3]_i_1/O
                         net (fo=1, routed)           0.000     1.375    design_dec_i/clefia_dec_0/inst/xor_ln124_187_fu_38967_p2[3]
    SLICE_X52Y146        FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_187_reg_89063_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        0.906     1.272    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X52Y146        FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_187_reg_89063_reg[3]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X52Y146        FDRE (Hold_fdre_C_D)         0.091     1.324    design_dec_i/clefia_dec_0/inst/xor_ln124_187_reg_89063_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_dec_i/clefia_dec_0/inst/x_assign_1_reg_82794_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_6_reg_82894_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.944%)  route 0.237ns (56.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        0.638     0.974    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X48Y148        FDRE                                         r  design_dec_i/clefia_dec_0/inst/x_assign_1_reg_82794_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y148        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_dec_i/clefia_dec_0/inst/x_assign_1_reg_82794_reg[3]/Q
                         net (fo=1, routed)           0.237     1.352    design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_skey/xor_ln124_6_reg_82894_reg[7]_0[3]
    SLICE_X53Y148        LUT6 (Prop_lut6_I0_O)        0.045     1.397 r  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_skey/xor_ln124_6_reg_82894[3]_i_1/O
                         net (fo=1, routed)           0.000     1.397    design_dec_i/clefia_dec_0/inst/xor_ln124_6_fu_7496_p2[3]
    SLICE_X53Y148        FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_6_reg_82894_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        0.907     1.273    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X53Y148        FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_6_reg_82894_reg[3]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X53Y148        FDRE (Hold_fdre_C_D)         0.092     1.326    design_dec_i/clefia_dec_0/inst/xor_ln124_6_reg_82894_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_dec_i/clefia_dec_0/inst/x_assign_412_reg_95109_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_885_reg_95233_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.119%)  route 0.139ns (39.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        0.662     0.998    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X62Y100        FDRE                                         r  design_dec_i/clefia_dec_0/inst/x_assign_412_reg_95109_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.164     1.162 r  design_dec_i/clefia_dec_0/inst/x_assign_412_reg_95109_reg[7]/Q
                         net (fo=7, routed)           0.139     1.301    design_dec_i/clefia_dec_0/inst/x_assign_412_reg_95109[7]
    SLICE_X65Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.346 r  design_dec_i/clefia_dec_0/inst/xor_ln124_885_reg_95233[1]_i_1/O
                         net (fo=1, routed)           0.000     1.346    design_dec_i/clefia_dec_0/inst/p_287_in[1]
    SLICE_X65Y99         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_885_reg_95233_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        0.849     1.215    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X65Y99         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_885_reg_95233_reg[1]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X65Y99         FDRE (Hold_fdre_C_D)         0.092     1.272    design_dec_i/clefia_dec_0/inst/xor_ln124_885_reg_95233_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_dec_i/clefia_dec_0/inst/trunc_ln134_1482_reg_95479_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_918_reg_95554_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.529%)  route 0.310ns (62.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        0.556     0.892    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X49Y99         FDRE                                         r  design_dec_i/clefia_dec_0/inst/trunc_ln134_1482_reg_95479_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_dec_i/clefia_dec_0/inst/trunc_ln134_1482_reg_95479_reg[4]/Q
                         net (fo=2, routed)           0.182     1.214    design_dec_i/clefia_dec_0/inst/clefia_s1_U/xor_ln124_916_reg_95544_reg[5][3]
    SLICE_X49Y100        LUT6 (Prop_lut6_I4_O)        0.045     1.259 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/xor_ln124_918_reg_95554[5]_i_1/O
                         net (fo=2, routed)           0.128     1.387    design_dec_i/clefia_dec_0/inst/p_245_in[5]
    SLICE_X49Y100        FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_918_reg_95554_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        0.911     1.277    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X49Y100        FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_918_reg_95554_reg[5]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.070     1.312    design_dec_i/clefia_dec_0/inst/xor_ln124_918_reg_95554_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_dec_i/clefia_dec_0/inst/trunc_ln134_1435_reg_95115_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_883_reg_95223_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.074%)  route 0.164ns (46.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        0.662     0.998    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X64Y100        FDRE                                         r  design_dec_i/clefia_dec_0/inst/trunc_ln134_1435_reg_95115_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  design_dec_i/clefia_dec_0/inst/trunc_ln134_1435_reg_95115_reg[6]/Q
                         net (fo=7, routed)           0.164     1.303    design_dec_i/clefia_dec_0/inst/or_ln134_275_fu_69441_p3[7]
    SLICE_X65Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.348 r  design_dec_i/clefia_dec_0/inst/xor_ln124_883_reg_95223[7]_i_1/O
                         net (fo=1, routed)           0.000     1.348    design_dec_i/clefia_dec_0/inst/p_274_in[7]
    SLICE_X65Y99         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_883_reg_95223_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        0.849     1.215    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X65Y99         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_883_reg_95223_reg[7]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X65Y99         FDRE (Hold_fdre_C_D)         0.091     1.271    design_dec_i/clefia_dec_0/inst/xor_ln124_883_reg_95223_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_dec_i/clefia_dec_0/inst/xor_ln124_653_reg_92006_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_693_reg_93028_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.434%)  route 0.242ns (56.566%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        0.632     0.968    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X43Y117        FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_653_reg_92006_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y117        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  design_dec_i/clefia_dec_0/inst/xor_ln124_653_reg_92006_reg[7]/Q
                         net (fo=3, routed)           0.242     1.351    design_dec_i/clefia_dec_0/inst/xor_ln124_653_reg_92006[7]
    SLICE_X53Y116        LUT5 (Prop_lut5_I0_O)        0.045     1.396 r  design_dec_i/clefia_dec_0/inst/xor_ln124_693_reg_93028[7]_i_1/O
                         net (fo=1, routed)           0.000     1.396    design_dec_i/clefia_dec_0/inst/p_281_in[7]
    SLICE_X53Y116        FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_693_reg_93028_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        0.899     1.265    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X53Y116        FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_693_reg_93028_reg[7]/C
                         clock pessimism             -0.039     1.226    
    SLICE_X53Y116        FDRE (Hold_fdre_C_D)         0.092     1.318    design_dec_i/clefia_dec_0/inst/xor_ln124_693_reg_93028_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_dec_i/clefia_dec_0/inst/trunc_ln134_1482_reg_95479_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_916_reg_95544_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.308%)  route 0.313ns (62.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        0.556     0.892    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X49Y99         FDRE                                         r  design_dec_i/clefia_dec_0/inst/trunc_ln134_1482_reg_95479_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_dec_i/clefia_dec_0/inst/trunc_ln134_1482_reg_95479_reg[4]/Q
                         net (fo=2, routed)           0.182     1.214    design_dec_i/clefia_dec_0/inst/clefia_s1_U/xor_ln124_916_reg_95544_reg[5][3]
    SLICE_X49Y100        LUT6 (Prop_lut6_I4_O)        0.045     1.259 r  design_dec_i/clefia_dec_0/inst/clefia_s1_U/xor_ln124_916_reg_95544[5]_i_1/O
                         net (fo=2, routed)           0.131     1.390    design_dec_i/clefia_dec_0/inst/p_233_in[5]
    SLICE_X49Y100        FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_916_reg_95544_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        0.911     1.277    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X49Y100        FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_916_reg_95544_reg[5]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.066     1.308    design_dec_i/clefia_dec_0/inst/xor_ln124_916_reg_95544_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_dec_i/clefia_dec_0/inst/xor_ln124_1020_reg_96647_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_1068_reg_97099_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.191%)  route 0.170ns (47.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        0.666     1.002    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X88Y100        FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_1020_reg_96647_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.141     1.143 r  design_dec_i/clefia_dec_0/inst/xor_ln124_1020_reg_96647_reg[0]/Q
                         net (fo=2, routed)           0.170     1.313    design_dec_i/clefia_dec_0/inst/clefia_s0_U/xor_ln124_1068_reg_97099_reg[7]_0[0]
    SLICE_X85Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.358 r  design_dec_i/clefia_dec_0/inst/clefia_s0_U/xor_ln124_1068_reg_97099[0]_i_1/O
                         net (fo=1, routed)           0.000     1.358    design_dec_i/clefia_dec_0/inst/xor_ln124_1068_fu_82552_p2[0]
    SLICE_X85Y99         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_1068_reg_97099_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        0.853     1.219    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X85Y99         FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_1068_reg_97099_reg[0]/C
                         clock pessimism             -0.035     1.184    
    SLICE_X85Y99         FDRE (Hold_fdre_C_D)         0.091     1.275    design_dec_i/clefia_dec_0/inst/xor_ln124_1068_reg_97099_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_dec_i/clefia_dec_0/inst/xor_ln124_638_reg_89421_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_dec_i/clefia_dec_0/inst/xor_ln124_662_reg_91698_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.227ns (51.710%)  route 0.212ns (48.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        0.636     0.972    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X49Y107        FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_638_reg_89421_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.128     1.100 r  design_dec_i/clefia_dec_0/inst/xor_ln124_638_reg_89421_reg[1]/Q
                         net (fo=3, routed)           0.212     1.312    design_dec_i/clefia_dec_0/inst/xor_ln124_638_reg_89421[1]
    SLICE_X51Y108        LUT6 (Prop_lut6_I0_O)        0.099     1.411 r  design_dec_i/clefia_dec_0/inst/xor_ln124_662_reg_91698[1]_i_1/O
                         net (fo=1, routed)           0.000     1.411    design_dec_i/clefia_dec_0/inst/p_236_in[1]
    SLICE_X51Y108        FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_662_reg_91698_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        0.905     1.271    design_dec_i/clefia_dec_0/inst/ap_clk
    SLICE_X51Y108        FDRE                                         r  design_dec_i/clefia_dec_0/inst/xor_ln124_662_reg_91698_reg[1]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X51Y108        FDRE (Hold_fdre_C_D)         0.092     1.324    design_dec_i/clefia_dec_0/inst/xor_ln124_662_reg_91698_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y44  design_dec_i/clefia_dec_0/inst/rk_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y44  design_dec_i/clefia_dec_0/inst/rk_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y46  design_dec_i/clefia_dec_0/inst/clefia_s0_U/q2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y46  design_dec_i/clefia_dec_0/inst/clefia_s0_U/q2_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y44  design_dec_i/clefia_dec_0/inst/clefia_s0_U/q3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y44  design_dec_i/clefia_dec_0/inst/clefia_s0_U/q3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y52  design_dec_i/clefia_dec_0/inst/clefia_s0_U/q6_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y52  design_dec_i/clefia_dec_0/inst/clefia_s0_U/q6_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y54  design_dec_i/clefia_dec_0/inst/clefia_s0_U/q7_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y54  design_dec_i/clefia_dec_0/inst/clefia_s0_U/q7_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y94  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y94  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y94  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y94  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y95  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y95  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y95  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y95  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y95  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y95  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y94  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y94  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y94  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y94  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y95  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y95  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y95  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y95  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y95  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y95  design_dec_i/clefia_dec_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_11_11/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_dec_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_dec_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.276ns  (logic 0.124ns (9.714%)  route 1.152ns (90.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_dec_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.152     1.152    design_dec_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.124     1.276 r  design_dec_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.276    design_dec_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y81         FDRE                                         r  design_dec_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        1.469     2.648    design_dec_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y81         FDRE                                         r  design_dec_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_dec_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_dec_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.045ns (8.435%)  route 0.488ns (91.565%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_dec_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.488     0.488    design_dec_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.045     0.533 r  design_dec_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.533    design_dec_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y81         FDRE                                         r  design_dec_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_dec_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_dec_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_dec_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9387, routed)        0.815     1.181    design_dec_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y81         FDRE                                         r  design_dec_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





