{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606963324447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606963324448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 20:42:04 2020 " "Processing started: Wed Dec 02 20:42:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606963324448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963324448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off letrero -c letrero " "Command: quartus_map --read_settings_files=on --write_settings_files=off letrero -c letrero" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963324448 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606963325273 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606963325273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-arqVGA " "Found design unit 1: VGA-arqVGA" {  } { { "VGA.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/VGA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606963336247 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/VGA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606963336247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uni_color_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uni_color_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uni_color_VGA-arquni_color_VGA " "Found design unit 1: uni_color_VGA-arquni_color_VGA" {  } { { "uni_color_VGA.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/uni_color_VGA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606963336251 ""} { "Info" "ISGN_ENTITY_NAME" "1 uni_color_VGA " "Found entity 1: uni_color_VGA" {  } { { "uni_color_VGA.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/uni_color_VGA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606963336251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generador_imagen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generador_imagen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generador_imagen-arqgenerador_imagen " "Found design unit 1: generador_imagen-arqgenerador_imagen" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606963336264 ""} { "Info" "ISGN_ENTITY_NAME" "1 generador_imagen " "Found entity 1: generador_imagen" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606963336264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen25MHz-arqgen25MHz " "Found design unit 1: gen25MHz-arqgen25MHz" {  } { { "gen25MHz.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/gen25MHz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606963336268 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen25MHz " "Found entity 1: gen25MHz" {  } { { "gen25MHz.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/gen25MHz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606963336268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_vga-arqcontrolador_vga " "Found design unit 1: controlador_vga-arqcontrolador_vga" {  } { { "controlador_vga.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/controlador_vga.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606963336273 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador_vga " "Found entity 1: controlador_vga" {  } { { "controlador_vga.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/controlador_vga.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606963336273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdvga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdvga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcdvga-arqbcdvga " "Found design unit 1: bcdvga-arqbcdvga" {  } { { "bcdVGA.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/bcdVGA.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606963336277 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcdvga " "Found entity 1: bcdvga" {  } { { "bcdVGA.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/bcdVGA.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606963336277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-arqrom " "Found design unit 1: rom-arqrom" {  } { { "rom.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/rom.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606963336281 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606963336281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relojlento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relojlento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojlento-arqrelojlento " "Found design unit 1: relojlento-arqrelojlento" {  } { { "relojlento.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/relojlento.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606963336285 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojlento " "Found entity 1: relojlento" {  } { { "relojlento.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/relojlento.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606963336285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letrero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file letrero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 letrero-arqletrero " "Found design unit 1: letrero-arqletrero" {  } { { "letrero.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/letrero.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606963336289 ""} { "Info" "ISGN_ENTITY_NAME" "1 letrero " "Found entity 1: letrero" {  } { { "letrero.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/letrero.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606963336289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estados-arqestados " "Found design unit 1: estados-arqestados" {  } { { "estados.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/estados.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606963336293 ""} { "Info" "ISGN_ENTITY_NAME" "1 estados " "Found entity 1: estados" {  } { { "estados.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/estados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606963336293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-arqcontador " "Found design unit 1: contador-arqcontador" {  } { { "contador.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/contador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606963336297 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/contador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606963336297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd7seg-arqbcd7seg " "Found design unit 1: bcd7seg-arqbcd7seg" {  } { { "bcd7seg.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/bcd7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606963336301 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd7seg " "Found entity 1: bcd7seg" {  } { { "bcd7seg.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/bcd7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606963336301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336301 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "letrero " "Elaborating entity \"letrero\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606963336365 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "display7 letrero.vhd(34) " "Verilog HDL or VHDL warning at letrero.vhd(34): object \"display7\" assigned a value but never read" {  } { { "letrero.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/letrero.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606963336366 "|letrero"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "display8 letrero.vhd(35) " "Verilog HDL or VHDL warning at letrero.vhd(35): object \"display8\" assigned a value but never read" {  } { { "letrero.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/letrero.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606963336366 "|letrero"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "relojlento relojlento:u1 A:arqrelojlento " "Elaborating entity \"relojlento\" using architecture \"A:arqrelojlento\" for hierarchy \"relojlento:u1\"" {  } { { "letrero.vhd" "u1" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/letrero.vhd" 43 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606963336367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "contador contador:u2 A:arqcontador " "Elaborating entity \"contador\" using architecture \"A:arqcontador\" for hierarchy \"contador:u2\"" {  } { { "letrero.vhd" "u2" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/letrero.vhd" 44 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606963336369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "rom rom:u3 A:arqrom " "Elaborating entity \"rom\" using architecture \"A:arqrom\" for hierarchy \"rom:u3\"" {  } { { "letrero.vhd" "u3" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/letrero.vhd" 45 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606963336370 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_rom rom.vhd(15) " "VHDL Signal Declaration warning at rom.vhd(15): used implicit default value for signal \"mem_rom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rom.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/rom.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606963336371 "|letrero|rom:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_rom rom.vhd(22) " "VHDL Process Statement warning at rom.vhd(22): signal \"mem_rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/rom.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606963336371 "|letrero|rom:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bcd7seg bcd7seg:u4 A:arqbcd7seg " "Elaborating entity \"bcd7seg\" using architecture \"A:arqbcd7seg\" for hierarchy \"bcd7seg:u4\"" {  } { { "letrero.vhd" "u4" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/letrero.vhd" 46 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606963336371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "estados estados:u5 A:arqestados " "Elaborating entity \"estados\" using architecture \"A:arqestados\" for hierarchy \"estados:u5\"" {  } { { "letrero.vhd" "u5" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/letrero.vhd" 47 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606963336373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "VGA VGA:u6 A:arqvga " "Elaborating entity \"VGA\" using architecture \"A:arqvga\" for hierarchy \"VGA:u6\"" {  } { { "letrero.vhd" "u6" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/letrero.vhd" 48 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606963336376 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pixels_out_x6 VGA.vhd(31) " "Verilog HDL or VHDL warning at VGA.vhd(31): object \"pixels_out_x6\" assigned a value but never read" {  } { { "VGA.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/VGA.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606963336378 "|letrero|VGA:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "gen25MHz VGA:u6\|gen25MHz:u1 A:arqgen25mhz " "Elaborating entity \"gen25MHz\" using architecture \"A:arqgen25mhz\" for hierarchy \"VGA:u6\|gen25MHz:u1\"" {  } { { "VGA.vhd" "u1" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/VGA.vhd" 39 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606963336417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "controlador_vga VGA:u6\|controlador_vga:u2 A:arqcontrolador_vga " "Elaborating entity \"controlador_vga\" using architecture \"A:arqcontrolador_vga\" for hierarchy \"VGA:u6\|controlador_vga:u2\"" {  } { { "VGA.vhd" "u2" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/VGA.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606963336419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bcdvga VGA:u6\|bcdvga:u3 A:arqbcdvga " "Elaborating entity \"bcdvga\" using architecture \"A:arqbcdvga\" for hierarchy \"VGA:u6\|bcdvga:u3\"" {  } { { "VGA.vhd" "u3" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/VGA.vhd" 41 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606963336421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "generador_imagen VGA:u6\|generador_imagen:u9 A:arqgenerador_imagen " "Elaborating entity \"generador_imagen\" using architecture \"A:arqgenerador_imagen\" for hierarchy \"VGA:u6\|generador_imagen:u9\"" {  } { { "VGA.vhd" "u9" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/VGA.vhd" 47 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606963336425 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixels_y generador_imagen.vhd(25) " "VHDL Process Statement warning at generador_imagen.vhd(25): signal \"pixels_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606963336426 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixels_x generador_imagen.vhd(25) " "VHDL Process Statement warning at generador_imagen.vhd(25): signal \"pixels_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606963336427 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixels_y generador_imagen.vhd(30) " "VHDL Process Statement warning at generador_imagen.vhd(30): signal \"pixels_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606963336427 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixels_x generador_imagen.vhd(30) " "VHDL Process Statement warning at generador_imagen.vhd(30): signal \"pixels_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606963336427 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixels_y generador_imagen.vhd(35) " "VHDL Process Statement warning at generador_imagen.vhd(35): signal \"pixels_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606963336427 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixels_x generador_imagen.vhd(35) " "VHDL Process Statement warning at generador_imagen.vhd(35): signal \"pixels_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606963336427 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixels_y generador_imagen.vhd(40) " "VHDL Process Statement warning at generador_imagen.vhd(40): signal \"pixels_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606963336427 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixels_x generador_imagen.vhd(40) " "VHDL Process Statement warning at generador_imagen.vhd(40): signal \"pixels_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606963336428 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixels_y generador_imagen.vhd(45) " "VHDL Process Statement warning at generador_imagen.vhd(45): signal \"pixels_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606963336428 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixels_x generador_imagen.vhd(45) " "VHDL Process Statement warning at generador_imagen.vhd(45): signal \"pixels_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606963336428 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixels_y generador_imagen.vhd(50) " "VHDL Process Statement warning at generador_imagen.vhd(50): signal \"pixels_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606963336428 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixels_x generador_imagen.vhd(50) " "VHDL Process Statement warning at generador_imagen.vhd(50): signal \"pixels_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606963336428 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixels_y generador_imagen.vhd(55) " "VHDL Process Statement warning at generador_imagen.vhd(55): signal \"pixels_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606963336428 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixels_x generador_imagen.vhd(55) " "VHDL Process Statement warning at generador_imagen.vhd(55): signal \"pixels_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606963336428 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixels_x generador_imagen.vhd(64) " "VHDL Process Statement warning at generador_imagen.vhd(64): signal \"pixels_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606963336429 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red generador_imagen.vhd(21) " "VHDL Process Statement warning at generador_imagen.vhd(21): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606963336429 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green generador_imagen.vhd(21) " "VHDL Process Statement warning at generador_imagen.vhd(21): inferring latch(es) for signal or variable \"green\", which holds its previous value in one or more paths through the process" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606963336429 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue generador_imagen.vhd(21) " "VHDL Process Statement warning at generador_imagen.vhd(21): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606963336429 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pix_out_x generador_imagen.vhd(21) " "VHDL Process Statement warning at generador_imagen.vhd(21): inferring latch(es) for signal or variable \"pix_out_x\", which holds its previous value in one or more paths through the process" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606963336429 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[0\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[0\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336431 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[1\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[1\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336431 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[2\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[2\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336431 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[3\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[3\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336431 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[4\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[4\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336431 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[5\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[5\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336431 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[6\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[6\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336431 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[7\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[7\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336431 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[8\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[8\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336432 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[9\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[9\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336432 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[10\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[10\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336432 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[11\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[11\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336432 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[12\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[12\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336432 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[13\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[13\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336432 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[14\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[14\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336432 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[15\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[15\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336432 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[16\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[16\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336432 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[17\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[17\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336432 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[18\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[18\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336432 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[19\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[19\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336432 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[20\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[20\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336432 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[21\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[21\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336432 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[22\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[22\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336432 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[23\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[23\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336432 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[24\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[24\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336433 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[25\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[25\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336433 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[26\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[26\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336433 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[27\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[27\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336433 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[28\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[28\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336433 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[29\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[29\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336433 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[30\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[30\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336433 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_out_x\[31\] generador_imagen.vhd(21) " "Inferred latch for \"pix_out_x\[31\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336433 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] generador_imagen.vhd(21) " "Inferred latch for \"blue\[0\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336433 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] generador_imagen.vhd(21) " "Inferred latch for \"blue\[1\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336433 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] generador_imagen.vhd(21) " "Inferred latch for \"blue\[2\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336433 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] generador_imagen.vhd(21) " "Inferred latch for \"blue\[3\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336433 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] generador_imagen.vhd(21) " "Inferred latch for \"green\[0\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336433 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] generador_imagen.vhd(21) " "Inferred latch for \"green\[1\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336433 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] generador_imagen.vhd(21) " "Inferred latch for \"green\[2\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336433 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] generador_imagen.vhd(21) " "Inferred latch for \"green\[3\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336434 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] generador_imagen.vhd(21) " "Inferred latch for \"red\[0\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336434 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] generador_imagen.vhd(21) " "Inferred latch for \"red\[1\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336434 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] generador_imagen.vhd(21) " "Inferred latch for \"red\[2\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336434 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] generador_imagen.vhd(21) " "Inferred latch for \"red\[3\]\" at generador_imagen.vhd(21)" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963336434 "|letrero|VGA:u6|generador_imagen:u9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "uni_color_VGA VGA:u6\|uni_color_VGA:u15 A:arquni_color_vga " "Elaborating entity \"uni_color_VGA\" using architecture \"A:arquni_color_vga\" for hierarchy \"VGA:u6\|uni_color_VGA:u15\"" {  } { { "VGA.vhd" "u15" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/VGA.vhd" 53 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606963336468 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rom:u3\|bus_datos\[0\] " "Converted tri-state buffer \"rom:u3\|bus_datos\[0\]\" feeding internal logic into a wire" {  } { { "rom.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/rom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606963336766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rom:u3\|bus_datos\[1\] " "Converted tri-state buffer \"rom:u3\|bus_datos\[1\]\" feeding internal logic into a wire" {  } { { "rom.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/rom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606963336766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rom:u3\|bus_datos\[2\] " "Converted tri-state buffer \"rom:u3\|bus_datos\[2\]\" feeding internal logic into a wire" {  } { { "rom.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/rom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606963336766 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rom:u3\|bus_datos\[3\] " "Converted tri-state buffer \"rom:u3\|bus_datos\[3\]\" feeding internal logic into a wire" {  } { { "rom.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/rom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606963336766 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1606963336766 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/frase.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/frase.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1606963336863 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "rom:u3\|mem_rom " "RAM logic \"rom:u3\|mem_rom\" is uninferred because MIF is not supported for the selected family" {  } { { "rom.vhd" "mem_rom" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/rom.vhd" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1606963336881 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1606963336881 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u9\|red\[3\] VGA:u6\|generador_imagen:u9\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u9\|red\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u9\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u9\|red\[2\] VGA:u6\|generador_imagen:u9\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u9\|red\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u9\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u9\|red\[1\] VGA:u6\|generador_imagen:u9\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u9\|red\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u9\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u9\|green\[3\] VGA:u6\|generador_imagen:u9\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u9\|green\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u9\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u9\|green\[2\] VGA:u6\|generador_imagen:u9\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u9\|green\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u9\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u9\|green\[1\] VGA:u6\|generador_imagen:u9\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u9\|green\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u9\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u9\|green\[0\] VGA:u6\|generador_imagen:u9\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u9\|green\[0\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u9\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u9\|blue\[3\] VGA:u6\|generador_imagen:u9\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u9\|blue\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u9\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u9\|blue\[2\] VGA:u6\|generador_imagen:u9\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u9\|blue\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u9\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u9\|blue\[1\] VGA:u6\|generador_imagen:u9\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u9\|blue\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u9\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u9\|blue\[0\] VGA:u6\|generador_imagen:u9\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u9\|blue\[0\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u9\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u10\|red\[3\] VGA:u6\|generador_imagen:u10\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u10\|red\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u10\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u10\|red\[2\] VGA:u6\|generador_imagen:u10\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u10\|red\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u10\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u10\|red\[1\] VGA:u6\|generador_imagen:u10\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u10\|red\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u10\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u10\|green\[3\] VGA:u6\|generador_imagen:u10\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u10\|green\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u10\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u10\|green\[2\] VGA:u6\|generador_imagen:u10\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u10\|green\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u10\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u10\|green\[1\] VGA:u6\|generador_imagen:u10\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u10\|green\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u10\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u10\|green\[0\] VGA:u6\|generador_imagen:u10\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u10\|green\[0\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u10\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u10\|blue\[3\] VGA:u6\|generador_imagen:u10\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u10\|blue\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u10\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u10\|blue\[2\] VGA:u6\|generador_imagen:u10\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u10\|blue\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u10\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u10\|blue\[1\] VGA:u6\|generador_imagen:u10\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u10\|blue\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u10\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u10\|blue\[0\] VGA:u6\|generador_imagen:u10\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u10\|blue\[0\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u10\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u11\|red\[3\] VGA:u6\|generador_imagen:u11\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u11\|red\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u11\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u11\|red\[2\] VGA:u6\|generador_imagen:u11\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u11\|red\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u11\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u11\|red\[1\] VGA:u6\|generador_imagen:u11\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u11\|red\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u11\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u11\|green\[3\] VGA:u6\|generador_imagen:u11\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u11\|green\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u11\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u11\|green\[2\] VGA:u6\|generador_imagen:u11\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u11\|green\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u11\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u11\|green\[1\] VGA:u6\|generador_imagen:u11\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u11\|green\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u11\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u11\|green\[0\] VGA:u6\|generador_imagen:u11\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u11\|green\[0\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u11\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u11\|blue\[3\] VGA:u6\|generador_imagen:u11\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u11\|blue\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u11\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u11\|blue\[2\] VGA:u6\|generador_imagen:u11\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u11\|blue\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u11\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u11\|blue\[1\] VGA:u6\|generador_imagen:u11\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u11\|blue\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u11\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u11\|blue\[0\] VGA:u6\|generador_imagen:u11\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u11\|blue\[0\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u11\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u12\|red\[3\] VGA:u6\|generador_imagen:u12\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u12\|red\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u12\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u12\|red\[2\] VGA:u6\|generador_imagen:u12\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u12\|red\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u12\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u12\|red\[1\] VGA:u6\|generador_imagen:u12\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u12\|red\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u12\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u12\|green\[3\] VGA:u6\|generador_imagen:u12\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u12\|green\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u12\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u12\|green\[2\] VGA:u6\|generador_imagen:u12\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u12\|green\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u12\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u12\|green\[1\] VGA:u6\|generador_imagen:u12\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u12\|green\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u12\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u12\|green\[0\] VGA:u6\|generador_imagen:u12\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u12\|green\[0\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u12\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u12\|blue\[3\] VGA:u6\|generador_imagen:u12\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u12\|blue\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u12\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u12\|blue\[2\] VGA:u6\|generador_imagen:u12\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u12\|blue\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u12\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u12\|blue\[1\] VGA:u6\|generador_imagen:u12\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u12\|blue\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u12\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u12\|blue\[0\] VGA:u6\|generador_imagen:u12\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u12\|blue\[0\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u12\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u13\|red\[3\] VGA:u6\|generador_imagen:u13\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u13\|red\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u13\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u13\|red\[2\] VGA:u6\|generador_imagen:u13\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u13\|red\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u13\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u13\|red\[1\] VGA:u6\|generador_imagen:u13\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u13\|red\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u13\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u13\|green\[3\] VGA:u6\|generador_imagen:u13\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u13\|green\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u13\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u13\|green\[2\] VGA:u6\|generador_imagen:u13\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u13\|green\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u13\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u13\|green\[1\] VGA:u6\|generador_imagen:u13\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u13\|green\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u13\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u13\|green\[0\] VGA:u6\|generador_imagen:u13\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u13\|green\[0\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u13\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u13\|blue\[3\] VGA:u6\|generador_imagen:u13\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u13\|blue\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u13\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u13\|blue\[2\] VGA:u6\|generador_imagen:u13\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u13\|blue\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u13\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u13\|blue\[1\] VGA:u6\|generador_imagen:u13\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u13\|blue\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u13\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u13\|blue\[0\] VGA:u6\|generador_imagen:u13\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u13\|blue\[0\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u13\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u14\|red\[3\] VGA:u6\|generador_imagen:u14\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u14\|red\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u14\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u14\|red\[2\] VGA:u6\|generador_imagen:u14\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u14\|red\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u14\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u14\|red\[1\] VGA:u6\|generador_imagen:u14\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u14\|red\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u14\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u14\|green\[3\] VGA:u6\|generador_imagen:u14\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u14\|green\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u14\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u14\|green\[2\] VGA:u6\|generador_imagen:u14\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u14\|green\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u14\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u14\|green\[1\] VGA:u6\|generador_imagen:u14\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u14\|green\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u14\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u14\|green\[0\] VGA:u6\|generador_imagen:u14\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u14\|green\[0\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u14\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u14\|blue\[3\] VGA:u6\|generador_imagen:u14\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u14\|blue\[3\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u14\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u14\|blue\[2\] VGA:u6\|generador_imagen:u14\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u14\|blue\[2\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u14\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u14\|blue\[1\] VGA:u6\|generador_imagen:u14\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u14\|blue\[1\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u14\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:u6\|generador_imagen:u14\|blue\[0\] VGA:u6\|generador_imagen:u14\|red\[0\] " "Duplicate LATCH primitive \"VGA:u6\|generador_imagen:u14\|blue\[0\]\" merged with LATCH primitive \"VGA:u6\|generador_imagen:u14\|red\[0\]\"" {  } { { "generador_imagen.vhd" "" { Text "A:/Zart Qrom/Documents/GitHub/VLSI/Letrero movil/generador_imagen.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606963337302 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1606963337302 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606963337640 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606963339549 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606963339549 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "523 " "Implemented 523 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606963339651 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606963339651 ""} { "Info" "ICUT_CUT_TM_LCELLS" "462 " "Implemented 462 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606963339651 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606963339651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606963339697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 02 20:42:19 2020 " "Processing ended: Wed Dec 02 20:42:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606963339697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606963339697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606963339697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606963339697 ""}
