<stg><name>activation</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6 %input_r_read = read i16 @_ssdm_op_Read.ap_none.i16, i16 %input_r

]]></Node>
<StgValue><ssdm name="input_r_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:8 %tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %input_r_read, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="10">
<![CDATA[
entry_ifconv:9 %sext_ln76 = sext i10 %tmp_2

]]></Node>
<StgValue><ssdm name="sext_ln76"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:10 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %input_r_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="16">
<![CDATA[
entry_ifconv:11 %trunc_ln76 = trunc i16 %input_r_read

]]></Node>
<StgValue><ssdm name="trunc_ln76"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry_ifconv:12 %tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln76, i4 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:13 %icmp_ln76 = icmp_eq  i10 %tmp_1, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:14 %add_ln76 = add i11 %sext_ln76, i11 1

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:15 %tmp_3 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %input_r_read, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="6">
<![CDATA[
entry_ifconv:16 %sext_ln77_1 = sext i6 %tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln77_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:17 %tmp_5 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln76, i32 4, i32 10

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:18 %select_ln76 = select i1 %icmp_ln76, i7 %sext_ln77_1, i7 %tmp_5

]]></Node>
<StgValue><ssdm name="select_ln76"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:19 %select_ln76_1 = select i1 %tmp, i7 %select_ln76, i7 %sext_ln77_1

]]></Node>
<StgValue><ssdm name="select_ln76_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="7">
<![CDATA[
entry_ifconv:20 %sext_ln77 = sext i7 %select_ln76_1

]]></Node>
<StgValue><ssdm name="sext_ln77"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:21 %index = xor i8 %sext_ln77, i8 128

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:22 %zext_ln90 = zext i8 %index

]]></Node>
<StgValue><ssdm name="zext_ln90"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:23 %lut_addr = getelementptr i12 %lut, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="lut_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:24 %lut_load = load i8 %lut_addr

]]></Node>
<StgValue><ssdm name="lut_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry_ifconv:0 %specpipeline_ln98 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln98"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry_ifconv:1 %spectopmodule_ln94 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln94"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:7 %specmemcore_ln89 = specmemcore void @_ssdm_op_SpecMemCore, i12 %lut, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln89"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="8">
<![CDATA[
entry_ifconv:24 %lut_load = load i8 %lut_addr

]]></Node>
<StgValue><ssdm name="lut_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="12">
<![CDATA[
entry_ifconv:25 %sext_ln100 = sext i12 %lut_load

]]></Node>
<StgValue><ssdm name="sext_ln100"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:26 %write_ln100 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %output_r, i16 %sext_ln100

]]></Node>
<StgValue><ssdm name="write_ln100"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0">
<![CDATA[
entry_ifconv:27 %ret_ln101 = ret

]]></Node>
<StgValue><ssdm name="ret_ln101"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="35" name="input_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r"/></StgValue>
</port>
<port id="36" name="output_r" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r"/></StgValue>
</port>
<port id="37" name="lut" dir="0" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="lut"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="39" from="_ssdm_op_Read.ap_none.i16" to="input_r_read" fromId="38" toId="3">
</dataflow>
<dataflow id="40" from="input_r" to="input_r_read" fromId="35" toId="3">
</dataflow>
<dataflow id="42" from="_ssdm_op_PartSelect.i10.i16.i32.i32" to="tmp_2" fromId="41" toId="4">
</dataflow>
<dataflow id="43" from="input_r_read" to="tmp_2" fromId="3" toId="4">
</dataflow>
<dataflow id="45" from="StgValue_44" to="tmp_2" fromId="44" toId="4">
</dataflow>
<dataflow id="47" from="StgValue_46" to="tmp_2" fromId="46" toId="4">
</dataflow>
<dataflow id="48" from="tmp_2" to="sext_ln76" fromId="4" toId="5">
</dataflow>
<dataflow id="50" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp" fromId="49" toId="6">
</dataflow>
<dataflow id="51" from="input_r_read" to="tmp" fromId="3" toId="6">
</dataflow>
<dataflow id="52" from="StgValue_46" to="tmp" fromId="46" toId="6">
</dataflow>
<dataflow id="53" from="input_r_read" to="trunc_ln76" fromId="3" toId="7">
</dataflow>
<dataflow id="55" from="_ssdm_op_BitConcatenate.i10.i6.i4" to="tmp_1" fromId="54" toId="8">
</dataflow>
<dataflow id="56" from="trunc_ln76" to="tmp_1" fromId="7" toId="8">
</dataflow>
<dataflow id="58" from="StgValue_57" to="tmp_1" fromId="57" toId="8">
</dataflow>
<dataflow id="59" from="tmp_1" to="icmp_ln76" fromId="8" toId="9">
</dataflow>
<dataflow id="61" from="StgValue_60" to="icmp_ln76" fromId="60" toId="9">
</dataflow>
<dataflow id="62" from="sext_ln76" to="add_ln76" fromId="5" toId="10">
</dataflow>
<dataflow id="64" from="StgValue_63" to="add_ln76" fromId="63" toId="10">
</dataflow>
<dataflow id="66" from="_ssdm_op_PartSelect.i6.i16.i32.i32" to="tmp_3" fromId="65" toId="11">
</dataflow>
<dataflow id="67" from="input_r_read" to="tmp_3" fromId="3" toId="11">
</dataflow>
<dataflow id="69" from="StgValue_68" to="tmp_3" fromId="68" toId="11">
</dataflow>
<dataflow id="70" from="StgValue_46" to="tmp_3" fromId="46" toId="11">
</dataflow>
<dataflow id="71" from="tmp_3" to="sext_ln77_1" fromId="11" toId="12">
</dataflow>
<dataflow id="73" from="_ssdm_op_PartSelect.i7.i11.i32.i32" to="tmp_5" fromId="72" toId="13">
</dataflow>
<dataflow id="74" from="add_ln76" to="tmp_5" fromId="10" toId="13">
</dataflow>
<dataflow id="76" from="StgValue_75" to="tmp_5" fromId="75" toId="13">
</dataflow>
<dataflow id="77" from="StgValue_68" to="tmp_5" fromId="68" toId="13">
</dataflow>
<dataflow id="78" from="icmp_ln76" to="select_ln76" fromId="9" toId="14">
</dataflow>
<dataflow id="79" from="sext_ln77_1" to="select_ln76" fromId="12" toId="14">
</dataflow>
<dataflow id="80" from="tmp_5" to="select_ln76" fromId="13" toId="14">
</dataflow>
<dataflow id="81" from="tmp" to="select_ln76_1" fromId="6" toId="15">
</dataflow>
<dataflow id="82" from="select_ln76" to="select_ln76_1" fromId="14" toId="15">
</dataflow>
<dataflow id="83" from="sext_ln77_1" to="select_ln76_1" fromId="12" toId="15">
</dataflow>
<dataflow id="84" from="select_ln76_1" to="sext_ln77" fromId="15" toId="16">
</dataflow>
<dataflow id="85" from="sext_ln77" to="index" fromId="16" toId="17">
</dataflow>
<dataflow id="87" from="StgValue_86" to="index" fromId="86" toId="17">
</dataflow>
<dataflow id="88" from="index" to="zext_ln90" fromId="17" toId="18">
</dataflow>
<dataflow id="89" from="lut" to="lut_addr" fromId="37" toId="19">
</dataflow>
<dataflow id="91" from="StgValue_90" to="lut_addr" fromId="90" toId="19">
</dataflow>
<dataflow id="92" from="zext_ln90" to="lut_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="93" from="lut_addr" to="lut_load" fromId="19" toId="20">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecPipeline" to="specpipeline_ln98" fromId="94" toId="21">
</dataflow>
<dataflow id="97" from="StgValue_96" to="specpipeline_ln98" fromId="96" toId="21">
</dataflow>
<dataflow id="99" from="StgValue_98" to="specpipeline_ln98" fromId="98" toId="21">
</dataflow>
<dataflow id="100" from="StgValue_98" to="specpipeline_ln98" fromId="98" toId="21">
</dataflow>
<dataflow id="101" from="StgValue_98" to="specpipeline_ln98" fromId="98" toId="21">
</dataflow>
<dataflow id="103" from="empty_0" to="specpipeline_ln98" fromId="102" toId="21">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln94" fromId="104" toId="22">
</dataflow>
<dataflow id="107" from="empty_1" to="spectopmodule_ln94" fromId="106" toId="22">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="108" toId="23">
</dataflow>
<dataflow id="110" from="input_r" to="specbitsmap_ln0" fromId="35" toId="23">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="111" toId="24">
</dataflow>
<dataflow id="113" from="input_r" to="specinterface_ln0" fromId="35" toId="24">
</dataflow>
<dataflow id="115" from="empty" to="specinterface_ln0" fromId="114" toId="24">
</dataflow>
<dataflow id="116" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="24">
</dataflow>
<dataflow id="117" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="24">
</dataflow>
<dataflow id="118" from="empty_0" to="specinterface_ln0" fromId="102" toId="24">
</dataflow>
<dataflow id="119" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="24">
</dataflow>
<dataflow id="120" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="24">
</dataflow>
<dataflow id="121" from="empty_0" to="specinterface_ln0" fromId="102" toId="24">
</dataflow>
<dataflow id="122" from="empty_0" to="specinterface_ln0" fromId="102" toId="24">
</dataflow>
<dataflow id="123" from="empty_0" to="specinterface_ln0" fromId="102" toId="24">
</dataflow>
<dataflow id="124" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="24">
</dataflow>
<dataflow id="125" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="24">
</dataflow>
<dataflow id="126" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="24">
</dataflow>
<dataflow id="127" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="24">
</dataflow>
<dataflow id="128" from="empty_0" to="specinterface_ln0" fromId="102" toId="24">
</dataflow>
<dataflow id="129" from="empty_0" to="specinterface_ln0" fromId="102" toId="24">
</dataflow>
<dataflow id="131" from="StgValue_130" to="specinterface_ln0" fromId="130" toId="24">
</dataflow>
<dataflow id="132" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="24">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="108" toId="25">
</dataflow>
<dataflow id="134" from="output_r" to="specbitsmap_ln0" fromId="36" toId="25">
</dataflow>
<dataflow id="135" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="111" toId="26">
</dataflow>
<dataflow id="136" from="output_r" to="specinterface_ln0" fromId="36" toId="26">
</dataflow>
<dataflow id="137" from="empty" to="specinterface_ln0" fromId="114" toId="26">
</dataflow>
<dataflow id="138" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="26">
</dataflow>
<dataflow id="139" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="26">
</dataflow>
<dataflow id="140" from="empty_0" to="specinterface_ln0" fromId="102" toId="26">
</dataflow>
<dataflow id="141" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="26">
</dataflow>
<dataflow id="142" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="26">
</dataflow>
<dataflow id="143" from="empty_0" to="specinterface_ln0" fromId="102" toId="26">
</dataflow>
<dataflow id="144" from="empty_0" to="specinterface_ln0" fromId="102" toId="26">
</dataflow>
<dataflow id="145" from="empty_0" to="specinterface_ln0" fromId="102" toId="26">
</dataflow>
<dataflow id="146" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="26">
</dataflow>
<dataflow id="147" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="26">
</dataflow>
<dataflow id="148" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="26">
</dataflow>
<dataflow id="149" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="26">
</dataflow>
<dataflow id="150" from="empty_0" to="specinterface_ln0" fromId="102" toId="26">
</dataflow>
<dataflow id="151" from="empty_0" to="specinterface_ln0" fromId="102" toId="26">
</dataflow>
<dataflow id="152" from="StgValue_130" to="specinterface_ln0" fromId="130" toId="26">
</dataflow>
<dataflow id="153" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="26">
</dataflow>
<dataflow id="155" from="_ssdm_op_SpecMemCore" to="specmemcore_ln89" fromId="154" toId="27">
</dataflow>
<dataflow id="156" from="lut" to="specmemcore_ln89" fromId="37" toId="27">
</dataflow>
<dataflow id="158" from="StgValue_157" to="specmemcore_ln89" fromId="157" toId="27">
</dataflow>
<dataflow id="160" from="StgValue_159" to="specmemcore_ln89" fromId="159" toId="27">
</dataflow>
<dataflow id="162" from="StgValue_161" to="specmemcore_ln89" fromId="161" toId="27">
</dataflow>
<dataflow id="163" from="lut_addr" to="lut_load" fromId="19" toId="28">
</dataflow>
<dataflow id="164" from="lut_load" to="sext_ln100" fromId="28" toId="29">
</dataflow>
<dataflow id="166" from="_ssdm_op_Write.ap_none.i16P0A" to="write_ln100" fromId="165" toId="30">
</dataflow>
<dataflow id="167" from="output_r" to="write_ln100" fromId="36" toId="30">
</dataflow>
<dataflow id="168" from="sext_ln100" to="write_ln100" fromId="29" toId="30">
</dataflow>
</dataflows>


</stg>
