git clone --depth 1 --no-tags https://github.com/ameyk1/Low-Density-Parity-Check.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59795514
git clone --depth 1 --no-tags https://github.com/grigoramb/FPGA_NEURAL_NETWORK_ACCELERATION.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59724628
git clone --depth 1 --no-tags https://github.com/xanatower/x1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57397591
git clone --depth 1 --no-tags https://github.com/dukebw/quartus-ii-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60477957
git clone --depth 1 --no-tags https://github.com/c4puter/bridge-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67354290
git clone --depth 1 --no-tags https://github.com/devinbedari/StopWatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58655605
git clone --depth 1 --no-tags https://github.com/JCScheunemann/Multiplicador-Booth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57975808
git clone --depth 1 --no-tags https://github.com/MNahikian/385_SD_Card.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60219364
git clone --depth 1 --no-tags https://github.com/inerplat/KAIST-SoC_RobotWar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67363497
git clone --depth 1 --no-tags https://github.com/SCN3/MIPS-CPU-on-FPGA-V3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61466113
git clone --depth 1 --no-tags https://github.com/unoCamel/MIPSProcessor-AlteraFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62976111
git clone --depth 1 --no-tags https://github.com/rahulkatta91/AWGN_Generator_Box_Muller_Method.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63128484
git clone --depth 1 --no-tags https://github.com/Kejie-Wang/ArcLabCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58244711
git clone --depth 1 --no-tags https://github.com/wside/8bit-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58419582
git clone --depth 1 --no-tags https://github.com/CodyTinker/GBHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62965248
git clone --depth 1 --no-tags https://github.com/vins24/bm_rng.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63726308
git clone --depth 1 --no-tags https://github.com/sawansib/hdldct.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65973059
git clone --depth 1 --no-tags https://github.com/MrwanBaghdad/piplined-mips-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61295680
git clone --depth 1 --no-tags https://github.com/pradeep9676/Additive-White-Gaussian-Noise-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61503105
git clone --depth 1 --no-tags https://github.com/mastino/RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59129801
git clone --depth 1 --no-tags https://github.com/ShowLo/Verilog-Learing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56962587
git clone --depth 1 --no-tags https://github.com/jdvalera/CECS460_proj1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67570753
git clone --depth 1 --no-tags https://github.com/sawansib/shiftmul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65974225
git clone --depth 1 --no-tags https://github.com/marcohernandez/Optimizacion-Prestamo-Laboratorio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58874950
git clone --depth 1 --no-tags https://github.com/icopavan/OFDM_RX_802_11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64993171
git clone --depth 1 --no-tags https://github.com/pw1316/MIPSCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61293765
git clone --depth 1 --no-tags https://github.com/brabect1/risc8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58320919
git clone --depth 1 --no-tags https://github.com/alice90270/NTHU-Archi-Project3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58612467
git clone --depth 1 --no-tags https://github.com/bikash001/RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58482094
git clone --depth 1 --no-tags https://github.com/marsohod4you/FPGA_AM_transmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58907574
git clone --depth 1 --no-tags https://github.com/ghananigans/32bit-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66325464
git clone --depth 1 --no-tags https://github.com/Kubik42/WAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63507965
git clone --depth 1 --no-tags https://github.com/dwelch67/picorv32_samples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63720566
git clone --depth 1 --no-tags https://github.com/ralisi/fpgagebastel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63106662
git clone --depth 1 --no-tags https://github.com/AVHon/fpga-stack-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61168552
git clone --depth 1 --no-tags https://github.com/eugenelet/SIFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65033291
git clone --depth 1 --no-tags https://github.com/hikoseon12/Embeded_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62118619
git clone --depth 1 --no-tags https://github.com/saiedhk/WhirlpoolHashEngine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57575811
git clone --depth 1 --no-tags https://github.com/LanaHassan/Intel_8254.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59473062
git clone --depth 1 --no-tags https://github.com/prannoyd/Sorting-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61068439
git clone --depth 1 --no-tags https://github.com/erkanCil/FPGA-Cyclone-IV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67347249
git clone --depth 1 --no-tags https://github.com/josejnra/mips-data-path-single-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60439522
git clone --depth 1 --no-tags https://github.com/shafeey/pdes-convey.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60685967
git clone --depth 1 --no-tags https://github.com/viktor-prutyanov/cpu-m.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58740340
git clone --depth 1 --no-tags https://github.com/kushaagra/Cordic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61482999
git clone --depth 1 --no-tags https://github.com/madalinaotesanu/HammingCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58330385
git clone --depth 1 --no-tags https://github.com/maxujie/cpu-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62643052
git clone --depth 1 --no-tags https://github.com/lic225/dsdl2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58058648
git clone --depth 1 --no-tags https://github.com/merinthomas/msdap.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59276009
git clone --depth 1 --no-tags https://github.com/kitahara-saneyuki/Snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57064625
git clone --depth 1 --no-tags https://github.com/Nicolas-GR/Quadcopter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57904821
git clone --depth 1 --no-tags https://github.com/RaviTharaka/riscv_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63428229
git clone --depth 1 --no-tags https://github.com/CospanDesign/nysa-tx1-pcie-platform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61836779
git clone --depth 1 --no-tags https://github.com/C-L-G/video_addr_loop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67787859
git clone --depth 1 --no-tags https://github.com/rododo-meow/mips-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58140562
git clone --depth 1 --no-tags https://github.com/SCN3/single-cycle-MIPS-CPU-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61463297
git clone --depth 1 --no-tags https://github.com/chamlhy/XY-YX_Distance.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63213764
git clone --depth 1 --no-tags https://github.com/pbzw/Superscalar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62805860
git clone --depth 1 --no-tags https://github.com/adithyareddy1553/verilog-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63735909
git clone --depth 1 --no-tags https://github.com/hdlguy/adc_rate_changer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59868292
git clone --depth 1 --no-tags https://github.com/RTSYork/GPIOCP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67434532
git clone --depth 1 --no-tags https://github.com/ucla-projects/verilog-stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59638859
git clone --depth 1 --no-tags https://github.com/osu-uwrt/maelstrom_firmware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66404857
git clone --depth 1 --no-tags https://github.com/Smolyarov/sdi_ac701_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64845362
git clone --depth 1 --no-tags https://github.com/FPGAHDL/sram_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61965737
git clone --depth 1 --no-tags https://github.com/rrsreeramkumar/SeNS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57326392
git clone --depth 1 --no-tags https://github.com/timerg/SquareVig.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57101412
git clone --depth 1 --no-tags https://github.com/Nicholas-Foulk/processor-without-Interlocked-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57492287
git clone --depth 1 --no-tags https://github.com/berezinnikita/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59007154
git clone --depth 1 --no-tags https://github.com/barrettcw/modern_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60375583
git clone --depth 1 --no-tags https://github.com/jhayes/verilog_library.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59414458
git clone --depth 1 --no-tags https://github.com/NickTGraham/ECE-200-Mips-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59309050
git clone --depth 1 --no-tags https://github.com/ejseguinte/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60278653
git clone --depth 1 --no-tags https://github.com/andy666chang/pipeline-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59885149
git clone --depth 1 --no-tags https://github.com/shobhitkukreti/HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66096615
git clone --depth 1 --no-tags https://github.com/christophercarney/digital-systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66474840
git clone --depth 1 --no-tags https://github.com/Izil/LU-Factorization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64927730
git clone --depth 1 --no-tags https://github.com/jonsonxp/shell-zedboard-xillybus-ap_fifo32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64803908
git clone --depth 1 --no-tags https://github.com/desmondbreezey/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64398450
git clone --depth 1 --no-tags https://github.com/ju40268/ICCAD-2016contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61605180
git clone --depth 1 --no-tags https://github.com/ami-GS/FPGA_basic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61466155
git clone --depth 1 --no-tags https://github.com/SCN3/5-stage-pipelined-MIPS-CPU-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61463441
git clone --depth 1 --no-tags https://github.com/Jksalas/proyecto_corto_vga_grupo_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65949167
git clone --depth 1 --no-tags https://github.com/volzkzg/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66008006
git clone --depth 1 --no-tags https://github.com/sukruthivempati/Logarithmic-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65338313
git clone --depth 1 --no-tags https://github.com/eclipsevl/sc_rr_crossbar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65137073
git clone --depth 1 --no-tags https://github.com/zehortigoza/verilog-playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65261183
git clone --depth 1 --no-tags https://github.com/christophercarney/computer-organization-and-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66474957
git clone --depth 1 --no-tags https://github.com/netoeuc/MIPS-simulator-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63538348
git clone --depth 1 --no-tags https://github.com/nadaawad/emulator-work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60903226
git clone --depth 1 --no-tags https://github.com/mybuf/jet_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61047855
git clone --depth 1 --no-tags https://github.com/CWang24/JKflipflop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64202600
git clone --depth 1 --no-tags https://github.com/manumacedo/mi-sistemasdigitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64177937
git clone --depth 1 --no-tags https://github.com/arantzaf/verilog-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62156631
git clone --depth 1 --no-tags https://github.com/ptracton/wb_soc_template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64101446
git clone --depth 1 --no-tags https://github.com/new3bon/atlas1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57052749
git clone --depth 1 --no-tags https://github.com/agerardocarmona94/proy_2_grupo_1_sem_1_2016_ALLAN_CARMONA_DAHYANA_SANCHEZ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57427472
git clone --depth 1 --no-tags https://github.com/zhangsht/ComputerOrg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57272144
git clone --depth 1 --no-tags https://github.com/Wujh1995/FPGA---VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58055896
git clone --depth 1 --no-tags https://github.com/gregdeon/aes128-simple.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58936629
