INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SPB_Data/openwifi-hw/ip/rx_intf/src/adc_intf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_intf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SPB_Data/openwifi-hw/ip/rx_intf/src/byte_to_word_fcs_sn_insert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_to_word_fcs_sn_insert
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SPB_Data/openwifi-hw/ip/rx_intf/src/edge_to_flip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_to_flip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SPB_Data/openwifi-hw/ip/rx_intf/src/gpio_status_rf_to_bb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_status_rf_to_bb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SPB_Data/openwifi-hw/ip/rx_intf/src/mv_avg_dual_ch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mv_avg_dual_ch
INFO: [VRFC 10-2458] undeclared symbol empty, assumed default net type wire [C:/SPB_Data/openwifi-hw/ip/rx_intf/src/mv_avg_dual_ch.v:72]
INFO: [VRFC 10-2458] undeclared symbol full, assumed default net type wire [C:/SPB_Data/openwifi-hw/ip/rx_intf/src/mv_avg_dual_ch.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SPB_Data/openwifi-hw/ip/rx_intf/src/rx_intf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_intf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SPB_Data/openwifi-hw/ip/rx_intf/src/rx_intf_m_axis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_intf_m_axis
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SPB_Data/openwifi-hw/ip/rx_intf/src/rx_intf_pl_to_m_axis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_intf_pl_to_m_axis
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SPB_Data/openwifi-hw/ip/rx_intf/src/rx_intf_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_intf_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SPB_Data/openwifi-hw/ip/rx_intf/src/rx_iq_intf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_iq_intf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SPB_Data/openwifi-hw/ip/rx_intf/src/rx_intf_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_intf_tb
ERROR: [VRFC 10-552] declarations not allowed in unnamed block [C:/SPB_Data/openwifi-hw/ip/rx_intf/src/rx_intf_tb.v:143]
ERROR: [VRFC 10-2865] module 'rx_intf_tb' ignored due to previous errors [C:/SPB_Data/openwifi-hw/ip/rx_intf/src/rx_intf_tb.v:3]
