m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/trevorm/Projects/systemVerilog/sv_blocks/math
vbinmux
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1678054615
!i10b 1
!s100 z0Agc_Z2;V^`LT6@J7n?>2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I2cHmNmdV7;;KEYGTiXM:`2
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 d/home/trevorm/Projects/systemVerilog/sv_blocks/muliplexer
Z5 w1678052225
Z6 8/home/trevorm/Projects/systemVerilog/sv_blocks/muliplexer/binmux.sv
Z7 F/home/trevorm/Projects/systemVerilog/sv_blocks/muliplexer/binmux.sv
!i122 77
L0 1 13
Z8 OV;L;2020.1;71
r1
!s85 0
31
Z9 !s108 1678054615.000000
Z10 !s107 /home/trevorm/Projects/systemVerilog/sv_blocks/muliplexer/binmux.sv|
Z11 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/trevorm/Projects/systemVerilog/sv_blocks/muliplexer/binmux.sv|
!i113 1
Z12 o-work work -sv
Z13 tCvgOpt 0
vbinmux_tb
R0
Z14 DXx4 work 9 std_types 0 22 S=YgDUJC_>8UB0NJ:di[_0
R1
!i10b 1
!s100 Un9L3hY7LzoKafSn17j^_0
R2
IdPYF2I0kcBBh<K=7@eR^[2
R3
S1
R4
R5
R6
R7
!i122 77
L0 15 30
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
vencoder
R0
R1
!i10b 1
!s100 7b5ja02?ZAM`e=V40cQ2E1
R2
I3lWUU0@:cVU>WCn5YIlQ33
R3
S1
R4
Z15 w1678054609
Z16 8/home/trevorm/Projects/systemVerilog/sv_blocks/muliplexer/encoder.sv
Z17 F/home/trevorm/Projects/systemVerilog/sv_blocks/muliplexer/encoder.sv
!i122 78
L0 1 54
R8
r1
!s85 0
31
R9
!s107 /home/trevorm/Projects/systemVerilog/sv_blocks/muliplexer/encoder.sv|
Z18 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/trevorm/Projects/systemVerilog/sv_blocks/muliplexer/encoder.sv|
!i113 1
R12
R13
vencoder_tb
R0
R14
R1
!i10b 1
!s100 G?Y9]5M35^oVdz23OYJ5U2
R2
I9<IQkjLz]?Celi4QAYRPN3
R3
S1
R4
R15
R16
R17
!i122 78
L0 56 27
R8
r1
!s85 0
31
R9
Z19 !s107 /home/trevorm/Projects/systemVerilog/sv_blocks/muliplexer/encoder.sv|
R18
!i113 1
R12
R13
Xstd_types
R0
R1
!i10b 1
!s100 B;4j>9^3>9P50Yj?SMB<G1
R2
IS=YgDUJC_>8UB0NJ:di[_0
VS=YgDUJC_>8UB0NJ:di[_0
S1
R4
w1678050726
8/home/trevorm/Projects/systemVerilog/sv_blocks/std_types.sv
F/home/trevorm/Projects/systemVerilog/sv_blocks/std_types.sv
!i122 76
L0 1 0
R8
r1
!s85 0
31
R9
!s107 /home/trevorm/Projects/systemVerilog/sv_blocks/std_types.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/trevorm/Projects/systemVerilog/sv_blocks/std_types.sv|
!i113 1
R12
R13
