
*** Running vivado
    with args -log system_clk_wiz_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_clk_wiz_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_clk_wiz_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1187.547 ; gain = 74.996 ; free physical = 218 ; free virtual = 3392
INFO: [Synth 8-638] synthesizing module 'system_clk_wiz_0_0' [/home/gokul/playground/xilinx/ece253lab/prj_gob/prj_gob.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v:71]
INFO: [Synth 8-638] synthesizing module 'system_clk_wiz_0_0_clk_wiz' [/home/gokul/playground/xilinx/ece253lab/prj_gob/prj_gob.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20759]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20759]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'system_clk_wiz_0_0_clk_wiz' (4#1) [/home/gokul/playground/xilinx/ece253lab/prj_gob/prj_gob.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'system_clk_wiz_0_0' (5#1) [/home/gokul/playground/xilinx/ece253lab/prj_gob/prj_gob.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1228.047 ; gain = 115.496 ; free physical = 199 ; free virtual = 3375
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1228.047 ; gain = 115.496 ; free physical = 194 ; free virtual = 3371
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1541.750 ; gain = 0.000 ; free physical = 126 ; free virtual = 3071
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:01:31 . Memory (MB): peak = 1541.750 ; gain = 429.199 ; free physical = 201 ; free virtual = 3147
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:01:31 . Memory (MB): peak = 1541.750 ; gain = 429.199 ; free physical = 201 ; free virtual = 3147
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:01:31 . Memory (MB): peak = 1541.750 ; gain = 429.199 ; free physical = 203 ; free virtual = 3148
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:01:31 . Memory (MB): peak = 1541.750 ; gain = 429.199 ; free physical = 203 ; free virtual = 3148
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:01:31 . Memory (MB): peak = 1541.750 ; gain = 429.199 ; free physical = 203 ; free virtual = 3148
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:01:36 . Memory (MB): peak = 1541.750 ; gain = 429.199 ; free physical = 121 ; free virtual = 2997
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:01:36 . Memory (MB): peak = 1541.750 ; gain = 429.199 ; free physical = 121 ; free virtual = 2997
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:01:36 . Memory (MB): peak = 1546.750 ; gain = 434.199 ; free physical = 132 ; free virtual = 2996
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:01:36 . Memory (MB): peak = 1546.750 ; gain = 434.199 ; free physical = 142 ; free virtual = 2992
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:01:36 . Memory (MB): peak = 1546.750 ; gain = 434.199 ; free physical = 142 ; free virtual = 2992
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:01:36 . Memory (MB): peak = 1546.750 ; gain = 434.199 ; free physical = 142 ; free virtual = 2992
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:01:36 . Memory (MB): peak = 1546.750 ; gain = 434.199 ; free physical = 142 ; free virtual = 2992
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:01:36 . Memory (MB): peak = 1546.750 ; gain = 434.199 ; free physical = 142 ; free virtual = 2992
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:01:36 . Memory (MB): peak = 1546.750 ; gain = 434.199 ; free physical = 142 ; free virtual = 2992

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |MMCME2_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:01:36 . Memory (MB): peak = 1546.750 ; gain = 434.199 ; free physical = 142 ; free virtual = 2992
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:01:37 . Memory (MB): peak = 1553.750 ; gain = 453.785 ; free physical = 158 ; free virtual = 3009
