13:59:36.342 > [37m[37m
13:59:36.342 > 
13:59:36.342 > 
13:59:36.342 > >>> SERIAL PORT ACTIVE <<<
13:59:36.342 > >>> STARTING SX1262 TEST <<<
13:59:36.837 > [37m[37m
13:59:36.837 > ################################################################################
13:59:36.837 > #                                                                              #
13:59:36.837 > #           SX1262 LoRa Module SPI Configuration Test                         #
13:59:36.837 > #          [37m [37mSeeed Studio XIAO ESP32-S3 + Wio-SX1262                           #
13:59:36.837 > #                                                                              #
13:59:36.837 > ################################################################################
13:59:36.837 > 
13:59:36.837 > [0000001 ms] [INFO ] Test sequence started
13:59:36.911 > [37m[0000002 ms] [INFO ] Board: XIAO ESP32-S3
13:59:36.911 > [0000003 ms] [INFO ] Module: Wio-SX1262 (Semtech SX1262)
13:59:36.911 > 
13:59:36.911 > 
13:59:36.911 > ============================================================================
13:59:36.911 >   GPIO INITIALIZATION
13:59:36.911 > ============================================================================
13:59:36.911 > [0000005 ms] [INFO ] NSS pin configured (GPIO 41)
13:59:36.911 > [0000005 ms] [INFO ] RESET pin configured (GPIO 3)
13:59:36.911 > [0000006 ms] [INFO ] BUSY pin configured (GPIO 2)
13:59:36.911 > [0000007 ms] [INFO ] DIO1 pin configured (GPIO 1)
13:59:36.911 > [0000008 ms] [PASS ] All GPIO pins initialized successfully
13:59:36.953 > [37m[37m
13:59:36.953 > ============================================================================
13:59:36.953 >   SPI BUS INITIALIZATION
13:59:36.953 > ============================================================================
13:59:36.953 > [37m[0000110 ms] [INFO ] SPI bus initialized:
13:59:36.953 > [37m  SCK:  GPIO 8
13:59:36.953 >   MISO: GPIO 9
13:59:36.953 >   MOSI: GPIO 10
13:59:36.953 >   NSS:  GPIO 7
13:59:36.953 > [0000110 ms] [PASS ] SPI initialization completed
13:59:37.059 > [37m[37m
13:59:37.059 > ============================================================================
13:59:37.059 >   HARDWARE RESET
13:59:37.059 > ============================================================================
13:59:37.059 > [0000212 ms] [INFO ] Performing hardware reset...
13:59:37.066 > [37m[[37m0000223 ms] [PASS ] Hardware reset completed successfully
13:59:37.171 > [37m[37m
13:59:37.172 > ============================================================================
13:59:37.172 >   TEST 1: SPI COMMUNICATION
13:59:37.172 > ============================================================================
13:59:37.172 > [37m[0000325 ms] [INFO ] Reading firmware version register...
13:59:37.172 > [37m  Firmware Version: 0x00
13:59:37.172 > [0000325 ms] [FAIL ] Invalid version read - SPI communication may be faulty
13:59:37.172 > [37m [37m Possible causes:
13:59:37.174 >     - Incorrect wiring
13:59:37.174 >     - Module not powered
13:59:37.174 >     - SPI clock/mode mismatch
13:59:37.223 > [37m[37m
13:59:37.223 > ============================================================================
13:59:37.223 >   TEST 2: REGISTER READ/WRITE
13:59:37.223 > ============================================================================
13:59:37.223 > [37m[[37m0000377 ms] [INFO ] Testing register write and read-back...
13:59:37.223 > [37m [37m Original value at 0x0911: 0x00
13:59:37.223 > [37m [37m Wrote 0x55, read back 0x00
13:59:37.223 > [0000379 ms] [FAIL ] Register read/write test failed
13:59:37.273 > [37m[37m
13:59:37.273 > ============================================================================
13:59:37.273 >   TEST 3: STANDBY MODE CONFIGURATION
13:59:37.273 > ============================================================================
13:59:37.273 > [37m[0000431 ms] [INFO ] Setting module to STDBY_RC [37mmode...
13:59:37.286 > [37m [37m Status Byte: 0x00
13:59:37.286 >     Chip Mode:     UNUSED
13:59:37.286 >     Command Status: UNUSED
13:59:37.286 > [0000442 ms] [FAIL ] Failed to enter STDBY_RC mode
13:59:37.340 > [37m[37m
13:59:37.340 > ============================================================================
13:59:37.340 >   TEST 4: TCXO CONFIGURATION
13:59:37.340 > ============================================================================
13:59:37.342 > [37m[0000494 ms] [INFO ] Configuring TCXO via DIO3...
13:59:37.342 > [37m [37m TCXO Configuration:
13:59:37.342 >     Voltage: 3.3V (via DIO3)
13:59:37.342 >     Timeout: ~1ms
13:59:37.348 > [37m[[37m0000500 ms] [PASS ] TCXO configuration completed
13:59:37.397 > [37m[37m
13:59:37.404 > ============================================================================
13:59:37.404 >   TEST 5: MODULE CALIBRATION
13:59:37.404 > ============================================================================
13:59:37.404 > [0000551 ms] [INFO ] Calibrating all module subsystems...
13:59:37.404 >   Calibrating:
13:59:37.404 >     - 64kHz RC oscillator
13:59:37.404 >     - 13MHz RC oscillator
13:59:37.404 >     - PLL
13:59:37.404 >     - ADC pulse
13:59:37.404 >     - ADC bulk N
13:59:37.404 >     - ADC bulk P
13:59:37.404 >     - Image rejection
13:59:37.495 > [37m[[37m0000652 ms] [PASS ] Module calibration completed successfully
13:59:37.549 > [37m[37m
13:59:37.549 > ============================================================================
13:59:37.549 >   TEST 6: KEY REGISTER VALUES
13:59:37.549 > ============================================================================
13:59:37.549 > [37m[0000704 ms] [INFO ] Reading important configuration registers...
13:59:37.549 > [37m[37m
13:59:37.549 >   Firmware Version          [0x0320] = 0x00 (0b0)
13:59:37.549 > [37m  LNA Regime                [0x08E2] = 0x00 (0b0)
13:59:37.549 >   RX Gain                   [0x08AC] = 0x00 (0b0)
13:59:37.549 >   XTA Trim                  [0x0911] = 0x00 (0b0)
13:59:37.549 >   XTB Trim                  [0x0912] = 0x00 (0b0)
13:59:37.549 > [37m  OCP Config                [0x08E7] = 0x00 (0b0)
13:59:37.549 > [0000706 ms] [PASS ] Register read completed
13:59:37.605 > [37m[37m
13:59:37.605 > ============================================================================
13:59:37.605 >   TEST 7: DEVICE ERROR CHECK
13:59:37.605 > ============================================================================
13:59:37.605 > [37m[0000758 ms] [INFO ] Checking for device errors...
13:59:37.605 > [37m [37m Error Register: 0x0000
13:59:37.605 > [0000759 ms] [PASS ] No device errors detected
13:59:37.654 > [37m[37m
13:59:37.654 > ============================================================================
13:59:37.654 >   TEST 8: CLOCK CONFIGURATION
13:59:37.654 > ============================================================================
13:59:37.654 > [37m[0000811 ms] [INFO ] Configuring module clock settings...
13:59:37.654 > [37m [37m Clock Configuration:
13:59:37.654 >     XTA Trim: 0x12
13:59:37.654 >     XTB Trim: 0x12
13:59:37.654 >     Crystal: 32 MHz (external TCXO)
13:59:37.654 > [0000812 ms] [FAIL ] Clock configuration verification failed
13:59:37.711 > [37m[37m
13:59:37.711 > ============================================================================
13:59:37.711 >   TEST SUMMARY
13:59:37.711 > ============================================================================
13:59:37.711 > [37m[37m
13:59:37.711 >   Test 1 - SPI Communication:      FAIL
13:59:37.711 >   Test 2 - Register Access:        FAIL
13:59:37.711 >   Test 3 - Standby Mode:        [37m [37m  FAIL
13:59:37.712 >   Test 4 - TCXO Configuration:     PASS
13:59:37.712 >   Test 5 - Module Calibration:     PASS
13:59:37.712 >   Test 6 - Key Registers:          PASS
13:59:37.712 >   Test 7 - Device Errors:          PASS
13:59:37.712 >   Test 8 - Clock Configuration:    FAIL
13:59:37.712 > 
13:59:37.712 >   â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
13:59:37.713 > [37m  â•‘  SOME TESTS FAILED - CHECK ERRORS ABOVE    â•‘
13:59:37.713 >   â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
13:59:37.713 > 
13:59:37.713 > Total test duration: 865 ms
13:59:37.713 > 
13:59:37.713 > ############################[37m####################################################
13:59:37.713 > [37m
13:59:37.713 > [0000866 ms] [INFO ] Test sequence completed
13:59:37.714 > [37m[[37m0000867 ms] [INFO ] To save this output to a file, run: pio device monitor | tee logs/test_output.log
