Clock Regions-Block Scope:
+--------------------------------------------------------------------------+
| (X0,Y*): (Xmin,Xmax,Ymin,Ymax)     | (X1,Y*): (Xmin,Xmax,Ymin,Ymax)     
+--------------------------------------------------------------------------+
| (X0,Y2): (0,79,61,91)              | (X1,Y2): (80,165,61,91)            
| (X0,Y1): (0,79,31,60)              | (X1,Y1): (80,165,31,60)            
| (X0,Y0): (0,79,0,30)               | (X1,Y0): (80,165,0,30)             
+--------------------------------------------------------------------------+

Clock Regions-Clock Primitives:
+--------------------------------------------------------------------------------------------------------------------------------------+
| Clock Region Name     | CLK PAD     | PLL PAD     | RCKB     | IOCKGATE     | IOCKDIV     | CLMA     | CLMS     | DRM     | APM     
+--------------------------------------------------------------------------------------------------------------------------------------+
| (X0,Y0)               | 2           | 2           | 4        | 4            | 4           | 1120     | 714      | 24      | 10      
| (X0,Y1)               | 8           | 8           | 4        | 2            | 2           | 1040     | 680      | 21      | 10      
| (X0,Y2)               | 0           | 0           | 4        | 4            | 4           | 817      | 561      | 19      | 7       
| (X1,Y0)               | 6           | 6           | 4        | 4            | 4           | 1189     | 783      | 24      | 20      
| (X1,Y1)               | 8           | 8           | 4        | 2            | 2           | 1230     | 810      | 24      | 20      
| (X1,Y2)               | 8           | 8           | 4        | 4            | 4           | 1054     | 702      | 22      | 17      
+--------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Buffer Constraint Details:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                             | Source Pin     | Source-Buffer Net                                | Buffer Input Pin     | Buffer  Name                                                    | Buffer Output Pin     | Buffer-Load Net               | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0     | CLKOUT         | ethernet_test/rgmii_interface/rgmii_rxc_ibuf     | CLK                  | ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg     | CLKOUT                | ethernet_test/rgmii_clk       |  ---                            |  ---            | (36,158,90,91)           |  ---                         | 1696            | 0                   
| u_pll/u_pll_e3/goppll                                    | CLKOUT1        | cfg_clk                                          | CLK                  | clkbufg_5/gopclkbufg                                            | CLKOUT                | ntclkbufg_2                   |  ---                            |  ---            |  ---                     |  ---                         | 239             | 0                   
| u_pll/u_pll_e3/goppll                                    | CLKOUT0        | nt_pix_clk                                       | CLK                  | clkbufg_6/gopclkbufg                                            | CLKOUT                | ntclkbufg_3                   |  ---                            |  ---            | (162,164,27,67)          |  ---                         | 205             | 0                   
| pix_clk_in_ibuf/opit_1                                   | INCK           | _N40                                             | CLK                  | clkbufg_9/gopclkbufg                                            | CLKOUT                | ntclkbufg_6                   |  ---                            |  ---            |  ---                     |  ---                         | 118             | 0                   
| sys_clk_ibuf/opit_1                                      | INCK           | _N43                                             | CLK                  | u_DDR3_50H/u_clkbufg/gopclkbufg                                 | CLKOUT                | u_DDR3_50H/pll_clkin          |  ---                            |  ---            |  ---                     | (79,79,43,47)                | 68              | 0                   
| cmos1_pclk_ibuf/opit_1                                   | INCK           | _N41                                             | CLK                  | clkbufg_10/gopclkbufg                                           | CLKOUT                | ntclkbufg_7                   |  ---                            |  ---            |  ---                     |  ---                         | 41              | 0                   
| rgmii_rxc_ibuf/opit_1                                    | INCK           | _N42                                             | CLK                  | clkbufg_12/gopclkbufg                                           | CLKOUT                | ntclkbufg_9                   |  ---                            |  ---            |  ---                     |  ---                         | 14              | 0                   
| u_pll/u_pll_e3/goppll                                    | CLKOUT2        | clk_25M                                          | CLK                  | clkbufg_13/gopclkbufg                                           | CLKOUT                | ntclkbufg_10                  |  ---                            |  ---            |  ---                     |  ---                         | 7               | 0                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll          | CLKOUT1        | u_DDR3_50H/ioclk_gate_clk_pll                    | CLK                  | u_DDR3_50H/u_clkbufg_gate/gopclkbufg                            | CLKOUT                | u_DDR3_50H/ioclk_gate_clk     |  ---                            |  ---            |  ---                     | (74,74,46,46)                | 1               | 0                   
| u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv                        | CLKDIV         | core_clk                                         | CLK                  | clkbufg_3/gopclkbufg                                            | CLKOUT                | ntclkbufg_0                   |  ---                            |  ---            | (0,4,4,89)               | (4,4,7,84)                   | 8079            | 0                   
| cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv                   | CLKDIV         | cmos1_pclk_16bit                                 | CLK                  | clkbufg_8/gopclkbufg                                            | CLKOUT                | ntclkbufg_5                   |  ---                            |  ---            |  ---                     |  ---                         | 185             | 0                   
| cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv                   | CLKDIV         | cmos2_pclk_16bit                                 | CLK                  | clkbufg_7/gopclkbufg                                            | CLKOUT                | ntclkbufg_4                   |  ---                            |  ---            |  ---                     |  ---                         | 185             | 0                   
| u_CORES/u_GTP_SCANCHAIN_PG/scanchain                     | TCK_USER       | u_CORES/drck_o                                   | CLK                  | clkbufg_4/gopclkbufg                                            | CLKOUT                | ntclkbufg_1                   |  ---                            |  ---            |  ---                     |  ---                         | 803             | 0                   
| cmos2_pclk_ibuf/opit_1                                   | OUT            | nt_cmos2_pclk                                    | CLK                  | clkbufg_11/gopclkbufg                                           | CLKOUT                | ntclkbufg_8                   |  ---                            |  ---            |  ---                     |  ---                         | 41              | 0                   
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Source Constraint Details:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                              | Source Pin     | Source-Load Net                                  | Clock Region Of Source Site     | Source Site         | Clock Buffer Loads     | Non-Clock Buffer Loads     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0     | CLKOUT         | ethernet_test/rgmii_interface/rgmii_rxc_ibuf     | (X1,Y2)                         | IOCKDLY_237_367     | 1                      | 0                          
| u_pll/u_pll_e3/goppll                                    | CLKOUT1        | cfg_clk                                          | (X0,Y0)                         | PLL_158_55          | 1                      | 0                          
| u_pll/u_pll_e3/goppll                                    | CLKOUT0        | nt_pix_clk                                       | (X0,Y0)                         | PLL_158_55          | 1                      | 1                          
| pix_clk_in_ibuf/opit_1                                   | INCK           | _N40                                             | (X1,Y0)                         | IOL_163_6           | 1                      | 0                          
| sys_clk_ibuf/opit_1                                      | INCK           | _N43                                             | (X1,Y1)                         | IOL_327_210         | 1                      | 0                          
| cmos1_pclk_ibuf/opit_1                                   | INCK           | _N41                                             | (X1,Y0)                         | IOL_171_6           | 2                      | 0                          
| rgmii_rxc_ibuf/opit_1                                    | INCK           | _N42                                             | (X1,Y2)                         | IOL_243_374         | 1                      | 1                          
| u_pll/u_pll_e3/goppll                                    | CLKOUT2        | clk_25M                                          | (X0,Y0)                         | PLL_158_55          | 1                      | 0                          
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll          | CLKOUT1        | u_DDR3_50H/ioclk_gate_clk_pll                    | (X0,Y1)                         | PLL_158_199         | 1                      | 0                          
| u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv                        | CLKDIV         | core_clk                                         |  ---                            |  ---                | 1                      | 0                          
| cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv                   | CLKDIV         | cmos1_pclk_16bit                                 |  ---                            |  ---                | 1                      | 0                          
| cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv                   | CLKDIV         | cmos2_pclk_16bit                                 |  ---                            |  ---                | 1                      | 0                          
| u_CORES/u_GTP_SCANCHAIN_PG/scanchain                     | TCK_USER       | u_CORES/drck_o                                   | (X1,Y0)                         | SCANCHAIN_325_0     | 1                      | 0                          
| cmos2_pclk_ibuf/opit_1                                   | OUT            | nt_cmos2_pclk                                    | (X0,Y0)                         | IOL_39_6            | 2                      | 0                          
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

IO Clock Buffer Constraint Details:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                        | Source Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name                                | Buffer Output Pin     | Buffer-Load Net                 | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0          | CLK                  | u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate      | OUT                   | u_DDR3_50H/ioclk [1]            |  ---                            |  ---            | (0,4,32,59)              | (4,4,37,54)                  | 28              | 0                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0          | CLK                  | u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate      | OUT                   | u_DDR3_50H/ioclk [0]            |  ---                            |  ---            | (0,4,62,84)              | (4,4,67,84)                  | 11              | 0                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_1          | CLK                  | u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate      | OUT                   | u_DDR3_50H/ioclk [2]            |  ---                            |  ---            | (4,4,7,24)               | (4,4,7,24)                   | 2               | 0                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0          | CLK                  | clkgate_14/gopclkgate                       | OUT                   | ntclkgate_0                     |  ---                            |  ---            |  ---                     |  ---                         | 0               | 1                   
| cmos1_pclk_ibuf/opit_1                              | INCK           | _N41                  | CLK                  | cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate     | OUT                   | cmos1_8_16bit/pclk_IOCLKBUF     |  ---                            |  ---            |  ---                     |  ---                         | 0               | 1                   
| cmos2_pclk_ibuf/opit_1                              | OUT            | nt_cmos2_pclk         | CLK                  | cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate     | OUT                   | cmos2_8_16bit/pclk_IOCLKBUF     |  ---                            |  ---            |  ---                     |  ---                         | 0               | 1                   
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

IO Clock Source Constraint Details:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                         | Source Pin     | Source-Load Net     | Clock Region Of Source Site     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0        | (X0,Y1)                         | PLL_158_199     | 3                      | 0                          
| u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_1        | (X0,Y1)                         | PLL_158_179     | 1                      | 0                          
| cmos1_pclk_ibuf/opit_1                              | INCK           | _N41                | (X1,Y0)                         | IOL_171_6       | 2                      | 0                          
| cmos2_pclk_ibuf/opit_1                              | OUT            | nt_cmos2_pclk       | (X0,Y0)                         | IOL_39_6        | 2                      | 0                          
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Buffer:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                             | Source  Pin     | Source-Buffer Net                                | Buffer Input Pin     | Buffer  Name                                                    | Buffer Output Pin     | Buffer-Load Net               | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv                        | CLKDIV          | core_clk                                         | CLK                  | clkbufg_3/gopclkbufg                                            | CLKOUT                | ntclkbufg_0                   | USCM_84_117     | (0,2,4,89)               | (4,136,7,88)                 | 8079            | 0                   
| u_CORES/u_GTP_SCANCHAIN_PG/scanchain                     | TCK_USER        | u_CORES/drck_o                                   | CLK                  | clkbufg_4/gopclkbufg                                            | CLKOUT                | ntclkbufg_1                   | USCM_84_120     |  ---                     | (61,98,4,45)                 | 803             | 0                   
| u_pll/u_pll_e3/goppll                                    | CLKOUT1         | cfg_clk                                          | CLK                  | clkbufg_5/gopclkbufg                                            | CLKOUT                | ntclkbufg_2                   | USCM_84_109     |  ---                     | (113,140,16,35)              | 239             | 0                   
| u_pll/u_pll_e3/goppll                                    | CLKOUT0         | nt_pix_clk                                       | CLK                  | clkbufg_6/gopclkbufg                                            | CLKOUT                | ntclkbufg_3                   | USCM_84_110     | (162,164,27,67)          | (70,138,13,78)               | 205             | 0                   
| cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv                   | CLKDIV          | cmos2_pclk_16bit                                 | CLK                  | clkbufg_7/gopclkbufg                                            | CLKOUT                | ntclkbufg_4                   | USCM_84_119     |  ---                     | (14,105,2,88)                | 185             | 0                   
| cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv                   | CLKDIV          | cmos1_pclk_16bit                                 | CLK                  | clkbufg_8/gopclkbufg                                            | CLKOUT                | ntclkbufg_5                   | USCM_84_118     |  ---                     | (14,116,3,88)                | 185             | 0                   
| pix_clk_in_ibuf/opit_1                                   | INCK            | _N40                                             | CLK                  | clkbufg_9/gopclkbufg                                            | CLKOUT                | ntclkbufg_6                   | USCM_84_111     |  ---                     | (14,75,28,68)                | 118             | 0                   
| cmos1_pclk_ibuf/opit_1                                   | INCK            | _N41                                             | CLK                  | clkbufg_10/gopclkbufg                                           | CLKOUT                | ntclkbufg_7                   | USCM_84_113     |  ---                     | (64,101,4,18)                | 41              | 0                   
| cmos2_pclk_ibuf/opit_1                                   | OUT             | nt_cmos2_pclk                                    | CLK                  | clkbufg_11/gopclkbufg                                           | CLKOUT                | ntclkbufg_8                   | USCM_84_121     |  ---                     | (38,105,2,23)                | 41              | 0                   
| rgmii_rxc_ibuf/opit_1                                    | INCK            | _N42                                             | CLK                  | clkbufg_12/gopclkbufg                                           | CLKOUT                | ntclkbufg_9                   | USCM_84_114     |  ---                     | (33,34,69,75)                | 14              | 0                   
| u_pll/u_pll_e3/goppll                                    | CLKOUT2         | clk_25M                                          | CLK                  | clkbufg_13/gopclkbufg                                           | CLKOUT                | ntclkbufg_10                  | USCM_84_115     |  ---                     | (113,113,7,9)                | 7               | 0                   
| ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0     | CLKOUT          | ethernet_test/rgmii_interface/rgmii_rxc_ibuf     | CLK                  | ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg     | CLKOUT                | ethernet_test/rgmii_clk       | USCM_84_108     | (36,158,90,91)           | (86,129,23,62)               | 1696            | 0                   
| sys_clk_ibuf/opit_1                                      | INCK            | _N43                                             | CLK                  | u_DDR3_50H/u_clkbufg/gopclkbufg                                 | CLKOUT                | u_DDR3_50H/pll_clkin          | USCM_84_112     |  ---                     | (17,121,17,47)               | 68              | 0                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll          | CLKOUT1         | u_DDR3_50H/ioclk_gate_clk_pll                    | CLK                  | u_DDR3_50H/u_clkbufg_gate/gopclkbufg                            | CLKOUT                | u_DDR3_50H/ioclk_gate_clk     | USCM_84_116     |  ---                     | (74,74,46,46)                | 1               | 0                   
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Source:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                              | Source  Pin     | Source-Load Net                                  | Source Site         | Clock Buffer Loads     | Non-Clock Buffer Loads     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv                        | CLKDIV          | core_clk                                         | IOCKDIV_6_323       | 1                      | 0                          
| u_CORES/u_GTP_SCANCHAIN_PG/scanchain                     | TCK_USER        | u_CORES/drck_o                                   | SCANCHAIN_325_0     | 1                      | 0                          
| u_pll/u_pll_e3/goppll                                    | CLKOUT1         | cfg_clk                                          | PLL_158_55          | 1                      | 0                          
| u_pll/u_pll_e3/goppll                                    | CLKOUT0         | nt_pix_clk                                       | PLL_158_55          | 1                      | 1                          
| cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv                   | CLKDIV          | cmos2_pclk_16bit                                 | IOCKDIV_326_323     | 1                      | 0                          
| cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv                   | CLKDIV          | cmos1_pclk_16bit                                 | IOCKDIV_86_21       | 1                      | 0                          
| pix_clk_in_ibuf/opit_1                                   | INCK            | _N40                                             | IOL_163_6           | 1                      | 0                          
| cmos1_pclk_ibuf/opit_1                                   | INCK            | _N41                                             | IOL_171_6           | 2                      | 0                          
| cmos2_pclk_ibuf/opit_1                                   | OUT             | nt_cmos2_pclk                                    | IOL_39_6            | 2                      | 0                          
| rgmii_rxc_ibuf/opit_1                                    | INCK            | _N42                                             | IOL_243_374         | 1                      | 1                          
| u_pll/u_pll_e3/goppll                                    | CLKOUT2         | clk_25M                                          | PLL_158_55          | 1                      | 0                          
| ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0     | CLKOUT          | ethernet_test/rgmii_interface/rgmii_rxc_ibuf     | IOCKDLY_237_367     | 1                      | 0                          
| sys_clk_ibuf/opit_1                                      | INCK            | _N43                                             | IOL_327_210         | 1                      | 1                          
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll          | CLKOUT1         | u_DDR3_50H/ioclk_gate_clk_pll                    | PLL_158_199         | 1                      | 0                          
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for IO Clock Buffer:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                        | Source  Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name                                | Buffer Output Pin     | Buffer-Load Net                 | Buffer Site          | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0          | CLK                  | clkgate_14/gopclkgate                       | OUT                   | ntclkgate_0                     | IOCKGATE_6_322       |  ---                     | (5,5,77,77)                  | 0               | 1                   
| cmos1_pclk_ibuf/opit_1                              | INCK            | _N41                  | CLK                  | cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate     | OUT                   | cmos1_8_16bit/pclk_IOCLKBUF     | IOCKGATE_86_20       |  ---                     | (43,43,6,6)                  | 0               | 1                   
| cmos2_pclk_ibuf/opit_1                              | OUT             | nt_cmos2_pclk         | CLK                  | cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate     | OUT                   | cmos2_8_16bit/pclk_IOCLKBUF     | IOCKGATE_326_322     |  ---                     | (160,160,78,78)              | 0               | 1                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0          | CLK                  | u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate      | OUT                   | u_DDR3_50H/ioclk [0]            | IOCKGATE_6_312       | (0,2,62,70)              | (4,4,67,84)                  | 11              | 0                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0          | CLK                  | u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate      | OUT                   | u_DDR3_50H/ioclk [1]            | IOCKGATE_6_188       | (0,2,32,59)              | (4,5,37,54)                  | 28              | 0                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_1          | CLK                  | u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate      | OUT                   | u_DDR3_50H/ioclk [2]            | IOCKGATE_6_64        |  ---                     | (4,4,7,24)                   | 2               | 0                   
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for IO Clock Source:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                         | Source  Pin     | Source-Load Net     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0        | PLL_158_199     | 3                      | 0                          
| cmos1_pclk_ibuf/opit_1                              | INCK            | _N41                | IOL_171_6       | 2                      | 0                          
| cmos2_pclk_ibuf/opit_1                              | OUT             | nt_cmos2_pclk       | IOL_39_6        | 2                      | 0                          
| u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_1        | PLL_158_179     | 1                      | 0                          
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

