<stg><name>lab5_z1</name>


<trans_list>

<trans id="49" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="32">
<![CDATA[
:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %d_in, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_in

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %store_ln6 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln6 = br void

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0 %i_1 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="8">
<![CDATA[
:1 %zext_ln6 = zext i8 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln6"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %icmp_ln6 = icmp_eq  i8 %i_1, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln6"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %add_ln6 = add i8 %i_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln6"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln6 = br i1 %icmp_ln6, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1 %d_in_addr = getelementptr i16 %d_in, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="d_in_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="9">
<![CDATA[
.split:2 %d_in_load = load i9 %d_in_addr

]]></Node>
<StgValue><ssdm name="d_in_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:20 %store_ln6 = store i8 %add_ln6, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0">
<![CDATA[
:0 %ret_ln13 = ret

]]></Node>
<StgValue><ssdm name="ret_ln13"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="9">
<![CDATA[
.split:2 %d_in_load = load i9 %d_in_addr

]]></Node>
<StgValue><ssdm name="d_in_load"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:3 %xor_ln8 = xor i8 %i_1, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln8"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="8">
<![CDATA[
.split:4 %zext_ln8 = zext i8 %xor_ln8

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:5 %d_in_addr_1 = getelementptr i16 %d_in, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="d_in_addr_1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="9">
<![CDATA[
.split:6 %d_in_load_1 = load i9 %d_in_addr_1

]]></Node>
<StgValue><ssdm name="d_in_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="9">
<![CDATA[
.split:6 %d_in_load_1 = load i9 %d_in_addr_1

]]></Node>
<StgValue><ssdm name="d_in_load_1"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
.split:7 %or_ln9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %i_1

]]></Node>
<StgValue><ssdm name="or_ln9"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="9">
<![CDATA[
.split:8 %zext_ln9 = zext i9 %or_ln9

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:9 %d_in_addr_2 = getelementptr i16 %d_in, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="d_in_addr_2"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="9">
<![CDATA[
.split:10 %d_in_load_2 = load i9 %d_in_addr_2

]]></Node>
<StgValue><ssdm name="d_in_load_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="36" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="9">
<![CDATA[
.split:10 %d_in_load_2 = load i9 %d_in_addr_2

]]></Node>
<StgValue><ssdm name="d_in_load_2"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="8">
<![CDATA[
.split:11 %sext_ln10 = sext i8 %xor_ln8

]]></Node>
<StgValue><ssdm name="sext_ln10"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="9">
<![CDATA[
.split:12 %zext_ln10 = zext i9 %sext_ln10

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:13 %d_in_addr_3 = getelementptr i16 %d_in, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="d_in_addr_3"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="9">
<![CDATA[
.split:14 %d_in_load_3 = load i9 %d_in_addr_3

]]></Node>
<StgValue><ssdm name="d_in_load_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln4"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="9">
<![CDATA[
.split:14 %d_in_load_3 = load i9 %d_in_addr_3

]]></Node>
<StgValue><ssdm name="d_in_load_3"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:15 %add_ln11 = add i16 %d_in_load_1, i16 %d_in_load

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:16 %add_ln11_1 = add i16 %d_in_load_2, i16 %d_in_load_3

]]></Node>
<StgValue><ssdm name="add_ln11_1"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:17 %add_ln11_2 = add i16 %add_ln11_1, i16 %add_ln11

]]></Node>
<StgValue><ssdm name="add_ln11_2"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:18 %d_out_addr = getelementptr i16 %d_out, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="d_out_addr"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
.split:19 %store_ln11 = store i16 %add_ln11_2, i7 %d_out_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
.split:21 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
