Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Thu Dec  1 08:07:12 2016
| Host         : sorina running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_clock_utilization -file LED_Buzzer_Control_wrapper_clock_utilization_routed.rpt
| Design       : LED_Buzzer_Control_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions: Key Resource Utilization
5. Clock Regions : Global Clock Summary
6. Cell Type Counts per Global Clock: Region X0Y0
7. Load Cell Placement Summary for Global Clock g0
8. Load Cell Placement Summary for Global Clock g1

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    2 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        48 |   0 |            0 |      0 |
| BUFIO    |    0 |         8 |   0 |            0 |      0 |
| BUFMR    |    0 |         4 |   0 |            0 |      0 |
| BUFR     |    0 |         8 |   0 |            0 |      0 |
| MMCM     |    0 |         2 |   0 |            0 |      0 |
| PLL      |    0 |         2 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-------+----------------------------------------------------------+------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                                               | Net                                                        |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-------+----------------------------------------------------------+------------------------------------------------------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y0 | n/a          |      |                   |                 1 |          32 |               0 |              |       | LED_Buzzer_Control_i/PWM_0/temp_pwm_buzzer_reg[31]_i_2/O | LED_Buzzer_Control_i/PWM_0/temp_pwm_buzzer_reg[31]_i_2_n_0 |
| g1        | src1      | BUFG/O          | None       | BUFGCTRL_X0Y1 | n/a          |      |                   |                 1 |          32 |               0 |              |       | LED_Buzzer_Control_i/PWM_0/temp_reg[31]_i_2/O            | LED_Buzzer_Control_i/PWM_0/temp_reg[31]_i_2_n_0            |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-------+----------------------------------------------------------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+----------------------------------------------------------------------------------------+------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site         | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin                                                                             | Net                                                        |
+-----------+-----------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+----------------------------------------------------------------------------------------+------------------------------------------------------------+
| src0      | g0        | CARRY4/CO[3]    | None       | SLICE_X14Y46 | X0Y0         |           1 |              97 |                     |              | LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/counter_pwm_buzzer1_carry__2/CO[3] | LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/O48[0] |
| src1      | g1        | CARRY4/CO[1]    | None       | SLICE_X11Y48 | X0Y0         |           1 |             148 |                     |              | LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2/CO[1]        | LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/E[0]   |
+-----------+-----------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+----------------------------------------------------------------------------------------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    2 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  1100 |   32 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1100 |    0 |   350 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  1100 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1100 |    0 |   350 |    0 |    40 |    0 |    20 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Global Clock Summary
---------------------------------------

+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y1 |  0 |  0 |
| Y0 |  2 |  0 |
+----+----+----+


6. Cell Type Counts per Global Clock: Region X0Y0
-------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |          32 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | LED_Buzzer_Control_i/PWM_0/temp_pwm_buzzer_reg[31]_i_2_n_0 |
| g1        | n/a   | BUFG/O          | None       |          32 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | LED_Buzzer_Control_i/PWM_0/temp_reg[31]_i_2_n_0            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


7. Load Cell Placement Summary for Global Clock g0
--------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g0        | BUFG/O          | n/a               |       |             |               |          |          32 |        0 |              0 |        0 | LED_Buzzer_Control_i/PWM_0/temp_pwm_buzzer_reg[31]_i_2_n_0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----+----+
|    | X0  | X1 |
+----+-----+----+
| Y1 |   0 |  0 |
| Y0 |  32 |  0 |
+----+-----+----+


8. Load Cell Placement Summary for Global Clock g1
--------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                             |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------+
| g1        | BUFG/O          | n/a               |       |             |               |          |          32 |        0 |              0 |        0 | LED_Buzzer_Control_i/PWM_0/temp_reg[31]_i_2_n_0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----+----+
|    | X0  | X1 |
+----+-----+----+
| Y1 |   0 |  0 |
| Y0 |  32 |  0 |
+----+-----+----+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y1 [get_cells LED_Buzzer_Control_i/PWM_0/temp_reg[31]_i_2]
set_property LOC BUFGCTRL_X0Y0 [get_cells LED_Buzzer_Control_i/PWM_0/temp_pwm_buzzer_reg[31]_i_2]

# Location of IO Primitives which is load of clock spine

# Location of clock ports

# Clock net "LED_Buzzer_Control_i/PWM_0/temp_reg[31]_i_2_n_0" driven by instance "LED_Buzzer_Control_i/PWM_0/temp_reg[31]_i_2" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_LED_Buzzer_Control_i/PWM_0/temp_reg[31]_i_2_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_LED_Buzzer_Control_i/PWM_0/temp_reg[31]_i_2_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="LED_Buzzer_Control_i/PWM_0/temp_reg[31]_i_2_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_LED_Buzzer_Control_i/PWM_0/temp_reg[31]_i_2_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "LED_Buzzer_Control_i/PWM_0/temp_pwm_buzzer_reg[31]_i_2_n_0" driven by instance "LED_Buzzer_Control_i/PWM_0/temp_pwm_buzzer_reg[31]_i_2" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_LED_Buzzer_Control_i/PWM_0/temp_pwm_buzzer_reg[31]_i_2_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_LED_Buzzer_Control_i/PWM_0/temp_pwm_buzzer_reg[31]_i_2_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="LED_Buzzer_Control_i/PWM_0/temp_pwm_buzzer_reg[31]_i_2_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_LED_Buzzer_Control_i/PWM_0/temp_pwm_buzzer_reg[31]_i_2_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup
