{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v " "Source file: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1555451929682 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1555451929682 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v " "Source file: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1555451929736 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1555451929736 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v " "Source file: C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1555451929792 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1555451929792 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555451930238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555451930245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 17:58:50 2019 " "Processing started: Tue Apr 16 17:58:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555451930245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451930245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451930245 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555451930914 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555451930914 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Project.v(174) " "Verilog HDL information at Project.v(174): always construct contains both blocking and non-blocking assignments" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 174 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1555451939395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key Project.v(4) " "Verilog HDL Declaration information at Project.v(4): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555451939396 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR ledr Project.v(13) " "Verilog HDL Declaration information at Project.v(13): object \"LEDR\" differs only in case from object \"ledr\" in the same scope" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555451939396 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Project.v(782) " "Verilog HDL information at Project.v(782): always construct contains both blocking and non-blocking assignments" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 782 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1555451939397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 7 7 " "Found 7 design units, including 7 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555451939401 ""} { "Info" "ISGN_ENTITY_NAME" "2 SXT " "Found entity 2: SXT" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555451939401 ""} { "Info" "ISGN_ENTITY_NAME" "3 Key " "Found entity 3: Key" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 647 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555451939401 ""} { "Info" "ISGN_ENTITY_NAME" "4 Switch " "Found entity 4: Switch" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 706 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555451939401 ""} { "Info" "ISGN_ENTITY_NAME" "5 Timer " "Found entity 5: Timer" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555451939401 ""} { "Info" "ISGN_ENTITY_NAME" "6 Ledr " "Found entity 6: Ledr" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 833 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555451939401 ""} { "Info" "ISGN_ENTITY_NAME" "7 Hex " "Found entity 7: Hex" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 870 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555451939401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451939401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555451939406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451939406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll " "Found entity 1: Pll" {  } { { "Pll.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555451939410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451939410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll_0002 " "Found entity 1: Pll_0002" {  } { { "Pll/Pll_0002.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Pll/Pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555451939414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451939414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_test.v 1 1 " "Found 1 design units, including 1 entities, in source file project_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project_test " "Found entity 1: Project_test" {  } { { "Project_test.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555451939419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451939419 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_reti_EX_w Project.v(408) " "Verilog HDL Implicit Net warning at Project.v(408): created implicit net for \"is_reti_EX_w\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 408 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555451939419 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project " "Elaborating entity \"Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555451939521 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "imem Project.v(143) " "Verilog HDL warning at Project.v(143): object imem used but never assigned" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 143 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1555451939598 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_reg_EX_w Project.v(204) " "Verilog HDL or VHDL warning at Project.v(204): object \"wr_reg_EX_w\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555451939598 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_reg_MEM_w Project.v(205) " "Verilog HDL or VHDL warning at Project.v(205): object \"wr_reg_MEM_w\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 205 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555451939599 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_br_EX_w Project.v(347) " "Verilog HDL or VHDL warning at Project.v(347): object \"is_br_EX_w\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 347 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555451939599 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_reti_MEM_w Project.v(446) " "Verilog HDL or VHDL warning at Project.v(446): object \"is_reti_MEM_w\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 446 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555451939599 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_MEM Project.v(451) " "Verilog HDL or VHDL warning at Project.v(451): object \"inst_MEM\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 451 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555451939599 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Project.v(261) " "Verilog HDL assignment warning at Project.v(261): truncated value with size 8 to match size of target (5)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555451939764 "|Project"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "Project.v(386) " "Verilog HDL warning at Project.v(386): converting signed shift amount to unsigned" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 386 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1555451939768 "|Project"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "Project.v(387) " "Verilog HDL warning at Project.v(387): converting signed shift amount to unsigned" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 387 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1555451939768 "|Project"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC_ID Project.v(391) " "Verilog HDL Always Construct warning at Project.v(391): variable \"PC_ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 391 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1555451939770 "|Project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll Pll:myPll " "Elaborating entity \"Pll\" for hierarchy \"Pll:myPll\"" {  } { { "Project.v" "myPll" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555451940344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_0002 Pll:myPll\|Pll_0002:pll_inst " "Elaborating entity \"Pll_0002\" for hierarchy \"Pll:myPll\|Pll_0002:pll_inst\"" {  } { { "Pll.v" "pll_inst" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555451940346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "Pll/Pll_0002.v" "altera_pll_i" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Pll/Pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555451940379 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555451940381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "Pll/Pll_0002.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Pll/Pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555451940381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.0 MHz " "Parameter \"output_clock_frequency0\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451940382 ""}  } { { "Pll/Pll_0002.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Pll/Pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555451940382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SXT SXT:mysxt " "Elaborating entity \"SXT\" for hierarchy \"SXT:mysxt\"" {  } { { "Project.v" "mysxt" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555451940386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:timer " "Elaborating entity \"Timer\" for hierarchy \"Timer:timer\"" {  } { { "Project.v" "timer" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555451940394 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TCTL Project.v(782) " "Verilog HDL Always Construct warning at Project.v(782): inferring latch(es) for variable \"TCTL\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 782 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1555451940396 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[2\] Project.v(788) " "Inferred latch for \"TCTL\[2\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940399 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[3\] Project.v(788) " "Inferred latch for \"TCTL\[3\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940399 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[4\] Project.v(788) " "Inferred latch for \"TCTL\[4\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940399 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[5\] Project.v(788) " "Inferred latch for \"TCTL\[5\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940399 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[6\] Project.v(788) " "Inferred latch for \"TCTL\[6\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940399 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[7\] Project.v(788) " "Inferred latch for \"TCTL\[7\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940399 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[8\] Project.v(788) " "Inferred latch for \"TCTL\[8\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940399 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[9\] Project.v(788) " "Inferred latch for \"TCTL\[9\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940399 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[10\] Project.v(788) " "Inferred latch for \"TCTL\[10\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940399 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[11\] Project.v(788) " "Inferred latch for \"TCTL\[11\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940399 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[12\] Project.v(788) " "Inferred latch for \"TCTL\[12\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940399 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[13\] Project.v(788) " "Inferred latch for \"TCTL\[13\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940399 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[14\] Project.v(788) " "Inferred latch for \"TCTL\[14\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940399 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[15\] Project.v(788) " "Inferred latch for \"TCTL\[15\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940399 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[16\] Project.v(788) " "Inferred latch for \"TCTL\[16\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940399 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[17\] Project.v(788) " "Inferred latch for \"TCTL\[17\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940399 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[18\] Project.v(788) " "Inferred latch for \"TCTL\[18\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940400 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[19\] Project.v(788) " "Inferred latch for \"TCTL\[19\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940400 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[20\] Project.v(788) " "Inferred latch for \"TCTL\[20\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940400 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[21\] Project.v(788) " "Inferred latch for \"TCTL\[21\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940400 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[22\] Project.v(788) " "Inferred latch for \"TCTL\[22\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940400 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[23\] Project.v(788) " "Inferred latch for \"TCTL\[23\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940400 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[24\] Project.v(788) " "Inferred latch for \"TCTL\[24\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940400 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[25\] Project.v(788) " "Inferred latch for \"TCTL\[25\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940400 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[26\] Project.v(788) " "Inferred latch for \"TCTL\[26\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940400 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[27\] Project.v(788) " "Inferred latch for \"TCTL\[27\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940400 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[28\] Project.v(788) " "Inferred latch for \"TCTL\[28\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940400 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[29\] Project.v(788) " "Inferred latch for \"TCTL\[29\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940400 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[30\] Project.v(788) " "Inferred latch for \"TCTL\[30\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940400 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[31\] Project.v(788) " "Inferred latch for \"TCTL\[31\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940400 "|Project|Timer:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Key Key:key " "Elaborating entity \"Key\" for hierarchy \"Key:key\"" {  } { { "Project.v" "key" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555451940418 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Project.v(688) " "Verilog HDL assignment warning at Project.v(688): truncated value with size 32 to match size of target (4)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555451940418 "|Project|Key:key"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "KEYCTRL Project.v(664) " "Verilog HDL Always Construct warning at Project.v(664): inferring latch(es) for variable \"KEYCTRL\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1555451940419 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[2\] Project.v(664) " "Inferred latch for \"KEYCTRL\[2\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940420 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[3\] Project.v(664) " "Inferred latch for \"KEYCTRL\[3\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940420 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[5\] Project.v(664) " "Inferred latch for \"KEYCTRL\[5\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940420 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[6\] Project.v(664) " "Inferred latch for \"KEYCTRL\[6\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940420 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[7\] Project.v(664) " "Inferred latch for \"KEYCTRL\[7\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940421 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[8\] Project.v(664) " "Inferred latch for \"KEYCTRL\[8\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940421 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[9\] Project.v(664) " "Inferred latch for \"KEYCTRL\[9\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940421 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[10\] Project.v(664) " "Inferred latch for \"KEYCTRL\[10\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940421 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[11\] Project.v(664) " "Inferred latch for \"KEYCTRL\[11\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940421 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[12\] Project.v(664) " "Inferred latch for \"KEYCTRL\[12\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940421 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[13\] Project.v(664) " "Inferred latch for \"KEYCTRL\[13\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940421 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[14\] Project.v(664) " "Inferred latch for \"KEYCTRL\[14\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940421 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[15\] Project.v(664) " "Inferred latch for \"KEYCTRL\[15\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940421 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[16\] Project.v(664) " "Inferred latch for \"KEYCTRL\[16\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940421 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[17\] Project.v(664) " "Inferred latch for \"KEYCTRL\[17\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940421 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[18\] Project.v(664) " "Inferred latch for \"KEYCTRL\[18\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940421 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[19\] Project.v(664) " "Inferred latch for \"KEYCTRL\[19\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940421 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[20\] Project.v(664) " "Inferred latch for \"KEYCTRL\[20\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940421 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[21\] Project.v(664) " "Inferred latch for \"KEYCTRL\[21\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940421 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[22\] Project.v(664) " "Inferred latch for \"KEYCTRL\[22\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940421 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[23\] Project.v(664) " "Inferred latch for \"KEYCTRL\[23\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940421 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[24\] Project.v(664) " "Inferred latch for \"KEYCTRL\[24\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940421 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[25\] Project.v(664) " "Inferred latch for \"KEYCTRL\[25\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940421 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[26\] Project.v(664) " "Inferred latch for \"KEYCTRL\[26\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940421 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[27\] Project.v(664) " "Inferred latch for \"KEYCTRL\[27\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940421 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[28\] Project.v(664) " "Inferred latch for \"KEYCTRL\[28\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940421 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[29\] Project.v(664) " "Inferred latch for \"KEYCTRL\[29\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940422 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[30\] Project.v(664) " "Inferred latch for \"KEYCTRL\[30\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940422 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[31\] Project.v(664) " "Inferred latch for \"KEYCTRL\[31\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940422 "|Project|Key:key"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Switch Switch:switch " "Elaborating entity \"Switch\" for hierarchy \"Switch:switch\"" {  } { { "Project.v" "switch" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555451940433 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Project.v(743) " "Verilog HDL assignment warning at Project.v(743): truncated value with size 32 to match size of target (4)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555451940434 "|Project|Switch:switch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SCTRL Project.v(723) " "Verilog HDL Always Construct warning at Project.v(723): inferring latch(es) for variable \"SCTRL\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1555451940434 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[2\] Project.v(723) " "Inferred latch for \"SCTRL\[2\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940436 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[3\] Project.v(723) " "Inferred latch for \"SCTRL\[3\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940436 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[5\] Project.v(723) " "Inferred latch for \"SCTRL\[5\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940436 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[6\] Project.v(723) " "Inferred latch for \"SCTRL\[6\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940436 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[7\] Project.v(723) " "Inferred latch for \"SCTRL\[7\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940436 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[8\] Project.v(723) " "Inferred latch for \"SCTRL\[8\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940436 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[9\] Project.v(723) " "Inferred latch for \"SCTRL\[9\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940436 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[10\] Project.v(723) " "Inferred latch for \"SCTRL\[10\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940437 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[11\] Project.v(723) " "Inferred latch for \"SCTRL\[11\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940437 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[12\] Project.v(723) " "Inferred latch for \"SCTRL\[12\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940437 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[13\] Project.v(723) " "Inferred latch for \"SCTRL\[13\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940437 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[14\] Project.v(723) " "Inferred latch for \"SCTRL\[14\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940437 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[15\] Project.v(723) " "Inferred latch for \"SCTRL\[15\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940437 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[16\] Project.v(723) " "Inferred latch for \"SCTRL\[16\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940437 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[17\] Project.v(723) " "Inferred latch for \"SCTRL\[17\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940437 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[18\] Project.v(723) " "Inferred latch for \"SCTRL\[18\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940437 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[19\] Project.v(723) " "Inferred latch for \"SCTRL\[19\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940437 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[20\] Project.v(723) " "Inferred latch for \"SCTRL\[20\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940437 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[21\] Project.v(723) " "Inferred latch for \"SCTRL\[21\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940437 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[22\] Project.v(723) " "Inferred latch for \"SCTRL\[22\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940437 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[23\] Project.v(723) " "Inferred latch for \"SCTRL\[23\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940437 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[24\] Project.v(723) " "Inferred latch for \"SCTRL\[24\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940437 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[25\] Project.v(723) " "Inferred latch for \"SCTRL\[25\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940437 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[26\] Project.v(723) " "Inferred latch for \"SCTRL\[26\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940437 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[27\] Project.v(723) " "Inferred latch for \"SCTRL\[27\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940437 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[28\] Project.v(723) " "Inferred latch for \"SCTRL\[28\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940437 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[29\] Project.v(723) " "Inferred latch for \"SCTRL\[29\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940437 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[30\] Project.v(723) " "Inferred latch for \"SCTRL\[30\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940437 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[31\] Project.v(723) " "Inferred latch for \"SCTRL\[31\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451940437 "|Project|Switch:switch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ledr Ledr:ledr " "Elaborating entity \"Ledr\" for hierarchy \"Ledr:ledr\"" {  } { { "Project.v" "ledr" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555451940449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hex Hex:hex " "Elaborating entity \"Hex\" for hierarchy \"Hex:hex\"" {  } { { "Project.v" "hex" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555451940462 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init " "Net \"init\" is missing source, defaulting to GND" {  } { { "Project.v" "init" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 566 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1555451940563 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lock " "Net \"lock\" is missing source, defaulting to GND" {  } { { "Project.v" "lock" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 567 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1555451940563 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1555451940563 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init " "Net \"init\" is missing source, defaulting to GND" {  } { { "Project.v" "init" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 566 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1555451940563 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lock " "Net \"lock\" is missing source, defaulting to GND" {  } { { "Project.v" "lock" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 567 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1555451940563 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1555451940563 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init " "Net \"init\" is missing source, defaulting to GND" {  } { { "Project.v" "init" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 566 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1555451940564 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lock " "Net \"lock\" is missing source, defaulting to GND" {  } { { "Project.v" "lock" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 567 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1555451940564 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1555451940564 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "192 16384 192 10 " "192 out of 16384 addresses are reinitialized. The latest initialized data will replace the existing data. There are 192 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "64 " "Memory Initialization File address 64 is reinitialized" {  } { { "" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1555451940952 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "65 " "Memory Initialization File address 65 is reinitialized" {  } { { "" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" 9 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1555451940952 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "66 " "Memory Initialization File address 66 is reinitialized" {  } { { "" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1555451940952 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "67 " "Memory Initialization File address 67 is reinitialized" {  } { { "" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1555451940952 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "68 " "Memory Initialization File address 68 is reinitialized" {  } { { "" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1555451940952 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "69 " "Memory Initialization File address 69 is reinitialized" {  } { { "" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1555451940952 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "70 " "Memory Initialization File address 70 is reinitialized" {  } { { "" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1555451940952 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "71 " "Memory Initialization File address 71 is reinitialized" {  } { { "" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1555451940952 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "72 " "Memory Initialization File address 72 is reinitialized" {  } { { "" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1555451940952 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "73 " "Memory Initialization File address 73 is reinitialized" {  } { { "" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1555451940952 ""}  } { { "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/test_led.mif" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/test_led.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1555451940952 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "dmem_rtl_0 " "Inferred RAM node \"dmem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1555451941050 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "imem " "RAM logic \"imem\" is uninferred due to asynchronous read logic" {  } { { "Project.v" "imem" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 143 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1555451941152 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1555451941152 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[31\]\" " "Converted tri-state node \"dbus\[31\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 799 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555451941310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[30\]\" " "Converted tri-state node \"dbus\[30\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 799 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555451941310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[29\]\" " "Converted tri-state node \"dbus\[29\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 799 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555451941310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[28\]\" " "Converted tri-state node \"dbus\[28\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 799 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555451941310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[27\]\" " "Converted tri-state node \"dbus\[27\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 799 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555451941310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[26\]\" " "Converted tri-state node \"dbus\[26\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 799 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555451941310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[25\]\" " "Converted tri-state node \"dbus\[25\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 799 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555451941310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[24\]\" " "Converted tri-state node \"dbus\[24\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 799 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555451941310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[23\]\" " "Converted tri-state node \"dbus\[23\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555451941310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[22\]\" " "Converted tri-state node \"dbus\[22\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555451941310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[21\]\" " "Converted tri-state node \"dbus\[21\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555451941310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[20\]\" " "Converted tri-state node \"dbus\[20\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555451941310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[19\]\" " "Converted tri-state node \"dbus\[19\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555451941310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[18\]\" " "Converted tri-state node \"dbus\[18\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555451941310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[17\]\" " "Converted tri-state node \"dbus\[17\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555451941310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[16\]\" " "Converted tri-state node \"dbus\[16\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555451941310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[15\]\" " "Converted tri-state node \"dbus\[15\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555451941310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[14\]\" " "Converted tri-state node \"dbus\[14\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555451941310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[13\]\" " "Converted tri-state node \"dbus\[13\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555451941310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[12\]\" " "Converted tri-state node \"dbus\[12\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555451941310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[11\]\" " "Converted tri-state node \"dbus\[11\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555451941310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[10\]\" " "Converted tri-state node \"dbus\[10\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555451941310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[9\]\" " "Converted tri-state node \"dbus\[9\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555451941310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[8\]\" " "Converted tri-state node \"dbus\[8\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555451941310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[7\]\" " "Converted tri-state node \"dbus\[7\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555451941310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[6\]\" " "Converted tri-state node \"dbus\[6\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555451941310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[5\]\" " "Converted tri-state node \"dbus\[5\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555451941310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[4\]\" " "Converted tri-state node \"dbus\[4\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555451941310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[3\]\" " "Converted tri-state node \"dbus\[3\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555451941310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[2\]\" " "Converted tri-state node \"dbus\[2\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555451941310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[1\]\" " "Converted tri-state node \"dbus\[1\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555451941310 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[0\]\" " "Converted tri-state node \"dbus\[0\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555451941310 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1555451941310 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dmem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dmem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555451942863 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555451942863 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555451942863 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555451942863 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555451942863 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555451942863 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555451942863 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555451942863 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555451942863 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555451942863 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555451942863 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555451942863 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555451942863 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555451942863 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE test_led.mif " "Parameter INIT_FILE set to test_led.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555451942863 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1555451942863 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1555451942863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:dmem_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:dmem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555451942994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:dmem_rtl_0 " "Instantiated megafunction \"altsyncram:dmem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451942994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451942994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451942994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451942994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451942994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451942994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451942994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451942994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451942994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451942994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451942994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451942994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451942994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451942994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE test_led.mif " "Parameter \"INIT_FILE\" = \"test_led.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555451942994 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555451942994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q8l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q8l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q8l1 " "Found entity 1: altsyncram_q8l1" {  } { { "db/altsyncram_q8l1.tdf" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/db/altsyncram_q8l1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555451943053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451943053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555451943303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451943303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/db/decode_u0a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555451943348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451943348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555451943397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451943397 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1555451943578 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1555451944482 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "105 " "105 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555451946634 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.map.smsg " "Generated suppressed messages file C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451946729 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555451946968 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555451946968 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555451947174 "|Project|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555451947174 "|Project|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555451947174 "|Project|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555451947174 "|Project|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555451947174 "|Project|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555451947174 "|Project|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555451947174 "|Project|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555451947174 "|Project|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555451947174 "|Project|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555451947174 "|Project|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1555451947174 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2016 " "Implemented 2016 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555451947179 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555451947179 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1883 " "Implemented 1883 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555451947179 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1555451947179 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1555451947179 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555451947179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4996 " "Peak virtual memory: 4996 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555451947219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 17:59:07 2019 " "Processing ended: Tue Apr 16 17:59:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555451947219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555451947219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555451947219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555451947219 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1555451948448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555451948454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 17:59:08 2019 " "Processing started: Tue Apr 16 17:59:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555451948454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1555451948454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1555451948455 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1555451948597 ""}
{ "Info" "0" "" "Project  = Project" {  } {  } 0 0 "Project  = Project" 0 0 "Fitter" 0 0 1555451948598 ""}
{ "Info" "0" "" "Revision = Project" {  } {  } 0 0 "Revision = Project" 0 0 "Fitter" 0 0 1555451948598 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1555451948751 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1555451948752 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1555451948775 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555451948817 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555451948817 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1555451949163 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1555451949187 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1555451949545 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1555451953558 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1153 global CLKCTRL_G3 " "Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1153 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1555451953719 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1555451953719 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555451953719 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1555451954726 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1555451954730 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1555451954730 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1555451954730 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1555451954730 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555451954740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555451954740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555451954740 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1555451954740 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1555451954753 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1555451954754 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555451954754 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555451954754 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555451954754 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555451954754 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555451954754 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1555451954754 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1555451954805 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555451954807 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555451954816 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1555451954821 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1555451954821 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1555451954823 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1555451955001 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1555451955004 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1555451955004 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1555451955062 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1555451955434 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 104 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 104 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1555451955884 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1555451955886 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1555451955964 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1555451955965 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1555451956178 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1555451956180 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1555451956254 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:02 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:02" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1555451956900 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1555451957023 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1555451957030 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1555451957030 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1555451957033 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1555451957237 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1555451957240 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1555451957240 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555451957330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1555451959417 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1555451959893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555451965727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1555451970512 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1555451975452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555451975452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1555451977036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1555451984195 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1555451984195 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555451991373 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.75 " "Total time spent on timing analysis during the Fitter is 3.75 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1555451994893 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555451994941 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555451996509 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555451996511 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555451997989 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555452002240 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.fit.smsg " "Generated suppressed messages file C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1555452002694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6498 " "Peak virtual memory: 6498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555452003792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 18:00:03 2019 " "Processing ended: Tue Apr 16 18:00:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555452003792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555452003792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:04 " "Total CPU time (on all processors): 00:02:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555452003792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1555452003792 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1555452004950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555452004956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 18:00:04 2019 " "Processing started: Tue Apr 16 18:00:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555452004956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1555452004956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1555452004956 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1555452005976 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1555452009579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555452009844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 18:00:09 2019 " "Processing ended: Tue Apr 16 18:00:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555452009844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555452009844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555452009844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1555452009844 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1555452010515 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1555452011115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555452011121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 18:00:10 2019 " "Processing started: Tue Apr 16 18:00:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555452011121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1555452011121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project -c Project " "Command: quartus_sta Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1555452011121 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1555452011279 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1555452012350 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1555452012350 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555452012390 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555452012390 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1555452012895 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1555452012903 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1555452012903 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555452012903 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1555452012903 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555452012925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555452012925 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555452012925 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1555452012925 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555452012932 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1555452012934 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1555452012946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.903 " "Worst-case setup slack is 0.903" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452013037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452013037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.903               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.903               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452013037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555452013037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.392 " "Worst-case hold slack is 0.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452013057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452013057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.392               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452013057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555452013057 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1555452013062 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1555452013068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452013075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452013075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452013075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.632               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.632               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452013075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.731               0.000 CLOCK_50  " "    9.731               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452013075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555452013075 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1555452013096 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1555452013134 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1555452015441 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555452015628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555452015628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555452015628 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1555452015628 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555452015628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.915 " "Worst-case setup slack is 0.915" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452015692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452015692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.915               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.915               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452015692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555452015692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.373 " "Worst-case hold slack is 0.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452015710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452015710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.373               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452015710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555452015710 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1555452015716 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1555452015721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452015730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452015730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452015730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.576               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.576               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452015730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.741               0.000 CLOCK_50  " "    9.741               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452015730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555452015730 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1555452015750 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1555452015945 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1555452018180 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555452018373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555452018373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555452018373 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1555452018373 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555452018373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.745 " "Worst-case setup slack is 2.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452018397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452018397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.745               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.745               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452018397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555452018397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452018415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452018415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.180               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452018415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555452018415 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1555452018420 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1555452018425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452018431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452018431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452018431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.894               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.894               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452018431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK_50  " "    9.336               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452018431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555452018431 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1555452018451 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555452018702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555452018702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555452018702 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1555452018702 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555452018702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.974 " "Worst-case setup slack is 2.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452018730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452018730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.974               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.974               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452018730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555452018730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.160 " "Worst-case hold slack is 0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452018747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452018747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.160               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452018747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555452018747 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1555452018752 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1555452018758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452018764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452018764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452018764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.894               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.894               0.000 myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452018764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK_50  " "    9.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555452018764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555452018764 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1555452020515 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1555452020515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5171 " "Peak virtual memory: 5171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555452020642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 18:00:20 2019 " "Processing ended: Tue Apr 16 18:00:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555452020642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555452020642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555452020642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1555452020642 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1555452021692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555452021698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 18:00:21 2019 " "Processing started: Tue Apr 16 18:00:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555452021698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1555452021698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc Project -c Project " "Command: quartus_drc Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1555452021698 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1555452022933 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1555452023123 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1555452023133 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1555452023133 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1555452023133 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1555452023133 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555452023149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555452023149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555452023149 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1555452023149 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1555452023166 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 1 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 5620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023566 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1555452023566 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 104 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 104 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 5640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023569 ""} { "Info" "IDRC_NODES_INFO" " Hex:hex\|always0~0 " "Node  \"Hex:hex\|always0~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023569 ""} { "Info" "IDRC_NODES_INFO" " Hex:hex\|Equal0~5 " "Node  \"Hex:hex\|Equal0~5\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 881 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023569 ""} { "Info" "IDRC_NODES_INFO" " dmem~69 " "Node  \"dmem~69\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 456 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023569 ""} { "Info" "IDRC_NODES_INFO" " ctrlsig_EX\[1\] " "Node  \"ctrlsig_EX\[1\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 430 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023569 ""} { "Info" "IDRC_NODES_INFO" " stall_pipe~2 " "Node  \"stall_pipe~2\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023569 ""} { "Info" "IDRC_NODES_INFO" " always2~0 " "Node  \"always2~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023569 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[2\] " "Node  \"inst_FE\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023569 ""} { "Info" "IDRC_NODES_INFO" " mispred_EX_w~7 " "Node  \"mispred_EX_w~7\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023569 ""} { "Info" "IDRC_NODES_INFO" " Decoder3~10 " "Node  \"Decoder3~10\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 548 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023569 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[4\] " "Node  \"aluout_EX\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 430 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023569 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX_r\[4\]~15 " "Node  \"aluout_EX_r\[4\]~15\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023569 ""} { "Info" "IDRC_NODES_INFO" " dmem~40 " "Node  \"dmem~40\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 456 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023569 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[14\] " "Node  \"aluout_EX\[14\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 430 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023569 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX_r\[14\]~51 " "Node  \"aluout_EX_r\[14\]~51\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023569 ""} { "Info" "IDRC_NODES_INFO" " dmem~71 " "Node  \"dmem~71\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 456 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023569 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[8\] " "Node  \"aluout_EX\[8\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 430 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023569 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX_r\[8\]~7 " "Node  \"aluout_EX_r\[8\]~7\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023569 ""} { "Info" "IDRC_NODES_INFO" " immval_ID\[15\] " "Node  \"immval_ID\[15\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 296 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023569 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[3\] " "Node  \"aluout_EX\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 430 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023569 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX_r\[3\]~12 " "Node  \"aluout_EX_r\[3\]~12\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023569 ""} { "Info" "IDRC_NODES_INFO" " regval2_EX\[3\] " "Node  \"regval2_EX\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 430 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023569 ""} { "Info" "IDRC_NODES_INFO" " Decoder3~9 " "Node  \"Decoder3~9\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 548 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023569 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[3\] " "Node  \"inst_FE\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023569 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[0\] " "Node  \"inst_FE\[0\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023569 ""} { "Info" "IDRC_NODES_INFO" " regval1_ID~1 " "Node  \"regval1_ID~1\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023569 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[7\] " "Node  \"aluout_EX\[7\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 430 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023569 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX_r\[7\]~18 " "Node  \"aluout_EX_r\[7\]~18\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023569 ""} { "Info" "IDRC_NODES_INFO" " Decoder3~5 " "Node  \"Decoder3~5\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 548 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023569 ""} { "Info" "IDRC_NODES_INFO" " regval2_EX\[7\] " "Node  \"regval2_EX\[7\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 430 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023569 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1555452023569 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1555452023569 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 5640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023571 ""} { "Info" "IDRC_NODES_INFO" " always2~0 " "Node  \"always2~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023571 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[0\] " "Node  \"inst_FE\[0\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023571 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[3\] " "Node  \"inst_FE\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023571 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[2\] " "Node  \"inst_FE\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023571 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[1\] " "Node  \"inst_FE\[1\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023571 ""} { "Info" "IDRC_NODES_INFO" " immval_ID\[15\] " "Node  \"immval_ID\[15\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 296 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023571 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[7\] " "Node  \"aluout_EX\[7\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 430 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023571 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[3\] " "Node  \"aluout_EX\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 430 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023571 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[8\] " "Node  \"aluout_EX\[8\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 430 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023571 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[2\] " "Node  \"aluout_EX\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 430 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023571 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[4\] " "Node  \"aluout_EX\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 430 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023571 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX_r\[6\]~88 " "Node  \"aluout_EX_r\[6\]~88\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023571 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX_r\[9\]~85 " "Node  \"aluout_EX_r\[9\]~85\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023571 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX_r\[5\]~4 " "Node  \"aluout_EX_r\[5\]~4\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023571 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX_r\[15\]~48 " "Node  \"aluout_EX_r\[15\]~48\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023571 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX_r\[14\]~51 " "Node  \"aluout_EX_r\[14\]~51\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023571 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX_r\[13\]~60 " "Node  \"aluout_EX_r\[13\]~60\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023571 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX_r\[7\]~18 " "Node  \"aluout_EX_r\[7\]~18\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023571 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX_r\[4\]~15 " "Node  \"aluout_EX_r\[4\]~15\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023571 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX_r\[12\]~63 " "Node  \"aluout_EX_r\[12\]~63\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023571 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX_r\[11\]~78 " "Node  \"aluout_EX_r\[11\]~78\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023571 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX_r\[8\]~7 " "Node  \"aluout_EX_r\[8\]~7\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023571 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[12\] " "Node  \"aluout_EX\[12\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 430 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023571 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX_r\[2\]~21 " "Node  \"aluout_EX_r\[2\]~21\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023571 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX_r\[10\]~82 " "Node  \"aluout_EX_r\[10\]~82\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023571 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX_r\[3\]~12 " "Node  \"aluout_EX_r\[3\]~12\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023571 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[10\] " "Node  \"aluout_EX\[10\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 430 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023571 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[14\] " "Node  \"aluout_EX\[14\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 430 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023571 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[11\]~DUPLICATE " "Node  \"aluout_EX\[11\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 430 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 7214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452023571 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1555452023571 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1555452023571 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "154 1 " "Design Assistant information: finished post-fitting analysis of current design -- generated 154 information messages and 1 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1555452023573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 3 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555452023651 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 18:00:23 2019 " "Processing ended: Tue Apr 16 18:00:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555452023651 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555452023651 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555452023651 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1555452023651 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Assistant" 0 -1 1555452024673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555452024678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 18:00:24 2019 " "Processing started: Tue Apr 16 18:00:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555452024678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1555452024678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1555452024678 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1555452025982 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1555452026049 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project.vo C:/Users/Jared/Documents/CS3220/cs3220_assgn3/simulation/modelsim/ simulation " "Generated file Project.vo in folder \"C:/Users/Jared/Documents/CS3220/cs3220_assgn3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1555452027005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555452027113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 18:00:27 2019 " "Processing ended: Tue Apr 16 18:00:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555452027113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555452027113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555452027113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1555452027113 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 92 s " "Quartus Prime Full Compilation was successful. 0 errors, 92 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1555452027803 ""}
