#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Apr  2 15:09:43 2020
# Process ID: 9388
# Current directory: D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab2/Lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18656 D:\GitHub_local_repos\USTC-ComputerArchitecture-2020S\Lab2\Lab2\Lab2.xpr
# Log file: D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab2/Lab2/vivado.log
# Journal file: D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab2/Lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.xpr
update_compile_order -fileset sources_1
close [ open D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/new/CSR_Regfile.v w ]
add_files D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/new/CSR_Regfile.v
update_compile_order -fileset sources_1
close [ open D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/new/CSR_EX.v w ]
add_files D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/new/CSR_EX.v
update_compile_order -fileset sources_1
close [ open D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/new/CSR_MEM.v w ]
add_files D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/new/CSR_MEM.v
update_compile_order -fileset sources_1
close [ open D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/new/CSR_WB.v w ]
add_files D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/new/CSR_WB.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source testBench.tcl
close_sim
synth_design -rtl -name rtl_1
refresh_design
