Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\2024\FPGA\codeFPGA_NIOS2\Bai2_Stepper\step.qsys --block-symbol-file --output-directory=D:\2024\FPGA\codeFPGA_NIOS2\Bai2_Stepper\step --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Bai2_Stepper/step.qsys
Progress: Reading input file
Progress: Adding CPU [altera_nios2_gen2 17.1]
Progress: Parameterizing module CPU
Progress: Adding DEBUG [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module DEBUG
Progress: Adding OUT1 [altera_avalon_pio 17.1]
Progress: Parameterizing module OUT1
Progress: Adding OUT2 [altera_avalon_pio 17.1]
Progress: Parameterizing module OUT2
Progress: Adding OUT3 [altera_avalon_pio 17.1]
Progress: Parameterizing module OUT3
Progress: Adding OUT4 [altera_avalon_pio 17.1]
Progress: Parameterizing module OUT4
Progress: Adding RAM [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module RAM
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: step.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\2024\FPGA\codeFPGA_NIOS2\Bai2_Stepper\step.qsys --synthesis=VERILOG --output-directory=D:\2024\FPGA\codeFPGA_NIOS2\Bai2_Stepper\step\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Bai2_Stepper/step.qsys
Progress: Reading input file
Progress: Adding CPU [altera_nios2_gen2 17.1]
Progress: Parameterizing module CPU
Progress: Adding DEBUG [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module DEBUG
Progress: Adding OUT1 [altera_avalon_pio 17.1]
Progress: Parameterizing module OUT1
Progress: Adding OUT2 [altera_avalon_pio 17.1]
Progress: Parameterizing module OUT2
Progress: Adding OUT3 [altera_avalon_pio 17.1]
Progress: Parameterizing module OUT3
Progress: Adding OUT4 [altera_avalon_pio 17.1]
Progress: Parameterizing module OUT4
Progress: Adding RAM [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module RAM
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: step.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: step: Generating step "step" for QUARTUS_SYNTH
Info: CPU: "step" instantiated altera_nios2_gen2 "CPU"
Info: DEBUG: Starting RTL generation for module 'step_DEBUG'
Info: DEBUG:   Generation command is [exec D:/fpga/quartus/bin64/perl/bin/perl.exe -I D:/fpga/quartus/bin64/perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=step_DEBUG --dir=C:/Users/DELL/AppData/Local/Temp/alt0034_3257417262381542988.dir/0002_DEBUG_gen/ --quartus_dir=D:/fpga/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt0034_3257417262381542988.dir/0002_DEBUG_gen//step_DEBUG_component_configuration.pl  --do_build_sim=0  ]
Info: DEBUG: Done RTL generation for module 'step_DEBUG'
Info: DEBUG: "step" instantiated altera_avalon_jtag_uart "DEBUG"
Info: OUT1: Starting RTL generation for module 'step_OUT1'
Info: OUT1:   Generation command is [exec D:/fpga/quartus/bin64/perl/bin/perl.exe -I D:/fpga/quartus/bin64/perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=step_OUT1 --dir=C:/Users/DELL/AppData/Local/Temp/alt0034_3257417262381542988.dir/0003_OUT1_gen/ --quartus_dir=D:/fpga/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt0034_3257417262381542988.dir/0003_OUT1_gen//step_OUT1_component_configuration.pl  --do_build_sim=0  ]
Info: OUT1: Done RTL generation for module 'step_OUT1'
Info: OUT1: "step" instantiated altera_avalon_pio "OUT1"
Info: RAM: Starting RTL generation for module 'step_RAM'
Info: RAM:   Generation command is [exec D:/fpga/quartus/bin64/perl/bin/perl.exe -I D:/fpga/quartus/bin64/perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=step_RAM --dir=C:/Users/DELL/AppData/Local/Temp/alt0034_3257417262381542988.dir/0004_RAM_gen/ --quartus_dir=D:/fpga/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt0034_3257417262381542988.dir/0004_RAM_gen//step_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'step_RAM'
Info: RAM: "step" instantiated altera_avalon_onchip_memory2 "RAM"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "step" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "step" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "step" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'step_CPU_cpu'
Info: cpu:   Generation command is [exec D:/FPGA/quartus/bin64//eperlcmd.exe -I D:/FPGA/quartus/bin64//perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=step_CPU_cpu --dir=C:/Users/DELL/AppData/Local/Temp/alt0034_3257417262381542988.dir/0007_cpu_gen/ --quartus_bindir=D:/FPGA/quartus/bin64/ --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt0034_3257417262381542988.dir/0007_cpu_gen//step_CPU_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.11.07 14:20:06 (*) Starting Nios II generation
Info: cpu: # 2024.11.07 14:20:06 (*)   Checking for plaintext license.
Info: cpu: # 2024.11.07 14:20:07 (*)   Plaintext license not found.
Info: cpu: # 2024.11.07 14:20:07 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.11.07 14:20:07 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.11.07 14:20:07 (*)   Creating all objects for CPU
Info: cpu: # 2024.11.07 14:20:07 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.11.07 14:20:07 (*)   Creating plain-text RTL
Info: cpu: # 2024.11.07 14:20:08 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'step_CPU_cpu'
Info: cpu: "CPU" instantiated altera_nios2_gen2_unit "cpu"
Info: CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_data_master_translator"
Info: DEBUG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "DEBUG_avalon_jtag_slave_translator"
Info: CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_data_master_agent"
Info: DEBUG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "DEBUG_avalon_jtag_slave_agent"
Info: DEBUG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "DEBUG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: step: Done "step" with 22 modules, 35 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
