// Seed: 2760817129
module module_0 (
    output id_0,
    input  id_1,
    output id_2
);
  reg id_3;
  initial begin : id_4
    if (id_3) if (id_1) id_2 <= id_3;
  end
endmodule
