{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559163498829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559163498829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 23:58:18 2019 " "Processing started: Wed May 29 23:58:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559163498829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559163498829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fakequidditch -c fakequidditch " "Command: quartus_map --read_settings_files=on --write_settings_files=off fakequidditch -c fakequidditch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559163498829 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1559163499165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fakequidditch.v 1 1 " "Found 1 design units, including 1 entities, in source file fakequidditch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fakequidditch " "Found entity 1: fakequidditch" {  } { { "fakequidditch.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/fakequidditch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559163499224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559163499224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559163499228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559163499228 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "game_controller.v(60) " "Verilog HDL syntax warning at game_controller.v(60): extra block comment delimiter characters /* within block comment" {  } { { "game_controller/game_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/game_controller.v" 60 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1559163499231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_controller/game_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file game_controller/game_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "game_controller/game_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/game_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559163499231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559163499231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_controller/ver_player_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file game_controller/ver_player_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ver_player_controller " "Found entity 1: ver_player_controller" {  } { { "game_controller/ver_player_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ver_player_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559163499234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559163499234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board.v 0 0 " "Found 0 design units, including 0 entities, in source file board.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559163499237 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ball_controller_cansu.v(91) " "Verilog HDL information at ball_controller_cansu.v(91): always construct contains both blocking and non-blocking assignments" {  } { { "game_controller/ball_controller_cansu.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_cansu.v" 91 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1559163499243 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ball_controller_cansu.v(133) " "Verilog HDL information at ball_controller_cansu.v(133): always construct contains both blocking and non-blocking assignments" {  } { { "game_controller/ball_controller_cansu.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_cansu.v" 133 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1559163499245 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ball_controller_cansu.v(574) " "Verilog HDL information at ball_controller_cansu.v(574): always construct contains both blocking and non-blocking assignments" {  } { { "game_controller/ball_controller_cansu.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_cansu.v" 574 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1559163499245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_controller/ball_controller_cansu.v 1 1 " "Found 1 design units, including 1 entities, in source file game_controller/ball_controller_cansu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ball_controller_cansu " "Found entity 1: ball_controller_cansu" {  } { { "game_controller/ball_controller_cansu.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_cansu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559163499246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559163499246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_controller/hor_player_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file game_controller/hor_player_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 hor_player_controller " "Found entity 1: hor_player_controller" {  } { { "game_controller/hor_player_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/hor_player_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559163499252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559163499252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_controller/bludger_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file game_controller/bludger_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559163499258 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ball_controller.v(42) " "Verilog HDL information at ball_controller.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "game_controller/ball_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1559163499265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_controller/ball_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file game_controller/ball_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ball_controller " "Found entity 1: ball_controller" {  } { { "game_controller/ball_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559163499266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559163499266 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ver_player_controller ver_player_controller.v(15) " "Verilog HDL Parameter Declaration warning at ver_player_controller.v(15): Parameter Declaration in module \"ver_player_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "game_controller/ver_player_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ver_player_controller.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559163499267 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ver_player_controller ver_player_controller.v(16) " "Verilog HDL Parameter Declaration warning at ver_player_controller.v(16): Parameter Declaration in module \"ver_player_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "game_controller/ver_player_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ver_player_controller.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559163499267 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ver_player_controller ver_player_controller.v(17) " "Verilog HDL Parameter Declaration warning at ver_player_controller.v(17): Parameter Declaration in module \"ver_player_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "game_controller/ver_player_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ver_player_controller.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559163499267 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_controller ball_controller.v(24) " "Verilog HDL Parameter Declaration warning at ball_controller.v(24): Parameter Declaration in module \"ball_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "game_controller/ball_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559163499268 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_controller ball_controller.v(25) " "Verilog HDL Parameter Declaration warning at ball_controller.v(25): Parameter Declaration in module \"ball_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "game_controller/ball_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559163499268 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_controller ball_controller.v(29) " "Verilog HDL Parameter Declaration warning at ball_controller.v(29): Parameter Declaration in module \"ball_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "game_controller/ball_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559163499268 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_controller ball_controller.v(30) " "Verilog HDL Parameter Declaration warning at ball_controller.v(30): Parameter Declaration in module \"ball_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "game_controller/ball_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559163499268 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_controller ball_controller.v(31) " "Verilog HDL Parameter Declaration warning at ball_controller.v(31): Parameter Declaration in module \"ball_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "game_controller/ball_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller.v" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559163499268 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_controller ball_controller.v(32) " "Verilog HDL Parameter Declaration warning at ball_controller.v(32): Parameter Declaration in module \"ball_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "game_controller/ball_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller.v" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559163499268 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_controller ball_controller.v(33) " "Verilog HDL Parameter Declaration warning at ball_controller.v(33): Parameter Declaration in module \"ball_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "game_controller/ball_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller.v" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559163499269 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "y_position41 ball_controller.v(199) " "Verilog HDL error at ball_controller.v(199): object \"y_position41\" is not declared" {  } { { "game_controller/ball_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller.v" 199 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1559163499276 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "hor_player_controller hor_player_controller.v(15) " "Verilog HDL Parameter Declaration warning at hor_player_controller.v(15): Parameter Declaration in module \"hor_player_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "game_controller/hor_player_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/hor_player_controller.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559163499277 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "hor_player_controller hor_player_controller.v(16) " "Verilog HDL Parameter Declaration warning at hor_player_controller.v(16): Parameter Declaration in module \"hor_player_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "game_controller/hor_player_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/hor_player_controller.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559163499277 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "hor_player_controller hor_player_controller.v(17) " "Verilog HDL Parameter Declaration warning at hor_player_controller.v(17): Parameter Declaration in module \"hor_player_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "game_controller/hor_player_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/hor_player_controller.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559163499277 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(30) " "Verilog HDL Parameter Declaration warning at vga_controller.v(30): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559163499278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(31) " "Verilog HDL Parameter Declaration warning at vga_controller.v(31): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559163499278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(32) " "Verilog HDL Parameter Declaration warning at vga_controller.v(32): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559163499278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(33) " "Verilog HDL Parameter Declaration warning at vga_controller.v(33): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559163499279 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(34) " "Verilog HDL Parameter Declaration warning at vga_controller.v(34): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559163499279 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(35) " "Verilog HDL Parameter Declaration warning at vga_controller.v(35): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559163499279 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(37) " "Verilog HDL Parameter Declaration warning at vga_controller.v(37): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559163499279 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(38) " "Verilog HDL Parameter Declaration warning at vga_controller.v(38): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559163499279 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(39) " "Verilog HDL Parameter Declaration warning at vga_controller.v(39): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559163499279 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(40) " "Verilog HDL Parameter Declaration warning at vga_controller.v(40): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559163499279 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(41) " "Verilog HDL Parameter Declaration warning at vga_controller.v(41): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559163499280 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(42) " "Verilog HDL Parameter Declaration warning at vga_controller.v(42): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559163499280 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(44) " "Verilog HDL Parameter Declaration warning at vga_controller.v(44): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559163499280 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(45) " "Verilog HDL Parameter Declaration warning at vga_controller.v(45): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 45 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559163499280 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(47) " "Verilog HDL Parameter Declaration warning at vga_controller.v(47): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559163499280 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(48) " "Verilog HDL Parameter Declaration warning at vga_controller.v(48): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559163499280 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(50) " "Verilog HDL Parameter Declaration warning at vga_controller.v(50): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 50 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559163499281 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(51) " "Verilog HDL Parameter Declaration warning at vga_controller.v(51): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559163499281 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Cansu/Desktop/fakequidditch/output_files/fakequidditch.map.smsg " "Generated suppressed messages file C:/Users/Cansu/Desktop/fakequidditch/output_files/fakequidditch.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1559163499381 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 32 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559163499546 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 29 23:58:19 2019 " "Processing ended: Wed May 29 23:58:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559163499546 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559163499546 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559163499546 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559163499546 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 32 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 32 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559163500191 ""}
