# RISC-V AI Accelerator Chip

[![License](https://img.shields.io/badge/License-Apache%202.0-blue.svg)](LICENSE)
[![Chisel](https://img.shields.io/badge/Chisel-3.x-red.svg)](https://www.chisel-lang.org/)
[![RISC-V](https://img.shields.io/badge/RISC--V-RV32I-green.svg)](https://riscv.org/)

> ğŸš€ An innovative edge AI SoC integrating RISC-V processor with BitNet multiplier-free accelerators

## ğŸ“‹ Project Overview

**SimpleEdgeAiSoC** is a System-on-Chip designed for edge AI inference, featuring:

- **ğŸ”¥ BitNet Architecture**: Multiplier-free design using 2-bit weights {-1, 0, +1}
- **âš¡ High Performance**: 6.4 GOPS @ 100MHz (measured up to 178.569 MHz)
- **ğŸ’¡ Low Power**: < 100mW target (static: 627.4 uW)
- **ğŸ¯ Compact Design**: 73,829 instances, ~0.3 mmÂ² core area
- **ğŸ‡¨ğŸ‡³ Open Source**: Supports iEDA (Chinese) and OpenROAD (International) toolchains

## ğŸ—ï¸ Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                  SimpleEdgeAiSoC                        â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚  PicoRV32    â”‚â—„â”€â”€â”€â”€â–ºâ”‚   Address Decoder        â”‚    â”‚
â”‚  â”‚   (RV32I)    â”‚      â”‚   (Memory Map)           â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                                â”‚                        â”‚
â”‚                                â”œâ”€â”€â–º CompactAccel (8x8)  â”‚
â”‚                                â”œâ”€â”€â–º BitNetAccel (16x16) â”‚
â”‚                                â”œâ”€â”€â–º UART                â”‚
â”‚                                â””â”€â”€â–º GPIO                â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Key Components

| Component | Description | Performance |
|-----------|-------------|-------------|
| **PicoRV32** | RISC-V RV32I CPU | 50-100 MHz |
| **CompactAccel** | 8x8 matrix accelerator | 1.6 GOPS @ 100MHz |
| **BitNetAccel** | 16x16 multiplier-free accelerator | 4.8 GOPS @ 100MHz |
| **UART** | Serial communication | Configurable baud rate |
| **GPIO** | 32-bit general I/O | Bidirectional |

## ğŸ¯ Key Innovation: BitNet Multiplier-Free Architecture

Traditional matrix multiplication requires expensive multipliers. BitNet uses 2-bit weight encoding:

- `00` = 0 â†’ Skip computation (sparsity optimization)
- `01` = +1 â†’ Addition only
- `10` = -1 â†’ Subtraction only

**Benefits**:
- âœ… 50% area reduction (no multipliers)
- âœ… 60% power reduction
- âœ… 10x memory savings (2-bit vs 32-bit weights)
- âœ… 26% sparsity in real workloads

## ğŸš€ Quick Start

### Prerequisites

```bash
# Install Scala Build Tool (SBT)
brew install sbt  # macOS
# or apt-get install sbt  # Linux

# Install Verilator (for simulation)
brew install verilator  # macOS
# or apt-get install verilator  # Linux
```

### Build and Test

```bash
# Clone repository
git clone https://github.com/redoop/riscv-ai-accelerator.git
cd riscv-ai-accelerator/chisel

# Run all tests
make test

# Generate Verilog
make verilog

# Run synthesis and post-synthesis simulation
cd synthesis
./run_ics55_synthesis.sh
python run_post_syn_sim.py --simulator iverilog --netlist ics55
```

## ğŸ“Š Performance Metrics

| Metric | Value | Status |
|--------|-------|--------|
| **Design Scale** | 73,829 instances | âœ… < 100K limit |
| **Core Area** | 300,138 umÂ² (~0.3 mmÂ²) | âœ… Compact |
| **Operating Frequency** | 178.569 MHz (measured) | âœ… Exceeds 100MHz target |
| **Peak Performance** | 6.4 GOPS @ 100MHz | âœ… Target met |
| **Static Power** | 627.4 uW | âœ… Ultra-low |
| **Timing** | WNS: 14.4ns, TNS: 0ns | âœ… No violations |
| **Test Coverage** | > 95% | âœ… Comprehensive |

## ğŸ› ï¸ Toolchain Support

### Option 1: iEDA (Chinese Open-Source) â­ Recommended

Complete domestically developed EDA toolchain:
- ğŸ‡¨ğŸ‡³ Autonomous and controllable
- ğŸ“š Chinese documentation
- ğŸš€ Optimized for Chinese PDKs
- ğŸ”§ Continuous updates

### Option 2: OpenROAD (International)

Mature international open-source toolchain:
- ğŸŒ Globally mainstream
- ğŸ“– Comprehensive documentation
- ğŸ”„ Active community

## ğŸ“š Documentation

### Core Documentation

| Document | Description | Link |
|----------|-------------|------|
| **ğŸ“˜ Tape-out Report** | Complete design documentation | [docs/README.md](docs/README.md) |
| **ğŸ“— Chinese Report** | ä¸­æ–‡æµç‰‡è¯´æ˜æŠ¥å‘Š | [docs/RISC-V_AIåŠ é€Ÿå™¨èŠ¯ç‰‡æµç‰‡è¯´æ˜æŠ¥å‘Š.md](docs/RISC-V_AIåŠ é€Ÿå™¨èŠ¯ç‰‡æµç‰‡è¯´æ˜æŠ¥å‘Š.md) |
| **ğŸ“™ Chisel Design** | RTL design guide | [chisel/README.md](chisel/README.md) |

### Synthesis & Simulation

| Document | Description | Link |
|----------|-------------|------|
| **ğŸ”§ Synthesis Guide** | Post-synthesis simulation | [chisel/synthesis/README.md](chisel/synthesis/README.md) |
| **âš¡ Quick Start** | 5-minute getting started | [chisel/synthesis/QUICK_START.md](chisel/synthesis/QUICK_START.md) |
| **ğŸ”¬ ICS55 PDK Guide** | 55nm PDK detailed guide | [chisel/synthesis/ICS55_PDK_GUIDE.md](chisel/synthesis/ICS55_PDK_GUIDE.md) |
| **ğŸ”¬ IHP PDK Guide** | 130nm PDK detailed guide | [chisel/synthesis/IHP_PDK_GUIDE.md](chisel/synthesis/IHP_PDK_GUIDE.md) |

### Waveform Viewing

| Document | Description | Link |
|----------|-------------|------|
| **ğŸŒŠ Wave Viewer** | Web-based waveform viewer | [chisel/synthesis/waves/README.md](chisel/synthesis/waves/README.md) |
| **ğŸ“Š Wave Quick Start** | Waveform viewing guide | [chisel/synthesis/waves/WAVE_QUICK_START.md](chisel/synthesis/waves/WAVE_QUICK_START.md) |
| **ğŸ¨ Wave Viewer Usage** | Detailed usage manual | [chisel/synthesis/waves/WAVE_VIEWER_USAGE.md](chisel/synthesis/waves/WAVE_VIEWER_USAGE.md) |

### FPGA Verification

| Document | Description | Link |
|----------|-------------|------|
| **ğŸ”Œ FPGA Guide** | AWS F1 FPGA verification | [chisel/synthesis/fpga/README.md](chisel/synthesis/fpga/README.md) |
| **â˜ï¸ AWS Setup** | AWS environment setup | [chisel/synthesis/fpga/docs/SETUP_GUIDE.md](chisel/synthesis/fpga/docs/SETUP_GUIDE.md) |
| **ğŸ“‹ AWS Plan** | Complete AWS verification plan | [chisel/synthesis/fpga/docs/AWS_FPGA_PLAN.md](chisel/synthesis/fpga/docs/AWS_FPGA_PLAN.md) |

## ğŸ“ Project Structure

```
riscv-ai-accelerator/
â”œâ”€â”€ README.md                          # This file
â”œâ”€â”€ docs/                              # Documentation
â”‚   â”œâ”€â”€ README.md                      # Tape-out report (English)
â”‚   â”œâ”€â”€ RISC-V_AIåŠ é€Ÿå™¨èŠ¯ç‰‡æµç‰‡è¯´æ˜æŠ¥å‘Š.md  # Chinese report
â”‚   â””â”€â”€ image/                         # Images and diagrams
â”œâ”€â”€ chisel/                            # Chisel RTL design
â”‚   â”œâ”€â”€ README.md                      # Chisel design guide
â”‚   â”œâ”€â”€ src/                           # Source code
â”‚   â”‚   â””â”€â”€ main/scala/edgeai/        # Main design modules
â”‚   â”œâ”€â”€ synthesis/                     # Synthesis and simulation
â”‚   â”‚   â”œâ”€â”€ README.md                  # Synthesis guide
â”‚   â”‚   â”œâ”€â”€ run_ics55_synthesis.sh    # ICS55 synthesis
â”‚   â”‚   â”œâ”€â”€ run_ihp_synthesis.sh      # IHP synthesis
â”‚   â”‚   â”œâ”€â”€ run_post_syn_sim.py       # Post-syn simulation
â”‚   â”‚   â”œâ”€â”€ waves/                     # Waveform tools
â”‚   â”‚   â”‚   â”œâ”€â”€ README.md             # Wave viewer guide
â”‚   â”‚   â”‚   â”œâ”€â”€ wave_viewer.py        # Web viewer
â”‚   â”‚   â”‚   â””â”€â”€ view_wave.sh          # Quick view script
â”‚   â”‚   â””â”€â”€ fpga/                      # FPGA verification
â”‚   â”‚       â”œâ”€â”€ README.md             # FPGA guide
â”‚   â”‚       â””â”€â”€ docs/                 # FPGA documentation
â”‚   â””â”€â”€ test/                          # Test benches
â””â”€â”€ LICENSE                            # Apache 2.0 License
```

## ğŸ§ª Testing

### RTL Simulation

```bash
cd chisel

# Run all tests
make test

# Run specific test
sbt "testOnly edgeai.SimpleEdgeAiSoCTest"
sbt "testOnly edgeai.BitNetAccelTest"
```

### Post-Synthesis Simulation

```bash
cd chisel/synthesis

# ICS55 PDK (55nm)
./run_ics55_synthesis.sh
python run_post_syn_sim.py --simulator iverilog --netlist ics55

# IHP PDK (130nm)
./run_ihp_synthesis.sh
python run_post_syn_sim.py --simulator iverilog --netlist ihp

# View waveforms
cd waves
./view_wave.sh
```

## ğŸŒŠ Waveform Viewing

### Method 1: Web Viewer (Recommended)

```bash
cd chisel/synthesis/waves
./start_wave_viewer.sh
# Open browser: http://localhost:5000
```

### Method 2: Static HTML

```bash
cd chisel/synthesis/waves
./view_wave.sh -f post_syn.vcd
# Opens waveform_post_syn.html in browser
```

### Method 3: GTKWave

```bash
gtkwave chisel/synthesis/waves/post_syn.vcd
```

## ğŸ”¬ Supported PDKs

| PDK | Process | Source | Status |
|-----|---------|--------|--------|
| **ICS55** | 55nm | IDE Platform | âœ… Verified |
| **IHP SG13G2** | 130nm | IHP GmbH | âœ… Verified |
| **Generic** | - | Yosys | âœ… Verified |

## ğŸ“ˆ Roadmap

### âœ… Completed

- [x] RTL design (Chisel)
- [x] Functional verification (95%+ coverage)
- [x] Logic synthesis (Yosys)
- [x] Post-synthesis simulation
- [x] Waveform viewing tools
- [x] Documentation

### ğŸš§ In Progress

- [ ] Static timing analysis (OpenSTA/iSTA)
- [ ] Floorplanning (OpenROAD/iFP)
- [ ] Place & route (OpenROAD/iPL/iRT)
- [ ] Physical verification (DRC/LVS)

### ğŸ“… Planned

- [ ] GDSII generation
- [ ] Tape-out manufacturing
- [ ] Chip testing
- [ ] Development board

## ğŸ¤ Contributing

Contributions are welcome! Please feel free to submit issues and pull requests.

## ğŸ“„ License

This project is licensed under the Apache License 2.0 - see the [LICENSE](LICENSE) file for details.

## ğŸ‘¥ Team

**Project Lead**: tongxiaojun  
**Organization**: redoop (çº¢è±¡äº‘è…¾)  
**Contact**: tongxiaojun@redoop.com

## ğŸ”— Links

- **GitHub**: https://github.com/redoop/riscv-ai-accelerator
- **iEDA**: https://ieda.oscc.cc/
- **OpenROAD**: https://theopenroadproject.org/
- **Chisel**: https://www.chisel-lang.org/
- **RISC-V**: https://riscv.org/

## ğŸŒŸ Acknowledgments

- **PicoRV32**: Clifford Wolf (YosysHQ)
- **Chisel**: UC Berkeley
- **iEDA**: Chinese Academy of Sciences, Peking University, Peng Cheng Laboratory
- **OpenROAD**: UCSD
- **IHP PDK**: IHP GmbH
- **ICS55 PDK**: IDE Platform

---

**â­ Star this project if you find it useful!**

*For detailed information, please refer to the [complete tape-out report](docs/README.md).*
