5 18 1fd81 3 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (add1.vcd) 2 -o (add1.cdd) 2 -v (add1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 add1.v 1 19 1 
2 1 5 5 5 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 i 1 3 1070008 1 0 31 0 32 49 0 ffffffff 0 0 0 0
1 j 2 3 107000b 1 0 31 0 32 49 0 ffffffff 0 0 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 add1.v 5 8 1 
2 2 6 6 6 120014 1 0 1008 0 0 32 48 86 0
2 3 6 6 6 e000e 1 0 1008 0 0 32 48 1 0
2 4 6 6 6 a000a 1 0 1008 0 0 32 48 5 0
2 5 6 6 6 50006 1 0 1008 0 0 32 48 a 0
2 6 6 6 6 5000a 1 6 1208 4 5 32 18 0 ffffffff fffffff0 5 a 0
2 7 6 6 6 5000e 1 6 1208 3 6 32 18 0 ffffffff fffffff0 0 e 1
2 8 6 6 6 50014 1 6 1208 2 7 32 18 0 ffffffff ffffff69 86 10 0
2 9 6 6 6 10001 0 1 1410 0 0 32 33 i
2 10 6 6 6 10014 1 37 1a 8 9
2 11 7 7 7 140016 1 0 1008 0 0 32 48 86 0
2 12 7 7 7 130016 1 4d 1008 11 0 32 50 0 ffffffff 85 ffffff7a 0 0
2 13 7 7 7 f000f 1 0 1008 0 0 32 48 1 0
2 14 7 7 7 e000f 1 4d 1008 13 0 32 50 0 ffffffff 0 ffffffff 0 0
2 15 7 7 7 a000a 1 0 1008 0 0 32 48 5 0
2 16 7 7 7 50006 1 0 1008 0 0 32 48 a 0
2 17 7 7 7 5000a 1 6 1208 15 16 32 18 0 ffffffff fffffff0 5 a 0
2 18 7 7 7 5000f 1 6 1208 14 17 32 18 0 ffffffff 0 fffffff0 0 f
2 19 7 7 7 50016 1 6 1208 12 18 32 18 0 ffffffff 81 ffffff70 4 a
2 20 7 7 7 10001 0 1 1410 0 0 32 33 j
2 21 7 7 7 10016 1 37 1a 19 20
4 10 11 21 21 10
4 21 0 0 0 10
3 1 main.u$1 "main.u$1" 0 add1.v 10 17 1 
