<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2025.11.21.13:09:59"
 outputDirectory="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ed_synth/ed_synth_capture_if_top_0/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Agilex 7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="AGFB014R24B2I2V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="3"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_BOARD"
     type="String"
     defaultValue="default"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_DSP_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_DSP_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_DSP_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CSR_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CSR_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CSR_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_ETH_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_ETH_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_ETH_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_DMA_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_DMA_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_DMA_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="csr_dsp_capture" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="128" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clock_csr" />
   <property name="associatedReset" value="reset_csr_n" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="1" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <property name="dfhFeatureGuid" value="0" />
   <property name="dfhGroupId" value="0" />
   <property name="dfhParameterId" value="" />
   <property name="dfhParameterName" value="" />
   <property name="dfhParameterVersion" value="" />
   <property name="dfhParameterData" value="" />
   <property name="dfhParameterDataLength" value="" />
   <property name="dfhFeatureMajorVersion" value="0" />
   <property name="dfhFeatureMinorVersion" value="0" />
   <property name="dfhFeatureId" value="35" />
   <property name="dfhFeatureType" value="3" />
   <port
       name="csr_dsp_capture_address"
       direction="input"
       role="address"
       width="5" />
   <port name="csr_dsp_capture_write" direction="input" role="write" width="1" />
   <port name="csr_dsp_capture_read" direction="input" role="read" width="1" />
   <port
       name="csr_dsp_capture_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port
       name="csr_dsp_capture_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="csr_dsp_capture_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port
       name="csr_dsp_capture_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
  </interface>
  <interface name="clock_dsp" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_dsp" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clock_csr" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_csr" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clock_eth" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_eth_xran_ul" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clock_dma" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_capture_dma" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset_csr_n" kind="reset" start="0">
   <property name="associatedClock" value="clock_csr" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="rst_csr_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="reset_dsp_n" kind="reset" start="0">
   <property name="associatedClock" value="clock_dsp" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="rst_dsp_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="reset_eth_n" kind="reset" start="0">
   <property name="associatedClock" value="clock_eth" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="rst_eth_xran_n_ul" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="reset_dma_n" kind="reset" start="0">
   <property name="associatedClock" value="clock_dma" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="rst_capture_dma_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="reset_soft_n" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="rst_soft_n" direction="input" role="rst_soft_n" width="1" />
  </interface>
  <interface name="avst_source_capture" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clock_dma" />
   <property name="associatedReset" value="reset_dma_n" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="avst_src_capture_valid"
       direction="output"
       role="valid"
       width="1" />
   <port
       name="avst_src_capture_data"
       direction="output"
       role="data"
       width="128" />
   <port
       name="avst_src_capture_ready"
       direction="input"
       role="ready"
       width="1" />
  </interface>
  <interface name="radio_config_status" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="radio_config_status"
       direction="input"
       role="radio_config_status"
       width="56" />
  </interface>
  <interface name="lphy_avst_sink_dsp_capture" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="clock_dsp" />
   <property name="associatedReset" value="reset_dsp_n" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="lphy_avst_sink_dsp_capture_valid"
       direction="input"
       role="valid"
       width="1" />
   <port
       name="lphy_avst_sink_dsp_capture_data"
       direction="input"
       role="data"
       width="32" />
   <port
       name="lphy_avst_sink_dsp_capture_chan"
       direction="input"
       role="channel"
       width="3" />
  </interface>
  <interface name="dxc_avst_sink_dsp_capture" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="clock_dsp" />
   <property name="associatedReset" value="reset_dsp_n" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="dxc_avst_sink_dsp_capture_valid"
       direction="input"
       role="valid"
       width="1" />
   <port
       name="dxc_avst_sink_dsp_capture_data"
       direction="input"
       role="data"
       width="32" />
   <port
       name="dxc_avst_sink_dsp_capture_chan"
       direction="input"
       role="channel"
       width="3" />
  </interface>
  <interface name="interface_sel" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="interface_sel" direction="output" role="data" width="32" />
  </interface>
 </perimeter>
 <entity
   kind="ed_synth_capture_if_top_0"
   version="1.0"
   name="ed_synth_capture_if_top_0">
  <parameter name="AUTO_CLOCK_CSR_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_DMA_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLOCK_CSR_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_DSP_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_CLOCK_ETH_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter name="AUTO_CLOCK_CSR_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLOCK_DMA_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_DMA_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_DSP_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_ETH_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_DSP_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_ETH_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ed_synth/ed_synth_capture_if_top_0/synth/ed_synth_capture_if_top_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ed_synth/ed_synth_capture_if_top_0/synth/ed_synth_capture_if_top_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ed_synth/ed_synth_capture_if_top_0.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/dfd/capture_if_top_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="ed_synth_capture_if_top_0">"Generating: ed_synth_capture_if_top_0"</message>
   <message level="Info" culprit="ed_synth_capture_if_top_0">"Generating: capture_if_top"</message>
  </messages>
 </entity>
 <entity kind="capture_if_top" version="1.0" name="capture_if_top">
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ed_synth/ed_synth_capture_if_top_0/capture_if_top_10/synth/capture_if_top.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ed_synth/ed_synth_capture_if_top_0/capture_if_top_10/synth/capture_if.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ed_synth/ed_synth_capture_if_top_0/capture_if_top_10/synth/DFD_SS_Registers.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ed_synth/ed_synth_capture_if_top_0/capture_if_top_10/synth/capture_if_top.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ed_synth/ed_synth_capture_if_top_0/capture_if_top_10/synth/capture_if.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ed_synth/ed_synth_capture_if_top_0/capture_if_top_10/synth/DFD_SS_Registers.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/dfd/capture_if_top_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ed_synth_capture_if_top_0" as="capture_if_top_0" />
  <messages>
   <message level="Info" culprit="ed_synth_capture_if_top_0">"Generating: capture_if_top"</message>
  </messages>
 </entity>
</deploy>
