// Seed: 3197621090
module module_0 (
    input tri id_0,
    input tri id_1,
    input supply1 id_2,
    input supply0 id_3
    , id_20, id_21,
    output uwire id_4,
    input uwire id_5,
    input uwire id_6,
    input wor id_7,
    output wire id_8,
    input wire id_9,
    output tri1 id_10,
    input supply1 id_11,
    output tri1 id_12,
    output tri id_13,
    input wand id_14,
    input supply0 id_15,
    input wand id_16,
    output wor id_17,
    output uwire id_18
);
  wire id_22;
  if (id_21) wire id_23;
  uwire id_24, id_25, id_26 = id_7;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output tri id_2,
    output wor id_3,
    input tri1 id_4,
    input supply0 id_5,
    output tri0 id_6,
    input wand id_7,
    output tri0 id_8,
    input wor id_9,
    input supply0 id_10,
    input tri0 id_11,
    input tri0 id_12,
    input wand id_13,
    input uwire id_14,
    output supply1 id_15,
    input tri id_16,
    output supply1 id_17
);
  wire id_19;
  module_0(
      id_4,
      id_10,
      id_12,
      id_5,
      id_3,
      id_10,
      id_4,
      id_9,
      id_2,
      id_0,
      id_8,
      id_13,
      id_15,
      id_6,
      id_4,
      id_10,
      id_16,
      id_17,
      id_6
  );
  assign id_6 = id_5;
endmodule
