

================================================================
== Vitis HLS Report for 'xFImageClip_600_800_1_2_4_0_3_0_800_4'
================================================================
* Date:           Tue Jun 24 19:14:50 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   484201|   484201|  4.842 ms|  4.842 ms|  484201|  484201|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                         |                                                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                 Instance                                |                            Module                            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip_fu_108  |xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip  |      805|      805|  8.050 us|  8.050 us|  805|  805|       no|
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_row_clip  |   484200|   484200|       807|          -|          -|   600|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (3.63ns)   --->   "%width_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %width"   --->   Operation 6 'read' 'width_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width_c25, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %width_c25, i16 %width_read"   --->   Operation 8 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%height_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %height"   --->   Operation 10 'read' 'height_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height_c20, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %height_c20, i16 %height_read"   --->   Operation 12 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sbmstate_preFilterCap, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (3.63ns)   --->   "%sbmstate_preFilterCap_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %sbmstate_preFilterCap"   --->   Operation 14 'read' 'sbmstate_preFilterCap_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sbmstate_preFilterCap_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %sbmstate_preFilterCap_c, i32 %sbmstate_preFilterCap_read"   --->   Operation 16 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %left_clipped, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_sobel_x_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.55ns)   --->   "%sub25_i = sub i32 0, i32 %sbmstate_preFilterCap_read"   --->   Operation 19 'sub' 'sub25_i' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = trunc i32 %sbmstate_preFilterCap_read"   --->   Operation 20 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln623 = store i15 0, i15 %i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:623->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 21 'store' 'store_ln623' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln623 = br void %loop_col_clip.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:623->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 22 'br' 'br_ln623' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.74>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_11 = load i15 %i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:623->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 23 'load' 'i_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln623 = zext i15 %i_11" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:623->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 24 'zext' 'zext_ln623' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.07ns)   --->   "%icmp_ln623 = icmp_slt  i16 %zext_ln623, i16 %height_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:623->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 25 'icmp' 'icmp_ln623' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.94ns)   --->   "%add_ln623 = add i15 %i_11, i15 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:623->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 26 'add' 'add_ln623' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln623 = br i1 %icmp_ln623, void %xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4.exit, void %loop_col_clip.split.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:623->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 27 'br' 'br_ln623' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty_157 = wait i32 @_ssdm_op_Wait"   --->   Operation 28 'wait' 'empty_157' <Predicate = (icmp_ln623)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (3.66ns)   --->   "%call_ln623 = call void @xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip, i16 %width_read, i16 %in_sobel_x_data, i15 %i_11, i16 %height_read, i32 %sub25_i, i32 %sbmstate_preFilterCap_read, i8 %empty, i8 %left_clipped" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:623->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 29 'call' 'call_ln623' <Predicate = (icmp_ln623)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln623 = store i15 %add_ln623, i15 %i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:623->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 30 'store' 'store_ln623' <Predicate = (icmp_ln623)> <Delay = 1.58>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln701 = ret" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 31 'ret' 'ret_ln701' <Predicate = (!icmp_ln623)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln625 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 600, i64 600, i64 600" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:625->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln625' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln623 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:623->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 33 'specloopname' 'specloopname_ln623' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln623 = call void @xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip, i16 %width_read, i16 %in_sobel_x_data, i15 %i_11, i16 %height_read, i32 %sub25_i, i32 %sbmstate_preFilterCap_read, i8 %empty, i8 %left_clipped" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:623->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 34 'call' 'call_ln623' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln623 = br void %loop_col_clip.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:623->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:806]   --->   Operation 35 'br' 'br_ln623' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_sobel_x_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ left_clipped]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sbmstate_preFilterCap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sbmstate_preFilterCap_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height_c20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width_c25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                          (alloca           ) [ 0111]
specinterface_ln0          (specinterface    ) [ 0000]
width_read                 (read             ) [ 0011]
specinterface_ln0          (specinterface    ) [ 0000]
write_ln0                  (write            ) [ 0000]
specinterface_ln0          (specinterface    ) [ 0000]
height_read                (read             ) [ 0011]
specinterface_ln0          (specinterface    ) [ 0000]
write_ln0                  (write            ) [ 0000]
specinterface_ln0          (specinterface    ) [ 0000]
sbmstate_preFilterCap_read (read             ) [ 0011]
specinterface_ln0          (specinterface    ) [ 0000]
write_ln0                  (write            ) [ 0000]
specinterface_ln0          (specinterface    ) [ 0000]
specinterface_ln0          (specinterface    ) [ 0000]
sub25_i                    (sub              ) [ 0011]
empty                      (trunc            ) [ 0011]
store_ln623                (store            ) [ 0000]
br_ln623                   (br               ) [ 0000]
i_11                       (load             ) [ 0001]
zext_ln623                 (zext             ) [ 0000]
icmp_ln623                 (icmp             ) [ 0011]
add_ln623                  (add              ) [ 0000]
br_ln623                   (br               ) [ 0000]
empty_157                  (wait             ) [ 0000]
store_ln623                (store            ) [ 0000]
ret_ln701                  (ret              ) [ 0000]
speclooptripcount_ln625    (speclooptripcount) [ 0000]
specloopname_ln623         (specloopname     ) [ 0000]
call_ln623                 (call             ) [ 0000]
br_ln623                   (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_sobel_x_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_sobel_x_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="left_clipped">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="left_clipped"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sbmstate_preFilterCap">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbmstate_preFilterCap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sbmstate_preFilterCap_c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbmstate_preFilterCap_c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="height_c20">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_c20"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="width_c25">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_c25"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_84"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4_Pipeline_loop_col_clip"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="width_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln0_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="0" index="2" bw="16" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="height_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln0_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="0" index="2" bw="16" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sbmstate_preFilterCap_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sbmstate_preFilterCap_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln0_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="1"/>
<pin id="111" dir="0" index="2" bw="16" slack="0"/>
<pin id="112" dir="0" index="3" bw="15" slack="0"/>
<pin id="113" dir="0" index="4" bw="16" slack="1"/>
<pin id="114" dir="0" index="5" bw="32" slack="1"/>
<pin id="115" dir="0" index="6" bw="32" slack="1"/>
<pin id="116" dir="0" index="7" bw="8" slack="1"/>
<pin id="117" dir="0" index="8" bw="8" slack="0"/>
<pin id="118" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln623/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="sub25_i_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub25_i/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="empty_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln623_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="15" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln623/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_11_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="15" slack="1"/>
<pin id="139" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_11/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln623_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="15" slack="0"/>
<pin id="143" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln623/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln623_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="15" slack="0"/>
<pin id="147" dir="0" index="1" bw="16" slack="1"/>
<pin id="148" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln623/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln623_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="15" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln623/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln623_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="15" slack="0"/>
<pin id="158" dir="0" index="1" bw="15" slack="1"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln623/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="i_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="15" slack="0"/>
<pin id="163" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="168" class="1005" name="width_read_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="1"/>
<pin id="170" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="173" class="1005" name="height_read_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="1"/>
<pin id="175" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="179" class="1005" name="sbmstate_preFilterCap_read_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sbmstate_preFilterCap_read "/>
</bind>
</comp>

<comp id="184" class="1005" name="sub25_i_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub25_i "/>
</bind>
</comp>

<comp id="189" class="1005" name="empty_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="1"/>
<pin id="191" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="194" class="1005" name="i_11_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="15" slack="1"/>
<pin id="196" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="34" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="36" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="66" pin="2"/><net_sink comp="72" pin=2"/></net>

<net id="84"><net_src comp="34" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="36" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="80" pin="2"/><net_sink comp="86" pin=2"/></net>

<net id="98"><net_src comp="38" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="40" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="94" pin="2"/><net_sink comp="100" pin=2"/></net>

<net id="119"><net_src comp="52" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="108" pin=8"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="94" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="94" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="46" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="137" pin="1"/><net_sink comp="108" pin=3"/></net>

<net id="144"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="137" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="48" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="150" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="62" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="166"><net_src comp="161" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="167"><net_src comp="161" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="171"><net_src comp="66" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="176"><net_src comp="80" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="178"><net_src comp="173" pin="1"/><net_sink comp="108" pin=4"/></net>

<net id="182"><net_src comp="94" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="108" pin=6"/></net>

<net id="187"><net_src comp="122" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="108" pin=5"/></net>

<net id="192"><net_src comp="128" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="108" pin=7"/></net>

<net id="197"><net_src comp="137" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="108" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: left_clipped | {2 3 }
	Port: sbmstate_preFilterCap_c | {1 }
	Port: height_c20 | {1 }
	Port: width_c25 | {1 }
 - Input state : 
	Port: xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4 : in_sobel_x_data | {2 3 }
	Port: xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4 : sbmstate_preFilterCap | {1 }
	Port: xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4 : height | {1 }
	Port: xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.4 : width | {1 }
  - Chain level:
	State 1
		store_ln623 : 1
	State 2
		zext_ln623 : 1
		icmp_ln623 : 2
		add_ln623 : 1
		br_ln623 : 3
		call_ln623 : 1
		store_ln623 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------|---------|---------|
| Operation|                             Functional Unit                             |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------|---------|---------|
|   call   | grp_xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip_fu_108 |   198   |   308   |
|----------|-------------------------------------------------------------------------|---------|---------|
|    sub   |                              sub25_i_fu_122                             |    0    |    39   |
|----------|-------------------------------------------------------------------------|---------|---------|
|   icmp   |                            icmp_ln623_fu_145                            |    0    |    23   |
|----------|-------------------------------------------------------------------------|---------|---------|
|    add   |                             add_ln623_fu_150                            |    0    |    20   |
|----------|-------------------------------------------------------------------------|---------|---------|
|          |                          width_read_read_fu_66                          |    0    |    0    |
|   read   |                          height_read_read_fu_80                         |    0    |    0    |
|          |                  sbmstate_preFilterCap_read_read_fu_94                  |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|
|          |                          write_ln0_write_fu_72                          |    0    |    0    |
|   write  |                          write_ln0_write_fu_86                          |    0    |    0    |
|          |                          write_ln0_write_fu_100                         |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|
|   trunc  |                               empty_fu_128                              |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|
|   zext   |                            zext_ln623_fu_141                            |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                         |   198   |   390   |
|----------|-------------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|           empty_reg_189          |    8   |
|        height_read_reg_173       |   16   |
|           i_11_reg_194           |   15   |
|             i_reg_161            |   15   |
|sbmstate_preFilterCap_read_reg_179|   32   |
|          sub25_i_reg_184         |   32   |
|        width_read_reg_168        |   16   |
+----------------------------------+--------+
|               Total              |   134  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                   Comp                                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip_fu_108 |  p3  |   2  |  15  |   30   ||    9    |
|-------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                  Total                                  |      |      |      |   30   ||  1.588  ||    9    |
|-------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   198  |   390  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   134  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   332  |   399  |
+-----------+--------+--------+--------+
