module TopModule (
    input wire a,
    input wire b,
    output wire out_and,
    output wire out_or,
    output wire out_xor,
    output wire out_nand,
    output wire out_nor,
    output wire out_xnor,
    output wire out_anotb
);

    // Assign outputs to the corresponding logic gates

    assign out_and = a & b;       // AND gate
    assign out_or = a | b;        // OR gate
    assign out_xor = a ^ b;       // XOR gate
    assign out_nand = ~(a & b);   // NAND gate (NOT of AND)
    assign out_nor = ~(a | b);    // NOR gate (NOT of OR)
    assign out_xnor = ~(a ^ b);   // XNOR gate (NOT of XOR)
    assign out_anotb = a & ~b;    // AND with NOT gate on second input

endmodule