VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf
Revision: v8.0.0-rc2-2894-gdadca7ecf
Compiled: 2021-01-14T13:13:16
Compiler: GNU 9.3.0 on Linux-5.4.0-faked aarch64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml helloworldfpga.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /storage/emulated/0/github/vaman/sevenseg/codes/loop/build/helloworldfpga_dummy.sdc --fix_clusters helloworldfpga_constraints.place --place


Architecture file: /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: helloworldfpga

# Loading Architecture Description
# Loading Architecture Description took 0.41 seconds (max_rss 27.0 MiB, delta_rss +23.7 MiB)
# Building complex block graph
# Building complex block graph took 0.09 seconds (max_rss 33.7 MiB, delta_rss +6.7 MiB)
# Load circuit
# Load circuit took 0.01 seconds (max_rss 35.5 MiB, delta_rss +1.9 MiB)
# Clean circuit
Absorbed 1144 LUT buffers
Inferred  106 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   44 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 141
Swept block(s)      : 1
Constant Pins Marked: 150
# Clean circuit took 0.01 seconds (max_rss 36.6 MiB, delta_rss +1.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 36.6 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 36.6 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 156
    .output   :       7
    ASSP      :       1
    BIDIR_CELL:       7
    C_FRAG    :      20
    F_FRAG    :       1
    GND       :       1
    Q_FRAG    :      35
    T_FRAG    :      83
    VCC       :       1
  Nets  : 149
    Avg Fanout:     8.6
    Max Fanout:   541.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 1427
  Timing Graph Edges: 2311
  Timing Graph Levels: 28
# Build Timing Graph took 0.00 seconds (max_rss 36.6 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 35 pins (2.5%), 35 blocks (22.4%)
# Load Timing Constraints

SDC file '/storage/emulated/0/github/vaman/sevenseg/codes/loop/build/helloworldfpga_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 36.6 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: helloworldfpga.net
Circuit placement file: helloworldfpga.place
Circuit routing file: helloworldfpga.route
Circuit SDC file: /storage/emulated/0/github/vaman/sevenseg/codes/loop/build/helloworldfpga_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'helloworldfpga_constraints.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'helloworldfpga.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.031157 seconds).
# Load Packing took 0.03 seconds (max_rss 37.7 MiB, delta_rss +1.1 MiB)
Warning 1: Netlist contains 0 global net to non-global architecture pin connections
Warning 2: Logic block #70 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 3: Logic block #71 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 113
Netlist num_blocks: 72
Netlist EMPTY blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-LOGIC blocks: 62.
Netlist PB-CLOCK blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist PB-BIDIR blocks: 7.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-ASSP blocks: 1.
Netlist inputs pins: 0
Netlist output pins: 21


Pb types usage...
  PB-LOGIC          : 62
   LOGIC            : 62
    FRAGS           : 62
     c_frag_modes   : 62
      SINGLE        : 20
       c_frag       : 20
      SPLIT         : 42
       b_frag       : 42
       t_frag       : 41
     f_frag         : 1
     q_frag_modes   : 35
      INT           : 29
       q_frag       : 29
      EXT           : 6
       q_frag       : 6
  PB-SYN_VCC        : 1
   VCC              : 1
  PB-BIDIR          : 7
   BIDIR            : 7
    OUTPUT          : 7
     bidir          : 7
     outpad         : 7
  PB-SYN_GND        : 1
   GND              : 1
  PB-ASSP           : 1
   ASSP             : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		62	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC
	Netlist
		7	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP

Device Utilization: 0.05 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.07 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.22 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.01 seconds (max_rss 37.8 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph


## Loading routing resource graph took 0.55 seconds (max_rss 344.1 MiB, delta_rss +306.3 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 1.76 seconds (max_rss 391.8 MiB, delta_rss +354.1 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 4: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 5: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 6: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 7: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 25.83 seconds (max_rss 391.8 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 391.8 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 25.83 seconds (max_rss 391.8 MiB, delta_rss +0.0 MiB)
# Placement
## Computing placement delta delay look-up
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
## Computing placement delta delay look-up took 1.10 seconds (max_rss 449.9 MiB, delta_rss +58.0 MiB)
Warning 8: CHANX place cost fac is 0 at 2 2
Warning 9: CHANX place cost fac is 0 at 34 34
Warning 10: CHANY place cost fac is 0 at 38 38
## Initial Placement
Reading helloworldfpga_constraints.place.

Successfully read helloworldfpga_constraints.place.

## Initial Placement took 0.00 seconds (max_rss 449.9 MiB, delta_rss +0.0 MiB)

There are 1201 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 5476

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 8.11754 td_cost: 2.164e-06
Initial placement estimated Critical Path Delay (CPD): 133.436 ns
Initial placement estimated setup Total Negative Slack (sTNS): -4060.6 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -133.436 ns

Initial placement estimated setup slack histogram:
[ -1.3e-07: -1.3e-07)  2 (  5.4%) |*****
[ -1.3e-07: -1.2e-07)  3 (  8.1%) |*******
[ -1.2e-07: -1.2e-07)  2 (  5.4%) |*****
[ -1.2e-07: -1.1e-07)  4 ( 10.8%) |*********
[ -1.1e-07: -1.1e-07) 21 ( 56.8%) |************************************************
[ -1.1e-07:   -1e-07)  0 (  0.0%) |
[   -1e-07: -9.6e-08)  1 (  2.7%) |**
[ -9.6e-08: -9.1e-08)  0 (  0.0%) |
[ -9.1e-08: -8.6e-08)  2 (  5.4%) |*****
[ -8.6e-08:   -8e-08)  2 (  5.4%) |*****
Placement contains 0 placement macros involving 0 blocks (average macro size nan)

Moves per temperature: 299
Warning 11: Starting t: 70 of 72 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 3.7e-01   0.995       8.03 2.075e-06  128.967  -4.06e+03 -128.967   0.950  0.0210   38.0     1.00       299  0.200
   2    0.0 3.3e-01   0.994       8.01 1.9712e-06 142.121  -4.52e+03 -142.121   0.950  0.0215   38.0     1.00       598  0.900
   3    0.0 3.0e-01   0.996       8.10 1.9735e-06 143.737  -4.25e+03 -143.737   0.943  0.0204   38.0     1.00       897  0.900
   4    0.0 2.7e-01   1.031       8.10 2.0492e-06 130.364  -4.03e+03 -130.364   0.953  0.0238   38.0     1.00      1196  0.900
   5    0.0 2.4e-01   0.984       7.98 1.9685e-06 136.037  -3.89e+03 -136.037   0.960  0.0187   38.0     1.00      1495  0.900
   6    0.0 2.2e-01   0.991       8.11 2.0835e-06 140.946  -4.09e+03 -140.946   0.950  0.0195   38.0     1.00      1794  0.900
   7    0.0 2.0e-01   1.020       7.88 2.1202e-06 122.733  -3.82e+03 -122.733   0.970  0.0147   38.0     1.00      2093  0.900
   8    0.0 9.8e-02   0.977       7.71 1.854e-06  143.008  -4.28e+03 -143.008   0.943  0.0293   38.0     1.00      2392  0.500
   9    0.0 8.8e-02   1.021       7.99 1.9921e-06 130.740  -4.08e+03 -130.740   0.936  0.0292   38.0     1.00      2691  0.900
  10    0.0 8.0e-02   0.976       7.88 1.9492e-06 143.218  -4.18e+03 -143.218   0.920  0.0290   38.0     1.00      2990  0.900
  11    0.0 7.2e-02   1.009       7.78 2.0097e-06 136.204  -4.09e+03 -136.204   0.923  0.0244   38.0     1.00      3289  0.900
  12    0.0 6.4e-02   0.980       7.65 2.0081e-06 117.291  -3.73e+03 -117.291   0.910  0.0225   38.0     1.00      3588  0.900
  13    0.0 5.8e-02   0.972       7.92 2.1368e-06 115.352  -3.59e+03 -115.352   0.940  0.0222   38.0     1.00      3887  0.900
  14    0.0 5.2e-02   0.920       7.61 1.8779e-06 143.327  -4.29e+03 -143.327   0.916  0.0392   38.0     1.00      4186  0.900
  15    0.0 4.7e-02   1.074       7.91 2.0149e-06 122.213  -3.56e+03 -122.213   0.886  0.0462   38.0     1.00      4485  0.900
  16    0.0 4.2e-02   0.969       7.79 1.9212e-06 142.958  -4.28e+03 -142.958   0.900  0.0124   38.0     1.00      4784  0.900
  17    0.0 3.8e-02   0.979       7.60 1.9831e-06 120.489   -3.8e+03 -120.489   0.890  0.0212   38.0     1.00      5083  0.900
  18    0.0 3.4e-02   0.994       7.69 1.8985e-06 129.775  -4.01e+03 -129.775   0.876  0.0196   38.0     1.00      5382  0.900
  19    0.0 3.1e-02   0.970       7.72 1.8235e-06 143.382  -4.34e+03 -143.382   0.880  0.0337   38.0     1.00      5681  0.900
  20    0.0 2.8e-02   0.976       7.83 2.0038e-06 129.020  -3.92e+03 -129.020   0.866  0.0184   38.0     1.00      5980  0.900
  21    0.0 2.5e-02   0.987       7.61 1.889e-06  134.235  -4.24e+03 -134.235   0.839  0.0357   38.0     1.00      6279  0.900
  22    0.0 2.2e-02   0.993       7.75 1.9381e-06 135.402  -4.21e+03 -135.402   0.863  0.0251   38.0     1.00      6578  0.900
  23    0.0 2.0e-02   1.023       7.79 1.9925e-06 124.994  -3.89e+03 -124.994   0.853  0.0245   38.0     1.00      6877  0.900
  24    0.0 1.8e-02   0.973       7.64 1.8865e-06 135.935  -4.18e+03 -135.935   0.833  0.0224   38.0     1.00      7176  0.900
  25    0.0 1.6e-02   0.960       7.30 1.8298e-06 129.028  -4.03e+03 -129.028   0.799  0.0225   38.0     1.00      7475  0.900
  26    0.0 1.6e-02   1.042       7.26 1.8979e-06 119.943  -3.78e+03 -119.943   0.783  0.0275   38.0     1.00      7774  0.950
  27    0.0 1.5e-02   0.999       7.62 1.8677e-06 122.090  -3.71e+03 -122.090   0.809  0.0179   38.0     1.00      8073  0.950
  28    0.0 1.3e-02   0.989       7.59 1.8919e-06 129.326  -3.79e+03 -129.326   0.803  0.0163   38.0     1.00      8372  0.900
  29    0.0 1.2e-02   0.972       7.09 1.7984e-06 119.127   -3.5e+03 -119.127   0.719  0.0252   38.0     1.00      8671  0.900
  30    0.0 1.1e-02   0.984       6.85 1.6689e-06 128.550   -3.9e+03 -128.550   0.692  0.0183   38.0     1.00      8970  0.950
  31    0.0 1.1e-02   1.017       7.24 1.8543e-06 120.642  -3.45e+03 -120.642   0.689  0.0203   38.0     1.00      9269  0.950
  32    0.0 1.0e-02   0.984       7.13 1.8691e-06 110.883  -3.55e+03 -110.883   0.686  0.0180   38.0     1.00      9568  0.950
  33    0.0 9.8e-03   0.944       6.93 1.8027e-06 116.688  -3.76e+03 -116.688   0.662  0.0216   38.0     1.00      9867  0.950
  34    0.0 9.3e-03   0.988       6.81 1.8219e-06 112.517  -3.54e+03 -112.517   0.595  0.0242   38.0     1.00     10166  0.950
  35    0.0 8.8e-03   0.994       6.58 1.6936e-06 115.193  -3.59e+03 -115.193   0.599  0.0218   38.0     1.00     10465  0.950
  36    0.0 8.4e-03   1.028       6.92 1.8097e-06 112.054  -3.45e+03 -112.054   0.632  0.0292   38.0     1.00     10764  0.950
  37    0.0 7.9e-03   1.003       6.72 1.7645e-06 105.090  -3.18e+03 -105.090   0.592  0.0235   38.0     1.00     11063  0.950
  38    0.0 7.6e-03   1.001       7.15 1.7935e-06 120.796  -3.65e+03 -120.796   0.652  0.0154   38.0     1.00     11362  0.950
  39    0.0 7.2e-03   0.935       6.58 1.6882e-06 123.862  -3.66e+03 -123.862   0.548  0.0199   38.0     1.00     11661  0.950
  40    0.0 6.8e-03   0.986       6.35 1.6218e-06 120.777  -3.76e+03 -120.777   0.445  0.0212   38.0     1.00     11960  0.950
  41    0.0 6.5e-03   1.016       6.16 1.6522e-06 104.912  -3.31e+03 -104.912   0.502  0.0262   38.0     1.00     12259  0.950
  42    0.0 6.2e-03   0.949       6.25 1.6033e-06 115.718  -3.54e+03 -115.718   0.462  0.0357   38.0     1.00     12558  0.950
  43    0.0 5.8e-03   1.028       5.99 1.6153e-06 100.118  -3.23e+03 -100.118   0.381  0.0310   38.0     1.00     12857  0.950
  44    0.0 5.6e-03   1.002       5.76 1.352e-06  106.885   -3.3e+03 -106.885   0.391  0.0233   35.8     1.42     13156  0.950
  45    0.0 5.3e-03   1.002       5.35 1.2086e-06  95.879  -2.99e+03  -95.879   0.284  0.0188   34.0     1.75     13455  0.950
  46    0.0 5.0e-03   1.043       5.52 8.9178e-07 108.262  -3.35e+03 -108.262   0.281  0.0166   28.7     2.75     13754  0.950
  47    0.0 4.8e-03   0.963       5.41 7.9769e-07 101.176  -3.24e+03 -101.176   0.351  0.0216   24.2     3.62     14053  0.950
  48    0.0 4.5e-03   0.994       5.56 7.9477e-07 106.663   -3.2e+03 -106.663   0.381  0.0099   22.0     4.02     14352  0.950
  49    0.0 4.3e-03   0.968       5.55 7.6765e-07 102.445  -3.17e+03 -102.445   0.371  0.0238   20.7     4.27     14651  0.950
  50    0.0 4.1e-03   0.995       5.18 7.5079e-07  91.438   -2.9e+03  -91.438   0.348  0.0142   19.3     4.54     14950  0.950
  51    0.0 3.9e-03   0.957       4.99 6.5852e-07  92.441  -2.89e+03  -92.441   0.304  0.0126   17.5     4.88     15249  0.950
  52    0.0 3.7e-03   1.016       5.11 5.7196e-07  98.107  -3.01e+03  -98.107   0.338  0.0175   15.1     5.32     15548  0.950
  53    0.0 3.5e-03   0.979       4.67 5.7969e-07  92.268  -2.87e+03  -92.268   0.254  0.0186   13.6     5.62     15847  0.950
  54    0.0 3.3e-03   0.977       4.50 5.1258e-07  89.869  -2.69e+03  -89.869   0.278  0.0087   11.1     6.10     16146  0.950
  55    0.0 3.2e-03   0.964       4.39 5.2416e-07  82.855  -2.58e+03  -82.855   0.338  0.0256    9.3     6.44     16445  0.950
  56    0.0 3.0e-03   0.998       4.34 5.3372e-07  79.628  -2.46e+03  -79.628   0.318  0.0062    8.3     6.61     16744  0.950
  57    0.0 2.8e-03   0.995       4.28 5.2519e-07  80.907  -2.56e+03  -80.907   0.381  0.0073    7.3     6.81     17043  0.950
  58    0.0 2.7e-03   0.987       4.29 4.9107e-07  83.436  -2.65e+03  -83.436   0.358  0.0206    6.9     6.89     17342  0.950
  59    0.0 2.6e-03   1.017       4.33 5.2459e-07  77.561  -2.49e+03  -77.561   0.331  0.0074    6.3     7.00     17641  0.950
  60    0.0 2.4e-03   0.981       4.36 4.4966e-07  82.243  -2.62e+03  -82.243   0.431  0.0181    5.6     7.13     17940  0.950
  61    0.0 2.3e-03   0.949       4.00 5.1753e-07  77.783  -2.55e+03  -77.783   0.381  0.0268    5.6     7.13     18239  0.950
  62    0.0 2.2e-03   0.980       3.74 4.2779e-07  75.666  -2.34e+03  -75.666   0.331  0.0159    5.2     7.20     18538  0.950
  63    0.0 2.1e-03   0.978       3.59 5.2835e-07  67.871   -2.2e+03  -67.871   0.274  0.0068    4.7     7.30     18837  0.950
  64    0.0 2.0e-03   0.990       3.57 4.5663e-07  74.667  -2.44e+03  -74.667   0.358  0.0048    3.9     7.45     19136  0.950
  65    0.0 1.9e-03   0.990       3.54 4.5647e-07  74.704  -2.41e+03  -74.704   0.308  0.0096    3.6     7.51     19435  0.950
  66    0.0 1.8e-03   0.988       3.46 4.7609e-07  68.684  -2.27e+03  -68.684   0.334  0.0067    3.1     7.60     19734  0.950
  67    0.0 1.7e-03   1.003       3.45 4.1002e-07  73.881  -2.33e+03  -73.881   0.371  0.0065    2.8     7.66     20033  0.950
  68    0.0 1.6e-03   0.983       3.47 4.1787e-07  73.049  -2.25e+03  -73.049   0.381  0.0088    2.6     7.70     20332  0.950
  69    0.0 1.5e-03   0.986       3.38 4.6932e-07  71.208  -2.29e+03  -71.208   0.358  0.0112    2.4     7.73     20631  0.950
  70    0.0 1.5e-03   0.984       3.25 4.6766e-07  67.285  -2.22e+03  -67.285   0.368  0.0098    2.2     7.77     20930  0.950
  71    0.0 1.4e-03   0.987       3.20 4.4175e-07  68.388  -2.17e+03  -68.388   0.291  0.0044    2.1     7.80     21229  0.950
  72    0.0 1.3e-03   0.987       3.19 4.2377e-07  70.500  -2.26e+03  -70.500   0.475  0.0094    1.8     7.86     21528  0.950
  73    0.0 1.3e-03   0.995       3.21 4.7349e-07  68.486  -2.28e+03  -68.486   0.395  0.0059    1.8     7.84     21827  0.950
  74    0.0 1.2e-03   0.999       3.17 4.6672e-07  67.509   -2.2e+03  -67.509   0.361  0.0044    1.7     7.86     22126  0.950
  75    0.0 1.1e-03   0.989       3.10 4.4806e-07  67.433  -2.21e+03  -67.433   0.391  0.0036    1.6     7.89     22425  0.950
  76    0.0 1.1e-03   0.989       3.07 4.4012e-07  66.481  -2.17e+03  -66.481   0.358  0.0107    1.5     7.90     22724  0.950
  77    0.0 1.0e-03   0.994       3.06 4.1409e-07  67.089  -2.12e+03  -67.089   0.321  0.0101    1.4     7.92     23023  0.950
  78    0.0 9.7e-04   1.001       3.01 3.8715e-07  66.096  -2.17e+03  -66.096   0.281  0.0047    1.2     7.96     23322  0.950
  79    0.0 9.2e-04   0.987       2.94 4.1126e-07  66.371  -2.19e+03  -66.371   0.244  0.0082    1.0     7.99     23621  0.950
  80    0.0 8.8e-04   1.006       2.93 4.4475e-07  62.874  -2.05e+03  -62.874   0.254  0.0031    1.0     8.00     23920  0.950
  81    0.0 8.3e-04   0.997       2.93 3.9682e-07  65.881  -2.13e+03  -65.881   0.211  0.0046    1.0     8.00     24219  0.950
  82    0.0 7.9e-04   0.995       2.89 4.2956e-07  62.680  -2.03e+03  -62.680   0.154  0.0016    1.0     8.00     24518  0.950
  83    0.0 7.5e-04   1.002       2.89 3.903e-07   64.333  -2.05e+03  -64.333   0.207  0.0029    1.0     8.00     24817  0.950
  84    0.0 7.1e-04   0.998       2.90 3.9051e-07  64.275  -2.07e+03  -64.275   0.181  0.0025    1.0     8.00     25116  0.950
  85    0.0 6.8e-04   0.989       2.88 4.1181e-07  63.496   -2.1e+03  -63.496   0.140  0.0033    1.0     8.00     25415  0.950
  86    0.0 5.4e-04   0.995       2.85 4.0011e-07  63.489  -2.07e+03  -63.489   0.151  0.0036    1.0     8.00     25714  0.800
  87    0.0 5.2e-04   0.995       2.84 3.7488e-07  64.329  -2.06e+03  -64.329   0.114  0.0025    1.0     8.00     26013  0.950
  88    0.0 4.1e-04   0.995       2.84 3.9565e-07  62.569  -2.06e+03  -62.569   0.087  0.0027    1.0     8.00     26312  0.800
  89    0.0 3.3e-04   1.000       2.82 3.945e-07   62.555  -2.06e+03  -62.555   0.074  0.0010    1.0     8.00     26611  0.800
  90    0.0 2.6e-04   0.996       2.81 3.8836e-07  63.794  -2.06e+03  -63.794   0.077  0.0024    1.0     8.00     26910  0.800
  91    0.0 2.1e-04   0.999       2.81 3.9921e-07  62.483  -2.04e+03  -62.483   0.050  0.0008    1.0     8.00     27209  0.800
  92    0.0 1.7e-04   0.997       2.81 3.9472e-07  62.571  -2.05e+03  -62.571   0.050  0.0012    1.0     8.00     27508  0.800
  93    0.0 1.4e-04   1.000       2.81 3.8043e-07  64.199   -2.1e+03  -64.199   0.017  0.0002    1.0     8.00     27807  0.800
  94    0.0 1.1e-04   0.999       2.80 3.7328e-07  64.598  -2.11e+03  -64.598   0.017  0.0002    1.0     8.00     28106  0.800
  95    0.0 8.6e-05   0.999       2.80 3.8029e-07  64.286   -2.1e+03  -64.286   0.027  0.0005    1.0     8.00     28405  0.800
  96    0.0 6.9e-05   1.000       2.80 3.7467e-07  64.570  -2.11e+03  -64.570   0.020  0.0002    1.0     8.00     28704  0.800
  97    0.0 5.5e-05   0.999       2.80 3.808e-07   64.286   -2.1e+03  -64.286   0.013  0.0007    1.0     8.00     29003  0.800
  98    0.0 4.4e-05   1.000       2.80 3.7392e-07  64.570  -2.11e+03  -64.570   0.010  0.0002    1.0     8.00     29302  0.800
  99    0.0 0.0e+00   1.000       2.80 3.7799e-07  64.401   -2.1e+03  -64.401   0.007  0.0000    1.0     8.00     29601  0.800
## Placement Quench took 0.00 seconds (max_rss 449.9 MiB)

BB estimate of min-dist (placement) wire length: 1772

Completed placement consistency check successfully.

Swaps called: 29673

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 64.6847 ns, Fmax: 15.4596 MHz
Placement estimated setup Worst Negative Slack (sWNS): -64.6847 ns
Placement estimated setup Total Negative Slack (sTNS): -2110.92 ns

Placement estimated setup slack histogram:
[ -6.5e-08: -6.3e-08)  2 (  5.4%) |*******
[ -6.3e-08: -6.1e-08)  1 (  2.7%) |****
[ -6.1e-08: -5.9e-08)  2 (  5.4%) |*******
[ -5.9e-08: -5.8e-08)  9 ( 24.3%) |*********************************
[ -5.8e-08: -5.6e-08) 13 ( 35.1%) |************************************************
[ -5.6e-08: -5.4e-08)  5 ( 13.5%) |******************
[ -5.4e-08: -5.3e-08)  2 (  5.4%) |*******
[ -5.3e-08: -5.1e-08)  1 (  2.7%) |****
[ -5.1e-08: -4.9e-08)  1 (  2.7%) |****
[ -4.9e-08: -4.7e-08)  1 (  2.7%) |****

Placement estimated geomean non-virtual intra-domain period: 64.6847 ns (15.4596 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 64.6847 ns (15.4596 MHz)

Placement cost: 0.999728, bb_cost: 2.79627, td_cost: 3.72647e-07, 

Placement resource usage:
  PB-LOGIC   implemented as TL-LOGIC  : 62
  PB-SYN_VCC implemented as TL-SYN_VCC: 1
  PB-BIDIR   implemented as TL-BIDIR  : 7
  PB-SYN_GND implemented as TL-SYN_GND: 1
  PB-ASSP    implemented as TL-ASSP   : 1

Placement number of temperatures: 99
Placement total # of swap attempts: 29673
	Swaps accepted: 14446 (48.7 %)
	Swaps rejected: 13821 (46.6 %)
	Swaps aborted :  1406 ( 4.7 %)
Placement Quench timing analysis took 0.000197969 seconds (0.000149583 STA, 4.8386e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0212009 seconds (0.0164115 STA, 0.00478942 slack) (101 full updates: 101 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
Incr Slack updates 101 in 0.00147057 sec
Full Max Req/Worst Slack updates 81 in 0.000293954 sec
Incr Max Req/Worst Slack updates 20 in 7.6721e-05 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 101 in 0.00215728 sec
# Placement took 1.21 seconds (max_rss 449.9 MiB, delta_rss +58.0 MiB)

Flow timing analysis took 0.0212009 seconds (0.0164115 STA, 0.00478942 slack) (101 full updates: 101 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 29.38 seconds (max_rss 449.9 MiB)
