DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
)
(DmPackageRef
library "hsio"
unitName "pkg_core_globals"
)
(DmPackageRef
library "unisim"
unitName "VCOMPONENTS"
)
]
instances [
(Instance
name "Ufourphase0"
duLibraryName "hsio"
duName "four_phase"
elements [
]
mwi 0
uid 6993,0
)
(Instance
name "Ufourphase1"
duLibraryName "hsio"
duName "four_phase"
elements [
]
mwi 0
uid 7038,0
)
(Instance
name "Ufourphase2"
duLibraryName "hsio"
duName "four_phase"
elements [
]
mwi 0
uid 7083,0
)
(Instance
name "Umpower"
duLibraryName "utils"
duName "m_power"
elements [
]
mwi 0
uid 13735,0
)
(Instance
name "Uoddrdclkpp0"
duLibraryName "unisim"
duName "ODDR"
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
mwi 0
uid 18166,0
)
(Instance
name "Uoddrbcopp0"
duLibraryName "unisim"
duName "ODDR"
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
mwi 0
uid 18239,0
)
(Instance
name "Uob0"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 26377,0
)
(Instance
name "Uob1"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 26438,0
)
(Instance
name "Uob3"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 26459,0
)
(Instance
name "Uob2"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 26516,0
)
(Instance
name "Uob4"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 26573,0
)
(Instance
name "Uibd2"
duLibraryName "unisim"
duName "IBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 26919,0
)
(Instance
name "Uibd3"
duLibraryName "unisim"
duName "IBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 27023,0
)
(Instance
name "U_0"
duLibraryName "moduleware"
duName "and"
elements [
]
mwi 1
uid 28167,0
)
(Instance
name "U_4"
duLibraryName "moduleware"
duName "and"
elements [
]
mwi 1
uid 28204,0
)
(Instance
name "U_1"
duLibraryName "moduleware"
duName "and"
elements [
]
mwi 1
uid 28295,0
)
(Instance
name "U_2"
duLibraryName "moduleware"
duName "and"
elements [
]
mwi 1
uid 28356,0
)
(Instance
name "U_3"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 29559,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb4"
number "4"
)
(EmbeddedInstance
name "eb3"
number "3"
)
]
frameInstances [
(FrameInstance
name "gdo1"
lb "0"
rb "1"
insts [
(Instance
name "Uidelayblk"
duLibraryName "hsio"
duName "idelay_block"
elements [
(GiElement
name "LINK_ID"
type "integer"
value "i+LINK_ID_MIN"
)
]
mwi 0
uid 28699,0
)
]
)
]
libraryRefs [
"ieee"
"utils"
"hsio"
"unisim"
]
)
version "30.1"
appVersion "2013.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/dio_ibeos_idc/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/dio_ibeos_idc/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/dio_ibeos_idc"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/dio_ibeos_idc"
)
(vvPair
variable "date"
value "08/14/14"
)
(vvPair
variable "day"
value "Thu"
)
(vvPair
variable "day_long"
value "Thursday"
)
(vvPair
variable "dd"
value "14"
)
(vvPair
variable "entity_name"
value "dio_ibeos_idc"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "warren"
)
(vvPair
variable "graphical_source_date"
value "08/14/14"
)
(vvPair
variable "graphical_source_group"
value "man"
)
(vvPair
variable "graphical_source_time"
value "15:32:27"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc189.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "dio_ibeos_idc"
)
(vvPair
variable "month"
value "Aug"
)
(vvPair
variable "month_long"
value "August"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/dio_ibeos_idc/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/dio_ibeos_idc/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:49:12"
)
(vvPair
variable "unit"
value "dio_ibeos_idc"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2013.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2014"
)
(vvPair
variable "yy"
value "14"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-56000,98000,-39000,99000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-55800,98000,-45400,99000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-39000,94000,-35000,95000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-38800,94000,-35900,95000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-56000,96000,-39000,97000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-55800,96000,-45900,97000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-60000,96000,-56000,97000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-59800,96000,-58100,97000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-39000,95000,-19000,99000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-38800,95200,-29700,96200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-35000,94000,-19000,95000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-34800,94000,-33200,95000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-60000,94000,-39000,96000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "-52950,94500,-46050,95500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-60000,97000,-56000,98000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-59800,97000,-57800,98000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-60000,98000,-56000,99000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-59800,98000,-57100,99000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-56000,97000,-39000,98000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-55800,97000,-45900,98000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-60000,94000,-19000,99000"
)
oxt "14000,66000,55000,71000"
)
*12 (CommentText
uid 1324,0
shape (Rectangle
uid 1325,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "62000,26000,79000,30000"
)
oxt "0,0,15000,5000"
text (MLText
uid 1326,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "62200,26200,76500,28600"
st "
Note: BCO is on PP-DCLK line
and DCLK on PP-BC
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 17000
)
)
*13 (CommentText
uid 1327,0
shape (Rectangle
uid 1328,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "61000,59000,78000,63000"
)
oxt "0,0,15000,5000"
text (MLText
uid 1329,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "61200,59200,75500,61600"
st "
Note: BCO is on PP-DCLK line
and DCLK on PP-BC
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 17000
)
)
*14 (CommentText
uid 1330,0
shape (Rectangle
uid 1331,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-7000,67000,9000,69000"
)
oxt "0,0,15000,5000"
text (MLText
uid 1332,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-6800,67200,7600,68400"
st "
Make sure we don't get a half clock pulse
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 15600
)
)
*15 (Net
uid 1849,0
decl (Decl
n "clk"
t "std_logic"
o 1
suid 23,0
)
declText (MLText
uid 1850,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-41000,88400,-29600,89600"
st "clk                : std_logic
"
)
)
*16 (Net
uid 1883,0
decl (Decl
n "rst"
t "std_logic"
o 15
suid 40,0
)
declText (MLText
uid 1884,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-41000,98000,-29800,99200"
st "rst                : std_logic
"
)
)
*17 (PortIoIn
uid 1901,0
shape (CompositeShape
uid 1902,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1903,0
sl 0
ro 270
xt "-49000,11625,-47500,12375"
)
(Line
uid 1904,0
sl 0
ro 270
xt "-47500,12000,-47000,12000"
pts [
"-47500,12000"
"-47000,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1905,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1906,0
va (VaSet
isHidden 1
)
xt "-51000,11500,-50000,12500"
st "clk"
ju 2
blo "-50000,12300"
tm "WireNameMgr"
)
)
)
*18 (PortIoIn
uid 1907,0
shape (CompositeShape
uid 1908,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1909,0
sl 0
ro 270
xt "-49000,12625,-47500,13375"
)
(Line
uid 1910,0
sl 0
ro 270
xt "-47500,13000,-47000,13000"
pts [
"-47500,13000"
"-47000,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1911,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1912,0
va (VaSet
isHidden 1
)
xt "-51000,12500,-50000,13500"
st "rst"
ju 2
blo "-50000,13300"
tm "WireNameMgr"
)
)
)
*19 (Net
uid 5043,0
decl (Decl
n "LO"
t "std_logic"
o 33
suid 138,0
)
declText (MLText
uid 5044,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-41000,88400,-26400,89600"
st "signal LO                 : std_logic
"
)
)
*20 (SaComponent
uid 6993,0
optionalChildren [
*21 (CptPort
uid 6957,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6958,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,14625,25000,15375"
)
tg (CPTG
uid 6959,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6960,0
va (VaSet
)
xt "26000,14500,27000,15500"
st "clk"
blo "26000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 9
suid 1,0
)
)
)
*22 (CptPort
uid 6961,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6962,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,19625,37750,20375"
)
tg (CPTG
uid 6963,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6964,0
va (VaSet
)
xt "30900,19500,36000,20500"
st "dbg_sig0_o"
ju 2
blo "36000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_sig0_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 3
suid 2,0
)
)
)
*23 (CptPort
uid 6973,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6974,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,20625,25000,21375"
)
tg (CPTG
uid 6975,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6976,0
va (VaSet
)
xt "26000,20500,28900,21500"
st "invert_i"
blo "26000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "invert_i"
t "std_logic"
o 5
suid 5,0
)
)
)
*24 (CptPort
uid 6977,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6978,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,15625,25000,16375"
)
tg (CPTG
uid 6979,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6980,0
va (VaSet
)
xt "26000,15500,27000,16500"
st "rst"
blo "26000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 8
suid 6,0
)
)
)
*25 (CptPort
uid 6981,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6982,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,17625,25000,18375"
)
tg (CPTG
uid 6983,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6984,0
va (VaSet
)
xt "26000,17500,30600,18500"
st "sel_i : (1:0)"
blo "26000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "sel_i"
t "std_logic_vector"
b "(1 downto 0)"
prec "--    sig_0_o   : out std_logic;
--    sig_90_o  : out std_logic;
--    sig_180_o : out std_logic;
--    sig_270_o : out std_logic;"
preAdd 0
o 4
suid 7,0
)
)
)
*26 (CptPort
uid 6985,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6986,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,16625,25000,17375"
)
tg (CPTG
uid 6987,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6988,0
va (VaSet
)
xt "26000,16500,27800,17500"
st "sig_i"
blo "26000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "sig_i"
t "std_logic"
o 1
suid 8,0
)
)
)
*27 (CptPort
uid 6989,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6990,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,17625,37750,18375"
)
tg (CPTG
uid 6991,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6992,0
va (VaSet
)
xt "33900,17500,36000,18500"
st "sig_o"
ju 2
blo "36000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sig_o"
t "std_logic"
posAdd 0
o 2
suid 9,0
)
)
)
*28 (CptPort
uid 9961,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9962,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,19625,25000,20375"
)
tg (CPTG
uid 9963,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9964,0
va (VaSet
)
xt "26000,19500,28900,20500"
st "com_en"
blo "26000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "com_en"
t "std_logic"
o 7
)
)
)
*29 (CptPort
uid 9965,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9966,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,18625,25000,19375"
)
tg (CPTG
uid 9967,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9968,0
va (VaSet
)
xt "26000,18500,28200,19500"
st "com_i"
blo "26000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 6
)
)
)
]
shape (Rectangle
uid 6994,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "25000,14000,37000,22000"
)
oxt "15000,18000,27000,26000"
ttg (MlTextGroup
uid 6995,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*30 (Text
uid 6996,0
va (VaSet
font "helvetica,8,1"
)
xt "29950,14000,31650,15000"
st "hsio"
blo "29950,14800"
tm "BdLibraryNameMgr"
)
*31 (Text
uid 6997,0
va (VaSet
font "helvetica,8,1"
)
xt "29950,15000,35050,16000"
st "four_phase"
blo "29950,15800"
tm "CptNameMgr"
)
*32 (Text
uid 6998,0
va (VaSet
font "helvetica,8,1"
)
xt "29950,16000,35650,17000"
st "Ufourphase0"
blo "29950,16800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6999,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7000,0
text (MLText
uid 7001,0
va (VaSet
font "clean,8,0"
)
xt "0,58000,0,58000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*33 (SaComponent
uid 7038,0
optionalChildren [
*34 (CptPort
uid 7002,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7003,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,35625,25000,36375"
)
tg (CPTG
uid 7004,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7005,0
va (VaSet
)
xt "26000,35500,27000,36500"
st "clk"
blo "26000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 9
suid 1,0
)
)
)
*35 (CptPort
uid 7006,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7007,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,40625,37750,41375"
)
tg (CPTG
uid 7008,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7009,0
va (VaSet
)
xt "30900,40500,36000,41500"
st "dbg_sig0_o"
ju 2
blo "36000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_sig0_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 3
suid 2,0
)
)
)
*36 (CptPort
uid 7018,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7019,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,41625,25000,42375"
)
tg (CPTG
uid 7020,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7021,0
va (VaSet
)
xt "26000,41500,28900,42500"
st "invert_i"
blo "26000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "invert_i"
t "std_logic"
o 5
suid 5,0
)
)
)
*37 (CptPort
uid 7022,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7023,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,36625,25000,37375"
)
tg (CPTG
uid 7024,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7025,0
va (VaSet
)
xt "26000,36500,27000,37500"
st "rst"
blo "26000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 8
suid 6,0
)
)
)
*38 (CptPort
uid 7026,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7027,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,38625,25000,39375"
)
tg (CPTG
uid 7028,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7029,0
va (VaSet
)
xt "26000,38500,30600,39500"
st "sel_i : (1:0)"
blo "26000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "sel_i"
t "std_logic_vector"
b "(1 downto 0)"
prec "--    sig_0_o   : out std_logic;
--    sig_90_o  : out std_logic;
--    sig_180_o : out std_logic;
--    sig_270_o : out std_logic;"
preAdd 0
o 4
suid 7,0
)
)
)
*39 (CptPort
uid 7030,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7031,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,37625,25000,38375"
)
tg (CPTG
uid 7032,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7033,0
va (VaSet
)
xt "26000,37500,27800,38500"
st "sig_i"
blo "26000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "sig_i"
t "std_logic"
o 1
suid 8,0
)
)
)
*40 (CptPort
uid 7034,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7035,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,38625,37750,39375"
)
tg (CPTG
uid 7036,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7037,0
va (VaSet
)
xt "33900,38500,36000,39500"
st "sig_o"
ju 2
blo "36000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sig_o"
t "std_logic"
posAdd 0
o 2
suid 9,0
)
)
)
*41 (CptPort
uid 9969,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9970,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,40625,25000,41375"
)
tg (CPTG
uid 9971,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9972,0
va (VaSet
)
xt "26000,40500,28900,41500"
st "com_en"
blo "26000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "com_en"
t "std_logic"
o 7
)
)
)
*42 (CptPort
uid 9973,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9974,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,39625,25000,40375"
)
tg (CPTG
uid 9975,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9976,0
va (VaSet
)
xt "26000,39500,28200,40500"
st "com_i"
blo "26000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 6
)
)
)
]
shape (Rectangle
uid 7039,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "25000,35000,37000,43000"
)
oxt "15000,18000,27000,26000"
ttg (MlTextGroup
uid 7040,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*43 (Text
uid 7041,0
va (VaSet
font "helvetica,8,1"
)
xt "29950,35000,31650,36000"
st "hsio"
blo "29950,35800"
tm "BdLibraryNameMgr"
)
*44 (Text
uid 7042,0
va (VaSet
font "helvetica,8,1"
)
xt "29950,36000,35050,37000"
st "four_phase"
blo "29950,36800"
tm "CptNameMgr"
)
*45 (Text
uid 7043,0
va (VaSet
font "helvetica,8,1"
)
xt "29950,37000,35650,38000"
st "Ufourphase1"
blo "29950,37800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7044,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7045,0
text (MLText
uid 7046,0
va (VaSet
font "clean,8,0"
)
xt "0,79000,0,79000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*46 (SaComponent
uid 7083,0
optionalChildren [
*47 (CptPort
uid 7047,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7048,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,57625,25000,58375"
)
tg (CPTG
uid 7049,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7050,0
va (VaSet
)
xt "26000,57500,27000,58500"
st "clk"
blo "26000,58300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 9
suid 1,0
)
)
)
*48 (CptPort
uid 7051,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7052,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,62625,37750,63375"
)
tg (CPTG
uid 7053,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7054,0
va (VaSet
)
xt "30900,62500,36000,63500"
st "dbg_sig0_o"
ju 2
blo "36000,63300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_sig0_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 3
suid 2,0
)
)
)
*49 (CptPort
uid 7063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7064,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,63625,25000,64375"
)
tg (CPTG
uid 7065,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7066,0
va (VaSet
)
xt "26000,63500,28900,64500"
st "invert_i"
blo "26000,64300"
)
)
thePort (LogicalPort
decl (Decl
n "invert_i"
t "std_logic"
o 5
suid 5,0
)
)
)
*50 (CptPort
uid 7067,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7068,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,58625,25000,59375"
)
tg (CPTG
uid 7069,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7070,0
va (VaSet
)
xt "26000,58500,27000,59500"
st "rst"
blo "26000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 8
suid 6,0
)
)
)
*51 (CptPort
uid 7071,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7072,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,60625,25000,61375"
)
tg (CPTG
uid 7073,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7074,0
va (VaSet
)
xt "26000,60500,30600,61500"
st "sel_i : (1:0)"
blo "26000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "sel_i"
t "std_logic_vector"
b "(1 downto 0)"
prec "--    sig_0_o   : out std_logic;
--    sig_90_o  : out std_logic;
--    sig_180_o : out std_logic;
--    sig_270_o : out std_logic;"
preAdd 0
o 4
suid 7,0
)
)
)
*52 (CptPort
uid 7075,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7076,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,59625,25000,60375"
)
tg (CPTG
uid 7077,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7078,0
va (VaSet
)
xt "26000,59500,27800,60500"
st "sig_i"
blo "26000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "sig_i"
t "std_logic"
o 1
suid 8,0
)
)
)
*53 (CptPort
uid 7079,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7080,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,60625,37750,61375"
)
tg (CPTG
uid 7081,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7082,0
va (VaSet
)
xt "33900,60500,36000,61500"
st "sig_o"
ju 2
blo "36000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sig_o"
t "std_logic"
posAdd 0
o 2
suid 9,0
)
)
)
*54 (CptPort
uid 9977,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9978,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,62625,25000,63375"
)
tg (CPTG
uid 9979,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9980,0
va (VaSet
)
xt "26000,62500,28900,63500"
st "com_en"
blo "26000,63300"
)
)
thePort (LogicalPort
decl (Decl
n "com_en"
t "std_logic"
o 7
)
)
)
*55 (CptPort
uid 9981,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9982,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,61625,25000,62375"
)
tg (CPTG
uid 9983,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9984,0
va (VaSet
)
xt "26000,61500,28200,62500"
st "com_i"
blo "26000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 6
)
)
)
]
shape (Rectangle
uid 7084,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "25000,57000,37000,65000"
)
oxt "15000,18000,27000,26000"
ttg (MlTextGroup
uid 7085,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*56 (Text
uid 7086,0
va (VaSet
font "helvetica,8,1"
)
xt "29950,57000,31650,58000"
st "hsio"
blo "29950,57800"
tm "BdLibraryNameMgr"
)
*57 (Text
uid 7087,0
va (VaSet
font "helvetica,8,1"
)
xt "29950,58000,35050,59000"
st "four_phase"
blo "29950,58800"
tm "CptNameMgr"
)
*58 (Text
uid 7088,0
va (VaSet
font "helvetica,8,1"
)
xt "29950,59000,35650,60000"
st "Ufourphase2"
blo "29950,59800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7089,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7090,0
text (MLText
uid 7091,0
va (VaSet
font "clean,8,0"
)
xt "0,101000,0,101000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*59 (SaComponent
uid 13735,0
optionalChildren [
*60 (CptPort
uid 13744,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13745,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-54000,88625,-53250,89375"
)
tg (CPTG
uid 13746,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13747,0
va (VaSet
)
xt "-55700,88500,-55000,89500"
st "hi"
ju 2
blo "-55000,89300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hi"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*61 (CptPort
uid 13748,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13749,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-54000,89625,-53250,90375"
)
tg (CPTG
uid 13750,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13751,0
va (VaSet
)
xt "-55700,89500,-55000,90500"
st "lo"
ju 2
blo "-55000,90300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lo"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Rectangle
uid 13736,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-60000,88000,-54000,91000"
)
oxt "14000,9000,20000,12000"
ttg (MlTextGroup
uid 13737,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*62 (Text
uid 13738,0
va (VaSet
font "helvetica,8,1"
)
xt "-59400,88000,-57700,89000"
st "utils"
blo "-59400,88800"
tm "BdLibraryNameMgr"
)
*63 (Text
uid 13739,0
va (VaSet
font "helvetica,8,1"
)
xt "-59400,89000,-55800,90000"
st "m_power"
blo "-59400,89800"
tm "CptNameMgr"
)
*64 (Text
uid 13740,0
va (VaSet
font "helvetica,8,1"
)
xt "-59400,90000,-55700,91000"
st "Umpower"
blo "-59400,90800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13741,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13742,0
text (MLText
uid 13743,0
va (VaSet
font "clean,8,0"
)
xt "-57500,80000,-57500,80000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*65 (Net
uid 17876,0
decl (Decl
n "bco_en"
t "std_logic"
o 37
suid 212,0
)
declText (MLText
uid 17877,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-112000,83400,-96600,84600"
st "signal bco_en             : std_logic
"
)
)
*66 (Net
uid 18049,0
decl (Decl
n "dclk_en"
t "std_logic"
o 43
suid 214,0
)
declText (MLText
uid 18050,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-112000,83400,-96600,84600"
st "signal dclk_en            : std_logic
"
)
)
*67 (Net
uid 18051,0
decl (Decl
n "dclk_inv"
t "std_logic"
o 44
suid 215,0
)
declText (MLText
uid 18052,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-112000,83400,-96600,84600"
st "signal dclk_inv           : std_logic
"
)
)
*68 (SaComponent
uid 18166,0
optionalChildren [
*69 (CptPort
uid 18175,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18176,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,48625,37750,49375"
)
tg (CPTG
uid 18177,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18178,0
va (VaSet
)
xt "35400,48500,36000,49500"
st "Q"
ju 2
blo "36000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_ulogic"
o 1
)
)
)
*70 (CptPort
uid 18179,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18180,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,47625,25000,48375"
)
tg (CPTG
uid 18181,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18182,0
va (VaSet
)
xt "26000,47500,26600,48500"
st "C"
blo "26000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "C"
t "std_ulogic"
o 2
)
)
)
*71 (CptPort
uid 18183,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18184,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,48625,25000,49375"
)
tg (CPTG
uid 18185,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18186,0
va (VaSet
)
xt "26000,48500,27200,49500"
st "CE"
blo "26000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "CE"
t "std_ulogic"
o 3
)
)
)
*72 (CptPort
uid 18187,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18188,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,49625,25000,50375"
)
tg (CPTG
uid 18189,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18190,0
va (VaSet
)
xt "26000,49500,27100,50500"
st "D1"
blo "26000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "D1"
t "std_ulogic"
o 4
)
)
)
*73 (CptPort
uid 18191,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18192,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,50625,25000,51375"
)
tg (CPTG
uid 18193,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18194,0
va (VaSet
)
xt "26000,50500,27100,51500"
st "D2"
blo "26000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "D2"
t "std_ulogic"
o 5
)
)
)
*74 (CptPort
uid 18195,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18196,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,51625,25000,52375"
)
tg (CPTG
uid 18197,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18198,0
va (VaSet
)
xt "26000,51500,26600,52500"
st "R"
blo "26000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "R"
t "std_ulogic"
o 6
)
)
)
*75 (CptPort
uid 18199,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18200,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,52625,25000,53375"
)
tg (CPTG
uid 18201,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18202,0
va (VaSet
)
xt "26000,52500,26600,53500"
st "S"
blo "26000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "S"
t "std_ulogic"
o 7
)
)
)
]
shape (Rectangle
uid 18167,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "25000,47000,37000,54000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 18168,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*76 (Text
uid 18169,0
va (VaSet
font "helvetica,8,1"
)
xt "30700,50000,33300,51000"
st "unisim"
blo "30700,50800"
tm "BdLibraryNameMgr"
)
*77 (Text
uid 18170,0
va (VaSet
font "helvetica,8,1"
)
xt "30700,51000,33100,52000"
st "ODDR"
blo "30700,51800"
tm "CptNameMgr"
)
*78 (Text
uid 18171,0
va (VaSet
font "helvetica,8,1"
)
xt "30700,52000,36700,53000"
st "Uoddrdclkpp0"
blo "30700,52800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 18172,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 18173,0
text (MLText
uid 18174,0
va (VaSet
font "clean,8,0"
)
xt "25000,44600,46500,47000"
st "DDR_CLK_EDGE = \"SAME_EDGE\"    ( string )  
INIT         = '0'            ( bit    )  
SRTYPE       = \"SYNC\"         ( string )  "
)
header ""
)
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*79 (SaComponent
uid 18239,0
optionalChildren [
*80 (CptPort
uid 18252,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18253,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,26625,25000,27375"
)
tg (CPTG
uid 18254,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18255,0
va (VaSet
)
xt "26000,26500,26600,27500"
st "C"
blo "26000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "C"
t "std_ulogic"
o 2
)
)
)
*81 (CptPort
uid 18248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18249,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,27625,37750,28375"
)
tg (CPTG
uid 18250,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18251,0
va (VaSet
)
xt "35400,27500,36000,28500"
st "Q"
ju 2
blo "36000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_ulogic"
o 1
)
)
)
*82 (CptPort
uid 18260,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18261,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,28625,25000,29375"
)
tg (CPTG
uid 18262,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18263,0
va (VaSet
)
xt "26000,28500,27100,29500"
st "D1"
blo "26000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "D1"
t "std_ulogic"
o 4
)
)
)
*83 (CptPort
uid 18264,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18265,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,29625,25000,30375"
)
tg (CPTG
uid 18266,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18267,0
va (VaSet
)
xt "26000,29500,27100,30500"
st "D2"
blo "26000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "D2"
t "std_ulogic"
o 5
)
)
)
*84 (CptPort
uid 18256,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18257,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,27625,25000,28375"
)
tg (CPTG
uid 18258,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18259,0
va (VaSet
)
xt "26000,27500,27200,28500"
st "CE"
blo "26000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "CE"
t "std_ulogic"
o 3
)
)
)
*85 (CptPort
uid 18272,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18273,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,31625,25000,32375"
)
tg (CPTG
uid 18274,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18275,0
va (VaSet
)
xt "26000,31500,26600,32500"
st "S"
blo "26000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "S"
t "std_ulogic"
o 7
)
)
)
*86 (CptPort
uid 18268,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18269,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,30625,25000,31375"
)
tg (CPTG
uid 18270,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18271,0
va (VaSet
)
xt "26000,30500,26600,31500"
st "R"
blo "26000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "R"
t "std_ulogic"
o 6
)
)
)
]
shape (Rectangle
uid 18240,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "25000,26000,37000,33000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 18241,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*87 (Text
uid 18242,0
va (VaSet
font "helvetica,8,1"
)
xt "30700,29000,33300,30000"
st "unisim"
blo "30700,29800"
tm "BdLibraryNameMgr"
)
*88 (Text
uid 18243,0
va (VaSet
font "helvetica,8,1"
)
xt "30700,30000,33100,31000"
st "ODDR"
blo "30700,30800"
tm "CptNameMgr"
)
*89 (Text
uid 18244,0
va (VaSet
font "helvetica,8,1"
)
xt "30700,31000,36500,32000"
st "Uoddrbcopp0"
blo "30700,31800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 18245,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 18246,0
text (MLText
uid 18247,0
va (VaSet
font "clean,8,0"
)
xt "25000,23600,46500,26000"
st "DDR_CLK_EDGE = \"SAME_EDGE\"    ( string )  
INIT         = '0'            ( bit    )  
SRTYPE       = \"SYNC\"         ( string )  "
)
header ""
)
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*90 (PortIoOut
uid 19426,0
shape (CompositeShape
uid 19427,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19428,0
sl 0
ro 270
xt "59500,27625,61000,28375"
)
(Line
uid 19429,0
sl 0
ro 270
xt "59000,28000,59500,28000"
pts [
"59000,28000"
"59500,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19430,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19431,0
va (VaSet
isHidden 1
)
xt "62000,27500,64900,28500"
st "bco_po"
blo "62000,28300"
tm "WireNameMgr"
)
)
)
*91 (PortIoOut
uid 19453,0
shape (CompositeShape
uid 19454,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19455,0
sl 0
ro 270
xt "59500,28625,61000,29375"
)
(Line
uid 19456,0
sl 0
ro 270
xt "59000,29000,59500,29000"
pts [
"59000,29000"
"59500,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19457,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19458,0
va (VaSet
isHidden 1
)
xt "62000,28500,64900,29500"
st "bco_no"
blo "62000,29300"
tm "WireNameMgr"
)
)
)
*92 (HdlText
uid 20102,0
optionalChildren [
*93 (EmbeddedText
uid 20107,0
commentText (CommentText
uid 20108,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 20109,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-48000,41000,-11000,55000"
)
oxt "0,0,18000,5000"
text (MLText
uid 20110,0
va (VaSet
font "clean,8,0"
)
xt "-47800,41200,-23300,52400"
st "
-- eb2 2
dclk_en <= reg(R_COM_ENA)(B_DCLK_EN);
dclk_inv <= reg(R_COM_ENA)(B_DCLK_INV);
--dclk_inv_n <= not(reg(R_COM_ENA)(B_DCLK_INV));

dclk_mode40 <= reg(R_CONTROL)(CTL_DCLK40_MODE);

dclk_ddr_d1 <= 
  not(dclk_inv) when (dclk_mode40 = '0') else
  (strobe40_i xor dclk_inv);

dclk_ddr_d2 <= 
  dclk_inv when (dclk_mode40 = '0') else
  not (strobe40_i xor dclk_inv);

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 14000
visibleWidth 37000
)
)
)
]
shape (Rectangle
uid 20103,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-49000,40000,-10000,54000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 20104,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
uid 20105,0
va (VaSet
font "charter,8,0"
)
xt "-48700,40000,-47300,41000"
st "eb2"
blo "-48700,40800"
tm "HdlTextNameMgr"
)
*95 (Text
uid 20106,0
va (VaSet
font "charter,8,0"
)
xt "-48700,41000,-48200,42000"
st "2"
blo "-48700,41800"
tm "HdlTextNumberMgr"
)
]
)
)
*96 (Net
uid 20139,0
decl (Decl
n "strobe40_i"
t "std_logic"
o 16
suid 241,0
)
declText (MLText
uid 20140,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "27000,45400,39800,46600"
st "strobe40_i         : std_logic
"
)
)
*97 (PortIoIn
uid 20141,0
shape (CompositeShape
uid 20142,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20143,0
sl 0
ro 270
xt "-60000,47625,-58500,48375"
)
(Line
uid 20144,0
sl 0
ro 270
xt "-58500,48000,-58000,48000"
pts [
"-58500,48000"
"-58000,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20145,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20146,0
va (VaSet
isHidden 1
)
xt "-65600,47500,-61000,48500"
st "strobe40_i"
ju 2
blo "-61000,48300"
tm "WireNameMgr"
)
)
)
*98 (Net
uid 20147,0
decl (Decl
n "dclk_mode40"
t "std_logic"
o 45
suid 242,0
)
declText (MLText
uid 20148,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "27000,45400,44000,46600"
st "signal dclk_mode40        : std_logic
"
)
)
*99 (Net
uid 20169,0
decl (Decl
n "dclk_ddr_d1"
t "std_logic"
o 41
suid 243,0
)
declText (MLText
uid 20170,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "27000,45400,43700,46600"
st "signal dclk_ddr_d1        : std_logic
"
)
)
*100 (Net
uid 20179,0
decl (Decl
n "dclk_ddr_d2"
t "std_logic"
o 42
suid 244,0
)
declText (MLText
uid 20180,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "27000,45400,43700,46600"
st "signal dclk_ddr_d2        : std_logic
"
)
)
*101 (Net
uid 26369,0
decl (Decl
n "bco"
t "std_logic"
o 34
suid 274,0
)
declText (MLText
uid 26370,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-16000,36400,-1300,37600"
st "signal bco                : std_logic
"
)
)
*102 (Net
uid 26373,0
decl (Decl
n "bco_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 18
suid 275,0
)
declText (MLText
uid 26374,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-16000,36400,10500,37600"
st "bco_po             : std_logic -- CLK (J33.3) CLKL (J26.C4)
"
)
)
*103 (Net
uid 26375,0
decl (Decl
n "bco_no"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 17
suid 276,0
)
declText (MLText
uid 26376,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-16000,36400,11700,37600"
st "bco_no             : std_logic -- CLKB (J33.4) CLKLB (J26.D4)
"
)
)
*104 (SaComponent
uid 26377,0
optionalChildren [
*105 (CptPort
uid 26386,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26387,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,17625,48000,18375"
)
tg (CPTG
uid 26388,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26389,0
va (VaSet
)
xt "49000,17500,49200,18500"
st "I"
blo "49000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
*106 (CptPort
uid 26390,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26391,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,18625,52750,19375"
)
tg (CPTG
uid 26392,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26393,0
va (VaSet
)
xt "49800,18500,51000,19500"
st "OB"
ju 2
blo "51000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*107 (CptPort
uid 26394,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26395,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,17625,52750,18375"
)
tg (CPTG
uid 26396,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26397,0
va (VaSet
)
xt "50400,17500,51000,18500"
st "O"
ju 2
blo "51000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
]
shape (Rectangle
uid 26378,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "48000,17000,52000,20000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 26379,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*108 (Text
uid 26380,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "48250,19000,50850,20000"
st "unisim"
blo "48250,19800"
tm "BdLibraryNameMgr"
)
*109 (Text
uid 26381,0
va (VaSet
font "helvetica,8,1"
)
xt "48250,20000,51750,21000"
st "OBUFDS"
blo "48250,20800"
tm "CptNameMgr"
)
*110 (Text
uid 26382,0
va (VaSet
font "helvetica,8,1"
)
xt "48250,21000,50350,22000"
st "Uob0"
blo "48250,21800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 26383,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 26384,0
text (MLText
uid 26385,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "48000,15400,69000,17000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*111 (Net
uid 26406,0
decl (Decl
n "com"
t "std_logic"
posAdd 0
o 38
suid 278,0
)
declText (MLText
uid 26407,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-16000,36400,-1000,37600"
st "signal com                : std_logic
"
)
)
*112 (Net
uid 26408,0
decl (Decl
n "dbg_com_o"
t "std_logic"
o 21
suid 279,0
)
declText (MLText
uid 26409,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-16000,36400,-2300,37600"
st "dbg_com_o          : std_logic
"
)
)
*113 (PortIoOut
uid 26410,0
shape (CompositeShape
uid 26411,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26412,0
sl 0
ro 270
xt "59500,18625,61000,19375"
)
(Line
uid 26413,0
sl 0
ro 270
xt "59000,19000,59500,19000"
pts [
"59000,19000"
"59500,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26414,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26415,0
va (VaSet
isHidden 1
)
xt "62000,18500,65000,19500"
st "com_no"
blo "62000,19300"
tm "WireNameMgr"
)
)
)
*114 (PortIoOut
uid 26416,0
shape (CompositeShape
uid 26417,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26418,0
sl 0
ro 270
xt "59500,17625,61000,18375"
)
(Line
uid 26419,0
sl 0
ro 270
xt "59000,18000,59500,18000"
pts [
"59000,18000"
"59500,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26420,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26421,0
va (VaSet
isHidden 1
)
xt "62000,17500,65000,18500"
st "com_po"
blo "62000,18300"
tm "WireNameMgr"
)
)
)
*115 (Net
uid 26434,0
decl (Decl
n "com_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 20
suid 280,0
)
declText (MLText
uid 26435,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-16000,36400,10800,37600"
st "com_po             : std_logic -- CLK (J33.3) CLKL (J26.C4)
"
)
)
*116 (Net
uid 26436,0
decl (Decl
n "com_no"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 19
suid 281,0
)
declText (MLText
uid 26437,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-16000,36400,12000,37600"
st "com_no             : std_logic -- CLKB (J33.4) CLKLB (J26.D4)
"
)
)
*117 (SaComponent
uid 26438,0
optionalChildren [
*118 (CptPort
uid 26447,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26448,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,27625,48000,28375"
)
tg (CPTG
uid 26449,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26450,0
va (VaSet
)
xt "49000,27500,49200,28500"
st "I"
blo "49000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
*119 (CptPort
uid 26451,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26452,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,28625,52750,29375"
)
tg (CPTG
uid 26453,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26454,0
va (VaSet
)
xt "49800,28500,51000,29500"
st "OB"
ju 2
blo "51000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*120 (CptPort
uid 26455,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26456,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,27625,52750,28375"
)
tg (CPTG
uid 26457,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26458,0
va (VaSet
)
xt "50400,27500,51000,28500"
st "O"
ju 2
blo "51000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
]
shape (Rectangle
uid 26439,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "48000,27000,52000,30000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 26440,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*121 (Text
uid 26441,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "48250,29000,50850,30000"
st "unisim"
blo "48250,29800"
tm "BdLibraryNameMgr"
)
*122 (Text
uid 26442,0
va (VaSet
font "helvetica,8,1"
)
xt "48250,30000,51750,31000"
st "OBUFDS"
blo "48250,30800"
tm "CptNameMgr"
)
*123 (Text
uid 26443,0
va (VaSet
font "helvetica,8,1"
)
xt "48250,31000,50350,32000"
st "Uob1"
blo "48250,31800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 26444,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 26445,0
text (MLText
uid 26446,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "48000,25400,69000,27000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*124 (SaComponent
uid 26459,0
optionalChildren [
*125 (CptPort
uid 26468,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26469,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,48625,48000,49375"
)
tg (CPTG
uid 26470,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26471,0
va (VaSet
)
xt "49000,48500,49200,49500"
st "I"
blo "49000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
*126 (CptPort
uid 26472,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26473,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,49625,52750,50375"
)
tg (CPTG
uid 26474,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26475,0
va (VaSet
)
xt "49800,49500,51000,50500"
st "OB"
ju 2
blo "51000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*127 (CptPort
uid 26476,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26477,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,48625,52750,49375"
)
tg (CPTG
uid 26478,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26479,0
va (VaSet
)
xt "50400,48500,51000,49500"
st "O"
ju 2
blo "51000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
]
shape (Rectangle
uid 26460,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "48000,48000,52000,51000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 26461,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*128 (Text
uid 26462,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "48250,50000,50850,51000"
st "unisim"
blo "48250,50800"
tm "BdLibraryNameMgr"
)
*129 (Text
uid 26463,0
va (VaSet
font "helvetica,8,1"
)
xt "48250,51000,51750,52000"
st "OBUFDS"
blo "48250,51800"
tm "CptNameMgr"
)
*130 (Text
uid 26464,0
va (VaSet
font "helvetica,8,1"
)
xt "48250,52000,50350,53000"
st "Uob3"
blo "48250,52800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 26465,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 26466,0
text (MLText
uid 26467,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "48000,46400,69000,48000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*131 (PortIoOut
uid 26480,0
shape (CompositeShape
uid 26481,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26482,0
sl 0
ro 270
xt "59500,49625,61000,50375"
)
(Line
uid 26483,0
sl 0
ro 270
xt "59000,50000,59500,50000"
pts [
"59000,50000"
"59500,50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26484,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26485,0
va (VaSet
isHidden 1
)
xt "62000,49500,65000,50500"
st "dclk_no"
blo "62000,50300"
tm "WireNameMgr"
)
)
)
*132 (PortIoOut
uid 26486,0
shape (CompositeShape
uid 26487,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26488,0
sl 0
ro 270
xt "59500,48625,61000,49375"
)
(Line
uid 26489,0
sl 0
ro 270
xt "59000,49000,59500,49000"
pts [
"59000,49000"
"59500,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26490,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26491,0
va (VaSet
isHidden 1
)
xt "62000,48500,65000,49500"
st "dclk_po"
blo "62000,49300"
tm "WireNameMgr"
)
)
)
*133 (Net
uid 26510,0
decl (Decl
n "dclk"
t "std_logic"
o 40
suid 284,0
)
declText (MLText
uid 26511,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-16000,36400,-1300,37600"
st "signal dclk               : std_logic
"
)
)
*134 (Net
uid 26512,0
decl (Decl
n "dclk_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 25
suid 285,0
)
declText (MLText
uid 26513,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-16000,36400,10500,37600"
st "dclk_po            : std_logic -- CLK (J33.3) CLKL (J26.C4)
"
)
)
*135 (Net
uid 26514,0
decl (Decl
n "dclk_no"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 24
suid 286,0
)
declText (MLText
uid 26515,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-16000,36400,11700,37600"
st "dclk_no            : std_logic -- CLKB (J33.4) CLKLB (J26.D4)
"
)
)
*136 (SaComponent
uid 26516,0
optionalChildren [
*137 (CptPort
uid 26525,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26526,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,38625,48000,39375"
)
tg (CPTG
uid 26527,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26528,0
va (VaSet
)
xt "49000,38500,49200,39500"
st "I"
blo "49000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
*138 (CptPort
uid 26529,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26530,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,39625,52750,40375"
)
tg (CPTG
uid 26531,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26532,0
va (VaSet
)
xt "49800,39500,51000,40500"
st "OB"
ju 2
blo "51000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*139 (CptPort
uid 26533,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26534,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,38625,52750,39375"
)
tg (CPTG
uid 26535,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26536,0
va (VaSet
)
xt "50400,38500,51000,39500"
st "O"
ju 2
blo "51000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
]
shape (Rectangle
uid 26517,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "48000,38000,52000,41000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 26518,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*140 (Text
uid 26519,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "48250,40000,50850,41000"
st "unisim"
blo "48250,40800"
tm "BdLibraryNameMgr"
)
*141 (Text
uid 26520,0
va (VaSet
font "helvetica,8,1"
)
xt "48250,41000,51750,42000"
st "OBUFDS"
blo "48250,41800"
tm "CptNameMgr"
)
*142 (Text
uid 26521,0
va (VaSet
font "helvetica,8,1"
)
xt "48250,42000,50350,43000"
st "Uob2"
blo "48250,42800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 26522,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 26523,0
text (MLText
uid 26524,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "48000,36400,69000,38000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*143 (PortIoOut
uid 26537,0
shape (CompositeShape
uid 26538,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26539,0
sl 0
ro 270
xt "59500,39625,61000,40375"
)
(Line
uid 26540,0
sl 0
ro 270
xt "59000,40000,59500,40000"
pts [
"59000,40000"
"59500,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26541,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26542,0
va (VaSet
isHidden 1
)
xt "62000,39500,64500,40500"
st "l1r_no"
blo "62000,40300"
tm "WireNameMgr"
)
)
)
*144 (PortIoOut
uid 26543,0
shape (CompositeShape
uid 26544,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26545,0
sl 0
ro 270
xt "59500,38625,61000,39375"
)
(Line
uid 26546,0
sl 0
ro 270
xt "59000,39000,59500,39000"
pts [
"59000,39000"
"59500,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26547,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26548,0
va (VaSet
isHidden 1
)
xt "62000,38500,64500,39500"
st "l1r_po"
blo "62000,39300"
tm "WireNameMgr"
)
)
)
*145 (Net
uid 26567,0
decl (Decl
n "l1r"
t "std_logic"
o 46
suid 289,0
)
declText (MLText
uid 26568,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-16000,36400,-1700,37600"
st "signal l1r                : std_logic
"
)
)
*146 (SaComponent
uid 26573,0
optionalChildren [
*147 (CptPort
uid 26582,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26583,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,60625,48000,61375"
)
tg (CPTG
uid 26584,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26585,0
va (VaSet
)
xt "49000,60500,49200,61500"
st "I"
blo "49000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
*148 (CptPort
uid 26586,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26587,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,61625,52750,62375"
)
tg (CPTG
uid 26588,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26589,0
va (VaSet
)
xt "49800,61500,51000,62500"
st "OB"
ju 2
blo "51000,62300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*149 (CptPort
uid 26590,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26591,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,60625,52750,61375"
)
tg (CPTG
uid 26592,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26593,0
va (VaSet
)
xt "50400,60500,51000,61500"
st "O"
ju 2
blo "51000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
]
shape (Rectangle
uid 26574,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "48000,60000,52000,63000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 26575,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*150 (Text
uid 26576,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "48250,62000,50850,63000"
st "unisim"
blo "48250,62800"
tm "BdLibraryNameMgr"
)
*151 (Text
uid 26577,0
va (VaSet
font "helvetica,8,1"
)
xt "48250,63000,51750,64000"
st "OBUFDS"
blo "48250,63800"
tm "CptNameMgr"
)
*152 (Text
uid 26578,0
va (VaSet
font "helvetica,8,1"
)
xt "48250,64000,50350,65000"
st "Uob4"
blo "48250,64800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 26579,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 26580,0
text (MLText
uid 26581,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "48000,58400,69000,60000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*153 (PortIoOut
uid 26594,0
shape (CompositeShape
uid 26595,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26596,0
sl 0
ro 270
xt "59500,60625,61000,61375"
)
(Line
uid 26597,0
sl 0
ro 270
xt "59000,61000,59500,61000"
pts [
"59000,61000"
"59500,61000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26598,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26599,0
va (VaSet
isHidden 1
)
xt "62000,60500,65300,61500"
st "reset_po"
blo "62000,61300"
tm "WireNameMgr"
)
)
)
*154 (PortIoOut
uid 26600,0
shape (CompositeShape
uid 26601,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26602,0
sl 0
ro 270
xt "59500,61625,61000,62375"
)
(Line
uid 26603,0
sl 0
ro 270
xt "59000,62000,59500,62000"
pts [
"59000,62000"
"59500,62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26604,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26605,0
va (VaSet
isHidden 1
)
xt "62000,61500,65300,62500"
st "reset_no"
blo "62000,62300"
tm "WireNameMgr"
)
)
)
*155 (Net
uid 26652,0
decl (Decl
n "reset"
t "std_logic"
o 50
suid 294,0
)
declText (MLText
uid 26653,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-16000,36400,-1500,37600"
st "signal reset              : std_logic
"
)
)
*156 (Net
uid 26662,0
decl (Decl
n "dbg_l1r_o"
t "std_logic"
o 22
suid 295,0
)
declText (MLText
uid 26663,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-16000,36400,-3000,37600"
st "dbg_l1r_o          : std_logic
"
)
)
*157 (Net
uid 26672,0
decl (Decl
n "dbg_reset_o"
t "std_logic"
o 23
suid 296,0
)
declText (MLText
uid 26673,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-16000,36400,-2800,37600"
st "dbg_reset_o        : std_logic
"
)
)
*158 (Net
uid 26674,0
decl (Decl
n "reset_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 29
suid 297,0
)
declText (MLText
uid 26675,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-16000,36400,10300,37600"
st "reset_po           : std_logic -- CLK (J33.3) CLKL (J26.C4)
"
)
)
*159 (Net
uid 26676,0
decl (Decl
n "reset_no"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 28
suid 298,0
)
declText (MLText
uid 26677,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-16000,36400,11500,37600"
st "reset_no           : std_logic -- CLKB (J33.4) CLKLB (J26.D4)
"
)
)
*160 (PortIoIn
uid 26738,0
shape (CompositeShape
uid 26739,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26740,0
sl 0
ro 270
xt "7000,40625,8500,41375"
)
(Line
uid 26741,0
sl 0
ro 270
xt "8500,41000,9000,41000"
pts [
"8500,41000"
"9000,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26742,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26743,0
va (VaSet
isHidden 1
)
xt "-900,40500,6000,41500"
st "rawcom_en_l1r_i"
ju 2
blo "6000,41300"
tm "WireNameMgr"
)
)
)
*161 (Net
uid 26766,0
decl (Decl
n "HI"
t "std_logic"
preAdd 0
posAdd 0
o 32
suid 310,0
)
declText (MLText
uid 26767,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-16000,36400,-1500,37600"
st "signal HI                 : std_logic
"
)
)
*162 (SaComponent
uid 26919,0
optionalChildren [
*163 (CptPort
uid 26928,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26929,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,75625,48000,76375"
)
tg (CPTG
uid 26930,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26931,0
va (VaSet
)
xt "49000,75500,49600,76500"
st "O"
blo "49000,76300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*164 (CptPort
uid 26932,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26933,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,75625,52750,76375"
)
tg (CPTG
uid 26934,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26935,0
va (VaSet
)
xt "50800,75500,51000,76500"
st "I"
ju 2
blo "51000,76300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*165 (CptPort
uid 26936,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26937,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,76625,52750,77375"
)
tg (CPTG
uid 26938,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26939,0
va (VaSet
)
xt "50200,76500,51000,77500"
st "IB"
ju 2
blo "51000,77300"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 26920,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "48000,75000,52000,78000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 26921,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*166 (Text
uid 26922,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "48450,77000,51050,78000"
st "unisim"
blo "48450,77800"
tm "BdLibraryNameMgr"
)
*167 (Text
uid 26923,0
va (VaSet
font "helvetica,8,1"
)
xt "48450,78000,51550,79000"
st "IBUFDS"
blo "48450,78800"
tm "CptNameMgr"
)
*168 (Text
uid 26924,0
va (VaSet
font "helvetica,8,1"
)
xt "48450,79000,50750,80000"
st "Uibd2"
blo "48450,79800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 26925,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 26926,0
text (MLText
uid 26927,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "44000,71000,68000,75000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = TRUE           ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string  )  
IOSTANDARD       = \"LVDS_25\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*169 (PortIoIn
uid 26967,0
shape (CompositeShape
uid 26968,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26969,0
sl 0
ro 90
xt "59500,76625,61000,77375"
)
(Line
uid 26970,0
sl 0
ro 90
xt "59000,77000,59500,77000"
pts [
"59500,77000"
"59000,77000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26971,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26972,0
va (VaSet
isHidden 1
)
xt "62000,76500,64900,77500"
st "dat0_ni"
blo "62000,77300"
tm "WireNameMgr"
)
)
)
*170 (PortIoIn
uid 26979,0
shape (CompositeShape
uid 26980,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26981,0
sl 0
ro 90
xt "59500,75625,61000,76375"
)
(Line
uid 26982,0
sl 0
ro 90
xt "59000,76000,59500,76000"
pts [
"59500,76000"
"59000,76000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26983,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26984,0
va (VaSet
isHidden 1
)
xt "62000,75500,64900,76500"
st "dat0_pi"
blo "62000,76300"
tm "WireNameMgr"
)
)
)
*171 (Net
uid 27019,0
decl (Decl
n "dat0_pi"
t "std_logic"
eolc "ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)"
o 4
suid 317,0
)
declText (MLText
uid 27020,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-16000,33000,17800,34200"
st "dat0_pi            : std_logic -- ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)
"
)
)
*172 (Net
uid 27021,0
decl (Decl
n "dat0_ni"
t "std_logic"
eolc "ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)"
o 3
suid 318,0
)
declText (MLText
uid 27022,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-16000,33000,19700,34200"
st "dat0_ni            : std_logic -- ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)
"
)
)
*173 (SaComponent
uid 27023,0
optionalChildren [
*174 (CptPort
uid 27032,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27033,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,80625,48000,81375"
)
tg (CPTG
uid 27034,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27035,0
va (VaSet
)
xt "49000,80500,49600,81500"
st "O"
blo "49000,81300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*175 (CptPort
uid 27036,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27037,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,80625,52750,81375"
)
tg (CPTG
uid 27038,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 27039,0
va (VaSet
)
xt "50800,80500,51000,81500"
st "I"
ju 2
blo "51000,81300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*176 (CptPort
uid 27040,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27041,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,81625,52750,82375"
)
tg (CPTG
uid 27042,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 27043,0
va (VaSet
)
xt "50200,81500,51000,82500"
st "IB"
ju 2
blo "51000,82300"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 27024,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "48000,80000,52000,83000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 27025,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*177 (Text
uid 27026,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "48450,82000,51050,83000"
st "unisim"
blo "48450,82800"
tm "BdLibraryNameMgr"
)
*178 (Text
uid 27027,0
va (VaSet
font "helvetica,8,1"
)
xt "48450,83000,51550,84000"
st "IBUFDS"
blo "48450,83800"
tm "CptNameMgr"
)
*179 (Text
uid 27028,0
va (VaSet
font "helvetica,8,1"
)
xt "48450,84000,50750,85000"
st "Uibd3"
blo "48450,84800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 27029,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 27030,0
text (MLText
uid 27031,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "44000,76000,68000,80000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = TRUE           ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string  )  
IOSTANDARD       = \"LVDS_25\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*180 (PortIoIn
uid 27044,0
shape (CompositeShape
uid 27045,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 27046,0
sl 0
ro 90
xt "59500,80625,61000,81375"
)
(Line
uid 27047,0
sl 0
ro 90
xt "59000,81000,59500,81000"
pts [
"59500,81000"
"59000,81000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27048,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27049,0
va (VaSet
isHidden 1
)
xt "62000,80500,64900,81500"
st "dat1_pi"
blo "62000,81300"
tm "WireNameMgr"
)
)
)
*181 (PortIoIn
uid 27050,0
shape (CompositeShape
uid 27051,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 27052,0
sl 0
ro 90
xt "59500,81625,61000,82375"
)
(Line
uid 27053,0
sl 0
ro 90
xt "59000,82000,59500,82000"
pts [
"59500,82000"
"59000,82000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27054,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27055,0
va (VaSet
isHidden 1
)
xt "62000,81500,64900,82500"
st "dat1_ni"
blo "62000,82300"
tm "WireNameMgr"
)
)
)
*182 (Net
uid 27074,0
decl (Decl
n "dat1_pi"
t "std_logic"
eolc "ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)"
o 6
suid 321,0
)
declText (MLText
uid 27075,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-16000,33000,17800,34200"
st "dat1_pi            : std_logic -- ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)
"
)
)
*183 (Net
uid 27076,0
decl (Decl
n "dat1_ni"
t "std_logic"
eolc "ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)"
o 5
suid 322,0
)
declText (MLText
uid 27077,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-16000,33000,19700,34200"
st "dat1_ni            : std_logic -- ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)
"
)
)
*184 (PortIoOut
uid 27086,0
shape (CompositeShape
uid 27087,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 27088,0
sl 0
ro 90
xt "-23000,80625,-21500,81375"
)
(Line
uid 27089,0
sl 0
ro 90
xt "-21500,81000,-21000,81000"
pts [
"-21000,81000"
"-21500,81000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27090,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27091,0
va (VaSet
isHidden 1
)
xt "-27900,80500,-24000,81500"
st "rx_strm_o"
ju 2
blo "-24000,81300"
tm "WireNameMgr"
)
)
)
*185 (PortIoIn
uid 27102,0
shape (CompositeShape
uid 27103,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 27104,0
sl 0
ro 270
xt "7000,19625,8500,20375"
)
(Line
uid 27105,0
sl 0
ro 270
xt "8500,20000,9000,20000"
pts [
"8500,20000"
"9000,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27106,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27107,0
va (VaSet
isHidden 1
)
xt "-1400,19500,6000,20500"
st "rawcom_en_com_i"
ju 2
blo "6000,20300"
tm "WireNameMgr"
)
)
)
*186 (PortIoIn
uid 27120,0
shape (CompositeShape
uid 27121,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 27122,0
sl 0
ro 270
xt "7000,62625,8500,63375"
)
(Line
uid 27123,0
sl 0
ro 270
xt "8500,63000,9000,63000"
pts [
"8500,63000"
"9000,63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27124,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27125,0
va (VaSet
isHidden 1
)
xt "-900,62500,6000,63500"
st "rawcom_en_rst_i"
ju 2
blo "6000,63300"
tm "WireNameMgr"
)
)
)
*187 (Net
uid 27273,0
decl (Decl
n "l1r_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 27
suid 324,0
)
declText (MLText
uid 27274,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-16000,33000,10100,34200"
st "l1r_po             : std_logic -- CLK (J33.3) CLKL (J26.C4)
"
)
)
*188 (Net
uid 27275,0
decl (Decl
n "l1r_no"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 26
suid 325,0
)
declText (MLText
uid 27276,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-16000,33000,11300,34200"
st "l1r_no             : std_logic -- CLKB (J33.4) CLKLB (J26.D4)
"
)
)
*189 (PortIoOut
uid 27428,0
shape (CompositeShape
uid 27429,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 27430,0
sl 0
ro 270
xt "44500,19625,46000,20375"
)
(Line
uid 27431,0
sl 0
ro 270
xt "44000,20000,44500,20000"
pts [
"44000,20000"
"44500,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27432,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27433,0
va (VaSet
isHidden 1
)
xt "47000,19500,51500,20500"
st "dbg_com_o"
blo "47000,20300"
tm "WireNameMgr"
)
)
)
*190 (PortIoOut
uid 27434,0
shape (CompositeShape
uid 27435,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 27436,0
sl 0
ro 270
xt "44500,40625,46000,41375"
)
(Line
uid 27437,0
sl 0
ro 270
xt "44000,41000,44500,41000"
pts [
"44000,41000"
"44500,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27438,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27439,0
va (VaSet
isHidden 1
)
xt "47000,40500,51000,41500"
st "dbg_l1r_o"
blo "47000,41300"
tm "WireNameMgr"
)
)
)
*191 (PortIoOut
uid 27440,0
shape (CompositeShape
uid 27441,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 27442,0
sl 0
ro 270
xt "44500,62625,46000,63375"
)
(Line
uid 27443,0
sl 0
ro 270
xt "44000,63000,44500,63000"
pts [
"44000,63000"
"44500,63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27444,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27445,0
va (VaSet
isHidden 1
)
xt "47000,62500,52300,63500"
st "dbg_reset_o"
blo "47000,63300"
tm "WireNameMgr"
)
)
)
*192 (Net
uid 27593,0
decl (Decl
n "rawcom_en_com_i"
t "std_logic"
o 9
suid 327,0
)
declText (MLText
uid 27594,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-16000,33000,-900,34200"
st "rawcom_en_com_i    : std_logic
"
)
)
*193 (Net
uid 27595,0
decl (Decl
n "rawcom_en_l1r_i"
t "std_logic"
o 10
suid 328,0
)
declText (MLText
uid 27596,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-16000,33000,-1600,34200"
st "rawcom_en_l1r_i    : std_logic
"
)
)
*194 (Net
uid 27597,0
decl (Decl
n "rawcom_en_rst_i"
t "std_logic"
o 11
suid 329,0
)
declText (MLText
uid 27598,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-16000,33000,-1800,34200"
st "rawcom_en_rst_i    : std_logic
"
)
)
*195 (PortIoIn
uid 28155,0
shape (CompositeShape
uid 28156,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 28157,0
sl 0
ro 270
xt "-17000,-13375,-15500,-12625"
)
(Line
uid 28158,0
sl 0
ro 270
xt "-15500,-13000,-15000,-13000"
pts [
"-15500,-13000"
"-15000,-13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 28159,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28160,0
va (VaSet
isHidden 1
)
xt "-20200,-13500,-18000,-12500"
st "com_i"
ju 2
blo "-18000,-12700"
tm "WireNameMgr"
)
)
)
*196 (PortIoIn
uid 28161,0
shape (CompositeShape
uid 28162,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 28163,0
sl 0
ro 270
xt "-17000,1625,-15500,2375"
)
(Line
uid 28164,0
sl 0
ro 270
xt "-15500,2000,-15000,2000"
pts [
"-15500,2000"
"-15000,2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 28165,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28166,0
va (VaSet
isHidden 1
)
xt "-21500,1500,-18000,2500"
st "rawcom_i"
ju 2
blo "-18000,2300"
tm "WireNameMgr"
)
)
)
*197 (MWC
uid 28167,0
optionalChildren [
*198 (CptPort
uid 28176,0
optionalChildren [
*199 (Line
uid 28180,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-3000,-14000,-2000,-14000"
pts [
"-2000,-14000"
"-3000,-14000"
]
)
*200 (Property
uid 28181,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 28177,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-2000,-14375,-1250,-13625"
)
tg (CPTG
uid 28178,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28179,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-781,-14658,1219,-13758"
st "dout"
ju 2
blo "1219,-13958"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 39
)
)
)
*201 (CptPort
uid 28182,0
optionalChildren [
*202 (Line
uid 28186,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-8000,-15000,-6999,-15000"
pts [
"-8000,-15000"
"-6999,-15000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 28183,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-8750,-15375,-8000,-14625"
)
tg (CPTG
uid 28184,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28185,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-11115,-15706,-9115,-14806"
st "din0"
blo "-11115,-15006"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic"
o 49
)
)
)
*203 (CptPort
uid 28187,0
optionalChildren [
*204 (Line
uid 28191,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-8000,-13000,-7000,-13000"
pts [
"-8000,-13000"
"-7000,-13000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 28188,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-8750,-13375,-8000,-12625"
)
tg (CPTG
uid 28189,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28190,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-11000,-13300,-9000,-12400"
st "din1"
blo "-11000,-12600"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic"
o 2
)
)
)
*205 (CommentGraphic
uid 28192,0
optionalChildren [
*206 (Property
uid 28194,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"-7000,-12000"
"-7000,-12000"
]
uid 28193,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "-7000,-12000,-7000,-12000"
)
oxt "7000,10000,7000,10000"
)
*207 (CommentGraphic
uid 28195,0
optionalChildren [
*208 (Property
uid 28197,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"-7000,-16000"
"-7000,-16000"
]
uid 28196,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "-7000,-16000,-7000,-16000"
)
oxt "7000,6000,7000,6000"
)
*209 (Grouping
uid 28198,0
optionalChildren [
*210 (CommentGraphic
uid 28200,0
shape (PolyLine2D
pts [
"-5000,-12000"
"-7000,-12000"
"-7000,-16000"
"-5000,-16000"
]
uid 28201,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-7000,-16000,-5000,-12000"
)
oxt "7000,6000,9000,10000"
)
*211 (CommentGraphic
uid 28202,0
shape (Arc2D
pts [
"-5000,-16000"
"-3000,-14000"
"-5000,-12000"
]
uid 28203,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-5000,-16000,-3000,-12000"
)
oxt "9000,6000,11000,10000"
)
]
shape (GroupingShape
uid 28199,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-7000,-16000,-3000,-12000"
)
oxt "7000,6000,11000,10000"
)
]
shape (Rectangle
uid 28168,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "-8000,-16000,-2000,-12000"
fos 1
)
showPorts 0
oxt "6000,6000,12000,10000"
ttg (MlTextGroup
uid 28169,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*212 (Text
uid 28170,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-6500,-13400,-1000,-12500"
st "moduleware"
blo "-6500,-12700"
)
*213 (Text
uid 28171,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-6500,-12500,-5000,-11600"
st "and"
blo "-6500,-11800"
)
*214 (Text
uid 28172,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-6500,-12500,-5000,-11600"
st "U_0"
blo "-6500,-11800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 28173,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 28174,0
text (MLText
uid 28175,0
va (VaSet
font "courier,8,0"
)
xt "-23000,-25100,-23000,-25100"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*215 (MWC
uid 28204,0
optionalChildren [
*216 (CptPort
uid 28213,0
optionalChildren [
*217 (Line
uid 28217,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-3000,1000,-2000,1000"
pts [
"-2000,1000"
"-3000,1000"
]
)
*218 (Property
uid 28218,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 28214,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-2000,625,-1250,1375"
)
tg (CPTG
uid 28215,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28216,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-781,342,1219,1242"
st "dout"
ju 2
blo "1219,1042"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 48
)
)
)
*219 (CptPort
uid 28219,0
optionalChildren [
*220 (Line
uid 28223,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-8000,0,-7000,0"
pts [
"-8000,0"
"-7000,0"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 28220,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-8750,-375,-8000,375"
)
tg (CPTG
uid 28221,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28222,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-11115,-706,-9115,194"
st "din0"
blo "-11115,-6"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic"
o 49
)
)
)
*221 (CptPort
uid 28224,0
optionalChildren [
*222 (Line
uid 28228,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-8000,2000,-7000,2000"
pts [
"-8000,2000"
"-7000,2000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 28225,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-8750,1625,-8000,2375"
)
tg (CPTG
uid 28226,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28227,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-11000,1700,-9000,2600"
st "din1"
blo "-11000,2400"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic"
o 12
)
)
)
*223 (CommentGraphic
uid 28229,0
optionalChildren [
*224 (Property
uid 28231,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"-7000,3000"
"-7000,3000"
]
uid 28230,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "-7000,3000,-7000,3000"
)
oxt "7000,10000,7000,10000"
)
*225 (CommentGraphic
uid 28232,0
optionalChildren [
*226 (Property
uid 28234,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"-7000,-1000"
"-7000,-1000"
]
uid 28233,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "-7000,-1000,-7000,-1000"
)
oxt "7000,6000,7000,6000"
)
*227 (Grouping
uid 28235,0
optionalChildren [
*228 (CommentGraphic
uid 28237,0
shape (PolyLine2D
pts [
"-5000,3000"
"-7000,3000"
"-7000,-1000"
"-5000,-1000"
]
uid 28238,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-7000,-1000,-5000,3000"
)
oxt "7000,6000,9000,10000"
)
*229 (CommentGraphic
uid 28239,0
shape (Arc2D
pts [
"-5000,-1000"
"-3000,1000"
"-5000,3000"
]
uid 28240,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-5000,-1000,-3000,3000"
)
oxt "9000,6000,11000,10000"
)
]
shape (GroupingShape
uid 28236,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-7000,-1000,-3000,3000"
)
oxt "7000,6000,11000,10000"
)
]
shape (Rectangle
uid 28205,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "-8000,-1000,-2000,3000"
fos 1
)
showPorts 0
oxt "6000,6000,12000,10000"
ttg (MlTextGroup
uid 28206,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*230 (Text
uid 28207,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-6500,1600,-1000,2500"
st "moduleware"
blo "-6500,2300"
)
*231 (Text
uid 28208,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-6500,2500,-5000,3400"
st "and"
blo "-6500,3200"
)
*232 (Text
uid 28209,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-6500,2500,-5000,3400"
st "U_4"
blo "-6500,3200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 28210,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 28211,0
text (MLText
uid 28212,0
va (VaSet
font "courier,8,0"
)
xt "-23000,-10100,-23000,-10100"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*233 (Net
uid 28279,0
decl (Decl
n "com_in"
t "std_logic"
o 39
suid 333,0
)
declText (MLText
uid 28280,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-14000,26000,1500,27200"
st "signal com_in             : std_logic
"
)
)
*234 (Net
uid 28281,0
decl (Decl
n "rawcom_in"
t "std_logic"
o 48
suid 334,0
)
declText (MLText
uid 28282,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-8000,66800,8300,68000"
st "signal rawcom_in          : std_logic
"
)
)
*235 (Net
uid 28283,0
decl (Decl
n "rawcom_i"
t "std_logic"
o 12
suid 335,0
)
declText (MLText
uid 28284,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-14000,26000,-900,27200"
st "rawcom_i           : std_logic
"
)
)
*236 (Net
uid 28285,0
decl (Decl
n "l1r_in"
t "std_logic"
o 47
suid 336,0
)
declText (MLText
uid 28286,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-14000,26000,800,27200"
st "signal l1r_in             : std_logic
"
)
)
*237 (Net
uid 28287,0
decl (Decl
n "reset_in"
t "std_logic"
o 51
suid 337,0
)
declText (MLText
uid 28288,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-14000,26000,1000,27200"
st "signal reset_in           : std_logic
"
)
)
*238 (PortIoIn
uid 28289,0
shape (CompositeShape
uid 28290,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 28291,0
sl 0
ro 270
xt "-17000,-8375,-15500,-7625"
)
(Line
uid 28292,0
sl 0
ro 270
xt "-15500,-8000,-15000,-8000"
pts [
"-15500,-8000"
"-15000,-8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 28293,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28294,0
va (VaSet
isHidden 1
)
xt "-19700,-8500,-18000,-7500"
st "l1r_i"
ju 2
blo "-18000,-7700"
tm "WireNameMgr"
)
)
)
*239 (MWC
uid 28295,0
optionalChildren [
*240 (CptPort
uid 28304,0
optionalChildren [
*241 (Line
uid 28308,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-3000,-9000,-2000,-9000"
pts [
"-2000,-9000"
"-3000,-9000"
]
)
*242 (Property
uid 28309,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 28305,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-2000,-9375,-1250,-8625"
)
tg (CPTG
uid 28306,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28307,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-781,-9658,1219,-8758"
st "dout"
ju 2
blo "1219,-8958"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 47
)
)
)
*243 (CptPort
uid 28310,0
optionalChildren [
*244 (Line
uid 28314,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-8000,-10000,-7000,-10000"
pts [
"-8000,-10000"
"-7000,-10000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 28311,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-8750,-10375,-8000,-9625"
)
tg (CPTG
uid 28312,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28313,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-11115,-10706,-9115,-9806"
st "din0"
blo "-11115,-10006"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic"
o 49
)
)
)
*245 (CptPort
uid 28315,0
optionalChildren [
*246 (Line
uid 28319,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-8000,-8000,-7000,-8000"
pts [
"-8000,-8000"
"-7000,-8000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 28316,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-8750,-8375,-8000,-7625"
)
tg (CPTG
uid 28317,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28318,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-11000,-8300,-9000,-7400"
st "din1"
blo "-11000,-7600"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic"
o 8
)
)
)
*247 (CommentGraphic
uid 28320,0
optionalChildren [
*248 (Property
uid 28322,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"-7000,-7000"
"-7000,-7000"
]
uid 28321,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "-7000,-7000,-7000,-7000"
)
oxt "7000,10000,7000,10000"
)
*249 (CommentGraphic
uid 28323,0
optionalChildren [
*250 (Property
uid 28325,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"-7000,-11000"
"-7000,-11000"
]
uid 28324,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "-7000,-11000,-7000,-11000"
)
oxt "7000,6000,7000,6000"
)
*251 (Grouping
uid 28326,0
optionalChildren [
*252 (CommentGraphic
uid 28328,0
shape (PolyLine2D
pts [
"-5000,-7000"
"-7000,-7000"
"-7000,-11000"
"-5000,-11000"
]
uid 28329,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-7000,-11000,-5000,-7000"
)
oxt "7000,6000,9000,10000"
)
*253 (CommentGraphic
uid 28330,0
shape (Arc2D
pts [
"-5000,-11000"
"-3000,-9000"
"-5000,-7000"
]
uid 28331,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-5000,-11000,-3000,-7000"
)
oxt "9000,6000,11000,10000"
)
]
shape (GroupingShape
uid 28327,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-7000,-11000,-3000,-7000"
)
oxt "7000,6000,11000,10000"
)
]
shape (Rectangle
uid 28296,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "-8000,-11000,-2000,-7000"
fos 1
)
showPorts 0
oxt "6000,6000,12000,10000"
ttg (MlTextGroup
uid 28297,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*254 (Text
uid 28298,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-6500,-8400,-1000,-7500"
st "moduleware"
blo "-6500,-7700"
)
*255 (Text
uid 28299,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-6500,-7500,-5000,-6600"
st "and"
blo "-6500,-6800"
)
*256 (Text
uid 28300,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-6500,-7500,-5000,-6600"
st "U_1"
blo "-6500,-6800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 28301,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 28302,0
text (MLText
uid 28303,0
va (VaSet
font "courier,8,0"
)
xt "-23000,-20100,-23000,-20100"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*257 (PortIoIn
uid 28350,0
shape (CompositeShape
uid 28351,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 28352,0
sl 0
ro 270
xt "-17000,-3375,-15500,-2625"
)
(Line
uid 28353,0
sl 0
ro 270
xt "-15500,-3000,-15000,-3000"
pts [
"-15500,-3000"
"-15000,-3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 28354,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28355,0
va (VaSet
isHidden 1
)
xt "-20500,-3500,-18000,-2500"
st "reset_i"
ju 2
blo "-18000,-2700"
tm "WireNameMgr"
)
)
)
*258 (MWC
uid 28356,0
optionalChildren [
*259 (CptPort
uid 28365,0
optionalChildren [
*260 (Line
uid 28369,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-3000,-4000,-2000,-4000"
pts [
"-2000,-4000"
"-3000,-4000"
]
)
*261 (Property
uid 28370,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 28366,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-2000,-4375,-1250,-3625"
)
tg (CPTG
uid 28367,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28368,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-781,-4658,1219,-3758"
st "dout"
ju 2
blo "1219,-3958"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 51
)
)
)
*262 (CptPort
uid 28371,0
optionalChildren [
*263 (Line
uid 28375,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-8000,-5000,-7000,-5000"
pts [
"-8000,-5000"
"-7000,-5000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 28372,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-8750,-5375,-8000,-4625"
)
tg (CPTG
uid 28373,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28374,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-11115,-5706,-9115,-4806"
st "din0"
blo "-11115,-5006"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic"
o 49
)
)
)
*264 (CptPort
uid 28376,0
optionalChildren [
*265 (Line
uid 28380,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-8000,-3000,-7000,-3000"
pts [
"-8000,-3000"
"-7000,-3000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 28377,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-8750,-3375,-8000,-2625"
)
tg (CPTG
uid 28378,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28379,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-11000,-3300,-9000,-2400"
st "din1"
blo "-11000,-2600"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic"
o 14
)
)
)
*266 (CommentGraphic
uid 28381,0
optionalChildren [
*267 (Property
uid 28383,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"-7000,-2000"
"-7000,-2000"
]
uid 28382,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "-7000,-2000,-7000,-2000"
)
oxt "7000,10000,7000,10000"
)
*268 (CommentGraphic
uid 28384,0
optionalChildren [
*269 (Property
uid 28386,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"-7000,-6000"
"-7000,-6000"
]
uid 28385,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "-7000,-6000,-7000,-6000"
)
oxt "7000,6000,7000,6000"
)
*270 (Grouping
uid 28387,0
optionalChildren [
*271 (CommentGraphic
uid 28389,0
shape (PolyLine2D
pts [
"-5000,-2000"
"-7000,-2000"
"-7000,-6000"
"-5000,-6000"
]
uid 28390,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-7000,-6000,-5000,-2000"
)
oxt "7000,6000,9000,10000"
)
*272 (CommentGraphic
uid 28391,0
shape (Arc2D
pts [
"-5000,-6000"
"-3000,-4000"
"-5000,-2000"
]
uid 28392,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-5000,-6000,-3000,-2000"
)
oxt "9000,6000,11000,10000"
)
]
shape (GroupingShape
uid 28388,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-7000,-6000,-3000,-2000"
)
oxt "7000,6000,11000,10000"
)
]
shape (Rectangle
uid 28357,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "-8000,-6000,-2000,-2000"
fos 1
)
showPorts 0
oxt "6000,6000,12000,10000"
ttg (MlTextGroup
uid 28358,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*273 (Text
uid 28359,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-6500,-3400,-1000,-2500"
st "moduleware"
blo "-6500,-2700"
)
*274 (Text
uid 28360,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-6500,-2500,-5000,-1600"
st "and"
blo "-6500,-1800"
)
*275 (Text
uid 28361,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-6500,-2500,-5000,-1600"
st "U_2"
blo "-6500,-1800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 28362,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 28363,0
text (MLText
uid 28364,0
va (VaSet
font "courier,8,0"
)
xt "-23000,-15100,-23000,-15100"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*276 (Net
uid 28411,0
decl (Decl
n "com_i"
t "std_logic"
o 2
suid 340,0
)
declText (MLText
uid 28412,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-14000,26000,-1700,27200"
st "com_i              : std_logic
"
)
)
*277 (Net
uid 28413,0
decl (Decl
n "l1r_i"
t "std_logic"
o 8
suid 341,0
)
declText (MLText
uid 28414,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-14000,26000,-2400,27200"
st "l1r_i              : std_logic
"
)
)
*278 (Net
uid 28415,0
decl (Decl
n "reset_i"
t "std_logic"
o 14
suid 342,0
)
declText (MLText
uid 28416,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-14000,26000,-2200,27200"
st "reset_i            : std_logic
"
)
)
*279 (Net
uid 28663,0
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 13
suid 344,0
)
declText (MLText
uid 28664,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-14000,24800,-2200,27200"
st "-- registers
reg                : t_reg_bus
"
)
)
*280 (PortIoIn
uid 28675,0
shape (CompositeShape
uid 28676,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 28677,0
sl 0
ro 270
xt "-49000,16625,-47500,17375"
)
(Line
uid 28678,0
sl 0
ro 270
xt "-47500,17000,-47000,17000"
pts [
"-47500,17000"
"-47000,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 28679,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28680,0
va (VaSet
isHidden 1
)
xt "-51200,16500,-50000,17500"
st "reg"
ju 2
blo "-50000,17300"
tm "WireNameMgr"
)
)
)
*281 (PortIoIn
uid 28681,0
shape (CompositeShape
uid 28682,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 28683,0
sl 0
ro 270
xt "-23000,77625,-21500,78375"
)
(Line
uid 28684,0
sl 0
ro 270
xt "-21500,78000,-21000,78000"
pts [
"-21500,78000"
"-21000,78000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 28685,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28686,0
va (VaSet
isHidden 1
)
xt "-28700,77500,-24000,78500"
st "idelay_ctl_i"
ju 2
blo "-24000,78300"
tm "WireNameMgr"
)
)
)
*282 (PortIoOut
uid 28687,0
shape (CompositeShape
uid 28688,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 28689,0
sl 0
ro 90
xt "-23000,82625,-21500,83375"
)
(Line
uid 28690,0
sl 0
ro 90
xt "-21500,83000,-21000,83000"
pts [
"-21000,83000"
"-21500,83000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 28691,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28692,0
va (VaSet
isHidden 1
)
xt "-31600,82500,-24000,83500"
st "rx_link_idelayed_o"
ju 2
blo "-24000,83300"
tm "WireNameMgr"
)
)
)
*283 (SaComponent
uid 28699,0
optionalChildren [
*284 (CptPort
uid 28708,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28709,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,80625,28750,81375"
)
tg (CPTG
uid 28710,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28711,0
va (VaSet
)
xt "23400,80500,27000,81500"
st "ddrdata_i"
ju 2
blo "27000,81300"
)
)
thePort (LogicalPort
decl (Decl
n "ddrdata_i"
t "std_logic"
o 2
)
)
)
*285 (CptPort
uid 28712,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28713,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4250,74625,5000,75375"
)
tg (CPTG
uid 28714,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28715,0
va (VaSet
)
xt "6000,74500,7000,75500"
st "clk"
blo "6000,75300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*286 (CptPort
uid 28716,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28717,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4250,75625,5000,76375"
)
tg (CPTG
uid 28718,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28719,0
va (VaSet
)
xt "6000,75500,7000,76500"
st "rst"
blo "6000,76300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 6
)
)
)
*287 (CptPort
uid 28720,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28721,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4250,80625,5000,81375"
)
tg (CPTG
uid 28722,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28723,0
va (VaSet
)
xt "6000,80500,9900,81500"
st "stream0_o"
blo "6000,81300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stream0_o"
t "std_logic"
o 8
)
)
)
*288 (CptPort
uid 28724,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28725,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4250,81625,5000,82375"
)
tg (CPTG
uid 28726,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28727,0
va (VaSet
)
xt "6000,81500,9900,82500"
st "stream1_o"
blo "6000,82300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stream1_o"
t "std_logic"
o 9
)
)
)
*289 (CptPort
uid 28728,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28729,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4250,82625,5000,83375"
)
tg (CPTG
uid 28730,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28731,0
va (VaSet
)
xt "6000,82500,15900,83500"
st "dbg_ddrdata_idelayed_o"
blo "6000,83300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_ddrdata_idelayed_o"
t "std_logic"
o 7
)
)
)
*290 (CptPort
uid 28736,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28737,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4250,77625,5000,78375"
)
tg (CPTG
uid 28738,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28739,0
va (VaSet
)
xt "6000,77500,10700,78500"
st "idelay_ctl_i"
blo "6000,78300"
)
)
thePort (LogicalPort
decl (Decl
n "idelay_ctl_i"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 3
)
)
)
*291 (CptPort
uid 29827,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29828,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4250,85625,5000,86375"
)
tg (CPTG
uid 29829,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29830,0
va (VaSet
)
xt "6000,85500,11000,86500"
st "loopdata0_i"
blo "6000,86300"
)
)
thePort (LogicalPort
decl (Decl
n "loopdata0_i"
t "std_logic"
o 4
suid 15,0
)
)
)
*292 (CptPort
uid 29831,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29832,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4250,86625,5000,87375"
)
tg (CPTG
uid 29833,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29834,0
va (VaSet
)
xt "6000,86500,11000,87500"
st "loopdata1_i"
blo "6000,87300"
)
)
thePort (LogicalPort
decl (Decl
n "loopdata1_i"
t "std_logic"
o 5
suid 16,0
)
)
)
]
shape (Rectangle
uid 28700,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "5000,74000,28000,89000"
)
oxt "15000,16000,31000,26000"
ttg (MlTextGroup
uid 28701,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*293 (Text
uid 28702,0
va (VaSet
font "helvetica,8,1"
)
xt "11850,74000,13550,75000"
st "hsio"
blo "11850,74800"
tm "BdLibraryNameMgr"
)
*294 (Text
uid 28703,0
va (VaSet
font "helvetica,8,1"
)
xt "11850,75000,17350,76000"
st "idelay_block"
blo "11850,75800"
tm "CptNameMgr"
)
*295 (Text
uid 28704,0
va (VaSet
font "helvetica,8,1"
)
xt "11850,76000,16550,77000"
st "Uidelayblk"
blo "11850,76800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 28705,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 28706,0
text (MLText
uid 28707,0
va (VaSet
)
xt "7000,73000,22200,74000"
st "LINK_ID = i+LINK_ID_MIN    ( integer )  "
)
header ""
)
elements [
(GiElement
name "LINK_ID"
type "integer"
value "i+LINK_ID_MIN"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*296 (Net
uid 28784,0
decl (Decl
n "idelay_ctl_i"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 7
suid 345,0
)
declText (MLText
uid 28785,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-14000,29000,12100,33800"
st "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);
idelay_ctl_i       : t_idelay_ctl
"
)
)
*297 (Net
uid 28786,0
decl (Decl
n "rx_strm_o"
t "std_logic_vector"
b "(3 downto 0)"
o 31
suid 346,0
)
declText (MLText
uid 28787,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-14000,29000,8300,30200"
st "rx_strm_o          : std_logic_vector(3 downto 0)
"
)
)
*298 (Net
uid 28790,0
decl (Decl
n "rx_link_idelayed_o"
t "std_logic_vector"
b "(1 downto 0)"
o 30
suid 348,0
)
declText (MLText
uid 28791,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-14000,29000,9800,30200"
st "rx_link_idelayed_o : std_logic_vector(1 downto 0)
"
)
)
*299 (Frame
uid 28802,0
shape (RectFrame
uid 28803,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "-10000,72000,32000,91000"
)
title (TextAssociate
uid 28804,0
ps "TopLeftStrategy"
text (MLText
uid 28805,0
va (VaSet
font "charter,10,0"
)
xt "-10350,70400,6350,71600"
st "gdo1: FOR i IN 0 TO 1 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 28806,0
ps "TopLeftStrategy"
shape (Rectangle
uid 28807,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "-9500,72200,-8500,73800"
)
num (Text
uid 28808,0
va (VaSet
font "charter,10,0"
)
xt "-9300,72400,-8700,73600"
st "8"
blo "-9300,73400"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 28809,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*300 (Text
uid 28810,0
va (VaSet
font "charter,10,1"
)
xt "23000,91000,34200,92300"
st "Frame Declarations"
blo "23000,92000"
)
*301 (MLText
uid 28811,0
va (VaSet
font "charter,10,0"
)
xt "23000,92300,23000,92300"
tm "BdFrameDeclTextMgr"
)
]
)
lb "0"
rb "1"
)
*302 (Net
uid 28812,0
decl (Decl
n "rx_link"
t "std_logic_vector"
b "(1 downto 0)"
o 52
suid 350,0
)
declText (MLText
uid 28813,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-14000,26000,10400,27200"
st "signal rx_link            : std_logic_vector(1 downto 0)
"
)
)
*303 (HdlText
uid 29550,0
optionalChildren [
*304 (EmbeddedText
uid 29555,0
commentText (CommentText
uid 29556,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 29557,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-48000,26000,-11000,32000"
)
oxt "0,0,18000,5000"
text (MLText
uid 29558,0
va (VaSet
font "clean,8,0"
)
xt "-47800,26200,-19300,31800"
st "
-- eb1 1
bco_en <= reg(R_COM_ENA)(B_BCO_EN);
-- for compat reasons bco is inverted
bco_ddr <= 
  strobe40_i when (reg(R_COM_ENA)(B_BCO_INV) = '1') else
  not strobe40_i;


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 6000
visibleWidth 37000
)
)
)
]
shape (Rectangle
uid 29551,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-49000,25000,-10000,31000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 29552,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*305 (Text
uid 29553,0
va (VaSet
font "charter,8,0"
)
xt "-48700,25000,-47300,26000"
st "eb4"
blo "-48700,25800"
tm "HdlTextNameMgr"
)
*306 (Text
uid 29554,0
va (VaSet
font "charter,8,0"
)
xt "-48700,26000,-48200,27000"
st "4"
blo "-48700,26800"
tm "HdlTextNumberMgr"
)
]
)
)
*307 (MWC
uid 29559,0
optionalChildren [
*308 (CptPort
uid 29568,0
optionalChildren [
*309 (Line
uid 29573,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "3000,30000,4000,30000"
pts [
"3000,30000"
"4000,30000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 29569,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "2250,29625,3000,30375"
)
tg (CPTG
uid 29570,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29571,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,29500,1500,30400"
st "din"
blo "0,30200"
)
s (Text
uid 29572,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "0,30400,0,30400"
blo "0,30400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 35
)
)
)
*310 (CptPort
uid 29574,0
optionalChildren [
*311 (Line
uid 29579,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "7751,30000,8000,30000"
pts [
"8000,30000"
"7751,30000"
]
)
*312 (Circle
uid 29580,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "7001,29625,7751,30375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 29575,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "8000,29625,8750,30375"
)
tg (CPTG
uid 29576,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29577,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "9750,29500,11750,30400"
st "dout"
ju 2
blo "11750,30200"
)
s (Text
uid 29578,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "11750,30400,11750,30400"
ju 2
blo "11750,30400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 36
)
)
)
*313 (CommentGraphic
uid 29581,0
shape (CustomPolygon
pts [
"4000,28000"
"7000,30000"
"4000,32000"
"4000,28000"
]
uid 29582,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "4000,28000,7000,32000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 29560,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "3000,28000,8000,32000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 29561,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*314 (Text
uid 29562,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "5350,30200,10650,31200"
st "moduleware"
blo "5350,31000"
)
*315 (Text
uid 29563,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "5350,31100,6550,32100"
st "inv"
blo "5350,31900"
)
*316 (Text
uid 29564,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "5350,31200,6950,32200"
st "U_3"
blo "5350,32000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29565,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29566,0
text (MLText
uid 29567,0
va (VaSet
font "clean,8,0"
)
xt "0,9300,0,9300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*317 (Net
uid 29630,0
decl (Decl
n "bco_ddr"
t "std_logic"
o 35
suid 351,0
)
declText (MLText
uid 29631,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-74000,1000,-58200,2200"
st "signal bco_ddr            : std_logic
"
)
)
*318 (Net
uid 29632,0
decl (Decl
n "bco_ddr_n"
t "std_logic"
o 36
suid 352,0
)
declText (MLText
uid 29633,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-74000,1000,-57700,2200"
st "signal bco_ddr_n          : std_logic
"
)
)
*319 (HdlText
uid 30012,0
optionalChildren [
*320 (EmbeddedText
uid 30017,0
commentText (CommentText
uid 30018,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 30019,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-44000,-18000,-18000,-17000"
)
oxt "0,0,18000,5000"
text (MLText
uid 30020,0
va (VaSet
font "clean,8,0"
)
xt "-43800,-17800,-18300,-17000"
st "
rawout_en_n <= not reg(R_CONTROL1)(CTL_RAWOUT_EN);
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 1000
visibleWidth 26000
)
)
)
]
shape (Buf
uid 30013,0
ro 90
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-32000,-17000,-29000,-13000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 30014,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*321 (Text
uid 30015,0
va (VaSet
font "charter,8,0"
)
xt "-31700,-16000,-30300,-15000"
st "eb3"
blo "-31700,-15200"
tm "HdlTextNameMgr"
)
*322 (Text
uid 30016,0
va (VaSet
font "charter,8,0"
)
xt "-31700,-15000,-31200,-14000"
st "3"
blo "-31700,-14200"
tm "HdlTextNumberMgr"
)
]
)
)
*323 (Net
uid 30037,0
decl (Decl
n "rawout_en_n"
t "std_logic"
o 49
suid 355,0
)
declText (MLText
uid 30038,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "12000,14400,28600,15600"
st "signal rawout_en_n        : std_logic
"
)
)
*324 (Wire
uid 1347,0
shape (OrthoPolyLine
uid 1348,0
va (VaSet
vasetType 3
)
xt "8000,19000,24250,19000"
pts [
"8000,19000"
"24250,19000"
]
)
end &29
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1351,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1352,0
va (VaSet
)
xt "9000,18000,13000,19000"
st "rawcom_in"
blo "9000,18800"
tm "WireNameMgr"
)
)
on &234
)
*325 (Wire
uid 1365,0
shape (OrthoPolyLine
uid 1366,0
va (VaSet
vasetType 3
)
xt "8000,62000,24250,62000"
pts [
"8000,62000"
"24250,62000"
]
)
end &55
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1369,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1370,0
va (VaSet
)
xt "9000,61000,13000,62000"
st "rawcom_in"
blo "9000,61800"
tm "WireNameMgr"
)
)
on &234
)
*326 (Wire
uid 1423,0
shape (OrthoPolyLine
uid 1424,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,18000,24250,18000"
pts [
"8000,18000"
"24250,18000"
]
)
end &25
sat 16
eat 32
sty 1
sl "(R_COM_ENA)(15 DOWNTO 14)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1427,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1428,0
va (VaSet
)
xt "9000,17000,19400,18000"
st "reg(R_COM_ENA)(15:14)"
blo "9000,17800"
tm "WireNameMgr"
)
)
on &279
)
*327 (Wire
uid 1445,0
shape (OrthoPolyLine
uid 1446,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,64000,24250,64000"
pts [
"8000,64000"
"24250,64000"
]
)
end &49
sat 16
eat 32
sty 1
sl "(R_COM_ENA)(B_RST_INV)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1449,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1450,0
va (VaSet
)
xt "9000,63000,21800,64000"
st "reg(R_COM_ENA)(B_RST_INV)"
blo "9000,63800"
tm "WireNameMgr"
)
)
on &279
)
*328 (Wire
uid 1457,0
shape (OrthoPolyLine
uid 1458,0
va (VaSet
vasetType 3
)
xt "8000,17000,24250,17000"
pts [
"8000,17000"
"24250,17000"
]
)
end &26
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1463,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1464,0
va (VaSet
)
xt "9000,16000,11700,17000"
st "com_in"
blo "9000,16800"
tm "WireNameMgr"
)
)
on &233
)
*329 (Wire
uid 1669,0
shape (OrthoPolyLine
uid 1670,0
va (VaSet
vasetType 3
)
xt "-47000,12000,-37000,12000"
pts [
"-47000,12000"
"-37000,12000"
]
)
start &17
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1675,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1676,0
va (VaSet
)
xt "-46000,11000,-45000,12000"
st "clk"
blo "-46000,11800"
tm "WireNameMgr"
)
)
on &15
)
*330 (Wire
uid 1677,0
shape (OrthoPolyLine
uid 1678,0
va (VaSet
vasetType 3
)
xt "-47000,13000,-37000,13000"
pts [
"-47000,13000"
"-37000,13000"
]
)
start &18
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1683,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1684,0
va (VaSet
)
xt "-46000,12000,-45000,13000"
st "rst"
blo "-46000,12800"
tm "WireNameMgr"
)
)
on &16
)
*331 (Wire
uid 4744,0
shape (OrthoPolyLine
uid 4745,0
va (VaSet
vasetType 3
)
xt "21000,16000,24250,16000"
pts [
"21000,16000"
"24250,16000"
]
)
end &24
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4748,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4749,0
va (VaSet
)
xt "22000,15000,23000,16000"
st "rst"
blo "22000,15800"
tm "WireNameMgr"
)
)
on &16
)
*332 (Wire
uid 4750,0
shape (OrthoPolyLine
uid 4751,0
va (VaSet
vasetType 3
)
xt "21000,15000,24250,15000"
pts [
"21000,15000"
"24250,15000"
]
)
end &21
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4754,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4755,0
va (VaSet
)
xt "22000,14000,23000,15000"
st "clk"
blo "22000,14800"
tm "WireNameMgr"
)
)
on &15
)
*333 (Wire
uid 4940,0
shape (OrthoPolyLine
uid 4941,0
va (VaSet
vasetType 3
)
xt "21000,36000,24250,36000"
pts [
"21000,36000"
"24250,36000"
]
)
end &34
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4944,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4945,0
va (VaSet
)
xt "22000,35000,23000,36000"
st "clk"
blo "22000,35800"
tm "WireNameMgr"
)
)
on &15
)
*334 (Wire
uid 4946,0
shape (OrthoPolyLine
uid 4947,0
va (VaSet
vasetType 3
)
xt "21000,37000,24250,37000"
pts [
"21000,37000"
"24250,37000"
]
)
end &37
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4950,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4951,0
va (VaSet
)
xt "22000,36000,23000,37000"
st "rst"
blo "22000,36800"
tm "WireNameMgr"
)
)
on &16
)
*335 (Wire
uid 4952,0
shape (OrthoPolyLine
uid 4953,0
va (VaSet
vasetType 3
)
xt "8000,40000,24250,40000"
pts [
"8000,40000"
"24250,40000"
]
)
end &42
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4956,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4957,0
va (VaSet
)
xt "9000,39000,13000,40000"
st "rawcom_in"
blo "9000,39800"
tm "WireNameMgr"
)
)
on &234
)
*336 (Wire
uid 4958,0
shape (OrthoPolyLine
uid 4959,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,39000,24250,39000"
pts [
"8000,39000"
"24250,39000"
]
)
end &38
sat 16
eat 32
sty 1
sl "(R_COM_ENA)(15 DOWNTO 14)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4962,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4963,0
va (VaSet
)
xt "9000,38000,19400,39000"
st "reg(R_COM_ENA)(15:14)"
blo "9000,38800"
tm "WireNameMgr"
)
)
on &279
)
*337 (Wire
uid 5013,0
shape (OrthoPolyLine
uid 5014,0
va (VaSet
vasetType 3
)
xt "21000,59000,24250,59000"
pts [
"21000,59000"
"24250,59000"
]
)
end &50
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5017,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5018,0
va (VaSet
)
xt "22000,58000,23000,59000"
st "rst"
blo "22000,58800"
tm "WireNameMgr"
)
)
on &16
)
*338 (Wire
uid 5019,0
shape (OrthoPolyLine
uid 5020,0
va (VaSet
vasetType 3
)
xt "21000,58000,24250,58000"
pts [
"21000,58000"
"24250,58000"
]
)
end &47
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5023,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5024,0
va (VaSet
)
xt "22000,57000,23000,58000"
st "clk"
blo "22000,57800"
tm "WireNameMgr"
)
)
on &15
)
*339 (Wire
uid 5025,0
shape (OrthoPolyLine
uid 5026,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,61000,24250,61000"
pts [
"8000,61000"
"24250,61000"
]
)
end &51
sat 16
eat 32
sty 1
sl "(R_COM_ENA)(15 DOWNTO 14)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5029,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5030,0
va (VaSet
)
xt "9000,60000,19400,61000"
st "reg(R_COM_ENA)(15:14)"
blo "9000,60800"
tm "WireNameMgr"
)
)
on &279
)
*340 (Wire
uid 5037,0
shape (OrthoPolyLine
uid 5038,0
va (VaSet
vasetType 3
)
xt "21000,21000,24250,21000"
pts [
"21000,21000"
"24250,21000"
]
)
end &23
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5041,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5042,0
va (VaSet
)
xt "22000,20000,23100,21000"
st "LO"
blo "22000,20800"
tm "WireNameMgr"
)
)
on &19
)
*341 (Wire
uid 5051,0
shape (OrthoPolyLine
uid 5052,0
va (VaSet
vasetType 3
)
xt "21000,42000,24250,42000"
pts [
"21000,42000"
"24250,42000"
]
)
end &36
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5055,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5056,0
va (VaSet
)
xt "22000,41000,23100,42000"
st "LO"
blo "22000,41800"
tm "WireNameMgr"
)
)
on &19
)
*342 (Wire
uid 13758,0
shape (OrthoPolyLine
uid 13759,0
va (VaSet
vasetType 3
)
xt "-53250,90000,-50000,90000"
pts [
"-53250,90000"
"-50000,90000"
]
)
start &61
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13762,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13763,0
va (VaSet
)
xt "-52000,89000,-50900,90000"
st "LO"
blo "-52000,89800"
tm "WireNameMgr"
)
)
on &19
)
*343 (Wire
uid 18203,0
shape (OrthoPolyLine
uid 18204,0
va (VaSet
vasetType 3
)
xt "8000,48000,24250,48000"
pts [
"8000,48000"
"24250,48000"
]
)
end &70
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18207,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18208,0
va (VaSet
)
xt "9000,47000,10000,48000"
st "clk"
blo "9000,47800"
tm "WireNameMgr"
)
)
on &15
)
*344 (Wire
uid 18209,0
shape (OrthoPolyLine
uid 18210,0
va (VaSet
vasetType 3
)
xt "21000,53000,24250,53000"
pts [
"21000,53000"
"24250,53000"
]
)
end &75
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18213,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18214,0
va (VaSet
)
xt "22000,52000,23100,53000"
st "LO"
blo "22000,52800"
tm "WireNameMgr"
)
)
on &19
)
*345 (Wire
uid 18221,0
shape (OrthoPolyLine
uid 18222,0
va (VaSet
vasetType 3
)
xt "21000,52000,24250,52000"
pts [
"21000,52000"
"24250,52000"
]
)
end &74
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18225,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18226,0
va (VaSet
)
xt "22000,51000,23000,52000"
st "rst"
blo "22000,51800"
tm "WireNameMgr"
)
)
on &16
)
*346 (Wire
uid 18276,0
shape (OrthoPolyLine
uid 18277,0
va (VaSet
vasetType 3
)
xt "21000,27000,24250,27000"
pts [
"21000,27000"
"24250,27000"
]
)
end &80
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18280,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18281,0
va (VaSet
)
xt "22000,26000,23000,27000"
st "clk"
blo "22000,26800"
tm "WireNameMgr"
)
)
on &15
)
*347 (Wire
uid 18282,0
shape (OrthoPolyLine
uid 18283,0
va (VaSet
vasetType 3
)
xt "21000,32000,24250,32000"
pts [
"21000,32000"
"24250,32000"
]
)
end &85
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18286,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18287,0
va (VaSet
)
xt "22000,31000,23100,32000"
st "LO"
blo "22000,31800"
tm "WireNameMgr"
)
)
on &19
)
*348 (Wire
uid 18294,0
shape (OrthoPolyLine
uid 18295,0
va (VaSet
vasetType 3
)
xt "21000,31000,24250,31000"
pts [
"21000,31000"
"24250,31000"
]
)
end &86
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18298,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18299,0
va (VaSet
)
xt "22000,30000,23000,31000"
st "rst"
blo "22000,30800"
tm "WireNameMgr"
)
)
on &16
)
*349 (Wire
uid 19612,0
shape (OrthoPolyLine
uid 19613,0
va (VaSet
vasetType 3
)
xt "52750,29000,59000,29000"
pts [
"52750,29000"
"59000,29000"
]
)
start &119
end &91
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19614,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19615,0
va (VaSet
)
xt "54000,28000,56900,29000"
st "bco_no"
blo "54000,28800"
tm "WireNameMgr"
)
)
on &103
)
*350 (Wire
uid 19638,0
shape (OrthoPolyLine
uid 19639,0
va (VaSet
vasetType 3
)
xt "52750,28000,59000,28000"
pts [
"52750,28000"
"59000,28000"
]
)
start &120
end &90
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19640,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19641,0
va (VaSet
)
xt "54000,27000,56900,28000"
st "bco_po"
blo "54000,27800"
tm "WireNameMgr"
)
)
on &102
)
*351 (Wire
uid 20119,0
shape (OrthoPolyLine
uid 20120,0
va (VaSet
vasetType 3
)
xt "-58000,48000,-49000,48000"
pts [
"-58000,48000"
"-49000,48000"
]
)
start &97
end &92
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20125,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20126,0
va (VaSet
)
xt "-58000,47000,-53400,48000"
st "strobe40_i"
blo "-58000,47800"
tm "WireNameMgr"
)
)
on &96
)
*352 (Wire
uid 20161,0
shape (OrthoPolyLine
uid 20162,0
va (VaSet
vasetType 3
)
xt "-10000,50000,24250,50000"
pts [
"-10000,50000"
"24250,50000"
]
)
start &92
end &72
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20167,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20168,0
va (VaSet
)
xt "-9000,49000,-3700,50000"
st "dclk_ddr_d1"
blo "-9000,49800"
tm "WireNameMgr"
)
)
on &99
)
*353 (Wire
uid 20171,0
shape (OrthoPolyLine
uid 20172,0
va (VaSet
vasetType 3
)
xt "-10000,51000,24250,51000"
pts [
"-10000,51000"
"24250,51000"
]
)
start &92
end &73
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20177,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20178,0
va (VaSet
)
xt "-9000,50000,-3700,51000"
st "dclk_ddr_d2"
blo "-9000,50800"
tm "WireNameMgr"
)
)
on &100
)
*354 (Wire
uid 22826,0
shape (OrthoPolyLine
uid 22827,0
va (VaSet
vasetType 3
)
xt "8000,60000,24250,60000"
pts [
"8000,60000"
"24250,60000"
]
)
end &52
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22832,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22833,0
va (VaSet
)
xt "9000,59000,12000,60000"
st "reset_in"
blo "9000,59800"
tm "WireNameMgr"
)
)
on &237
)
*355 (Wire
uid 24774,0
shape (OrthoPolyLine
uid 24775,0
va (VaSet
vasetType 3
)
xt "37750,20000,44000,20000"
pts [
"37750,20000"
"44000,20000"
]
)
start &22
end &189
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24780,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24781,0
va (VaSet
)
xt "39000,19000,43500,20000"
st "dbg_com_o"
blo "39000,19800"
tm "WireNameMgr"
)
)
on &112
)
*356 (Wire
uid 26363,0
shape (OrthoPolyLine
uid 26364,0
va (VaSet
vasetType 3
)
xt "37750,28000,47250,28000"
pts [
"37750,28000"
"47250,28000"
]
)
start &81
end &118
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26367,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26368,0
va (VaSet
)
xt "39000,27000,40400,28000"
st "bco"
blo "39000,27800"
tm "WireNameMgr"
)
)
on &101
)
*357 (Wire
uid 26400,0
shape (OrthoPolyLine
uid 26401,0
va (VaSet
vasetType 3
)
xt "37750,18000,47250,18000"
pts [
"37750,18000"
"47250,18000"
]
)
start &27
end &105
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26404,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26405,0
va (VaSet
)
xt "39000,17000,40500,18000"
st "com"
blo "39000,17800"
tm "WireNameMgr"
)
)
on &111
)
*358 (Wire
uid 26422,0
shape (OrthoPolyLine
uid 26423,0
va (VaSet
vasetType 3
)
xt "52750,19000,59000,19000"
pts [
"52750,19000"
"59000,19000"
]
)
start &106
end &113
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26426,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26427,0
va (VaSet
)
xt "54000,18000,57000,19000"
st "com_no"
blo "54000,18800"
tm "WireNameMgr"
)
)
on &116
)
*359 (Wire
uid 26428,0
shape (OrthoPolyLine
uid 26429,0
va (VaSet
vasetType 3
)
xt "52750,18000,59000,18000"
pts [
"52750,18000"
"59000,18000"
]
)
start &107
end &114
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26432,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26433,0
va (VaSet
)
xt "54000,17000,57000,18000"
st "com_po"
blo "54000,17800"
tm "WireNameMgr"
)
)
on &115
)
*360 (Wire
uid 26492,0
shape (OrthoPolyLine
uid 26493,0
va (VaSet
vasetType 3
)
xt "52750,50000,59000,50000"
pts [
"52750,50000"
"59000,50000"
]
)
start &126
end &131
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26494,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26495,0
va (VaSet
)
xt "54000,49000,57000,50000"
st "dclk_no"
blo "54000,49800"
tm "WireNameMgr"
)
)
on &135
)
*361 (Wire
uid 26496,0
shape (OrthoPolyLine
uid 26497,0
va (VaSet
vasetType 3
)
xt "52750,49000,59000,49000"
pts [
"52750,49000"
"59000,49000"
]
)
start &127
end &132
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26498,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26499,0
va (VaSet
)
xt "54000,48000,57000,49000"
st "dclk_po"
blo "54000,48800"
tm "WireNameMgr"
)
)
on &134
)
*362 (Wire
uid 26500,0
shape (OrthoPolyLine
uid 26501,0
va (VaSet
vasetType 3
)
xt "37750,49000,47250,49000"
pts [
"37750,49000"
"47250,49000"
]
)
start &69
end &125
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26504,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26505,0
va (VaSet
)
xt "39000,48000,40500,49000"
st "dclk"
blo "39000,48800"
tm "WireNameMgr"
)
)
on &133
)
*363 (Wire
uid 26549,0
shape (OrthoPolyLine
uid 26550,0
va (VaSet
vasetType 3
)
xt "52750,40000,59000,40000"
pts [
"52750,40000"
"59000,40000"
]
)
start &138
end &143
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26551,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26552,0
va (VaSet
)
xt "54000,39000,56500,40000"
st "l1r_no"
blo "54000,39800"
tm "WireNameMgr"
)
)
on &188
)
*364 (Wire
uid 26553,0
shape (OrthoPolyLine
uid 26554,0
va (VaSet
vasetType 3
)
xt "52750,39000,59000,39000"
pts [
"52750,39000"
"59000,39000"
]
)
start &139
end &144
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26555,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26556,0
va (VaSet
)
xt "54000,38000,56500,39000"
st "l1r_po"
blo "54000,38800"
tm "WireNameMgr"
)
)
on &187
)
*365 (Wire
uid 26557,0
shape (OrthoPolyLine
uid 26558,0
va (VaSet
vasetType 3
)
xt "37750,39000,47250,39000"
pts [
"37750,39000"
"47250,39000"
]
)
start &40
end &137
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26561,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26562,0
va (VaSet
)
xt "39000,38000,40000,39000"
st "l1r"
blo "39000,38800"
tm "WireNameMgr"
)
)
on &145
)
*366 (Wire
uid 26606,0
shape (OrthoPolyLine
uid 26607,0
va (VaSet
vasetType 3
)
xt "52750,62000,59000,62000"
pts [
"52750,62000"
"59000,62000"
]
)
start &148
end &154
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26608,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26609,0
va (VaSet
)
xt "54000,61000,57300,62000"
st "reset_no"
blo "54000,61800"
tm "WireNameMgr"
)
)
on &159
)
*367 (Wire
uid 26610,0
shape (OrthoPolyLine
uid 26611,0
va (VaSet
vasetType 3
)
xt "52750,61000,59000,61000"
pts [
"52750,61000"
"59000,61000"
]
)
start &149
end &153
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26612,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26613,0
va (VaSet
)
xt "54000,60000,57300,61000"
st "reset_po"
blo "54000,60800"
tm "WireNameMgr"
)
)
on &158
)
*368 (Wire
uid 26614,0
shape (OrthoPolyLine
uid 26615,0
va (VaSet
vasetType 3
)
xt "37750,61000,47250,61000"
pts [
"37750,61000"
"47250,61000"
]
)
start &53
end &147
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26618,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26619,0
va (VaSet
)
xt "39000,60000,40800,61000"
st "reset"
blo "39000,60800"
tm "WireNameMgr"
)
)
on &155
)
*369 (Wire
uid 26654,0
shape (OrthoPolyLine
uid 26655,0
va (VaSet
vasetType 3
)
xt "37750,41000,44000,41000"
pts [
"37750,41000"
"44000,41000"
]
)
start &35
end &190
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26660,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26661,0
va (VaSet
)
xt "39000,40000,43000,41000"
st "dbg_l1r_o"
blo "39000,40800"
tm "WireNameMgr"
)
)
on &156
)
*370 (Wire
uid 26664,0
shape (OrthoPolyLine
uid 26665,0
va (VaSet
vasetType 3
)
xt "37750,63000,44000,63000"
pts [
"37750,63000"
"44000,63000"
]
)
start &48
end &191
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26670,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26671,0
va (VaSet
)
xt "39000,62000,44300,63000"
st "dbg_reset_o"
blo "39000,62800"
tm "WireNameMgr"
)
)
on &157
)
*371 (Wire
uid 26680,0
shape (OrthoPolyLine
uid 26681,0
va (VaSet
vasetType 3
)
xt "9000,20000,24250,20000"
pts [
"9000,20000"
"24250,20000"
]
)
start &185
end &28
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26686,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26687,0
va (VaSet
)
xt "9000,19000,16400,20000"
st "rawcom_en_com_i"
blo "9000,19800"
tm "WireNameMgr"
)
)
on &192
)
*372 (Wire
uid 26708,0
shape (OrthoPolyLine
uid 26709,0
va (VaSet
vasetType 3
)
xt "9000,41000,24250,41000"
pts [
"9000,41000"
"24250,41000"
]
)
start &160
end &41
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26712,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26713,0
va (VaSet
)
xt "9000,40000,15900,41000"
st "rawcom_en_l1r_i"
blo "9000,40800"
tm "WireNameMgr"
)
)
on &193
)
*373 (Wire
uid 26718,0
shape (OrthoPolyLine
uid 26719,0
va (VaSet
vasetType 3
)
xt "9000,63000,24250,63000"
pts [
"9000,63000"
"24250,63000"
]
)
start &186
end &54
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26722,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26723,0
va (VaSet
)
xt "9000,62000,15900,63000"
st "rawcom_en_rst_i"
blo "9000,62800"
tm "WireNameMgr"
)
)
on &194
)
*374 (Wire
uid 26730,0
shape (OrthoPolyLine
uid 26731,0
va (VaSet
vasetType 3
)
xt "8000,38000,24250,38000"
pts [
"8000,38000"
"24250,38000"
]
)
end &39
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26734,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26735,0
va (VaSet
)
xt "9000,37000,11200,38000"
st "l1r_in"
blo "9000,37800"
tm "WireNameMgr"
)
)
on &236
)
*375 (Wire
uid 26768,0
shape (OrthoPolyLine
uid 26769,0
va (VaSet
vasetType 3
)
xt "-53250,89000,-50000,89000"
pts [
"-53250,89000"
"-50000,89000"
]
)
start &60
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 26772,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26773,0
va (VaSet
)
xt "-52000,88000,-51200,89000"
st "HI"
blo "-52000,88800"
tm "WireNameMgr"
)
)
on &161
)
*376 (Wire
uid 26985,0
shape (OrthoPolyLine
uid 26986,0
va (VaSet
vasetType 3
)
xt "52750,76000,59000,76000"
pts [
"59000,76000"
"52750,76000"
]
)
start &170
end &164
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26988,0
va (VaSet
)
xt "55000,75000,57900,76000"
st "dat0_pi"
blo "55000,75800"
tm "WireNameMgr"
)
)
on &171
)
*377 (Wire
uid 26993,0
shape (OrthoPolyLine
uid 26994,0
va (VaSet
vasetType 3
)
xt "52750,77000,59000,77000"
pts [
"59000,77000"
"52750,77000"
]
)
start &169
end &165
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26995,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26996,0
va (VaSet
)
xt "55000,76000,57900,77000"
st "dat0_ni"
blo "55000,76800"
tm "WireNameMgr"
)
)
on &172
)
*378 (Wire
uid 27011,0
shape (OrthoPolyLine
uid 27012,0
va (VaSet
vasetType 3
)
xt "38000,76000,47250,76000"
pts [
"47250,76000"
"38000,76000"
]
)
start &163
sat 32
eat 16
sl "(0)"
st 0
sf 1
si 0
tg (WTG
uid 27015,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27016,0
va (VaSet
)
xt "39000,75000,45600,76000"
st "rx_link(0) : (1:0)"
blo "39000,75800"
tm "WireNameMgr"
)
)
on &302
)
*379 (Wire
uid 27056,0
shape (OrthoPolyLine
uid 27057,0
va (VaSet
vasetType 3
)
xt "52750,82000,59000,82000"
pts [
"59000,82000"
"52750,82000"
]
)
start &181
end &176
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 27058,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27059,0
va (VaSet
)
xt "55000,81000,57900,82000"
st "dat1_ni"
blo "55000,81800"
tm "WireNameMgr"
)
)
on &183
)
*380 (Wire
uid 27060,0
shape (OrthoPolyLine
uid 27061,0
va (VaSet
vasetType 3
)
xt "52750,81000,59000,81000"
pts [
"59000,81000"
"52750,81000"
]
)
start &180
end &175
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 27062,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27063,0
va (VaSet
)
xt "55000,80000,57900,81000"
st "dat1_pi"
blo "55000,80800"
tm "WireNameMgr"
)
)
on &182
)
*381 (Wire
uid 27064,0
shape (OrthoPolyLine
uid 27065,0
va (VaSet
vasetType 3
)
xt "38000,81000,47250,81000"
pts [
"47250,81000"
"38000,81000"
]
)
start &174
sat 32
eat 16
sl "(1)"
st 0
sf 1
si 0
tg (WTG
uid 27068,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27069,0
va (VaSet
)
xt "39000,80000,45600,81000"
st "rx_link(1) : (1:0)"
blo "39000,80800"
tm "WireNameMgr"
)
)
on &302
)
*382 (Wire
uid 27078,0
shape (OrthoPolyLine
uid 27079,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-21000,81000,-11750,81000"
pts [
"-11750,81000"
"-21000,81000"
]
)
end &184
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 27084,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27085,0
va (VaSet
)
xt "-20000,80000,-13200,81000"
st "rx_strm_o : (3:0)"
blo "-20000,80800"
tm "WireNameMgr"
)
)
on &297
)
*383 (Wire
uid 28241,0
shape (OrthoPolyLine
uid 28242,0
va (VaSet
vasetType 3
)
xt "-15000,2000,-8000,2000"
pts [
"-15000,2000"
"-8000,2000"
]
)
start &196
end &221
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28243,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28244,0
va (VaSet
)
xt "-14000,1000,-10500,2000"
st "rawcom_i"
blo "-14000,1800"
tm "WireNameMgr"
)
)
on &235
)
*384 (Wire
uid 28245,0
shape (OrthoPolyLine
uid 28246,0
va (VaSet
vasetType 3
)
xt "-15000,0,-8000,0"
pts [
"-15000,0"
"-8000,0"
]
)
end &219
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28249,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28250,0
va (VaSet
)
xt "-14000,-1000,-8600,0"
st "rawout_en_n"
blo "-14000,-200"
tm "WireNameMgr"
)
)
on &323
)
*385 (Wire
uid 28251,0
shape (OrthoPolyLine
uid 28252,0
va (VaSet
vasetType 3
)
xt "-15000,-13000,-8000,-13000"
pts [
"-15000,-13000"
"-8000,-13000"
]
)
start &195
end &203
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28253,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28254,0
va (VaSet
)
xt "-14000,-14000,-11800,-13000"
st "com_i"
blo "-14000,-13200"
tm "WireNameMgr"
)
)
on &276
)
*386 (Wire
uid 28255,0
shape (OrthoPolyLine
uid 28256,0
va (VaSet
vasetType 3
)
xt "-2000,-14000,3000,-14000"
pts [
"-2000,-14000"
"3000,-14000"
]
)
start &198
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28259,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28260,0
va (VaSet
)
xt "-2000,-15000,700,-14000"
st "com_in"
blo "-2000,-14200"
tm "WireNameMgr"
)
)
on &233
)
*387 (Wire
uid 28267,0
shape (OrthoPolyLine
uid 28268,0
va (VaSet
vasetType 3
)
xt "-2000,1000,3000,1000"
pts [
"-2000,1000"
"3000,1000"
]
)
start &216
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28272,0
va (VaSet
)
xt "-2000,0,2000,1000"
st "rawcom_in"
blo "-2000,800"
tm "WireNameMgr"
)
)
on &234
)
*388 (Wire
uid 28332,0
shape (OrthoPolyLine
uid 28333,0
va (VaSet
vasetType 3
)
xt "-2000,-9000,3000,-9000"
pts [
"-2000,-9000"
"3000,-9000"
]
)
start &240
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28336,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28337,0
va (VaSet
)
xt "-2000,-10000,200,-9000"
st "l1r_in"
blo "-2000,-9200"
tm "WireNameMgr"
)
)
on &236
)
*389 (Wire
uid 28338,0
shape (OrthoPolyLine
uid 28339,0
va (VaSet
vasetType 3
)
xt "-15000,-8000,-8000,-8000"
pts [
"-15000,-8000"
"-8000,-8000"
]
)
start &238
end &245
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28340,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28341,0
va (VaSet
)
xt "-14000,-9000,-12300,-8000"
st "l1r_i"
blo "-14000,-8200"
tm "WireNameMgr"
)
)
on &277
)
*390 (Wire
uid 28342,0
shape (OrthoPolyLine
uid 28343,0
va (VaSet
vasetType 3
)
xt "-15000,-10000,-8000,-10000"
pts [
"-15000,-10000"
"-8000,-10000"
]
)
end &243
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28346,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28347,0
va (VaSet
)
xt "-14000,-11000,-8600,-10000"
st "rawout_en_n"
blo "-14000,-10200"
tm "WireNameMgr"
)
)
on &323
)
*391 (Wire
uid 28393,0
shape (OrthoPolyLine
uid 28394,0
va (VaSet
vasetType 3
)
xt "-15000,-3000,-8000,-3000"
pts [
"-15000,-3000"
"-8000,-3000"
]
)
start &257
end &264
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28395,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28396,0
va (VaSet
)
xt "-14000,-4000,-11500,-3000"
st "reset_i"
blo "-14000,-3200"
tm "WireNameMgr"
)
)
on &278
)
*392 (Wire
uid 28397,0
shape (OrthoPolyLine
uid 28398,0
va (VaSet
vasetType 3
)
xt "-2000,-4000,3000,-4000"
pts [
"-2000,-4000"
"3000,-4000"
]
)
start &259
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28402,0
va (VaSet
)
xt "-2000,-5000,1000,-4000"
st "reset_in"
blo "-2000,-4200"
tm "WireNameMgr"
)
)
on &237
)
*393 (Wire
uid 28403,0
shape (OrthoPolyLine
uid 28404,0
va (VaSet
vasetType 3
)
xt "-15000,-5000,-8000,-5000"
pts [
"-15000,-5000"
"-8000,-5000"
]
)
end &262
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28407,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28408,0
va (VaSet
)
xt "-14000,-6000,-8600,-5000"
st "rawout_en_n"
blo "-14000,-5200"
tm "WireNameMgr"
)
)
on &323
)
*394 (Wire
uid 28667,0
shape (OrthoPolyLine
uid 28668,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-47000,17000,-37000,17000"
pts [
"-47000,17000"
"-37000,17000"
]
)
start &280
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28673,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28674,0
va (VaSet
)
xt "-46000,16000,-44800,17000"
st "reg"
blo "-46000,16800"
tm "WireNameMgr"
)
)
on &279
)
*395 (Wire
uid 28744,0
shape (OrthoPolyLine
uid 28745,0
va (VaSet
vasetType 3
)
xt "1000,75000,4250,75000"
pts [
"1000,75000"
"4250,75000"
]
)
end &285
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28748,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28749,0
va (VaSet
)
xt "2000,74000,3000,75000"
st "clk"
blo "2000,74800"
tm "WireNameMgr"
)
)
on &15
)
*396 (Wire
uid 28750,0
shape (OrthoPolyLine
uid 28751,0
va (VaSet
vasetType 3
)
xt "-9000,83000,4250,83000"
pts [
"4250,83000"
"-9000,83000"
]
)
start &289
sat 32
eat 16
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28754,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28755,0
va (VaSet
)
xt "-8000,82000,400,83000"
st "rx_link_idelayed_o(i)"
blo "-8000,82800"
tm "WireNameMgr"
)
)
on &298
)
*397 (Wire
uid 28756,0
shape (OrthoPolyLine
uid 28757,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-21000,78000,4250,78000"
pts [
"-21000,78000"
"4250,78000"
]
)
start &281
end &290
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28758,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28759,0
va (VaSet
)
xt "-20000,77000,-15300,78000"
st "idelay_ctl_i"
blo "-20000,77800"
tm "WireNameMgr"
)
)
on &296
)
*398 (Wire
uid 28760,0
shape (OrthoPolyLine
uid 28761,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-21000,83000,-11000,83000"
pts [
"-11000,83000"
"-21000,83000"
]
)
end &282
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28764,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28765,0
va (VaSet
)
xt "-20000,82000,-12400,83000"
st "rx_link_idelayed_o"
blo "-20000,82800"
tm "WireNameMgr"
)
)
on &298
)
*399 (Wire
uid 28766,0
shape (OrthoPolyLine
uid 28767,0
va (VaSet
vasetType 3
)
xt "1000,76000,4250,76000"
pts [
"1000,76000"
"4250,76000"
]
)
end &286
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28770,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28771,0
va (VaSet
)
xt "2000,75000,3000,76000"
st "rst"
blo "2000,75800"
tm "WireNameMgr"
)
)
on &16
)
*400 (Wire
uid 28772,0
shape (OrthoPolyLine
uid 28773,0
va (VaSet
vasetType 3
)
xt "-9000,81000,4250,81000"
pts [
"-9000,81000"
"4250,81000"
]
)
end &287
sat 16
eat 32
sl "(i*2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28776,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28777,0
va (VaSet
)
xt "-8000,80000,-2000,81000"
st "rx_strm_o(i*2)"
blo "-8000,80800"
tm "WireNameMgr"
)
)
on &297
)
*401 (Wire
uid 28778,0
shape (OrthoPolyLine
uid 28779,0
va (VaSet
vasetType 3
)
xt "-9000,82000,4250,82000"
pts [
"-9000,82000"
"4250,82000"
]
)
end &288
sat 16
eat 32
sl "(i*2+1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28782,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28783,0
va (VaSet
)
xt "-8000,81000,-1000,82000"
st "rx_strm_o(i*2+1)"
blo "-8000,81800"
tm "WireNameMgr"
)
)
on &297
)
*402 (Wire
uid 28814,0
shape (OrthoPolyLine
uid 28815,0
va (VaSet
vasetType 3
)
xt "28750,81000,37000,81000"
pts [
"37000,81000"
"28750,81000"
]
)
end &284
es 0
sat 16
eat 32
sl "(i)"
st 0
sf 1
si 0
tg (WTG
uid 28820,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28821,0
va (VaSet
)
xt "30000,80000,36300,81000"
st "rx_link(i) : (1:0)"
blo "30000,80800"
tm "WireNameMgr"
)
)
on &302
)
*403 (Wire
uid 29586,0
optionalChildren [
*404 (BdJunction
uid 29594,0
ps "OnConnectorStrategy"
shape (Circle
uid 29595,0
va (VaSet
vasetType 1
)
xt "600,28600,1400,29400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 29587,0
va (VaSet
vasetType 3
)
xt "-10000,29000,24250,29000"
pts [
"-10000,29000"
"24250,29000"
]
)
start &303
end &82
es 0
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29592,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29593,0
va (VaSet
)
xt "-9000,28000,-5800,29000"
st "bco_ddr"
blo "-9000,28800"
tm "WireNameMgr"
)
)
on &317
)
*405 (Wire
uid 29596,0
shape (OrthoPolyLine
uid 29597,0
va (VaSet
vasetType 3
)
xt "1000,29000,3000,30000"
pts [
"1000,29000"
"1000,30000"
"3000,30000"
]
)
start &404
end &308
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29598,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29599,0
va (VaSet
)
xt "9000,28000,12200,29000"
st "bco_ddr"
blo "9000,28800"
tm "WireNameMgr"
)
)
on &317
)
*406 (Wire
uid 29600,0
shape (OrthoPolyLine
uid 29601,0
va (VaSet
vasetType 3
)
xt "-59000,30000,-49000,30000"
pts [
"-59000,30000"
"-49000,30000"
]
)
end &303
ss 0
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29606,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29607,0
va (VaSet
)
xt "-58000,29000,-53400,30000"
st "strobe40_i"
blo "-58000,29800"
tm "WireNameMgr"
)
)
on &96
)
*407 (Wire
uid 29608,0
shape (OrthoPolyLine
uid 29609,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-59000,28000,-49000,28000"
pts [
"-59000,28000"
"-49000,28000"
]
)
end &303
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29614,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29615,0
va (VaSet
)
xt "-58000,27000,-56800,28000"
st "reg"
blo "-58000,27800"
tm "WireNameMgr"
)
)
on &279
)
*408 (Wire
uid 29616,0
shape (OrthoPolyLine
uid 29617,0
va (VaSet
vasetType 3
)
xt "-10000,28000,24250,28000"
pts [
"-10000,28000"
"8000,28000"
"24250,28000"
]
)
start &303
end &84
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29622,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29623,0
va (VaSet
)
xt "-9000,27000,-6200,28000"
st "bco_en"
blo "-9000,27800"
tm "WireNameMgr"
)
)
on &65
)
*409 (Wire
uid 29624,0
shape (OrthoPolyLine
uid 29625,0
va (VaSet
vasetType 3
)
xt "8000,30000,24250,30000"
pts [
"8000,30000"
"24250,30000"
]
)
start &310
end &83
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29628,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29629,0
va (VaSet
)
xt "9000,29000,13200,30000"
st "bco_ddr_n"
blo "9000,29800"
tm "WireNameMgr"
)
)
on &318
)
*410 (Wire
uid 29638,0
shape (OrthoPolyLine
uid 29639,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-59000,43000,-49000,43000"
pts [
"-59000,43000"
"-49000,43000"
]
)
end &92
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29644,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29645,0
va (VaSet
)
xt "-58000,42000,-56800,43000"
st "reg"
blo "-58000,42800"
tm "WireNameMgr"
)
)
on &279
)
*411 (Wire
uid 29646,0
shape (OrthoPolyLine
uid 29647,0
va (VaSet
vasetType 3
)
xt "-10000,44000,-1000,44000"
pts [
"-10000,44000"
"-1000,44000"
]
)
start &92
sat 4
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29652,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29653,0
va (VaSet
)
xt "-9000,43000,-5800,44000"
st "dclk_inv"
blo "-9000,43800"
tm "WireNameMgr"
)
)
on &67
)
*412 (Wire
uid 29654,0
shape (OrthoPolyLine
uid 29655,0
va (VaSet
vasetType 3
)
xt "-10000,49000,24250,49000"
pts [
"-10000,49000"
"8000,49000"
"24250,49000"
]
)
start &92
end &71
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29660,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29661,0
va (VaSet
)
xt "-9000,48000,-6100,49000"
st "dclk_en"
blo "-9000,48800"
tm "WireNameMgr"
)
)
on &66
)
*413 (Wire
uid 29662,0
shape (OrthoPolyLine
uid 29663,0
va (VaSet
vasetType 3
)
xt "-10000,45000,-1000,45000"
pts [
"-10000,45000"
"-1000,45000"
]
)
start &92
sat 4
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29668,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29669,0
va (VaSet
)
xt "-9000,44000,-3500,45000"
st "dclk_mode40"
blo "-9000,44800"
tm "WireNameMgr"
)
)
on &98
)
*414 (Wire
uid 29837,0
shape (OrthoPolyLine
uid 29838,0
va (VaSet
vasetType 3
)
xt "-3000,86000,4250,86000"
pts [
"-3000,86000"
"4250,86000"
]
)
end &291
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 29841,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29842,0
va (VaSet
)
xt "-2000,85000,-900,86000"
st "LO"
blo "-2000,85800"
tm "WireNameMgr"
)
)
on &19
)
*415 (Wire
uid 29845,0
shape (OrthoPolyLine
uid 29846,0
va (VaSet
vasetType 3
)
xt "-3000,87000,4250,87000"
pts [
"-3000,87000"
"4250,87000"
]
)
end &292
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 29849,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29850,0
va (VaSet
)
xt "-2000,86000,-900,87000"
st "LO"
blo "-2000,86800"
tm "WireNameMgr"
)
)
on &19
)
*416 (Wire
uid 30021,0
shape (OrthoPolyLine
uid 30022,0
va (VaSet
vasetType 3
)
xt "-50000,-15000,-32000,-15000"
pts [
"-50000,-15000"
"-32000,-15000"
]
)
end &319
sat 16
eat 1
sl "(R_CONTROL1)(CTL_RAWOUT_EN)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30027,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30028,0
va (VaSet
)
xt "-49000,-16000,-33400,-15000"
st "reg(R_CONTROL1)(CTL_RAWOUT_EN)"
blo "-49000,-15200"
tm "WireNameMgr"
)
)
on &279
)
*417 (Wire
uid 30029,0
shape (OrthoPolyLine
uid 30030,0
va (VaSet
vasetType 3
)
xt "-29000,-15000,-8000,-15000"
pts [
"-29000,-15000"
"-8000,-15000"
]
)
start &319
end &201
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30035,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30036,0
va (VaSet
)
xt "-28000,-16000,-22600,-15000"
st "rawout_en_n"
blo "-28000,-15200"
tm "WireNameMgr"
)
)
on &323
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *418 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*419 (Text
uid 43,0
va (VaSet
font "courier,8,1"
)
xt "-61000,73100,-54500,74000"
st "Package List"
blo "-61000,73800"
)
*420 (MLText
uid 44,0
va (VaSet
)
xt "-61000,74000,-48900,85000"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
library utils;
use utils.pkg_types.all;
library hsio;
use hsio.pkg_core_globals.all;

library unisim;
use unisim.VCOMPONENTS.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*421 (Text
uid 46,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,28200,1000"
st "Compiler Directives"
blo "20000,800"
)
*422 (Text
uid 47,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,29500,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*423 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2000,27800,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*424 (Text
uid 49,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,4000,30000,5000"
st "Post-module directives:"
blo "20000,4800"
)
*425 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*426 (Text
uid 51,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,5000,29600,6000"
st "End-module directives:"
blo "20000,5800"
)
*427 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-4,3,1428,789"
viewArea "-62874,-19960,185907,101447"
cachedDiagramExtent "-112000,-18000,79000,99200"
pageSetupInfo (PageSetupInfo
toPrinter 1
unixPaperWidth 612
unixPaperHeight 792
paperType "Letter (8.5\" x 11\")"
unixPaperName "Letter (8.5\" x 11\")"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 30354,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*428 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*429 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*430 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*431 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*432 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*433 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*434 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*435 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*436 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*437 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*438 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*439 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*440 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*441 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*442 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*443 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*444 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*445 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*446 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*447 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*448 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-43000,86400,-37500,87400"
st "Declarations"
blo "-43000,87200"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-43000,87400,-40600,88400"
st "Ports:"
blo "-43000,88200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-43000,87400,-39300,88400"
st "Pre User:"
blo "-43000,88200"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-43000,86400,-43000,86400"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-43000,87400,-35800,88400"
st "Diagram Signals:"
blo "-43000,88200"
)
postUserLabel (Text
uid 7,0
va (VaSet
font "helvetica,8,1"
)
xt "-43000,87400,-38300,88400"
st "Post User:"
blo "-43000,88200"
)
postUserText (MLText
uid 8,0
va (VaSet
font "charter,10,0"
)
xt "-41000,88400,-15800,92000"
st "attribute KEEP : string;
--attribute KEEP of reg_control_i : signal is \"true\";
--attribute KEEP of reg_com_enable_i : signal is \"true\";"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 355,0
usingSuid 1
emptyRow *449 (LEmptyRow
)
uid 54,0
optionalChildren [
*450 (RefLabelRowHdr
)
*451 (TitleRowHdr
)
*452 (FilterRowHdr
)
*453 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*454 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*455 (GroupColHdr
tm "GroupColHdrMgr"
)
*456 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*457 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*458 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*459 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*460 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*461 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*462 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 23,0
)
)
uid 2039,0
)
*463 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 15
suid 40,0
)
)
uid 2073,0
)
*464 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LO"
t "std_logic"
o 33
suid 138,0
)
)
uid 5057,0
)
*465 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bco_en"
t "std_logic"
o 37
suid 212,0
)
)
uid 17898,0
)
*466 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dclk_en"
t "std_logic"
o 43
suid 214,0
)
)
uid 18158,0
)
*467 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dclk_inv"
t "std_logic"
o 44
suid 215,0
)
)
uid 18160,0
)
*468 (LeafLogPort
port (LogicalPort
decl (Decl
n "strobe40_i"
t "std_logic"
o 16
suid 241,0
)
)
uid 20157,0
)
*469 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dclk_mode40"
t "std_logic"
o 45
suid 242,0
)
)
uid 20159,0
)
*470 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dclk_ddr_d1"
t "std_logic"
o 41
suid 243,0
)
)
uid 20229,0
)
*471 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dclk_ddr_d2"
t "std_logic"
o 42
suid 244,0
)
)
uid 20231,0
)
*472 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bco"
t "std_logic"
o 34
suid 274,0
)
)
uid 26371,0
)
*473 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "bco_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 18
suid 275,0
)
)
uid 26624,0
)
*474 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "bco_no"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 17
suid 276,0
)
)
uid 26626,0
)
*475 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "com"
t "std_logic"
posAdd 0
o 38
suid 278,0
)
)
uid 26628,0
)
*476 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dbg_com_o"
t "std_logic"
o 21
suid 279,0
)
)
uid 26630,0
)
*477 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "com_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 20
suid 280,0
)
)
uid 26632,0
)
*478 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "com_no"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 19
suid 281,0
)
)
uid 26634,0
)
*479 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dclk"
t "std_logic"
o 40
suid 284,0
)
)
uid 26636,0
)
*480 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dclk_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 25
suid 285,0
)
)
uid 26638,0
)
*481 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dclk_no"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 24
suid 286,0
)
)
uid 26640,0
)
*482 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "l1r"
t "std_logic"
o 46
suid 289,0
)
)
uid 26642,0
)
*483 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_logic"
o 50
suid 294,0
)
)
uid 26692,0
)
*484 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dbg_l1r_o"
t "std_logic"
o 22
suid 295,0
)
)
uid 26694,0
)
*485 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dbg_reset_o"
t "std_logic"
o 23
suid 296,0
)
)
uid 26696,0
)
*486 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "reset_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 29
suid 297,0
)
)
uid 26698,0
)
*487 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "reset_no"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 28
suid 298,0
)
)
uid 26700,0
)
*488 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HI"
t "std_logic"
preAdd 0
posAdd 0
o 32
suid 310,0
)
)
uid 26774,0
)
*489 (LeafLogPort
port (LogicalPort
decl (Decl
n "dat0_pi"
t "std_logic"
eolc "ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)"
o 4
suid 317,0
)
)
uid 27094,0
)
*490 (LeafLogPort
port (LogicalPort
decl (Decl
n "dat0_ni"
t "std_logic"
eolc "ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)"
o 3
suid 318,0
)
)
uid 27096,0
)
*491 (LeafLogPort
port (LogicalPort
decl (Decl
n "dat1_pi"
t "std_logic"
eolc "ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)"
o 6
suid 321,0
)
)
uid 27098,0
)
*492 (LeafLogPort
port (LogicalPort
decl (Decl
n "dat1_ni"
t "std_logic"
eolc "ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)"
o 5
suid 322,0
)
)
uid 27100,0
)
*493 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "l1r_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 27
suid 324,0
)
)
uid 27279,0
)
*494 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "l1r_no"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 26
suid 325,0
)
)
uid 27281,0
)
*495 (LeafLogPort
port (LogicalPort
decl (Decl
n "rawcom_en_com_i"
t "std_logic"
o 9
suid 327,0
)
)
uid 27601,0
)
*496 (LeafLogPort
port (LogicalPort
decl (Decl
n "rawcom_en_l1r_i"
t "std_logic"
o 10
suid 328,0
)
)
uid 27603,0
)
*497 (LeafLogPort
port (LogicalPort
decl (Decl
n "rawcom_en_rst_i"
t "std_logic"
o 11
suid 329,0
)
)
uid 27605,0
)
*498 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "com_in"
t "std_logic"
o 39
suid 333,0
)
)
uid 28419,0
)
*499 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rawcom_in"
t "std_logic"
o 48
suid 334,0
)
)
uid 28421,0
)
*500 (LeafLogPort
port (LogicalPort
decl (Decl
n "rawcom_i"
t "std_logic"
o 12
suid 335,0
)
)
uid 28423,0
)
*501 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "l1r_in"
t "std_logic"
o 47
suid 336,0
)
)
uid 28425,0
)
*502 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset_in"
t "std_logic"
o 51
suid 337,0
)
)
uid 28427,0
)
*503 (LeafLogPort
port (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 2
suid 340,0
)
)
uid 28429,0
)
*504 (LeafLogPort
port (LogicalPort
decl (Decl
n "l1r_i"
t "std_logic"
o 8
suid 341,0
)
)
uid 28431,0
)
*505 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset_i"
t "std_logic"
o 14
suid 342,0
)
)
uid 28433,0
)
*506 (LeafLogPort
port (LogicalPort
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 13
suid 344,0
)
)
uid 28665,0
)
*507 (LeafLogPort
port (LogicalPort
decl (Decl
n "idelay_ctl_i"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 7
suid 345,0
)
)
uid 28794,0
)
*508 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_strm_o"
t "std_logic_vector"
b "(3 downto 0)"
o 31
suid 346,0
)
)
uid 28796,0
)
*509 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_link_idelayed_o"
t "std_logic_vector"
b "(1 downto 0)"
o 30
suid 348,0
)
)
uid 28800,0
)
*510 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_link"
t "std_logic_vector"
b "(1 downto 0)"
o 52
suid 350,0
)
)
uid 28822,0
)
*511 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bco_ddr"
t "std_logic"
o 35
suid 351,0
)
)
uid 29634,0
)
*512 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bco_ddr_n"
t "std_logic"
o 36
suid 352,0
)
)
uid 29636,0
)
*513 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rawout_en_n"
t "std_logic"
o 49
suid 355,0
)
)
uid 30039,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*514 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *515 (MRCItem
litem &449
pos 52
dimension 20
)
uid 69,0
optionalChildren [
*516 (MRCItem
litem &450
pos 0
dimension 20
uid 70,0
)
*517 (MRCItem
litem &451
pos 1
dimension 23
uid 71,0
)
*518 (MRCItem
litem &452
pos 2
hidden 1
dimension 20
uid 72,0
)
*519 (MRCItem
litem &462
pos 0
dimension 20
uid 2040,0
)
*520 (MRCItem
litem &463
pos 1
dimension 20
uid 2074,0
)
*521 (MRCItem
litem &464
pos 31
dimension 20
uid 5058,0
)
*522 (MRCItem
litem &465
pos 32
dimension 20
uid 17899,0
)
*523 (MRCItem
litem &466
pos 33
dimension 20
uid 18159,0
)
*524 (MRCItem
litem &467
pos 34
dimension 20
uid 18161,0
)
*525 (MRCItem
litem &468
pos 2
dimension 20
uid 20158,0
)
*526 (MRCItem
litem &469
pos 35
dimension 20
uid 20160,0
)
*527 (MRCItem
litem &470
pos 36
dimension 20
uid 20230,0
)
*528 (MRCItem
litem &471
pos 37
dimension 20
uid 20232,0
)
*529 (MRCItem
litem &472
pos 38
dimension 20
uid 26372,0
)
*530 (MRCItem
litem &473
pos 3
dimension 20
uid 26625,0
)
*531 (MRCItem
litem &474
pos 4
dimension 20
uid 26627,0
)
*532 (MRCItem
litem &475
pos 39
dimension 20
uid 26629,0
)
*533 (MRCItem
litem &476
pos 17
dimension 20
uid 26631,0
)
*534 (MRCItem
litem &477
pos 5
dimension 20
uid 26633,0
)
*535 (MRCItem
litem &478
pos 6
dimension 20
uid 26635,0
)
*536 (MRCItem
litem &479
pos 40
dimension 20
uid 26637,0
)
*537 (MRCItem
litem &480
pos 7
dimension 20
uid 26639,0
)
*538 (MRCItem
litem &481
pos 8
dimension 20
uid 26641,0
)
*539 (MRCItem
litem &482
pos 41
dimension 20
uid 26643,0
)
*540 (MRCItem
litem &483
pos 42
dimension 20
uid 26693,0
)
*541 (MRCItem
litem &484
pos 18
dimension 20
uid 26695,0
)
*542 (MRCItem
litem &485
pos 19
dimension 20
uid 26697,0
)
*543 (MRCItem
litem &486
pos 9
dimension 20
uid 26699,0
)
*544 (MRCItem
litem &487
pos 10
dimension 20
uid 26701,0
)
*545 (MRCItem
litem &488
pos 43
dimension 20
uid 26775,0
)
*546 (MRCItem
litem &489
pos 11
dimension 20
uid 27095,0
)
*547 (MRCItem
litem &490
pos 12
dimension 20
uid 27097,0
)
*548 (MRCItem
litem &491
pos 13
dimension 20
uid 27099,0
)
*549 (MRCItem
litem &492
pos 14
dimension 20
uid 27101,0
)
*550 (MRCItem
litem &493
pos 15
dimension 20
uid 27280,0
)
*551 (MRCItem
litem &494
pos 16
dimension 20
uid 27282,0
)
*552 (MRCItem
litem &495
pos 20
dimension 20
uid 27602,0
)
*553 (MRCItem
litem &496
pos 21
dimension 20
uid 27604,0
)
*554 (MRCItem
litem &497
pos 22
dimension 20
uid 27606,0
)
*555 (MRCItem
litem &498
pos 44
dimension 20
uid 28420,0
)
*556 (MRCItem
litem &499
pos 45
dimension 20
uid 28422,0
)
*557 (MRCItem
litem &500
pos 23
dimension 20
uid 28424,0
)
*558 (MRCItem
litem &501
pos 46
dimension 20
uid 28426,0
)
*559 (MRCItem
litem &502
pos 47
dimension 20
uid 28428,0
)
*560 (MRCItem
litem &503
pos 24
dimension 20
uid 28430,0
)
*561 (MRCItem
litem &504
pos 25
dimension 20
uid 28432,0
)
*562 (MRCItem
litem &505
pos 26
dimension 20
uid 28434,0
)
*563 (MRCItem
litem &506
pos 27
dimension 20
uid 28666,0
)
*564 (MRCItem
litem &507
pos 28
dimension 20
uid 28795,0
)
*565 (MRCItem
litem &508
pos 29
dimension 20
uid 28797,0
)
*566 (MRCItem
litem &509
pos 30
dimension 20
uid 28801,0
)
*567 (MRCItem
litem &510
pos 48
dimension 20
uid 28823,0
)
*568 (MRCItem
litem &511
pos 49
dimension 20
uid 29635,0
)
*569 (MRCItem
litem &512
pos 50
dimension 20
uid 29637,0
)
*570 (MRCItem
litem &513
pos 51
dimension 20
uid 30040,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*571 (MRCItem
litem &453
pos 0
dimension 20
uid 74,0
)
*572 (MRCItem
litem &455
pos 1
dimension 50
uid 75,0
)
*573 (MRCItem
litem &456
pos 2
dimension 100
uid 76,0
)
*574 (MRCItem
litem &457
pos 3
dimension 50
sortAscending 0
uid 77,0
)
*575 (MRCItem
litem &458
pos 4
dimension 100
uid 78,0
)
*576 (MRCItem
litem &459
pos 5
dimension 100
uid 79,0
)
*577 (MRCItem
litem &460
pos 6
dimension 50
uid 80,0
)
*578 (MRCItem
litem &461
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *579 (LEmptyRow
)
uid 83,0
optionalChildren [
*580 (RefLabelRowHdr
)
*581 (TitleRowHdr
)
*582 (FilterRowHdr
)
*583 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*584 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*585 (GroupColHdr
tm "GroupColHdrMgr"
)
*586 (NameColHdr
tm "GenericNameColHdrMgr"
)
*587 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*588 (InitColHdr
tm "GenericValueColHdrMgr"
)
*589 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*590 (EolColHdr
tm "GenericEolColHdrMgr"
)
*591 (LogGeneric
generic (GiElement
name "LINK_ID_MIN"
type "integer"
value "0"
)
uid 28824,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*592 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *593 (MRCItem
litem &579
pos 1
dimension 20
)
uid 97,0
optionalChildren [
*594 (MRCItem
litem &580
pos 0
dimension 20
uid 98,0
)
*595 (MRCItem
litem &581
pos 1
dimension 23
uid 99,0
)
*596 (MRCItem
litem &582
pos 2
hidden 1
dimension 20
uid 100,0
)
*597 (MRCItem
litem &591
pos 0
dimension 20
uid 28825,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*598 (MRCItem
litem &583
pos 0
dimension 20
uid 102,0
)
*599 (MRCItem
litem &585
pos 1
dimension 50
uid 103,0
)
*600 (MRCItem
litem &586
pos 2
dimension 100
uid 104,0
)
*601 (MRCItem
litem &587
pos 3
dimension 100
uid 105,0
)
*602 (MRCItem
litem &588
pos 4
dimension 50
uid 106,0
)
*603 (MRCItem
litem &589
pos 5
dimension 50
uid 107,0
)
*604 (MRCItem
litem &590
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
frameCount 1
)
