<?xml version="1.0"?>
<Checkpoint Version="19" Minor="0">
	<BUILD_NUMBER Name="3671981"/>
	<FULL_BUILD Name="SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022"/>
	<PRODUCT Name="Vivado v2022.2 (64-bit)"/>
	<Part Name="xc7z020clg400-1"/>
	<Top Name="sequence_detection"/>
	<DisableAutoIOBuffers Name="0"/>
	<OutOfContext Name="0"/>
	<RunGenerated Name="1"/>
	<HDPlatform Name="0"/>
	<File Type="VERILOG_STUB" Name="sequence_detection_stub.v" ModTime="1745226667"/>
	<File Type="VHDL_STUB" Name="sequence_detection_stub.vhdl" ModTime="1745226667"/>
	<File Type="EDIF" Name="sequence_detection.edf" ModTime="1745226667"/>
	<File Type="SHAPE" Name="sequence_detection.shape" ModTime="1745226667"/>
	<File Type="XN" Name="sequence_detection.xn" ModTime="1745226667"/>
	<File Type="INCR" Name="sequence_detection.incr" ModTime="1745226667"/>
	<File Type="RDA" Name="sequence_detection.rda" ModTime="1745226667"/>
	<File Type="JSON_RDA" Name="sequence_detection_rda.json" ModTime="1745226667"/>
	<File Type="WDF" Name="sequence_detection.wdf" ModTime="1745226667"/>
	<File Type="SYNTH" Name="sequence_detection.synth" ModTime="1745226667"/>
</Checkpoint>

