#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Mar 10 14:21:31 2020
# Process ID: 3966
# Current directory: /home/tan14007/test_1/test_1.runs/synth_1
# Command line: vivado -log system.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system.tcl
# Log file: /home/tan14007/test_1/test_1.runs/synth_1/system.vds
# Journal file: /home/tan14007/test_1/test_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source system.tcl -notrace
Command: synth_design -top system -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3985 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1389.102 ; gain = 0.000 ; free physical = 113 ; free virtual = 3785
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [/home/tan14007/test_1/test_1.srcs/sources_1/new/system.v:1]
INFO: [Synth 8-6157] synthesizing module 'clockDiv' [/home/tan14007/test_1/test_1.srcs/sources_1/new/clockDiv.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clockDiv' (1#1) [/home/tan14007/test_1/test_1.srcs/sources_1/new/clockDiv.v:1]
INFO: [Synth 8-6157] synthesizing module 'sevenSeg' [/home/tan14007/test_1/test_1.srcs/sources_1/new/sevenSeg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sevenSeg' (2#1) [/home/tan14007/test_1/test_1.srcs/sources_1/new/sevenSeg.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tan14007/test_1/test_1.srcs/sources_1/new/system.v:31]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [/home/tan14007/test_1/test_1.srcs/sources_1/new/system.v:1]
WARNING: [Synth 8-3917] design system has port dp driven by constant 1
WARNING: [Synth 8-3331] design system has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1420.531 ; gain = 31.430 ; free physical = 178 ; free virtual = 3799
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1420.531 ; gain = 31.430 ; free physical = 178 ; free virtual = 3800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1420.531 ; gain = 31.430 ; free physical = 178 ; free virtual = 3800
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tan14007/test_1/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [/home/tan14007/test_1/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tan14007/test_1/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [/home/tan14007/test_1/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tan14007/test_1/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [/home/tan14007/test_1/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tan14007/test_1/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [/home/tan14007/test_1/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tan14007/test_1/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [/home/tan14007/test_1/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tan14007/test_1/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [/home/tan14007/test_1/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tan14007/test_1/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [/home/tan14007/test_1/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tan14007/test_1/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [/home/tan14007/test_1/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tan14007/test_1/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/tan14007/test_1/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tan14007/test_1/test_1.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1712.930 ; gain = 0.000 ; free physical = 104 ; free virtual = 3586
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1712.930 ; gain = 0.000 ; free physical = 104 ; free virtual = 3587
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1712.930 ; gain = 0.000 ; free physical = 104 ; free virtual = 3587
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1712.930 ; gain = 0.000 ; free physical = 104 ; free virtual = 3587
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1712.930 ; gain = 323.828 ; free physical = 178 ; free virtual = 3661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1712.930 ; gain = 323.828 ; free physical = 178 ; free virtual = 3661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1712.930 ; gain = 323.828 ; free physical = 180 ; free virtual = 3662
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'num_reg' in module 'system'
INFO: [Synth 8-5544] ROM "num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                             1010
                 iSTATE0 |                              010 |                             1100
                 iSTATE1 |                              100 |                             1110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'num_reg' using encoding 'one-hot' in module 'system'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1712.930 ; gain = 323.828 ; free physical = 172 ; free virtual = 3655
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module system 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module clockDiv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design system has port dp driven by constant 1
WARNING: [Synth 8-3331] design system has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1712.930 ; gain = 323.828 ; free physical = 159 ; free virtual = 3645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1712.930 ; gain = 323.828 ; free physical = 118 ; free virtual = 3547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1712.930 ; gain = 323.828 ; free physical = 118 ; free virtual = 3546
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1712.930 ; gain = 323.828 ; free physical = 117 ; free virtual = 3545
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1712.930 ; gain = 323.828 ; free physical = 117 ; free virtual = 3545
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1712.930 ; gain = 323.828 ; free physical = 117 ; free virtual = 3545
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1712.930 ; gain = 323.828 ; free physical = 117 ; free virtual = 3545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1712.930 ; gain = 323.828 ; free physical = 117 ; free virtual = 3545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1712.930 ; gain = 323.828 ; free physical = 117 ; free virtual = 3545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1712.930 ; gain = 323.828 ; free physical = 117 ; free virtual = 3545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |    26|
|3     |LUT2 |     3|
|4     |LUT3 |     6|
|5     |FDRE |    34|
|6     |IBUF |     2|
|7     |OBUF |    12|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------+------------+------+
|      |Instance                       |Module      |Cells |
+------+-------------------------------+------------+------+
|1     |top                            |            |    84|
|2     |  \genblk1[10].nolabel_line14  |clockDiv    |     2|
|3     |  \genblk1[11].nolabel_line14  |clockDiv_0  |     2|
|4     |  \genblk1[12].nolabel_line14  |clockDiv_1  |     2|
|5     |  \genblk1[13].nolabel_line14  |clockDiv_2  |     2|
|6     |  \genblk1[14].nolabel_line14  |clockDiv_3  |     2|
|7     |  \genblk1[15].nolabel_line14  |clockDiv_4  |     2|
|8     |  \genblk1[16].nolabel_line14  |clockDiv_5  |     2|
|9     |  \genblk1[17].nolabel_line14  |clockDiv_6  |     2|
|10    |  \genblk1[18].nolabel_line14  |clockDiv_7  |     2|
|11    |  \genblk1[19].nolabel_line14  |clockDiv_8  |     2|
|12    |  \genblk1[1].nolabel_line14   |clockDiv_9  |     2|
|13    |  \genblk1[20].nolabel_line14  |clockDiv_10 |     2|
|14    |  \genblk1[21].nolabel_line14  |clockDiv_11 |     2|
|15    |  \genblk1[22].nolabel_line14  |clockDiv_12 |     2|
|16    |  \genblk1[23].nolabel_line14  |clockDiv_13 |     2|
|17    |  \genblk1[24].nolabel_line14  |clockDiv_14 |     2|
|18    |  \genblk1[2].nolabel_line14   |clockDiv_15 |     2|
|19    |  \genblk1[3].nolabel_line14   |clockDiv_16 |     2|
|20    |  \genblk1[4].nolabel_line14   |clockDiv_17 |     2|
|21    |  \genblk1[5].nolabel_line14   |clockDiv_18 |     2|
|22    |  \genblk1[6].nolabel_line14   |clockDiv_19 |     2|
|23    |  \genblk1[7].nolabel_line14   |clockDiv_20 |     2|
|24    |  \genblk1[8].nolabel_line14   |clockDiv_21 |     2|
|25    |  \genblk1[9].nolabel_line14   |clockDiv_22 |     2|
|26    |  nolabel_line23               |sevenSeg    |     3|
+------+-------------------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1712.930 ; gain = 323.828 ; free physical = 117 ; free virtual = 3545
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1712.930 ; gain = 31.430 ; free physical = 171 ; free virtual = 3599
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1712.938 ; gain = 323.828 ; free physical = 183 ; free virtual = 3611
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1712.938 ; gain = 0.000 ; free physical = 115 ; free virtual = 3544
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 12 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1712.938 ; gain = 323.906 ; free physical = 170 ; free virtual = 3600
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1712.938 ; gain = 0.000 ; free physical = 170 ; free virtual = 3600
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/tan14007/test_1/test_1.runs/synth_1/system.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_utilization_synth.rpt -pb system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 10 14:22:05 2020...
