`timescale 1ns / 1ps


module DECODER_41(a,b,clk,y0,y1,y2,y3);
input a,b,clk;
output reg y0,y1,y2,y3;
always@(*)begin
 {y0,y1,y2,y3}=4'b0000;
 if(~clk)
   case({a,b})
     2'b00: y0=1;
     2'b01: y1=1;
     2'b10: y2=1;
     2'b11: y3=1;
    endcase 
 end
endmodule
