<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: pwm0.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7dbb3f8d9b3c7f1bbfe241818c433d10.html">utils</a></li><li class="navelem"><a class="el" href="dir_903ea45345aa10adf0347c1f0518c9d5.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ce31852ed2135ff3a989ef6e2cbff7f5.html">same70</a></li><li class="navelem"><a class="el" href="dir_aa47084d0f13b69a05b7aeca4035fbf6.html">include</a></li><li class="navelem"><a class="el" href="dir_911de5c7f45415a4c7c31e5b481e7fa8.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">pwm0.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2015-2018 Microchip Technology Inc.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="pwm0_8h__dep__incl.gif" border="0" usemap="#apwm0_8hdep" alt=""/></div>
</div>
</div>
<p><a href="pwm0_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a86610955b8007a9df549054978dd62e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a86610955b8007a9df549054978dd62e9">REG_PWM0_CCNT0</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x40020214U)</td></tr>
<tr class="memdesc:a86610955b8007a9df549054978dd62e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Counter Register (ch_num = 0)  <br /></td></tr>
<tr class="separator:a86610955b8007a9df549054978dd62e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae311ed759a18b886693916845e5f64ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#ae311ed759a18b886693916845e5f64ab">REG_PWM0_CCNT1</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x40020234U)</td></tr>
<tr class="memdesc:ae311ed759a18b886693916845e5f64ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Counter Register (ch_num = 1)  <br /></td></tr>
<tr class="separator:ae311ed759a18b886693916845e5f64ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addd36ed9b692f52aae8899cf03f07eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#addd36ed9b692f52aae8899cf03f07eb9">REG_PWM0_CCNT2</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x40020254U)</td></tr>
<tr class="memdesc:addd36ed9b692f52aae8899cf03f07eb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Counter Register (ch_num = 2)  <br /></td></tr>
<tr class="separator:addd36ed9b692f52aae8899cf03f07eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86cce2ce7d33cc2dc54e0e3066e1a4d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a86cce2ce7d33cc2dc54e0e3066e1a4d2">REG_PWM0_CCNT3</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x40020274U)</td></tr>
<tr class="memdesc:a86cce2ce7d33cc2dc54e0e3066e1a4d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Counter Register (ch_num = 3)  <br /></td></tr>
<tr class="separator:a86cce2ce7d33cc2dc54e0e3066e1a4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47a74652659630b95b33a6b40e350a54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a47a74652659630b95b33a6b40e350a54">REG_PWM0_CDTY0</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020204U)</td></tr>
<tr class="memdesc:a47a74652659630b95b33a6b40e350a54"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Duty Cycle Register (ch_num = 0)  <br /></td></tr>
<tr class="separator:a47a74652659630b95b33a6b40e350a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfdce2961662431e359516c445411124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#acfdce2961662431e359516c445411124">REG_PWM0_CDTY1</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020224U)</td></tr>
<tr class="memdesc:acfdce2961662431e359516c445411124"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Duty Cycle Register (ch_num = 1)  <br /></td></tr>
<tr class="separator:acfdce2961662431e359516c445411124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa2e5ebe12867adae95b075cf3599dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#aaa2e5ebe12867adae95b075cf3599dd7">REG_PWM0_CDTY2</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020244U)</td></tr>
<tr class="memdesc:aaa2e5ebe12867adae95b075cf3599dd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Duty Cycle Register (ch_num = 2)  <br /></td></tr>
<tr class="separator:aaa2e5ebe12867adae95b075cf3599dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a296dd7555ba48f67c94635a6c4220669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a296dd7555ba48f67c94635a6c4220669">REG_PWM0_CDTY3</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020264U)</td></tr>
<tr class="memdesc:a296dd7555ba48f67c94635a6c4220669"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Duty Cycle Register (ch_num = 3)  <br /></td></tr>
<tr class="separator:a296dd7555ba48f67c94635a6c4220669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8d06da52d5132a8d503b356d5e45bb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#ac8d06da52d5132a8d503b356d5e45bb0">REG_PWM0_CDTYUPD0</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40020208U)</td></tr>
<tr class="memdesc:ac8d06da52d5132a8d503b356d5e45bb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Duty Cycle Update Register (ch_num = 0)  <br /></td></tr>
<tr class="separator:ac8d06da52d5132a8d503b356d5e45bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2a3760893eef3e3d6d19f35d276949b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#ac2a3760893eef3e3d6d19f35d276949b">REG_PWM0_CDTYUPD1</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40020228U)</td></tr>
<tr class="memdesc:ac2a3760893eef3e3d6d19f35d276949b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Duty Cycle Update Register (ch_num = 1)  <br /></td></tr>
<tr class="separator:ac2a3760893eef3e3d6d19f35d276949b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a087bf6071020a4ad08b2ab19a4b58d8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a087bf6071020a4ad08b2ab19a4b58d8a">REG_PWM0_CDTYUPD2</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40020248U)</td></tr>
<tr class="memdesc:a087bf6071020a4ad08b2ab19a4b58d8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Duty Cycle Update Register (ch_num = 2)  <br /></td></tr>
<tr class="separator:a087bf6071020a4ad08b2ab19a4b58d8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb548425a3dff8d274001c4c7630c818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#afb548425a3dff8d274001c4c7630c818">REG_PWM0_CDTYUPD3</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40020268U)</td></tr>
<tr class="memdesc:afb548425a3dff8d274001c4c7630c818"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Duty Cycle Update Register (ch_num = 3)  <br /></td></tr>
<tr class="separator:afb548425a3dff8d274001c4c7630c818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaae3831cc7c292875f976bba47f61102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#aaae3831cc7c292875f976bba47f61102">REG_PWM0_CLK</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020000U)</td></tr>
<tr class="memdesc:aaae3831cc7c292875f976bba47f61102"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Clock Register  <br /></td></tr>
<tr class="separator:aaae3831cc7c292875f976bba47f61102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83cd849795f105ecd9f7ca236cf54d62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a83cd849795f105ecd9f7ca236cf54d62">REG_PWM0_CMPM0</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020138U)</td></tr>
<tr class="memdesc:a83cd849795f105ecd9f7ca236cf54d62"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Comparison 0 Mode Register  <br /></td></tr>
<tr class="separator:a83cd849795f105ecd9f7ca236cf54d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad46cbbfc6b4242596ec63ed05d54c021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#ad46cbbfc6b4242596ec63ed05d54c021">REG_PWM0_CMPM1</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020148U)</td></tr>
<tr class="memdesc:ad46cbbfc6b4242596ec63ed05d54c021"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Comparison 1 Mode Register  <br /></td></tr>
<tr class="separator:ad46cbbfc6b4242596ec63ed05d54c021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ac906c13d5a2dce70789e0d7141e1b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a8ac906c13d5a2dce70789e0d7141e1b3">REG_PWM0_CMPM2</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020158U)</td></tr>
<tr class="memdesc:a8ac906c13d5a2dce70789e0d7141e1b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Comparison 2 Mode Register  <br /></td></tr>
<tr class="separator:a8ac906c13d5a2dce70789e0d7141e1b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff93665204e1051dceaf2d0e198df7b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#aff93665204e1051dceaf2d0e198df7b5">REG_PWM0_CMPM3</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020168U)</td></tr>
<tr class="memdesc:aff93665204e1051dceaf2d0e198df7b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Comparison 3 Mode Register  <br /></td></tr>
<tr class="separator:aff93665204e1051dceaf2d0e198df7b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae75e534e6ecf52041788fab2efc61c2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#ae75e534e6ecf52041788fab2efc61c2f">REG_PWM0_CMPM4</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020178U)</td></tr>
<tr class="memdesc:ae75e534e6ecf52041788fab2efc61c2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Comparison 4 Mode Register  <br /></td></tr>
<tr class="separator:ae75e534e6ecf52041788fab2efc61c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabdef64690df45db4a1f8f4ad1a873c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#aabdef64690df45db4a1f8f4ad1a873c2">REG_PWM0_CMPM5</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020188U)</td></tr>
<tr class="memdesc:aabdef64690df45db4a1f8f4ad1a873c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Comparison 5 Mode Register  <br /></td></tr>
<tr class="separator:aabdef64690df45db4a1f8f4ad1a873c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19281c6442c878060fe85c18aa0f84e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a19281c6442c878060fe85c18aa0f84e0">REG_PWM0_CMPM6</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020198U)</td></tr>
<tr class="memdesc:a19281c6442c878060fe85c18aa0f84e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Comparison 6 Mode Register  <br /></td></tr>
<tr class="separator:a19281c6442c878060fe85c18aa0f84e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a840b7588a490a03cef2fc2cd059cb17c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a840b7588a490a03cef2fc2cd059cb17c">REG_PWM0_CMPM7</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x400201A8U)</td></tr>
<tr class="memdesc:a840b7588a490a03cef2fc2cd059cb17c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Comparison 7 Mode Register  <br /></td></tr>
<tr class="separator:a840b7588a490a03cef2fc2cd059cb17c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7269b38bb1a1b971fa39dac39fccd3f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a7269b38bb1a1b971fa39dac39fccd3f3">REG_PWM0_CMPMUPD0</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x4002013CU)</td></tr>
<tr class="memdesc:a7269b38bb1a1b971fa39dac39fccd3f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Comparison 0 Mode Update Register  <br /></td></tr>
<tr class="separator:a7269b38bb1a1b971fa39dac39fccd3f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ebb3118c3252d13d951db782e86fb36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a5ebb3118c3252d13d951db782e86fb36">REG_PWM0_CMPMUPD1</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x4002014CU)</td></tr>
<tr class="memdesc:a5ebb3118c3252d13d951db782e86fb36"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Comparison 1 Mode Update Register  <br /></td></tr>
<tr class="separator:a5ebb3118c3252d13d951db782e86fb36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a269860964d01f7d4a8a48463d0f66d7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a269860964d01f7d4a8a48463d0f66d7e">REG_PWM0_CMPMUPD2</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x4002015CU)</td></tr>
<tr class="memdesc:a269860964d01f7d4a8a48463d0f66d7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Comparison 2 Mode Update Register  <br /></td></tr>
<tr class="separator:a269860964d01f7d4a8a48463d0f66d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac27c9f8a9dbca4374c043726ef0fb5bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#ac27c9f8a9dbca4374c043726ef0fb5bb">REG_PWM0_CMPMUPD3</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x4002016CU)</td></tr>
<tr class="memdesc:ac27c9f8a9dbca4374c043726ef0fb5bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Comparison 3 Mode Update Register  <br /></td></tr>
<tr class="separator:ac27c9f8a9dbca4374c043726ef0fb5bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbd5f03f223b2ca7e6fb246e636224a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#acbd5f03f223b2ca7e6fb246e636224a6">REG_PWM0_CMPMUPD4</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x4002017CU)</td></tr>
<tr class="memdesc:acbd5f03f223b2ca7e6fb246e636224a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Comparison 4 Mode Update Register  <br /></td></tr>
<tr class="separator:acbd5f03f223b2ca7e6fb246e636224a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49e684401e59badf25dae37d0ea9c54d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a49e684401e59badf25dae37d0ea9c54d">REG_PWM0_CMPMUPD5</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x4002018CU)</td></tr>
<tr class="memdesc:a49e684401e59badf25dae37d0ea9c54d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Comparison 5 Mode Update Register  <br /></td></tr>
<tr class="separator:a49e684401e59badf25dae37d0ea9c54d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46269dd57469e41da349b6dbfaf3d2b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a46269dd57469e41da349b6dbfaf3d2b4">REG_PWM0_CMPMUPD6</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x4002019CU)</td></tr>
<tr class="memdesc:a46269dd57469e41da349b6dbfaf3d2b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Comparison 6 Mode Update Register  <br /></td></tr>
<tr class="separator:a46269dd57469e41da349b6dbfaf3d2b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa07114b90a27b0407b8da6dc10c1be00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#aa07114b90a27b0407b8da6dc10c1be00">REG_PWM0_CMPMUPD7</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400201ACU)</td></tr>
<tr class="memdesc:aa07114b90a27b0407b8da6dc10c1be00"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Comparison 7 Mode Update Register  <br /></td></tr>
<tr class="separator:aa07114b90a27b0407b8da6dc10c1be00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f3bcbe96d10e32b33c5e51c023fa327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a8f3bcbe96d10e32b33c5e51c023fa327">REG_PWM0_CMPV0</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020130U)</td></tr>
<tr class="memdesc:a8f3bcbe96d10e32b33c5e51c023fa327"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Comparison 0 Value Register  <br /></td></tr>
<tr class="separator:a8f3bcbe96d10e32b33c5e51c023fa327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ac7ec0bae46774dc67b830b07f56f37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a4ac7ec0bae46774dc67b830b07f56f37">REG_PWM0_CMPV1</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020140U)</td></tr>
<tr class="memdesc:a4ac7ec0bae46774dc67b830b07f56f37"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Comparison 1 Value Register  <br /></td></tr>
<tr class="separator:a4ac7ec0bae46774dc67b830b07f56f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e81c1abe5cbd1f66b42de1d8461e811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a9e81c1abe5cbd1f66b42de1d8461e811">REG_PWM0_CMPV2</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020150U)</td></tr>
<tr class="memdesc:a9e81c1abe5cbd1f66b42de1d8461e811"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Comparison 2 Value Register  <br /></td></tr>
<tr class="separator:a9e81c1abe5cbd1f66b42de1d8461e811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b48419903c565a121cad0d2451e6d39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a4b48419903c565a121cad0d2451e6d39">REG_PWM0_CMPV3</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020160U)</td></tr>
<tr class="memdesc:a4b48419903c565a121cad0d2451e6d39"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Comparison 3 Value Register  <br /></td></tr>
<tr class="separator:a4b48419903c565a121cad0d2451e6d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af564284a9feec2edc195c264d2face42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#af564284a9feec2edc195c264d2face42">REG_PWM0_CMPV4</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020170U)</td></tr>
<tr class="memdesc:af564284a9feec2edc195c264d2face42"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Comparison 4 Value Register  <br /></td></tr>
<tr class="separator:af564284a9feec2edc195c264d2face42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ee37dd558c48c77c11a36248bbce61a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a9ee37dd558c48c77c11a36248bbce61a">REG_PWM0_CMPV5</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020180U)</td></tr>
<tr class="memdesc:a9ee37dd558c48c77c11a36248bbce61a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Comparison 5 Value Register  <br /></td></tr>
<tr class="separator:a9ee37dd558c48c77c11a36248bbce61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d46bcd3219509f7ea4935a0692bf780"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a9d46bcd3219509f7ea4935a0692bf780">REG_PWM0_CMPV6</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020190U)</td></tr>
<tr class="memdesc:a9d46bcd3219509f7ea4935a0692bf780"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Comparison 6 Value Register  <br /></td></tr>
<tr class="separator:a9d46bcd3219509f7ea4935a0692bf780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af54a6cae4915f63f7c70a289c03d9379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#af54a6cae4915f63f7c70a289c03d9379">REG_PWM0_CMPV7</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x400201A0U)</td></tr>
<tr class="memdesc:af54a6cae4915f63f7c70a289c03d9379"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Comparison 7 Value Register  <br /></td></tr>
<tr class="separator:af54a6cae4915f63f7c70a289c03d9379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3567fbc4cdd0f16c391cf691140190c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a3567fbc4cdd0f16c391cf691140190c4">REG_PWM0_CMPVUPD0</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40020134U)</td></tr>
<tr class="memdesc:a3567fbc4cdd0f16c391cf691140190c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Comparison 0 Value Update Register  <br /></td></tr>
<tr class="separator:a3567fbc4cdd0f16c391cf691140190c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f9178b2124874f3fa19a2a2587066bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a1f9178b2124874f3fa19a2a2587066bc">REG_PWM0_CMPVUPD1</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40020144U)</td></tr>
<tr class="memdesc:a1f9178b2124874f3fa19a2a2587066bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Comparison 1 Value Update Register  <br /></td></tr>
<tr class="separator:a1f9178b2124874f3fa19a2a2587066bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a112c6acee84a8fcf7343a55240952dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a112c6acee84a8fcf7343a55240952dd8">REG_PWM0_CMPVUPD2</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40020154U)</td></tr>
<tr class="memdesc:a112c6acee84a8fcf7343a55240952dd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Comparison 2 Value Update Register  <br /></td></tr>
<tr class="separator:a112c6acee84a8fcf7343a55240952dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08cc922435888f99ad355fa9b25abec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a08cc922435888f99ad355fa9b25abec7">REG_PWM0_CMPVUPD3</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40020164U)</td></tr>
<tr class="memdesc:a08cc922435888f99ad355fa9b25abec7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Comparison 3 Value Update Register  <br /></td></tr>
<tr class="separator:a08cc922435888f99ad355fa9b25abec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5854a8bf48495545a9deb39e1ea3f79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#ae5854a8bf48495545a9deb39e1ea3f79">REG_PWM0_CMPVUPD4</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40020174U)</td></tr>
<tr class="memdesc:ae5854a8bf48495545a9deb39e1ea3f79"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Comparison 4 Value Update Register  <br /></td></tr>
<tr class="separator:ae5854a8bf48495545a9deb39e1ea3f79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0cd0182df4bf906399e4069262ac52d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#ab0cd0182df4bf906399e4069262ac52d">REG_PWM0_CMPVUPD5</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40020184U)</td></tr>
<tr class="memdesc:ab0cd0182df4bf906399e4069262ac52d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Comparison 5 Value Update Register  <br /></td></tr>
<tr class="separator:ab0cd0182df4bf906399e4069262ac52d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a810bff318ae8c16de61398806f253485"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a810bff318ae8c16de61398806f253485">REG_PWM0_CMPVUPD6</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40020194U)</td></tr>
<tr class="memdesc:a810bff318ae8c16de61398806f253485"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Comparison 6 Value Update Register  <br /></td></tr>
<tr class="separator:a810bff318ae8c16de61398806f253485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6da4f2c5ca7252ffd2d982f1d512ddc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a6da4f2c5ca7252ffd2d982f1d512ddc1">REG_PWM0_CMPVUPD7</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400201A4U)</td></tr>
<tr class="memdesc:a6da4f2c5ca7252ffd2d982f1d512ddc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Comparison 7 Value Update Register  <br /></td></tr>
<tr class="separator:a6da4f2c5ca7252ffd2d982f1d512ddc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a53aa78d8561ef54c82ecf1931dd4a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a1a53aa78d8561ef54c82ecf1931dd4a2">REG_PWM0_CMR0</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020200U)</td></tr>
<tr class="memdesc:a1a53aa78d8561ef54c82ecf1931dd4a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Mode Register (ch_num = 0)  <br /></td></tr>
<tr class="separator:a1a53aa78d8561ef54c82ecf1931dd4a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a540bc4b5c8388e26085cee33fc0380"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a1a540bc4b5c8388e26085cee33fc0380">REG_PWM0_CMR1</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020220U)</td></tr>
<tr class="memdesc:a1a540bc4b5c8388e26085cee33fc0380"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Mode Register (ch_num = 1)  <br /></td></tr>
<tr class="separator:a1a540bc4b5c8388e26085cee33fc0380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dbd96cb503fe43fd5f997541c0c016f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a6dbd96cb503fe43fd5f997541c0c016f">REG_PWM0_CMR2</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020240U)</td></tr>
<tr class="memdesc:a6dbd96cb503fe43fd5f997541c0c016f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Mode Register (ch_num = 2)  <br /></td></tr>
<tr class="separator:a6dbd96cb503fe43fd5f997541c0c016f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1b531faded45db596cf3929237d09ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#ad1b531faded45db596cf3929237d09ec">REG_PWM0_CMR3</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020260U)</td></tr>
<tr class="memdesc:ad1b531faded45db596cf3929237d09ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Mode Register (ch_num = 3)  <br /></td></tr>
<tr class="separator:ad1b531faded45db596cf3929237d09ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6069a38033f8b122591c80dd0eae9406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a6069a38033f8b122591c80dd0eae9406">REG_PWM0_CMUPD0</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40020400U)</td></tr>
<tr class="memdesc:a6069a38033f8b122591c80dd0eae9406"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Mode Update Register (ch_num = 0)  <br /></td></tr>
<tr class="separator:a6069a38033f8b122591c80dd0eae9406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3ffec38a2f9acfe428f8f876d80424f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#aa3ffec38a2f9acfe428f8f876d80424f">REG_PWM0_CMUPD1</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40020420U)</td></tr>
<tr class="memdesc:aa3ffec38a2f9acfe428f8f876d80424f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Mode Update Register (ch_num = 1)  <br /></td></tr>
<tr class="separator:aa3ffec38a2f9acfe428f8f876d80424f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a706b237954a84f887be95d1ad6666a4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a706b237954a84f887be95d1ad6666a4d">REG_PWM0_CMUPD2</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40020440U)</td></tr>
<tr class="memdesc:a706b237954a84f887be95d1ad6666a4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Mode Update Register (ch_num = 2)  <br /></td></tr>
<tr class="separator:a706b237954a84f887be95d1ad6666a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60dc32c67b5fd1251becf96f5ade2d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a60dc32c67b5fd1251becf96f5ade2d36">REG_PWM0_CMUPD3</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40020460U)</td></tr>
<tr class="memdesc:a60dc32c67b5fd1251becf96f5ade2d36"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Mode Update Register (ch_num = 3)  <br /></td></tr>
<tr class="separator:a60dc32c67b5fd1251becf96f5ade2d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a19c2c226ac9af61443244ce45f2990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a0a19c2c226ac9af61443244ce45f2990">REG_PWM0_CPRD0</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4002020CU)</td></tr>
<tr class="memdesc:a0a19c2c226ac9af61443244ce45f2990"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Period Register (ch_num = 0)  <br /></td></tr>
<tr class="separator:a0a19c2c226ac9af61443244ce45f2990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae96ff40d17d4e5f1c7f72b0a11a87d19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#ae96ff40d17d4e5f1c7f72b0a11a87d19">REG_PWM0_CPRD1</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4002022CU)</td></tr>
<tr class="memdesc:ae96ff40d17d4e5f1c7f72b0a11a87d19"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Period Register (ch_num = 1)  <br /></td></tr>
<tr class="separator:ae96ff40d17d4e5f1c7f72b0a11a87d19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02b4a72d4c83131a436deb8e1109ab59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a02b4a72d4c83131a436deb8e1109ab59">REG_PWM0_CPRD2</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4002024CU)</td></tr>
<tr class="memdesc:a02b4a72d4c83131a436deb8e1109ab59"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Period Register (ch_num = 2)  <br /></td></tr>
<tr class="separator:a02b4a72d4c83131a436deb8e1109ab59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38eefda2b958420b798ee0b89eff474e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a38eefda2b958420b798ee0b89eff474e">REG_PWM0_CPRD3</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4002026CU)</td></tr>
<tr class="memdesc:a38eefda2b958420b798ee0b89eff474e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Period Register (ch_num = 3)  <br /></td></tr>
<tr class="separator:a38eefda2b958420b798ee0b89eff474e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad543aff5fce0cd95ae8f843549e41bdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#ad543aff5fce0cd95ae8f843549e41bdf">REG_PWM0_CPRDUPD0</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40020210U)</td></tr>
<tr class="memdesc:ad543aff5fce0cd95ae8f843549e41bdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Period Update Register (ch_num = 0)  <br /></td></tr>
<tr class="separator:ad543aff5fce0cd95ae8f843549e41bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f95dd1074eae1c493f6de86c1259671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a1f95dd1074eae1c493f6de86c1259671">REG_PWM0_CPRDUPD1</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40020230U)</td></tr>
<tr class="memdesc:a1f95dd1074eae1c493f6de86c1259671"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Period Update Register (ch_num = 1)  <br /></td></tr>
<tr class="separator:a1f95dd1074eae1c493f6de86c1259671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8fff3b52c932d3223092457301d5b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#af8fff3b52c932d3223092457301d5b05">REG_PWM0_CPRDUPD2</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40020250U)</td></tr>
<tr class="memdesc:af8fff3b52c932d3223092457301d5b05"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Period Update Register (ch_num = 2)  <br /></td></tr>
<tr class="separator:af8fff3b52c932d3223092457301d5b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac63ef1f77f077f48bc7617648aa32dcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#ac63ef1f77f077f48bc7617648aa32dcb">REG_PWM0_CPRDUPD3</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40020270U)</td></tr>
<tr class="memdesc:ac63ef1f77f077f48bc7617648aa32dcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Period Update Register (ch_num = 3)  <br /></td></tr>
<tr class="separator:ac63ef1f77f077f48bc7617648aa32dcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a648218506e3155479b17bf3c10d87d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a648218506e3155479b17bf3c10d87d1f">REG_PWM0_DIS</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40020008U)</td></tr>
<tr class="memdesc:a648218506e3155479b17bf3c10d87d1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Disable Register  <br /></td></tr>
<tr class="separator:a648218506e3155479b17bf3c10d87d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7eca2d056d8a0616fd99e887b5e2ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#af7eca2d056d8a0616fd99e887b5e2ee8">REG_PWM0_DMAR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40020024U)</td></tr>
<tr class="memdesc:af7eca2d056d8a0616fd99e887b5e2ee8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM DMA Register  <br /></td></tr>
<tr class="separator:af7eca2d056d8a0616fd99e887b5e2ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8471845d190b7fbd85e0905a3a5a179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#ab8471845d190b7fbd85e0905a3a5a179">REG_PWM0_DT0</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020218U)</td></tr>
<tr class="memdesc:ab8471845d190b7fbd85e0905a3a5a179"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Dead Time Register (ch_num = 0)  <br /></td></tr>
<tr class="separator:ab8471845d190b7fbd85e0905a3a5a179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a987463bfc70483a18636e3f94666d2d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a987463bfc70483a18636e3f94666d2d2">REG_PWM0_DT1</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020238U)</td></tr>
<tr class="memdesc:a987463bfc70483a18636e3f94666d2d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Dead Time Register (ch_num = 1)  <br /></td></tr>
<tr class="separator:a987463bfc70483a18636e3f94666d2d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a391fcc7d7f2d19aeddc58be54141fccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a391fcc7d7f2d19aeddc58be54141fccd">REG_PWM0_DT2</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020258U)</td></tr>
<tr class="memdesc:a391fcc7d7f2d19aeddc58be54141fccd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Dead Time Register (ch_num = 2)  <br /></td></tr>
<tr class="separator:a391fcc7d7f2d19aeddc58be54141fccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65052046989235397d670f2d7dad5de9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a65052046989235397d670f2d7dad5de9">REG_PWM0_DT3</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020278U)</td></tr>
<tr class="memdesc:a65052046989235397d670f2d7dad5de9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Dead Time Register (ch_num = 3)  <br /></td></tr>
<tr class="separator:a65052046989235397d670f2d7dad5de9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a730cbd2fff264a20032909ea3d957744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a730cbd2fff264a20032909ea3d957744">REG_PWM0_DTUPD0</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x4002021CU)</td></tr>
<tr class="memdesc:a730cbd2fff264a20032909ea3d957744"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Dead Time Update Register (ch_num = 0)  <br /></td></tr>
<tr class="separator:a730cbd2fff264a20032909ea3d957744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d97b9f3ddac90ca11a067f692d8bb89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a5d97b9f3ddac90ca11a067f692d8bb89">REG_PWM0_DTUPD1</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x4002023CU)</td></tr>
<tr class="memdesc:a5d97b9f3ddac90ca11a067f692d8bb89"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Dead Time Update Register (ch_num = 1)  <br /></td></tr>
<tr class="separator:a5d97b9f3ddac90ca11a067f692d8bb89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a091b4b93b3f2aad7127d7aa5babdb4c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a091b4b93b3f2aad7127d7aa5babdb4c2">REG_PWM0_DTUPD2</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x4002025CU)</td></tr>
<tr class="memdesc:a091b4b93b3f2aad7127d7aa5babdb4c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Dead Time Update Register (ch_num = 2)  <br /></td></tr>
<tr class="separator:a091b4b93b3f2aad7127d7aa5babdb4c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8acc079404c44645cf5edc2dab8b31f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#ae8acc079404c44645cf5edc2dab8b31f">REG_PWM0_DTUPD3</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x4002027CU)</td></tr>
<tr class="memdesc:ae8acc079404c44645cf5edc2dab8b31f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Channel Dead Time Update Register (ch_num = 3)  <br /></td></tr>
<tr class="separator:ae8acc079404c44645cf5edc2dab8b31f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52d3eaec8f98f06abc24d6adda3495fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a52d3eaec8f98f06abc24d6adda3495fc">REG_PWM0_ELMR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4002007CU)</td></tr>
<tr class="memdesc:a52d3eaec8f98f06abc24d6adda3495fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Event Line 0 Mode Register  <br /></td></tr>
<tr class="separator:a52d3eaec8f98f06abc24d6adda3495fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6da1a4aef170348a351a8e7f24576fa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a6da1a4aef170348a351a8e7f24576fa4">REG_PWM0_ENA</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40020004U)</td></tr>
<tr class="memdesc:a6da1a4aef170348a351a8e7f24576fa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Enable Register  <br /></td></tr>
<tr class="separator:a6da1a4aef170348a351a8e7f24576fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a331d63dff2c5683b911abef437e079a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a331d63dff2c5683b911abef437e079a7">REG_PWM0_ETRG1</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4002042CU)</td></tr>
<tr class="memdesc:a331d63dff2c5683b911abef437e079a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM External Trigger Register (trg_num = 1)  <br /></td></tr>
<tr class="separator:a331d63dff2c5683b911abef437e079a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ab91bd8ba7a48f7bb04647dca5523cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a9ab91bd8ba7a48f7bb04647dca5523cb">REG_PWM0_ETRG2</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4002044CU)</td></tr>
<tr class="memdesc:a9ab91bd8ba7a48f7bb04647dca5523cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM External Trigger Register (trg_num = 2)  <br /></td></tr>
<tr class="separator:a9ab91bd8ba7a48f7bb04647dca5523cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae80c9a47524c892d522df93dcce5641d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#ae80c9a47524c892d522df93dcce5641d">REG_PWM0_FCR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40020064U)</td></tr>
<tr class="memdesc:ae80c9a47524c892d522df93dcce5641d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Fault Clear Register  <br /></td></tr>
<tr class="separator:ae80c9a47524c892d522df93dcce5641d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc474c5a23c03226fa9a7de14fde0407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#abc474c5a23c03226fa9a7de14fde0407">REG_PWM0_FMR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4002005CU)</td></tr>
<tr class="memdesc:abc474c5a23c03226fa9a7de14fde0407"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Fault Mode Register  <br /></td></tr>
<tr class="separator:abc474c5a23c03226fa9a7de14fde0407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72db0304c0aa77ca2dd5b3844160c219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a72db0304c0aa77ca2dd5b3844160c219">REG_PWM0_FPE</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4002006CU)</td></tr>
<tr class="memdesc:a72db0304c0aa77ca2dd5b3844160c219"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Fault Protection Enable Register  <br /></td></tr>
<tr class="separator:a72db0304c0aa77ca2dd5b3844160c219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3017cc74c9ba3cd8eb59315950caef5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#ab3017cc74c9ba3cd8eb59315950caef5">REG_PWM0_FPV1</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020068U)</td></tr>
<tr class="memdesc:ab3017cc74c9ba3cd8eb59315950caef5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Fault Protection Value Register 1  <br /></td></tr>
<tr class="separator:ab3017cc74c9ba3cd8eb59315950caef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac91ca06f1740177d1dbfa467fe33942d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#ac91ca06f1740177d1dbfa467fe33942d">REG_PWM0_FPV2</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x400200C0U)</td></tr>
<tr class="memdesc:ac91ca06f1740177d1dbfa467fe33942d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Fault Protection Value 2 Register  <br /></td></tr>
<tr class="separator:ac91ca06f1740177d1dbfa467fe33942d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a5fe6a8fe0358cd5a8aae2f8903dfd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a7a5fe6a8fe0358cd5a8aae2f8903dfd6">REG_PWM0_FSR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x40020060U)</td></tr>
<tr class="memdesc:a7a5fe6a8fe0358cd5a8aae2f8903dfd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Fault Status Register  <br /></td></tr>
<tr class="separator:a7a5fe6a8fe0358cd5a8aae2f8903dfd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a707c13256949db48a21368bb54a0ced9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a707c13256949db48a21368bb54a0ced9">REG_PWM0_IDR1</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40020014U)</td></tr>
<tr class="memdesc:a707c13256949db48a21368bb54a0ced9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Interrupt Disable Register 1  <br /></td></tr>
<tr class="separator:a707c13256949db48a21368bb54a0ced9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43dadc3453d9c719fb7c34532968eb62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a43dadc3453d9c719fb7c34532968eb62">REG_PWM0_IDR2</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40020038U)</td></tr>
<tr class="memdesc:a43dadc3453d9c719fb7c34532968eb62"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Interrupt Disable Register 2  <br /></td></tr>
<tr class="separator:a43dadc3453d9c719fb7c34532968eb62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1844a266355b3253f9e77eb9561cc92c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a1844a266355b3253f9e77eb9561cc92c">REG_PWM0_IER1</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40020010U)</td></tr>
<tr class="memdesc:a1844a266355b3253f9e77eb9561cc92c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Interrupt Enable Register 1  <br /></td></tr>
<tr class="separator:a1844a266355b3253f9e77eb9561cc92c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98345d321c9d40038a4fe96066ce48ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a98345d321c9d40038a4fe96066ce48ca">REG_PWM0_IER2</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40020034U)</td></tr>
<tr class="memdesc:a98345d321c9d40038a4fe96066ce48ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Interrupt Enable Register 2  <br /></td></tr>
<tr class="separator:a98345d321c9d40038a4fe96066ce48ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2328b4b2114fe8b192dbb84252cd7d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a2328b4b2114fe8b192dbb84252cd7d42">REG_PWM0_IMR1</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x40020018U)</td></tr>
<tr class="memdesc:a2328b4b2114fe8b192dbb84252cd7d42"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Interrupt Mask Register 1  <br /></td></tr>
<tr class="separator:a2328b4b2114fe8b192dbb84252cd7d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94620ee2f610244c9ad27843270e0eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a94620ee2f610244c9ad27843270e0eca">REG_PWM0_IMR2</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x4002003CU)</td></tr>
<tr class="memdesc:a94620ee2f610244c9ad27843270e0eca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Interrupt Mask Register 2  <br /></td></tr>
<tr class="separator:a94620ee2f610244c9ad27843270e0eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d00d4f2bd63b571d83562772f556f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a9d00d4f2bd63b571d83562772f556f94">REG_PWM0_ISR1</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x4002001CU)</td></tr>
<tr class="memdesc:a9d00d4f2bd63b571d83562772f556f94"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Interrupt Status Register 1  <br /></td></tr>
<tr class="separator:a9d00d4f2bd63b571d83562772f556f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e9a97fde979319449071ac2dd04e398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a9e9a97fde979319449071ac2dd04e398">REG_PWM0_ISR2</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x40020040U)</td></tr>
<tr class="memdesc:a9e9a97fde979319449071ac2dd04e398"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Interrupt Status Register 2  <br /></td></tr>
<tr class="separator:a9e9a97fde979319449071ac2dd04e398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0c9fef8ae1c9ca5c0c126e2fe288fea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#af0c9fef8ae1c9ca5c0c126e2fe288fea">REG_PWM0_LEBR1</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020430U)</td></tr>
<tr class="memdesc:af0c9fef8ae1c9ca5c0c126e2fe288fea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Leading-Edge Blanking Register (trg_num = 1)  <br /></td></tr>
<tr class="separator:af0c9fef8ae1c9ca5c0c126e2fe288fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec868cb9dae24654c3538ae3b6a38e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#aec868cb9dae24654c3538ae3b6a38e02">REG_PWM0_LEBR2</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020450U)</td></tr>
<tr class="memdesc:aec868cb9dae24654c3538ae3b6a38e02"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Leading-Edge Blanking Register (trg_num = 2)  <br /></td></tr>
<tr class="separator:aec868cb9dae24654c3538ae3b6a38e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add4c8b2a88c4de1a239648884857a0dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#add4c8b2a88c4de1a239648884857a0dd">REG_PWM0_OOV</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020044U)</td></tr>
<tr class="memdesc:add4c8b2a88c4de1a239648884857a0dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Output Override Value Register  <br /></td></tr>
<tr class="separator:add4c8b2a88c4de1a239648884857a0dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeae79d6acbf4b24554fbed493de2a155"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#aeae79d6acbf4b24554fbed493de2a155">REG_PWM0_OS</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020048U)</td></tr>
<tr class="memdesc:aeae79d6acbf4b24554fbed493de2a155"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Output Selection Register  <br /></td></tr>
<tr class="separator:aeae79d6acbf4b24554fbed493de2a155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbe1f34a03900ab661dff17fd6b0c99a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#adbe1f34a03900ab661dff17fd6b0c99a">REG_PWM0_OSC</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40020050U)</td></tr>
<tr class="memdesc:adbe1f34a03900ab661dff17fd6b0c99a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Output Selection Clear Register  <br /></td></tr>
<tr class="separator:adbe1f34a03900ab661dff17fd6b0c99a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a064a25fe477b9810698c9953b6546021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a064a25fe477b9810698c9953b6546021">REG_PWM0_OSCUPD</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40020058U)</td></tr>
<tr class="memdesc:a064a25fe477b9810698c9953b6546021"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Output Selection Clear Update Register  <br /></td></tr>
<tr class="separator:a064a25fe477b9810698c9953b6546021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79f762362a79af1afbfd55f48b4c3d75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a79f762362a79af1afbfd55f48b4c3d75">REG_PWM0_OSS</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x4002004CU)</td></tr>
<tr class="memdesc:a79f762362a79af1afbfd55f48b4c3d75"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Output Selection Set Register  <br /></td></tr>
<tr class="separator:a79f762362a79af1afbfd55f48b4c3d75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a854cdb8c973f52888cd09cef1df486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a5a854cdb8c973f52888cd09cef1df486">REG_PWM0_OSSUPD</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40020054U)</td></tr>
<tr class="memdesc:a5a854cdb8c973f52888cd09cef1df486"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Output Selection Set Update Register  <br /></td></tr>
<tr class="separator:a5a854cdb8c973f52888cd09cef1df486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73219cb3adb7dd80d2a4918c8f8ef970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a73219cb3adb7dd80d2a4918c8f8ef970">REG_PWM0_SCM</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020020U)</td></tr>
<tr class="memdesc:a73219cb3adb7dd80d2a4918c8f8ef970"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Sync Channels Mode Register  <br /></td></tr>
<tr class="separator:a73219cb3adb7dd80d2a4918c8f8ef970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9c626bbf42585ee1e3919115585fcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a2e9c626bbf42585ee1e3919115585fcb">REG_PWM0_SCUC</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40020028U)</td></tr>
<tr class="memdesc:a2e9c626bbf42585ee1e3919115585fcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Sync Channels Update Control Register  <br /></td></tr>
<tr class="separator:a2e9c626bbf42585ee1e3919115585fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acedf5fecd7b01f2fb9173fce7d97b038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#acedf5fecd7b01f2fb9173fce7d97b038">REG_PWM0_SCUP</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4002002CU)</td></tr>
<tr class="memdesc:acedf5fecd7b01f2fb9173fce7d97b038"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Sync Channels Update Period Register  <br /></td></tr>
<tr class="separator:acedf5fecd7b01f2fb9173fce7d97b038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95996b2b7553c6ebf217cb1d5d59c827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a95996b2b7553c6ebf217cb1d5d59c827">REG_PWM0_SCUPUPD</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40020030U)</td></tr>
<tr class="memdesc:a95996b2b7553c6ebf217cb1d5d59c827"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Sync Channels Update Period Update Register  <br /></td></tr>
<tr class="separator:a95996b2b7553c6ebf217cb1d5d59c827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f68003b2b5f7c0f91aa0bd30dfc6d22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a4f68003b2b5f7c0f91aa0bd30dfc6d22">REG_PWM0_SMMR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x400200B0U)</td></tr>
<tr class="memdesc:a4f68003b2b5f7c0f91aa0bd30dfc6d22"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Stepper Motor Mode Register  <br /></td></tr>
<tr class="separator:a4f68003b2b5f7c0f91aa0bd30dfc6d22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22692e416a079f394e6a6a63e17c006f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a22692e416a079f394e6a6a63e17c006f">REG_PWM0_SR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x4002000CU)</td></tr>
<tr class="memdesc:a22692e416a079f394e6a6a63e17c006f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Status Register  <br /></td></tr>
<tr class="separator:a22692e416a079f394e6a6a63e17c006f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96d4caf1cd67047a9b26ed7ce2de2b12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a96d4caf1cd67047a9b26ed7ce2de2b12">REG_PWM0_SSPR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x400200A0U)</td></tr>
<tr class="memdesc:a96d4caf1cd67047a9b26ed7ce2de2b12"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Spread Spectrum Register  <br /></td></tr>
<tr class="separator:a96d4caf1cd67047a9b26ed7ce2de2b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80d0420bc0965c73ca8fdcea417bc860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a80d0420bc0965c73ca8fdcea417bc860">REG_PWM0_SSPUP</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400200A4U)</td></tr>
<tr class="memdesc:a80d0420bc0965c73ca8fdcea417bc860"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Spread Spectrum Update Register  <br /></td></tr>
<tr class="separator:a80d0420bc0965c73ca8fdcea417bc860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ebe672300860e323da787cacfc1e5fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a6ebe672300860e323da787cacfc1e5fd">REG_PWM0_VERSION</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400200FCU)</td></tr>
<tr class="memdesc:a6ebe672300860e323da787cacfc1e5fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) Version Register  <br /></td></tr>
<tr class="separator:a6ebe672300860e323da787cacfc1e5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80611e8bb77ba4ddadcf352c1227a336"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#a80611e8bb77ba4ddadcf352c1227a336">REG_PWM0_WPCR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400200E4U)</td></tr>
<tr class="memdesc:a80611e8bb77ba4ddadcf352c1227a336"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Write Protection Control Register  <br /></td></tr>
<tr class="separator:a80611e8bb77ba4ddadcf352c1227a336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb43a140bd096d4674d7f915b2d35085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pwm0_8h.html#abb43a140bd096d4674d7f915b2d35085">REG_PWM0_WPSR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400200E8U)</td></tr>
<tr class="memdesc:abb43a140bd096d4674d7f915b2d35085"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM0) PWM Write Protection Status Register  <br /></td></tr>
<tr class="separator:abb43a140bd096d4674d7f915b2d35085"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2015-2018 Microchip Technology Inc. </p>
<p>and its subsidiaries. </p>

<p class="definition">Definition in file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a86610955b8007a9df549054978dd62e9" name="a86610955b8007a9df549054978dd62e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86610955b8007a9df549054978dd62e9">&#9670;&#160;</a></span>REG_PWM0_CCNT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CCNT0&#160;&#160;&#160;(*(__I  uint32_t*)0x40020214U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Counter Register (ch_num = 0) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00222">222</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="ae311ed759a18b886693916845e5f64ab" name="ae311ed759a18b886693916845e5f64ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae311ed759a18b886693916845e5f64ab">&#9670;&#160;</a></span>REG_PWM0_CCNT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CCNT1&#160;&#160;&#160;(*(__I  uint32_t*)0x40020234U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Counter Register (ch_num = 1) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00230">230</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="addd36ed9b692f52aae8899cf03f07eb9" name="addd36ed9b692f52aae8899cf03f07eb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addd36ed9b692f52aae8899cf03f07eb9">&#9670;&#160;</a></span>REG_PWM0_CCNT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CCNT2&#160;&#160;&#160;(*(__I  uint32_t*)0x40020254U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Counter Register (ch_num = 2) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00238">238</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a86cce2ce7d33cc2dc54e0e3066e1a4d2" name="a86cce2ce7d33cc2dc54e0e3066e1a4d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86cce2ce7d33cc2dc54e0e3066e1a4d2">&#9670;&#160;</a></span>REG_PWM0_CCNT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CCNT3&#160;&#160;&#160;(*(__I  uint32_t*)0x40020274U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Counter Register (ch_num = 3) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00246">246</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a47a74652659630b95b33a6b40e350a54" name="a47a74652659630b95b33a6b40e350a54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47a74652659630b95b33a6b40e350a54">&#9670;&#160;</a></span>REG_PWM0_CDTY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CDTY0&#160;&#160;&#160;(*(__IO uint32_t*)0x40020204U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Duty Cycle Register (ch_num = 0) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00218">218</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="acfdce2961662431e359516c445411124" name="acfdce2961662431e359516c445411124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfdce2961662431e359516c445411124">&#9670;&#160;</a></span>REG_PWM0_CDTY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CDTY1&#160;&#160;&#160;(*(__IO uint32_t*)0x40020224U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Duty Cycle Register (ch_num = 1) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00226">226</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="aaa2e5ebe12867adae95b075cf3599dd7" name="aaa2e5ebe12867adae95b075cf3599dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa2e5ebe12867adae95b075cf3599dd7">&#9670;&#160;</a></span>REG_PWM0_CDTY2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CDTY2&#160;&#160;&#160;(*(__IO uint32_t*)0x40020244U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Duty Cycle Register (ch_num = 2) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00234">234</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a296dd7555ba48f67c94635a6c4220669" name="a296dd7555ba48f67c94635a6c4220669"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a296dd7555ba48f67c94635a6c4220669">&#9670;&#160;</a></span>REG_PWM0_CDTY3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CDTY3&#160;&#160;&#160;(*(__IO uint32_t*)0x40020264U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Duty Cycle Register (ch_num = 3) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00242">242</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="ac8d06da52d5132a8d503b356d5e45bb0" name="ac8d06da52d5132a8d503b356d5e45bb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8d06da52d5132a8d503b356d5e45bb0">&#9670;&#160;</a></span>REG_PWM0_CDTYUPD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CDTYUPD0&#160;&#160;&#160;(*(__O  uint32_t*)0x40020208U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Duty Cycle Update Register (ch_num = 0) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00219">219</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="ac2a3760893eef3e3d6d19f35d276949b" name="ac2a3760893eef3e3d6d19f35d276949b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2a3760893eef3e3d6d19f35d276949b">&#9670;&#160;</a></span>REG_PWM0_CDTYUPD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CDTYUPD1&#160;&#160;&#160;(*(__O  uint32_t*)0x40020228U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Duty Cycle Update Register (ch_num = 1) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00227">227</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a087bf6071020a4ad08b2ab19a4b58d8a" name="a087bf6071020a4ad08b2ab19a4b58d8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a087bf6071020a4ad08b2ab19a4b58d8a">&#9670;&#160;</a></span>REG_PWM0_CDTYUPD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CDTYUPD2&#160;&#160;&#160;(*(__O  uint32_t*)0x40020248U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Duty Cycle Update Register (ch_num = 2) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00235">235</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="afb548425a3dff8d274001c4c7630c818" name="afb548425a3dff8d274001c4c7630c818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb548425a3dff8d274001c4c7630c818">&#9670;&#160;</a></span>REG_PWM0_CDTYUPD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CDTYUPD3&#160;&#160;&#160;(*(__O  uint32_t*)0x40020268U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Duty Cycle Update Register (ch_num = 3) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00243">243</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="aaae3831cc7c292875f976bba47f61102" name="aaae3831cc7c292875f976bba47f61102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaae3831cc7c292875f976bba47f61102">&#9670;&#160;</a></span>REG_PWM0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CLK&#160;&#160;&#160;(*(__IO uint32_t*)0x40020000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Clock Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00149">149</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a83cd849795f105ecd9f7ca236cf54d62" name="a83cd849795f105ecd9f7ca236cf54d62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83cd849795f105ecd9f7ca236cf54d62">&#9670;&#160;</a></span>REG_PWM0_CMPM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMPM0&#160;&#160;&#160;(*(__IO uint32_t*)0x40020138U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Comparison 0 Mode Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00187">187</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="ad46cbbfc6b4242596ec63ed05d54c021" name="ad46cbbfc6b4242596ec63ed05d54c021"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad46cbbfc6b4242596ec63ed05d54c021">&#9670;&#160;</a></span>REG_PWM0_CMPM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMPM1&#160;&#160;&#160;(*(__IO uint32_t*)0x40020148U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Comparison 1 Mode Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00191">191</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a8ac906c13d5a2dce70789e0d7141e1b3" name="a8ac906c13d5a2dce70789e0d7141e1b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ac906c13d5a2dce70789e0d7141e1b3">&#9670;&#160;</a></span>REG_PWM0_CMPM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMPM2&#160;&#160;&#160;(*(__IO uint32_t*)0x40020158U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Comparison 2 Mode Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00195">195</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="aff93665204e1051dceaf2d0e198df7b5" name="aff93665204e1051dceaf2d0e198df7b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff93665204e1051dceaf2d0e198df7b5">&#9670;&#160;</a></span>REG_PWM0_CMPM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMPM3&#160;&#160;&#160;(*(__IO uint32_t*)0x40020168U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Comparison 3 Mode Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00199">199</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="ae75e534e6ecf52041788fab2efc61c2f" name="ae75e534e6ecf52041788fab2efc61c2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae75e534e6ecf52041788fab2efc61c2f">&#9670;&#160;</a></span>REG_PWM0_CMPM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMPM4&#160;&#160;&#160;(*(__IO uint32_t*)0x40020178U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Comparison 4 Mode Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00203">203</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="aabdef64690df45db4a1f8f4ad1a873c2" name="aabdef64690df45db4a1f8f4ad1a873c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabdef64690df45db4a1f8f4ad1a873c2">&#9670;&#160;</a></span>REG_PWM0_CMPM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMPM5&#160;&#160;&#160;(*(__IO uint32_t*)0x40020188U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Comparison 5 Mode Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00207">207</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a19281c6442c878060fe85c18aa0f84e0" name="a19281c6442c878060fe85c18aa0f84e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19281c6442c878060fe85c18aa0f84e0">&#9670;&#160;</a></span>REG_PWM0_CMPM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMPM6&#160;&#160;&#160;(*(__IO uint32_t*)0x40020198U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Comparison 6 Mode Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00211">211</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a840b7588a490a03cef2fc2cd059cb17c" name="a840b7588a490a03cef2fc2cd059cb17c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a840b7588a490a03cef2fc2cd059cb17c">&#9670;&#160;</a></span>REG_PWM0_CMPM7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMPM7&#160;&#160;&#160;(*(__IO uint32_t*)0x400201A8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Comparison 7 Mode Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00215">215</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a7269b38bb1a1b971fa39dac39fccd3f3" name="a7269b38bb1a1b971fa39dac39fccd3f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7269b38bb1a1b971fa39dac39fccd3f3">&#9670;&#160;</a></span>REG_PWM0_CMPMUPD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMPMUPD0&#160;&#160;&#160;(*(__O  uint32_t*)0x4002013CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Comparison 0 Mode Update Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00188">188</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a5ebb3118c3252d13d951db782e86fb36" name="a5ebb3118c3252d13d951db782e86fb36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ebb3118c3252d13d951db782e86fb36">&#9670;&#160;</a></span>REG_PWM0_CMPMUPD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMPMUPD1&#160;&#160;&#160;(*(__O  uint32_t*)0x4002014CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Comparison 1 Mode Update Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00192">192</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a269860964d01f7d4a8a48463d0f66d7e" name="a269860964d01f7d4a8a48463d0f66d7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a269860964d01f7d4a8a48463d0f66d7e">&#9670;&#160;</a></span>REG_PWM0_CMPMUPD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMPMUPD2&#160;&#160;&#160;(*(__O  uint32_t*)0x4002015CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Comparison 2 Mode Update Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00196">196</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="ac27c9f8a9dbca4374c043726ef0fb5bb" name="ac27c9f8a9dbca4374c043726ef0fb5bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac27c9f8a9dbca4374c043726ef0fb5bb">&#9670;&#160;</a></span>REG_PWM0_CMPMUPD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMPMUPD3&#160;&#160;&#160;(*(__O  uint32_t*)0x4002016CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Comparison 3 Mode Update Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00200">200</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="acbd5f03f223b2ca7e6fb246e636224a6" name="acbd5f03f223b2ca7e6fb246e636224a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbd5f03f223b2ca7e6fb246e636224a6">&#9670;&#160;</a></span>REG_PWM0_CMPMUPD4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMPMUPD4&#160;&#160;&#160;(*(__O  uint32_t*)0x4002017CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Comparison 4 Mode Update Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00204">204</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a49e684401e59badf25dae37d0ea9c54d" name="a49e684401e59badf25dae37d0ea9c54d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49e684401e59badf25dae37d0ea9c54d">&#9670;&#160;</a></span>REG_PWM0_CMPMUPD5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMPMUPD5&#160;&#160;&#160;(*(__O  uint32_t*)0x4002018CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Comparison 5 Mode Update Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00208">208</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a46269dd57469e41da349b6dbfaf3d2b4" name="a46269dd57469e41da349b6dbfaf3d2b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46269dd57469e41da349b6dbfaf3d2b4">&#9670;&#160;</a></span>REG_PWM0_CMPMUPD6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMPMUPD6&#160;&#160;&#160;(*(__O  uint32_t*)0x4002019CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Comparison 6 Mode Update Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00212">212</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="aa07114b90a27b0407b8da6dc10c1be00" name="aa07114b90a27b0407b8da6dc10c1be00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa07114b90a27b0407b8da6dc10c1be00">&#9670;&#160;</a></span>REG_PWM0_CMPMUPD7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMPMUPD7&#160;&#160;&#160;(*(__O  uint32_t*)0x400201ACU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Comparison 7 Mode Update Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00216">216</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a8f3bcbe96d10e32b33c5e51c023fa327" name="a8f3bcbe96d10e32b33c5e51c023fa327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f3bcbe96d10e32b33c5e51c023fa327">&#9670;&#160;</a></span>REG_PWM0_CMPV0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMPV0&#160;&#160;&#160;(*(__IO uint32_t*)0x40020130U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Comparison 0 Value Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00185">185</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a4ac7ec0bae46774dc67b830b07f56f37" name="a4ac7ec0bae46774dc67b830b07f56f37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ac7ec0bae46774dc67b830b07f56f37">&#9670;&#160;</a></span>REG_PWM0_CMPV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMPV1&#160;&#160;&#160;(*(__IO uint32_t*)0x40020140U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Comparison 1 Value Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00189">189</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a9e81c1abe5cbd1f66b42de1d8461e811" name="a9e81c1abe5cbd1f66b42de1d8461e811"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e81c1abe5cbd1f66b42de1d8461e811">&#9670;&#160;</a></span>REG_PWM0_CMPV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMPV2&#160;&#160;&#160;(*(__IO uint32_t*)0x40020150U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Comparison 2 Value Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00193">193</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a4b48419903c565a121cad0d2451e6d39" name="a4b48419903c565a121cad0d2451e6d39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b48419903c565a121cad0d2451e6d39">&#9670;&#160;</a></span>REG_PWM0_CMPV3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMPV3&#160;&#160;&#160;(*(__IO uint32_t*)0x40020160U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Comparison 3 Value Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00197">197</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="af564284a9feec2edc195c264d2face42" name="af564284a9feec2edc195c264d2face42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af564284a9feec2edc195c264d2face42">&#9670;&#160;</a></span>REG_PWM0_CMPV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMPV4&#160;&#160;&#160;(*(__IO uint32_t*)0x40020170U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Comparison 4 Value Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00201">201</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a9ee37dd558c48c77c11a36248bbce61a" name="a9ee37dd558c48c77c11a36248bbce61a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ee37dd558c48c77c11a36248bbce61a">&#9670;&#160;</a></span>REG_PWM0_CMPV5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMPV5&#160;&#160;&#160;(*(__IO uint32_t*)0x40020180U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Comparison 5 Value Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00205">205</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a9d46bcd3219509f7ea4935a0692bf780" name="a9d46bcd3219509f7ea4935a0692bf780"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d46bcd3219509f7ea4935a0692bf780">&#9670;&#160;</a></span>REG_PWM0_CMPV6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMPV6&#160;&#160;&#160;(*(__IO uint32_t*)0x40020190U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Comparison 6 Value Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00209">209</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="af54a6cae4915f63f7c70a289c03d9379" name="af54a6cae4915f63f7c70a289c03d9379"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af54a6cae4915f63f7c70a289c03d9379">&#9670;&#160;</a></span>REG_PWM0_CMPV7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMPV7&#160;&#160;&#160;(*(__IO uint32_t*)0x400201A0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Comparison 7 Value Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00213">213</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a3567fbc4cdd0f16c391cf691140190c4" name="a3567fbc4cdd0f16c391cf691140190c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3567fbc4cdd0f16c391cf691140190c4">&#9670;&#160;</a></span>REG_PWM0_CMPVUPD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMPVUPD0&#160;&#160;&#160;(*(__O  uint32_t*)0x40020134U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Comparison 0 Value Update Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00186">186</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a1f9178b2124874f3fa19a2a2587066bc" name="a1f9178b2124874f3fa19a2a2587066bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f9178b2124874f3fa19a2a2587066bc">&#9670;&#160;</a></span>REG_PWM0_CMPVUPD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMPVUPD1&#160;&#160;&#160;(*(__O  uint32_t*)0x40020144U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Comparison 1 Value Update Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00190">190</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a112c6acee84a8fcf7343a55240952dd8" name="a112c6acee84a8fcf7343a55240952dd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a112c6acee84a8fcf7343a55240952dd8">&#9670;&#160;</a></span>REG_PWM0_CMPVUPD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMPVUPD2&#160;&#160;&#160;(*(__O  uint32_t*)0x40020154U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Comparison 2 Value Update Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00194">194</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a08cc922435888f99ad355fa9b25abec7" name="a08cc922435888f99ad355fa9b25abec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08cc922435888f99ad355fa9b25abec7">&#9670;&#160;</a></span>REG_PWM0_CMPVUPD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMPVUPD3&#160;&#160;&#160;(*(__O  uint32_t*)0x40020164U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Comparison 3 Value Update Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00198">198</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="ae5854a8bf48495545a9deb39e1ea3f79" name="ae5854a8bf48495545a9deb39e1ea3f79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5854a8bf48495545a9deb39e1ea3f79">&#9670;&#160;</a></span>REG_PWM0_CMPVUPD4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMPVUPD4&#160;&#160;&#160;(*(__O  uint32_t*)0x40020174U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Comparison 4 Value Update Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00202">202</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="ab0cd0182df4bf906399e4069262ac52d" name="ab0cd0182df4bf906399e4069262ac52d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0cd0182df4bf906399e4069262ac52d">&#9670;&#160;</a></span>REG_PWM0_CMPVUPD5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMPVUPD5&#160;&#160;&#160;(*(__O  uint32_t*)0x40020184U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Comparison 5 Value Update Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00206">206</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a810bff318ae8c16de61398806f253485" name="a810bff318ae8c16de61398806f253485"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a810bff318ae8c16de61398806f253485">&#9670;&#160;</a></span>REG_PWM0_CMPVUPD6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMPVUPD6&#160;&#160;&#160;(*(__O  uint32_t*)0x40020194U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Comparison 6 Value Update Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00210">210</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a6da4f2c5ca7252ffd2d982f1d512ddc1" name="a6da4f2c5ca7252ffd2d982f1d512ddc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6da4f2c5ca7252ffd2d982f1d512ddc1">&#9670;&#160;</a></span>REG_PWM0_CMPVUPD7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMPVUPD7&#160;&#160;&#160;(*(__O  uint32_t*)0x400201A4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Comparison 7 Value Update Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00214">214</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a1a53aa78d8561ef54c82ecf1931dd4a2" name="a1a53aa78d8561ef54c82ecf1931dd4a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a53aa78d8561ef54c82ecf1931dd4a2">&#9670;&#160;</a></span>REG_PWM0_CMR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMR0&#160;&#160;&#160;(*(__IO uint32_t*)0x40020200U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Mode Register (ch_num = 0) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00217">217</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a1a540bc4b5c8388e26085cee33fc0380" name="a1a540bc4b5c8388e26085cee33fc0380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a540bc4b5c8388e26085cee33fc0380">&#9670;&#160;</a></span>REG_PWM0_CMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMR1&#160;&#160;&#160;(*(__IO uint32_t*)0x40020220U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Mode Register (ch_num = 1) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00225">225</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a6dbd96cb503fe43fd5f997541c0c016f" name="a6dbd96cb503fe43fd5f997541c0c016f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dbd96cb503fe43fd5f997541c0c016f">&#9670;&#160;</a></span>REG_PWM0_CMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMR2&#160;&#160;&#160;(*(__IO uint32_t*)0x40020240U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Mode Register (ch_num = 2) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00233">233</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="ad1b531faded45db596cf3929237d09ec" name="ad1b531faded45db596cf3929237d09ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1b531faded45db596cf3929237d09ec">&#9670;&#160;</a></span>REG_PWM0_CMR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMR3&#160;&#160;&#160;(*(__IO uint32_t*)0x40020260U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Mode Register (ch_num = 3) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00241">241</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a6069a38033f8b122591c80dd0eae9406" name="a6069a38033f8b122591c80dd0eae9406"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6069a38033f8b122591c80dd0eae9406">&#9670;&#160;</a></span>REG_PWM0_CMUPD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMUPD0&#160;&#160;&#160;(*(__O  uint32_t*)0x40020400U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Mode Update Register (ch_num = 0) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00249">249</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="aa3ffec38a2f9acfe428f8f876d80424f" name="aa3ffec38a2f9acfe428f8f876d80424f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3ffec38a2f9acfe428f8f876d80424f">&#9670;&#160;</a></span>REG_PWM0_CMUPD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMUPD1&#160;&#160;&#160;(*(__O  uint32_t*)0x40020420U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Mode Update Register (ch_num = 1) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00250">250</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a706b237954a84f887be95d1ad6666a4d" name="a706b237954a84f887be95d1ad6666a4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a706b237954a84f887be95d1ad6666a4d">&#9670;&#160;</a></span>REG_PWM0_CMUPD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMUPD2&#160;&#160;&#160;(*(__O  uint32_t*)0x40020440U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Mode Update Register (ch_num = 2) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00253">253</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a60dc32c67b5fd1251becf96f5ade2d36" name="a60dc32c67b5fd1251becf96f5ade2d36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60dc32c67b5fd1251becf96f5ade2d36">&#9670;&#160;</a></span>REG_PWM0_CMUPD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CMUPD3&#160;&#160;&#160;(*(__O  uint32_t*)0x40020460U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Mode Update Register (ch_num = 3) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00256">256</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a0a19c2c226ac9af61443244ce45f2990" name="a0a19c2c226ac9af61443244ce45f2990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a19c2c226ac9af61443244ce45f2990">&#9670;&#160;</a></span>REG_PWM0_CPRD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CPRD0&#160;&#160;&#160;(*(__IO uint32_t*)0x4002020CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Period Register (ch_num = 0) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00220">220</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="ae96ff40d17d4e5f1c7f72b0a11a87d19" name="ae96ff40d17d4e5f1c7f72b0a11a87d19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae96ff40d17d4e5f1c7f72b0a11a87d19">&#9670;&#160;</a></span>REG_PWM0_CPRD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CPRD1&#160;&#160;&#160;(*(__IO uint32_t*)0x4002022CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Period Register (ch_num = 1) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00228">228</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a02b4a72d4c83131a436deb8e1109ab59" name="a02b4a72d4c83131a436deb8e1109ab59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02b4a72d4c83131a436deb8e1109ab59">&#9670;&#160;</a></span>REG_PWM0_CPRD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CPRD2&#160;&#160;&#160;(*(__IO uint32_t*)0x4002024CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Period Register (ch_num = 2) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00236">236</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a38eefda2b958420b798ee0b89eff474e" name="a38eefda2b958420b798ee0b89eff474e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38eefda2b958420b798ee0b89eff474e">&#9670;&#160;</a></span>REG_PWM0_CPRD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CPRD3&#160;&#160;&#160;(*(__IO uint32_t*)0x4002026CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Period Register (ch_num = 3) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00244">244</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="ad543aff5fce0cd95ae8f843549e41bdf" name="ad543aff5fce0cd95ae8f843549e41bdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad543aff5fce0cd95ae8f843549e41bdf">&#9670;&#160;</a></span>REG_PWM0_CPRDUPD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CPRDUPD0&#160;&#160;&#160;(*(__O  uint32_t*)0x40020210U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Period Update Register (ch_num = 0) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00221">221</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a1f95dd1074eae1c493f6de86c1259671" name="a1f95dd1074eae1c493f6de86c1259671"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f95dd1074eae1c493f6de86c1259671">&#9670;&#160;</a></span>REG_PWM0_CPRDUPD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CPRDUPD1&#160;&#160;&#160;(*(__O  uint32_t*)0x40020230U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Period Update Register (ch_num = 1) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00229">229</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="af8fff3b52c932d3223092457301d5b05" name="af8fff3b52c932d3223092457301d5b05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8fff3b52c932d3223092457301d5b05">&#9670;&#160;</a></span>REG_PWM0_CPRDUPD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CPRDUPD2&#160;&#160;&#160;(*(__O  uint32_t*)0x40020250U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Period Update Register (ch_num = 2) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00237">237</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="ac63ef1f77f077f48bc7617648aa32dcb" name="ac63ef1f77f077f48bc7617648aa32dcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac63ef1f77f077f48bc7617648aa32dcb">&#9670;&#160;</a></span>REG_PWM0_CPRDUPD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_CPRDUPD3&#160;&#160;&#160;(*(__O  uint32_t*)0x40020270U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Period Update Register (ch_num = 3) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00245">245</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a648218506e3155479b17bf3c10d87d1f" name="a648218506e3155479b17bf3c10d87d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a648218506e3155479b17bf3c10d87d1f">&#9670;&#160;</a></span>REG_PWM0_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_DIS&#160;&#160;&#160;(*(__O  uint32_t*)0x40020008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Disable Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00151">151</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="af7eca2d056d8a0616fd99e887b5e2ee8" name="af7eca2d056d8a0616fd99e887b5e2ee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7eca2d056d8a0616fd99e887b5e2ee8">&#9670;&#160;</a></span>REG_PWM0_DMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_DMAR&#160;&#160;&#160;(*(__O  uint32_t*)0x40020024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM DMA Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00158">158</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="ab8471845d190b7fbd85e0905a3a5a179" name="ab8471845d190b7fbd85e0905a3a5a179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8471845d190b7fbd85e0905a3a5a179">&#9670;&#160;</a></span>REG_PWM0_DT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_DT0&#160;&#160;&#160;(*(__IO uint32_t*)0x40020218U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Dead Time Register (ch_num = 0) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00223">223</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a987463bfc70483a18636e3f94666d2d2" name="a987463bfc70483a18636e3f94666d2d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a987463bfc70483a18636e3f94666d2d2">&#9670;&#160;</a></span>REG_PWM0_DT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_DT1&#160;&#160;&#160;(*(__IO uint32_t*)0x40020238U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Dead Time Register (ch_num = 1) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00231">231</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a391fcc7d7f2d19aeddc58be54141fccd" name="a391fcc7d7f2d19aeddc58be54141fccd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a391fcc7d7f2d19aeddc58be54141fccd">&#9670;&#160;</a></span>REG_PWM0_DT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_DT2&#160;&#160;&#160;(*(__IO uint32_t*)0x40020258U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Dead Time Register (ch_num = 2) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00239">239</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a65052046989235397d670f2d7dad5de9" name="a65052046989235397d670f2d7dad5de9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65052046989235397d670f2d7dad5de9">&#9670;&#160;</a></span>REG_PWM0_DT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_DT3&#160;&#160;&#160;(*(__IO uint32_t*)0x40020278U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Dead Time Register (ch_num = 3) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00247">247</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a730cbd2fff264a20032909ea3d957744" name="a730cbd2fff264a20032909ea3d957744"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a730cbd2fff264a20032909ea3d957744">&#9670;&#160;</a></span>REG_PWM0_DTUPD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_DTUPD0&#160;&#160;&#160;(*(__O  uint32_t*)0x4002021CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Dead Time Update Register (ch_num = 0) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00224">224</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a5d97b9f3ddac90ca11a067f692d8bb89" name="a5d97b9f3ddac90ca11a067f692d8bb89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d97b9f3ddac90ca11a067f692d8bb89">&#9670;&#160;</a></span>REG_PWM0_DTUPD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_DTUPD1&#160;&#160;&#160;(*(__O  uint32_t*)0x4002023CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Dead Time Update Register (ch_num = 1) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00232">232</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a091b4b93b3f2aad7127d7aa5babdb4c2" name="a091b4b93b3f2aad7127d7aa5babdb4c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a091b4b93b3f2aad7127d7aa5babdb4c2">&#9670;&#160;</a></span>REG_PWM0_DTUPD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_DTUPD2&#160;&#160;&#160;(*(__O  uint32_t*)0x4002025CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Dead Time Update Register (ch_num = 2) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00240">240</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="ae8acc079404c44645cf5edc2dab8b31f" name="ae8acc079404c44645cf5edc2dab8b31f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8acc079404c44645cf5edc2dab8b31f">&#9670;&#160;</a></span>REG_PWM0_DTUPD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_DTUPD3&#160;&#160;&#160;(*(__O  uint32_t*)0x4002027CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Channel Dead Time Update Register (ch_num = 3) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00248">248</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a52d3eaec8f98f06abc24d6adda3495fc" name="a52d3eaec8f98f06abc24d6adda3495fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52d3eaec8f98f06abc24d6adda3495fc">&#9670;&#160;</a></span>REG_PWM0_ELMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_ELMR&#160;&#160;&#160;(*(__IO uint32_t*)0x4002007CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Event Line 0 Mode Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00177">177</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a6da1a4aef170348a351a8e7f24576fa4" name="a6da1a4aef170348a351a8e7f24576fa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6da1a4aef170348a351a8e7f24576fa4">&#9670;&#160;</a></span>REG_PWM0_ENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_ENA&#160;&#160;&#160;(*(__O  uint32_t*)0x40020004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Enable Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00150">150</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a331d63dff2c5683b911abef437e079a7" name="a331d63dff2c5683b911abef437e079a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a331d63dff2c5683b911abef437e079a7">&#9670;&#160;</a></span>REG_PWM0_ETRG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_ETRG1&#160;&#160;&#160;(*(__IO uint32_t*)0x4002042CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM External Trigger Register (trg_num = 1) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00251">251</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a9ab91bd8ba7a48f7bb04647dca5523cb" name="a9ab91bd8ba7a48f7bb04647dca5523cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ab91bd8ba7a48f7bb04647dca5523cb">&#9670;&#160;</a></span>REG_PWM0_ETRG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_ETRG2&#160;&#160;&#160;(*(__IO uint32_t*)0x4002044CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM External Trigger Register (trg_num = 2) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00254">254</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="ae80c9a47524c892d522df93dcce5641d" name="ae80c9a47524c892d522df93dcce5641d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae80c9a47524c892d522df93dcce5641d">&#9670;&#160;</a></span>REG_PWM0_FCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_FCR&#160;&#160;&#160;(*(__O  uint32_t*)0x40020064U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Fault Clear Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00174">174</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="abc474c5a23c03226fa9a7de14fde0407" name="abc474c5a23c03226fa9a7de14fde0407"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc474c5a23c03226fa9a7de14fde0407">&#9670;&#160;</a></span>REG_PWM0_FMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_FMR&#160;&#160;&#160;(*(__IO uint32_t*)0x4002005CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Fault Mode Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00172">172</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a72db0304c0aa77ca2dd5b3844160c219" name="a72db0304c0aa77ca2dd5b3844160c219"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72db0304c0aa77ca2dd5b3844160c219">&#9670;&#160;</a></span>REG_PWM0_FPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_FPE&#160;&#160;&#160;(*(__IO uint32_t*)0x4002006CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Fault Protection Enable Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00176">176</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="ab3017cc74c9ba3cd8eb59315950caef5" name="ab3017cc74c9ba3cd8eb59315950caef5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3017cc74c9ba3cd8eb59315950caef5">&#9670;&#160;</a></span>REG_PWM0_FPV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_FPV1&#160;&#160;&#160;(*(__IO uint32_t*)0x40020068U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Fault Protection Value Register 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00175">175</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="ac91ca06f1740177d1dbfa467fe33942d" name="ac91ca06f1740177d1dbfa467fe33942d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac91ca06f1740177d1dbfa467fe33942d">&#9670;&#160;</a></span>REG_PWM0_FPV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_FPV2&#160;&#160;&#160;(*(__IO uint32_t*)0x400200C0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Fault Protection Value 2 Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00181">181</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a7a5fe6a8fe0358cd5a8aae2f8903dfd6" name="a7a5fe6a8fe0358cd5a8aae2f8903dfd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a5fe6a8fe0358cd5a8aae2f8903dfd6">&#9670;&#160;</a></span>REG_PWM0_FSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_FSR&#160;&#160;&#160;(*(__I  uint32_t*)0x40020060U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Fault Status Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00173">173</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a707c13256949db48a21368bb54a0ced9" name="a707c13256949db48a21368bb54a0ced9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a707c13256949db48a21368bb54a0ced9">&#9670;&#160;</a></span>REG_PWM0_IDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_IDR1&#160;&#160;&#160;(*(__O  uint32_t*)0x40020014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Interrupt Disable Register 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00154">154</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a43dadc3453d9c719fb7c34532968eb62" name="a43dadc3453d9c719fb7c34532968eb62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43dadc3453d9c719fb7c34532968eb62">&#9670;&#160;</a></span>REG_PWM0_IDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_IDR2&#160;&#160;&#160;(*(__O  uint32_t*)0x40020038U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Interrupt Disable Register 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00163">163</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a1844a266355b3253f9e77eb9561cc92c" name="a1844a266355b3253f9e77eb9561cc92c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1844a266355b3253f9e77eb9561cc92c">&#9670;&#160;</a></span>REG_PWM0_IER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_IER1&#160;&#160;&#160;(*(__O  uint32_t*)0x40020010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Interrupt Enable Register 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00153">153</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a98345d321c9d40038a4fe96066ce48ca" name="a98345d321c9d40038a4fe96066ce48ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98345d321c9d40038a4fe96066ce48ca">&#9670;&#160;</a></span>REG_PWM0_IER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_IER2&#160;&#160;&#160;(*(__O  uint32_t*)0x40020034U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Interrupt Enable Register 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00162">162</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a2328b4b2114fe8b192dbb84252cd7d42" name="a2328b4b2114fe8b192dbb84252cd7d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2328b4b2114fe8b192dbb84252cd7d42">&#9670;&#160;</a></span>REG_PWM0_IMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_IMR1&#160;&#160;&#160;(*(__I  uint32_t*)0x40020018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Interrupt Mask Register 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00155">155</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a94620ee2f610244c9ad27843270e0eca" name="a94620ee2f610244c9ad27843270e0eca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94620ee2f610244c9ad27843270e0eca">&#9670;&#160;</a></span>REG_PWM0_IMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_IMR2&#160;&#160;&#160;(*(__I  uint32_t*)0x4002003CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Interrupt Mask Register 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00164">164</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a9d00d4f2bd63b571d83562772f556f94" name="a9d00d4f2bd63b571d83562772f556f94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d00d4f2bd63b571d83562772f556f94">&#9670;&#160;</a></span>REG_PWM0_ISR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_ISR1&#160;&#160;&#160;(*(__I  uint32_t*)0x4002001CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Interrupt Status Register 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00156">156</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a9e9a97fde979319449071ac2dd04e398" name="a9e9a97fde979319449071ac2dd04e398"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e9a97fde979319449071ac2dd04e398">&#9670;&#160;</a></span>REG_PWM0_ISR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_ISR2&#160;&#160;&#160;(*(__I  uint32_t*)0x40020040U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Interrupt Status Register 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00165">165</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="af0c9fef8ae1c9ca5c0c126e2fe288fea" name="af0c9fef8ae1c9ca5c0c126e2fe288fea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0c9fef8ae1c9ca5c0c126e2fe288fea">&#9670;&#160;</a></span>REG_PWM0_LEBR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_LEBR1&#160;&#160;&#160;(*(__IO uint32_t*)0x40020430U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Leading-Edge Blanking Register (trg_num = 1) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00252">252</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="aec868cb9dae24654c3538ae3b6a38e02" name="aec868cb9dae24654c3538ae3b6a38e02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec868cb9dae24654c3538ae3b6a38e02">&#9670;&#160;</a></span>REG_PWM0_LEBR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_LEBR2&#160;&#160;&#160;(*(__IO uint32_t*)0x40020450U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Leading-Edge Blanking Register (trg_num = 2) </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00255">255</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="add4c8b2a88c4de1a239648884857a0dd" name="add4c8b2a88c4de1a239648884857a0dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add4c8b2a88c4de1a239648884857a0dd">&#9670;&#160;</a></span>REG_PWM0_OOV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_OOV&#160;&#160;&#160;(*(__IO uint32_t*)0x40020044U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Output Override Value Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00166">166</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="aeae79d6acbf4b24554fbed493de2a155" name="aeae79d6acbf4b24554fbed493de2a155"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeae79d6acbf4b24554fbed493de2a155">&#9670;&#160;</a></span>REG_PWM0_OS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_OS&#160;&#160;&#160;(*(__IO uint32_t*)0x40020048U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Output Selection Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00167">167</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="adbe1f34a03900ab661dff17fd6b0c99a" name="adbe1f34a03900ab661dff17fd6b0c99a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbe1f34a03900ab661dff17fd6b0c99a">&#9670;&#160;</a></span>REG_PWM0_OSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_OSC&#160;&#160;&#160;(*(__O  uint32_t*)0x40020050U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Output Selection Clear Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00169">169</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a064a25fe477b9810698c9953b6546021" name="a064a25fe477b9810698c9953b6546021"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a064a25fe477b9810698c9953b6546021">&#9670;&#160;</a></span>REG_PWM0_OSCUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_OSCUPD&#160;&#160;&#160;(*(__O  uint32_t*)0x40020058U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Output Selection Clear Update Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00171">171</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a79f762362a79af1afbfd55f48b4c3d75" name="a79f762362a79af1afbfd55f48b4c3d75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79f762362a79af1afbfd55f48b4c3d75">&#9670;&#160;</a></span>REG_PWM0_OSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_OSS&#160;&#160;&#160;(*(__O  uint32_t*)0x4002004CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Output Selection Set Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00168">168</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a5a854cdb8c973f52888cd09cef1df486" name="a5a854cdb8c973f52888cd09cef1df486"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a854cdb8c973f52888cd09cef1df486">&#9670;&#160;</a></span>REG_PWM0_OSSUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_OSSUPD&#160;&#160;&#160;(*(__O  uint32_t*)0x40020054U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Output Selection Set Update Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00170">170</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a73219cb3adb7dd80d2a4918c8f8ef970" name="a73219cb3adb7dd80d2a4918c8f8ef970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73219cb3adb7dd80d2a4918c8f8ef970">&#9670;&#160;</a></span>REG_PWM0_SCM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_SCM&#160;&#160;&#160;(*(__IO uint32_t*)0x40020020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Sync Channels Mode Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00157">157</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a2e9c626bbf42585ee1e3919115585fcb" name="a2e9c626bbf42585ee1e3919115585fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e9c626bbf42585ee1e3919115585fcb">&#9670;&#160;</a></span>REG_PWM0_SCUC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_SCUC&#160;&#160;&#160;(*(__IO uint32_t*)0x40020028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Sync Channels Update Control Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00159">159</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="acedf5fecd7b01f2fb9173fce7d97b038" name="acedf5fecd7b01f2fb9173fce7d97b038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acedf5fecd7b01f2fb9173fce7d97b038">&#9670;&#160;</a></span>REG_PWM0_SCUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_SCUP&#160;&#160;&#160;(*(__IO uint32_t*)0x4002002CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Sync Channels Update Period Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00160">160</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a95996b2b7553c6ebf217cb1d5d59c827" name="a95996b2b7553c6ebf217cb1d5d59c827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95996b2b7553c6ebf217cb1d5d59c827">&#9670;&#160;</a></span>REG_PWM0_SCUPUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_SCUPUPD&#160;&#160;&#160;(*(__O  uint32_t*)0x40020030U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Sync Channels Update Period Update Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00161">161</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a4f68003b2b5f7c0f91aa0bd30dfc6d22" name="a4f68003b2b5f7c0f91aa0bd30dfc6d22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f68003b2b5f7c0f91aa0bd30dfc6d22">&#9670;&#160;</a></span>REG_PWM0_SMMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_SMMR&#160;&#160;&#160;(*(__IO uint32_t*)0x400200B0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Stepper Motor Mode Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00180">180</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a22692e416a079f394e6a6a63e17c006f" name="a22692e416a079f394e6a6a63e17c006f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22692e416a079f394e6a6a63e17c006f">&#9670;&#160;</a></span>REG_PWM0_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_SR&#160;&#160;&#160;(*(__I  uint32_t*)0x4002000CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Status Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00152">152</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a96d4caf1cd67047a9b26ed7ce2de2b12" name="a96d4caf1cd67047a9b26ed7ce2de2b12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96d4caf1cd67047a9b26ed7ce2de2b12">&#9670;&#160;</a></span>REG_PWM0_SSPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_SSPR&#160;&#160;&#160;(*(__IO uint32_t*)0x400200A0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Spread Spectrum Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00178">178</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a80d0420bc0965c73ca8fdcea417bc860" name="a80d0420bc0965c73ca8fdcea417bc860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80d0420bc0965c73ca8fdcea417bc860">&#9670;&#160;</a></span>REG_PWM0_SSPUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_SSPUP&#160;&#160;&#160;(*(__O  uint32_t*)0x400200A4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Spread Spectrum Update Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00179">179</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a6ebe672300860e323da787cacfc1e5fd" name="a6ebe672300860e323da787cacfc1e5fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ebe672300860e323da787cacfc1e5fd">&#9670;&#160;</a></span>REG_PWM0_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_VERSION&#160;&#160;&#160;(*(__I  uint32_t*)0x400200FCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) Version Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00184">184</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="a80611e8bb77ba4ddadcf352c1227a336" name="a80611e8bb77ba4ddadcf352c1227a336"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80611e8bb77ba4ddadcf352c1227a336">&#9670;&#160;</a></span>REG_PWM0_WPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_WPCR&#160;&#160;&#160;(*(__O  uint32_t*)0x400200E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Write Protection Control Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00182">182</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
<a id="abb43a140bd096d4674d7f915b2d35085" name="abb43a140bd096d4674d7f915b2d35085"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb43a140bd096d4674d7f915b2d35085">&#9670;&#160;</a></span>REG_PWM0_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM0_WPSR&#160;&#160;&#160;(*(__I  uint32_t*)0x400200E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM0) PWM Write Protection Status Register </p>

<p class="definition">Definition at line <a class="el" href="pwm0_8h_source.html#l00183">183</a> of file <a class="el" href="pwm0_8h_source.html">pwm0.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:37 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
